[2025-09-18 08:51:04] START suite=qualcomm_srv trace=srv765_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2610556 heartbeat IPC: 3.831 cumulative IPC: 3.831 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5042057 heartbeat IPC: 4.113 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5042057 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5042057 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13655908 heartbeat IPC: 1.161 cumulative IPC: 1.161 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22140570 heartbeat IPC: 1.179 cumulative IPC: 1.17 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30940248 heartbeat IPC: 1.136 cumulative IPC: 1.158 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39334508 heartbeat IPC: 1.191 cumulative IPC: 1.166 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 47710560 heartbeat IPC: 1.194 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56191544 heartbeat IPC: 1.179 cumulative IPC: 1.173 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 64483540 heartbeat IPC: 1.206 cumulative IPC: 1.178 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 73060235 heartbeat IPC: 1.166 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 81499886 heartbeat IPC: 1.185 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 30 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85016189 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85016189 cumulative IPC: 1.176 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.176 instructions: 100000002 cycles: 85016189
CPU 0 Branch Prediction Accuracy: 91.54% MPKI: 14.91 Average ROB Occupancy at Mispredict: 27.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2854
BRANCH_INDIRECT: 0.422
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7172
BRANCH_INDIRECT_CALL: 0.5154
BRANCH_RETURN: 0.4574


====Backend Stall Breakdown====
ROB_STALL: 139216
LQ_STALL: 0
SQ_STALL: 569456


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.03571
REPLAY_LOAD: 67.202896
NON_REPLAY_LOAD: 14.587191

== Total ==
ADDR_TRANS: 13332
REPLAY_LOAD: 9274
NON_REPLAY_LOAD: 116610

== Counts ==
ADDR_TRANS: 112
REPLAY_LOAD: 138
NON_REPLAY_LOAD: 7994

cpu0->cpu0_STLB TOTAL        ACCESS:    1752072 HIT:    1747320 MISS:       4752 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1752072 HIT:    1747320 MISS:       4752 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 243.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7917101 HIT:    6805758 MISS:    1111343 MSHR_MERGE:      82279
cpu0->cpu0_L2C LOAD         ACCESS:    6151534 HIT:    5341544 MISS:     809990 MSHR_MERGE:      11651
cpu0->cpu0_L2C RFO          ACCESS:     533004 HIT:     372948 MISS:     160056 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     315878 HIT:     193281 MISS:     122597 MSHR_MERGE:      70628
cpu0->cpu0_L2C WRITE        ACCESS:     907789 HIT:     897170 MISS:      10619 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8896 HIT:        815 MISS:       8081 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     337509 ISSUED:     197149 USEFUL:      13570 USELESS:      10575
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14398477 HIT:    8081484 MISS:    6316993 MSHR_MERGE:    1515854
cpu0->cpu0_L1I LOAD         ACCESS:   14398477 HIT:    8081484 MISS:    6316993 MSHR_MERGE:    1515854
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30475841 HIT:   26956481 MISS:    3519360 MSHR_MERGE:    1481703
cpu0->cpu0_L1D LOAD         ACCESS:   16870064 HIT:   15154287 MISS:    1715777 MSHR_MERGE:     365340
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     584712 HIT:     347814 MISS:     236898 MSHR_MERGE:      91581
cpu0->cpu0_L1D WRITE        ACCESS:   13011184 HIT:   11453412 MISS:    1557772 MSHR_MERGE:    1024765
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9881 HIT:        968 MISS:       8913 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:     844206 ISSUED:     584704 USEFUL:      40767 USELESS:      39553
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12053664 HIT:   10339983 MISS:    1713681 MSHR_MERGE:     863617
cpu0->cpu0_ITLB LOAD         ACCESS:   12053664 HIT:   10339983 MISS:    1713681 MSHR_MERGE:     863617
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.139 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28275845 HIT:   27071846 MISS:    1203999 MSHR_MERGE:     301991
cpu0->cpu0_DTLB LOAD         ACCESS:   28275845 HIT:   27071846 MISS:    1203999 MSHR_MERGE:     301991
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.163 cycles
cpu0->LLC TOTAL        ACCESS:    1250976 HIT:    1169419 MISS:      81557 MSHR_MERGE:       2320
cpu0->LLC LOAD         ACCESS:     798339 HIT:     773341 MISS:      24998 MSHR_MERGE:        323
cpu0->LLC RFO          ACCESS:     160056 HIT:     121967 MISS:      38089 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      51969 HIT:      38092 MISS:      13877 MSHR_MERGE:       1997
cpu0->LLC WRITE        ACCESS:     232531 HIT:     232302 MISS:        229 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8081 HIT:       3717 MISS:       4364 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4320
  ROW_BUFFER_MISS:      74683
  AVG DBUS CONGESTED CYCLE: 3.665
Channel 0 WQ ROW_BUFFER_HIT:       1795
  ROW_BUFFER_MISS:      35192
  FULL:          0
Channel 0 REFRESHES ISSUED:       7084

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530252       411340        75259         4853
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          177          290          202
  STLB miss resolved @ L2C                0          223          226          470          136
  STLB miss resolved @ LLC                0           81          249         2013          818
  STLB miss resolved @ MEM                0            4          177         1960         2404

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155246        54660      1127380       123927          667
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          132          109           66
  STLB miss resolved @ L2C                0           29           44           26            5
  STLB miss resolved @ LLC                0          136          200          450           98
  STLB miss resolved @ MEM                0            1           79          274          180
[2025-09-18 09:03:46] END   suite=qualcomm_srv trace=srv765_ap (rc=0)
