<stg><name>Radix2wECC_Pipeline_1</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index146 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index146"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln27_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27

]]></Node>
<StgValue><ssdm name="sext_ln27_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln27_cast = sext i62 %sext_ln27_read

]]></Node>
<StgValue><ssdm name="sext_ln27_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %loop_index146

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
load-store-loop145:0 %loop_index146_load = load i3 %loop_index146

]]></Node>
<StgValue><ssdm name="loop_index146_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop145:4 %exitcond33854 = icmp_eq  i3 %loop_index146_load, i3 6

]]></Node>
<StgValue><ssdm name="exitcond33854"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop145:6 %empty_129 = add i3 %loop_index146_load, i3 1

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop145:7 %br_ln0 = br i1 %exitcond33854, void %load-store-loop145.split, void %memcpy-split144.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop145.split:4 %store_ln0 = store i3 %empty_129, i3 %loop_index146

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop145:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop145:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop145:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop145:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop145.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond33854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
memcpy-split144.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop145.split:0 %loop_index146_cast = zext i3 %loop_index146_load

]]></Node>
<StgValue><ssdm name="loop_index146_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop145.split:2 %buff1_addr = getelementptr i32 %buff1, i64 0, i64 %loop_index146_cast

]]></Node>
<StgValue><ssdm name="buff1_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
load-store-loop145.split:3 %store_ln27 = store i32 %gmem_addr_read, i3 %buff1_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop145.split:5 %br_ln0 = br void %load-store-loop145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="40" name="sext_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln27"/></StgValue>
</port>
<port id="41" name="buff1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="loop_index146" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln27_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="sext_ln27" to="sext_ln27_read" fromId="40" toId="7">
</dataflow>
<dataflow id="47" from="sext_ln27_read" to="sext_ln27_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="gmem" to="specinterface_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="52" from="empty" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="empty_2" to="specinterface_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="loop_index146" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="76" from="loop_index146" to="loop_index146_load" fromId="6" toId="12">
</dataflow>
<dataflow id="77" from="loop_index146_load" to="exitcond33854" fromId="12" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="exitcond33854" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="loop_index146_load" to="empty_129" fromId="12" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty_129" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="exitcond33854" to="br_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="84" from="empty_129" to="store_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="85" from="loop_index146" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="gmem" to="specbitsmap_ln0" fromId="39" toId="17">
</dataflow>
<dataflow id="89" from="gmem" to="gmem_addr" fromId="39" toId="18">
</dataflow>
<dataflow id="90" from="sext_ln27_cast" to="gmem_addr" fromId="8" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specpipeline_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="19">
</dataflow>
<dataflow id="99" from="p_str" to="specpipeline_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty" fromId="102" toId="20">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="gmem_addr" to="gmem_addr_read" fromId="18" toId="21">
</dataflow>
<dataflow id="109" from="loop_index146_load" to="loop_index146_cast" fromId="12" toId="22">
</dataflow>
<dataflow id="110" from="buff1" to="buff1_addr" fromId="41" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="buff1_addr" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="loop_index146_cast" to="buff1_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="114" from="gmem_addr_read" to="store_ln27" fromId="21" toId="24">
</dataflow>
<dataflow id="115" from="buff1_addr" to="store_ln27" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="exitcond33854" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="117" from="exitcond33854" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
