library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity counter_tb is
 end;
 
architecture tb of counter_tb is
  component counter is
       port(
         CLK : in std_logic; --Clock
         UP : in std_logic; 
	 DOWN : in std_logic; 
         RESET : in std_logic; --Reset
         NUM : out integer
         );
       end component;
     
--Inputs
	 signal clk, up, down, reset: std_logic;
     
--Outputs     
	 signal num: integer;
     
          
 -- Clock period definitions
 constant CLK_PERIOD: time := 10 ns;
 constant DELAY: time := 0.1 * CLK_PERIOD;
  
 begin
   uut: counter 
   port map(
     CLK=>clk,
     UP=>up,
     RESET=>reset,
     NUM=>num
   );
   
 --Clock process
 clk_gen:process
  begin
    clk<='0';
    wait for 0.5* CLK_PERIOD;
    clk<='1';
    wait for 0.5* CLK_PERIOD;
  end process;
  
 --Stimulus process
-- RESET<= '0' after 0.25 * CLK_PERIOD, '1' after 0.75 * CLK_PERIOD;
 UP<= '0' after 0.25 * CLK_PERIOD, '1' after 0.75 * CLK_PERIOD;
 DOWN<= '0' after 0.15 * CLK_PERIOD, '1' after 0.3 * CLK_PERIOD;
 
  stim_proc:process
   begin 
   
   wait for DELAY;
    
   --RESET prioridad
   wait until RESET='0';
   wait for DELAY;
  
   
   --FUNCIONAMIENTO CONTADOR
   wait;
         
   end process;
 end architecture;
