{
  "DESIGN_NAME": "alu",
  "VERILOG_FILES": "dir::src/alu.v",
  "CLOCK_TREE_SYNTH": false,
  "CLOCK_PORT": null,
  
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 120 120",
  "FP_CORE_UTIL": 50,
  "PL_TARGET_DENSITY": 0.65,
  
  "FP_PDN_ENABLE": true,
  "FP_PDN_VPITCH": 40,
  "FP_PDN_HPITCH": 40,
  "FP_PDN_VOFFSET": 10,
  "FP_PDN_HOFFSET": 10,
  
  "DIODE_INSERTION_STRATEGY": 0,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  
  "pdk::sky130*": {
    "MAX_FANOUT_CONSTRAINT": 16,
    "FP_IO_MODE": 1
  }
}