--------------------------------------------------------------------------------------------------------------------

C++/FPGA Developer - London
Summary

The positive feel of a start-up with the benefits that come with a more established player, this leading quant firm is looking for exceptional C++/FPGA engineers to join an elite global team to design and build the next generation of hardware solutions.

Collaborating with technologists and traders, you will provide hardware systems in areas such as fast networking, high performance compute and real-time acceleration. You will be expected to solve difficult technical problems in a fast-paced, dynamic environment, with a focus on co-designing hybrid hardware/software solutions.

They see technology as a key component of their continued success. The ideal candidate will be keen to learn new, cutting-edge technologies, and have a proven record of solving unstructured problems.

***Interviews will be remote; ideally start dates will be in-house, but they're flexible.***

Requirements
Must be able to write C/C++ in a commercial environment
Solid knowledge of building reliable, high performance FPGA hardware systems
A mix of traditional RTL development + software skills
Ability to perform in a fast-paced environment, where accuracy is crucial
Bachelor's degree (or higher) in Computer Science or Computer Engineering (or equivalent)

Benefits
Competitive base salary + bonus; they will pay leading market rate / are flexible for the right candidate
They're willing to be flexible with WFH
Enormous opportunity to grow and have an impact
Contributions are rewarded; career progression supported
Free breakfast, lunch and dinner


Contact
If this sounds like you, or you'd like to know more, please get in touch:

Andy Stirling-Martin
andy@oxfordknight.co.uk
07453 283768
linkedin.com/in/andrew-stirling-martin-7664a946

--------------------------------------------------------------------------------------------------------------------

FPGA Quant Engineer- Leading Quant Firm

FPGA Quant Engineer
Summary

***This role is available in Chicago / London / Amsterdam.***

The positive feel of a start-up with the benefits that come with a more established player, this leading quant firm is looking for exceptional C++/FPGA engineers to join an elite global team to design and build the next generation of hardware solutions.

Collaborating with technologists and traders, you will provide hardware systems in areas such as fast networking, high performance compute and real-time acceleration. You will be expected to solve difficult technical problems in a fast-paced, dynamic environment, with a focus on co-designing hybrid hardware/software solutions.

They see technology as a key component of their continued success. The ideal candidate will be keen to learn new, cutting-edge technologies, and have a proven record of solving unstructured problems.

***All interviews and start dates will be fully remote.***

Requirements
Solid knowledge of building reliable, high performance FPGA hardware systems
A mix of traditional RTL development + software skills
Ability to perform in a fast-paced environment, where accuracy is crucial
Bachelor's degree (or higher) in Computer Science or Computer Engineering (or equivalent)

Benefits
Competitive base salary + bonus; they will pay leading market rate / are flexible for the right candidate
Enormous opportunity to grow and have an impact
Contributions are rewarded; career progression supported
Free breakfast, lunch and dinner


Contact
If this sounds like you, or you'd like to know more, please get in touch:

Adam Pearce
adam.pearce@oxfordknight.com
+1 (929) 209-9727
linkedin.com/in/adam-pearce-a1390b173

--------------------------------------------------------------------------------------------------------------------

FPGA Verification Engineer | Chicago- Tech-Driven Prop Trading Firm

FPGA Verification Engineer | Chicago
My client is a leading tech-driven prop trading firm, trading their own capital across a broad range of asset classes, instruments and strategies in markets worldwide. They are looking for exceptional verification engineers to join a highly talented team where you'll design and build a cutting-edge, low-latency trading application.

Within this smart group of polyglots and technologists, developers here have large amounts of autonomy and are always looking for the very best tool to solve each individual problem. Here there is very little red tape, and a rapid feedback loop on the software you build. They are firm believers in automated testing and lightly-coupled architectures.

You will collaborate with other engineers, traders, and researchers to expand the platform's capabilities across all aspects of individual block-level and full project level verification. This will include framework/environment development, test plan development and execution, code/functional coverage closure and reviews.

Requirements:
2+ years' experience relevant experience in ASIC/FPGA Verification
Strong coding skills in SystemVerilog and Python
Deep Python knowledge, especially for high level stimulus generation and model coverage
Previous exposure to functional coverage and code coverage
Desirable: C/C++, DPI interface to simulators, or hardware integration testing experience
Candidates must be based in the USA and have a valid working visa (H1B/Green Card)

Benefits:
Top of the market compensation package
Culture has the lively spirit of a start-up, with stability of a longer-established firm
Feel valued for your input and get rewarded for great ideas

Remote interviews are available if required.

Contact
If you feel you are a good match, please don't hesitate to get in touch with:

George James
george@oxfordknight.co.uk
+44 7377 667533
linkedin.com/in/george-james-1b005514a/

--------------------------------------------------------------------------------------------------------------------

C++ Algo Developer- Prop Market Maker

C++ Algo Developer
Overview:

Leading prop trading firm with a global presence (US, UK, Asia). They are scientific, tech-driven and they invest heavily in their engineering teams. Developers here are truly world-class. The culture here is unique in that it is relaxed and informal, yet highly rewarding of strong performance.

In this role, you will be responsible for building and optimising the greenfield systematic trading infrastructure, improving the trading tools and extending trading strategies. Your work will also involve building a cutting edge data analytics platform.

Current code base is in C++ 20 with a modern stack throughout, making extensive use of template and meta programming, Python, FPGA and Julia.

The successful C++ Algo Developer will have exceptional attention to detail and quality, and be enthusiastic to learn new technologies and skills quickly.

Requirements:
Excellent skills in modern C++
Solid experience writing, deploying and maintaining C++ in a production environment, plus review, testing, check-in, and release processes experience
Fluency in programming fundamentals and mathematical techniques
Experience with automated testing, ideally Boost.Test and/or GTest frameworks

Desirable:
Some development skills in Python would be ideal

Rewards and Incentives:
Excellent bonus potential and compensation
Work with the best and very latest technologies on complex problems
No dress code, catered offices and regular social events
Exciting work environment, feel of a small, agile company with the security of a bigger firm


Contact
If you feel you are a good match, please don't hesitate to get in touch:

Madeleine Mamak
madeleine.mamak@oxfordknight.co.uk
07943 729748
linkedin.com/in/madeleine-mamak-a06490221

--------------------------------------------------------------------------------------------------------------------

Hardware Engineer, Trading Team- Global Quant Firm

Hardware Engineer, Trading Team
Summary

Unique in their field, this HFT fund has the lively, positive spirit of a start-up with the stability of a longer-established player. They hire exceptional talent in Maths, Physics and Computer Science, from across the trading, tech and start-up industries, to apply cutting-edge research to global financial markets.

One of their growing quant trading teams is looking to hire a dynamic Hardware Engineer with HDL development experience and ideally an understanding of C++.

You will collaborate extensively with traders and technologists to evolve, improve and maintain all elements of the team infrastructure. This role offers the opportunity to gain exposure to a wide range of interesting and challenging problems involving high performance computing, software design and big data, where most problems require high-availability, high-throughput and low-latency solutions.

The trading team sees technology as a key component of their continued success and candidates will be exposed to cool, cutting-edge technologies. The successful Hardware Engineer will be enthusiastic about development and able to solve difficult technical problems in a fast-paced and energetic environment.

Requirements
At least 5+ years' hands-on development experience in HDL (SystemVerilog/VHDL) with C++ knowledge
Solid experience in solving numerical problems with existing commercial architectures (CPU/GPU/FPGA/etc.)
Sound knowledge of bridging solution from both hardware & software
Experience in Linux system programming & computer architecture
Desirable: exposure to Python or a willingness to gain proficiency quickly

Benefits
Competitive base salary & bonus
They're willing to be flexible with WFH
Enormous opportunity to grow, learn and have an impact
Contributions are rewarded; career progression supported
Unique culture where you can fulfil your potential through collaboration and mutual respect


Contact
If this sounds like you, or you'd like to know more, please get in touch.

Andy Stirling-Martin
andy@oxfordknight.co.uk
07453 283768
linkedin.com/in/andrew-stirling-martin-7664a946

--------------------------------------------------------------------------------------------------------------------

Senior C++ Developer

Overview
Our technology engineers are employed in building, maintaining and supporting trading systems that are fundamental to our success and competitiveness in the current trading environment. SIG has continued to expand its team of talented Software and Systems Engineers. Over the past few years, the technology team has grown to over 1000 employees worldwide, with over 70 in Sydney. SIG's continued success will - in large part - be based on the capabilities provided to our traders by the growing Technology and Quantitative Research Teams.
As a Software Developer within our Trading Systems team, you will have the opportunity to work closely with traders and the firm's top technologists. Ideally, you will have a background in trading systems and/or performance tuning and want the chance to compete against the best systems in the world.

In this role, you will:

Develop and enhance trading applications by designing, implementing and delivering complex software systems that meet the business needs. Solve complex problems by providing innovative and scalable solutions with a focus on low latency automated trading.

Bring/gain a thorough understanding of the business domain (trading, strategies, market making, market data and low latency). This is a hands-on role where you will thrive on the technology challenges. You will see your ideas and hard work used by experienced traders across a diverse range of instruments and markets.

What we're looking for
A bachelor's degree (or higher) in a technical or related discipline
A minimum of five (5) years experience developing applications using C++ (preferably in a linux environment), as well as proficiency in Python
A solid C++ developer with experience in design, profiling, performance tuning, generic programming, STL, boost
Experience in sockets, multi-threading, IPC and FPGA would be highly regarded
Excellent attention to detail, accuracy and a thorough understanding of full life-cycle development and performance optimization/latency reduction methodologies.
A demonstrated track record of successfully delivering complex applications that meet demanding performance and scalability goals.
Experience in automated trading systems development would be highly regarded
Knowledge of financial products would be highly regarded.
We don't post salary ranges externally so any salary estimate you see listed on a third party website was not provided by SIG and may not be accurate.

SIG is not accepting unsolicited resumes from search firms. All resumes submitted by search firms to any employee at SIG via-email, the Internet or directly without a valid written search agreement will be deemed the sole property of SIG, and no fee will be paid in the event the candidate is hired by SIG.

--------------------------------------------------------------------------------------------------------------------

Low Latency C++ Developer- Prop Market Maker

Low Latency C++ Developer
Overview:

Leading prop trading firm with a global presence (US, UK, Asia). They are scientific, tech-driven and they invest heavily in their engineering teams. Developers here are truly world-class. The culture here is unique in that it is relaxed and informal, yet highly rewarding of strong performance.

They are seeking talented modern C++ software developers to join their London team. You will sit on the trading floor, producing low-latency exchange connectivity components for new markets and help improve trading strategies. You will also collaborate closely with traders and developers in other teams (e.g. FPGA) to ensure software is supported and runs smoothly.

This is a high impact role, where you will see the results of your work immediately and have a direct outcome on the bottom line. You will also get involved with software engineering processes such as peer code reviews and daily stand-up meetings.

Requirements:
Exceptional C++ developer (with experience of C++11/14/17)
Strong knowledge of multiple exchanges & performance analysis
Solid experience in ultra-low-latency design and template programming
Excellent communication skills and an analytical problem-solver

Desirable:
Knowledge of financial markets & securities (particularly futures and options)
Experience in other programming languages: Python, JavaScript
Familiarity with NoSQL and time-series databases

Rewards and Incentives:
Excellent bonus potential and compensation
Work with the best and very latest technologies on complex problems
No dress code, catered offices and regular social events
Exciting work environment, feel of a small, agile company with the security of a bigger firm


Contact
If you feel you are a good match, please don't hesitate to get in touch:

Madeleine Mamak
madeleine.mamak@oxfordknight.co.uk
07943 729748
linkedin.com/in/madeleine-mamak-a06490221

--------------------------------------------------------------------------------------------------------------------

Syntacore, Research intern

Задание 1. C/C++/CAS
Вычисление весового спектра линейного подпространства
  - a. Назовем вектором строку битов (значения 0 или 1) фиксированной длины N: то
  есть, всего возможно $2^N$ различных векторов
  - b. Введем операцию сложения по модулю 2 векторов (операция xor), которая по двум
  векторам a и b получает вектор a+b той же длины N
  - c. Пусть задано множество $A = (a_i|i \in 1..K)$ из $0<=K<=2^N$ векторов. Назовем его порождающим: при помощи сложения $a_i$ множества A можно получить $2^K$ векторов вида $\sum _{i=1}^K(B_i a_i)$ , где $B_i$ равно либо 0, либо 1
  - d. Весом вектора назовем количество единичных (ненулевых) битов в векторе: то
  есть, вес – это натуральное число от 0 до N

Требуется для заданных порождающего множества векторов и числа N построить
гистограмму (спектр) количества различных векторов по их весу.

  Можно использовать не только С/C++, но и CAS (Octave/Matlab/Mathematica) или
скриптовые языки. Важное условие – использование только стандартных библиотек, без
дополнительных пакетов.

  Формат входных данных:
Текстовый файл из набора строк одинаковой длины по одному вектору в строке (символы
0 или 1 без разделителей).

  Формат выходных данных:
Текстовый файл строк с парой значений вес/количество разделённых символом
табуляции, по одной паре на строку, сортированный по числовому значению веса.

Результаты выполнения должны быть размещены в репозитории на github.com и
передаваться в виде ссылки на репо. Вопросы по заданию можно задавать по email:
interns.ml@syntacore.com. Рекомендуем также написать перед началом выполнения
задания, а также сообщить примерные сроки ожидания результатов.

Дополнительный бонус:
- 1. Если удается идентифицировать возможности для распараллеливания, - желательно
реализовать параллельные вычисления и/или разметить код для применения
параллельных итераций.
- 2. Оценить ресурсы, указать ограничения реализации, возможные методы дальнейшей
алгоритмической и программной оптимизации.

-----------------

Syntacore, RTL intern

Задание: разработать и верифицировать cross-bar, обеспечивающий коммутацию 2 master
и 2 slave устройств.

Описание базового интерфейса:
- {master|slave}_{N}_req - однобитный сигнал, запрос на выполнение транзакции
(master-> slave)
- {master|slave}_{N}_addr - 32-битный шина, содержит адрес запроса (master-
>slave)
- {master|slave}_{N}_cmd - однобитный сигнал – признак операции: 0 - read, 1 –
write (master->slave)
- {master|slave}_{N}_wdata - 32-битный шина, содержит записываемые данные.
передаются в том же такте , что и адрес (master-> slave)
- {master|slave}_{N}_ack - однобитный сигнал-подтверждение, что в данном такте
slave принял запрос к исполнению (slave->master). при этом, slave должен
зафиксировать _addr, _cmd, и _wdata (в случае транзакции записи). перевод
_ack в активное состояние разрешает master устройству снять запрос в
следующем такте
- {master|slave}_{N}_rdata - 32-битная шина, содержит считываемые данные.
передаются на следующем такте после подтверждения транзакции(_ack = 1)(slave-
> master)

Выбор slave устройства определяется старшим битом адреса. Арбитраж между
несколькими master запросами в одно slave устройство осуществляется по дисциплине
"round-robin".

Необходимо разработать и верифицировать базовый модуль, а также оптимизировать его
по частоте. По желанию (опционально) можно выполнить одно или более расширений
задания из списка внизу.

В результате выполнения ожидается код на Verilog или System Verilog, test bench и
набор тестовых векторов для среды ModelSim, отчеты о синтезе для произвольного FPGA
device из поддерживаемых Quartus lite (http://dl.altera.com/?edition=lite).

Результаты выполнения должны быть размещены в репозитории на github.com и
передаваться в виде ссылки на репо. Вопросы по заданию можно задавать по email:
interns.rtl@syntacore.com. Рекомендуем также написать перед началом выполнения
задания, а также сообщить примерные сроки ожидания результатов.

Возможные расширения базового задания (опционально - доп. преимущество. Можно
выполнить любое количество):
  - 1. распространить случай на 4 master и 4 slave порта
  - 2. {master|slave}_{N}_resp - однобитный сигнал (slave-> master), подтверждение
  считываемых данных _rdata. Соответственно _rdata возвращаются не в следующем
  такте, а в том такте, когда активен данный сигнал
  - 3. slave может буферизировать до 4 запросов на чтение, до выставления rdata и
  resp (выставлять задержку на данные)
  - 4. slave может возвращать данные не в той последовательности, в которой были
  приняты запросы, соответственно в cross-bar должна быть предусмотрена логика
  для буферизации и сиквенсирования считываемых данных, - таким образом, чтобы
  в master данные возвращались в той последовательности, в которой были
  подтверждены запросы

----------------------

Syntacore, SW intern (embedded)

Задание:

Разработать драйвер (модуль ядра) Linux для виртуального устройства класса RTC.
Модуль должен:
  - эмулировать устройство с неравномерным подсчетом времени
  (ускоренное/замедленное/случайное)
  - поддерживать операции установки/чтения значений
  - иметь возможность настойки параметров и получения статистики через интерфейс
  /proc
  - иметь возможность динамической загрузки (insmod/rmmod)
  - встраиваться в /dev как дополнительное устройство rtcN

Для проверки написать shell скрипт, в котором протестировать работоспособность
драйвера (загрузка/выгрузка, настройка модели поведения, чтение/установка
значений, сравнение с системным временем) используя стандартные утилиты Linux.

Результаты выполнения задания (исходный код, скрипт проверки и короткий readme
файл) должны быть помещены в репозиторий на github.com и передаваться в виде
ссылки на репо. Вопросы по заданию можно задавать по email:
interns.sw@syntacore.com. Рекомендуем также написать перед началом выполнения
задания, а также сообщить примерные сроки ожидания результатов.

Возможный вариант выполнения - функциональный аналог решения для rtos (ecos,
freertos, можно предложить свою ОС – по согласованию).
