Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May  9 09:18:33 2022
| Host         : DESKTOP-L16NRCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line10/R_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line39/outsignal_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line40/outsignal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line41/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/outsignal_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line10/Signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line8/out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line9/nolabel_line10/OutClock_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line56/win_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.159      -83.339                    122                  778        0.153        0.000                      0                  778        4.500        0.000                       0                   348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.159      -83.339                    122                  708        0.153        0.000                      0                  708        4.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.934        0.000                      0                   70        0.636        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          122  Failing Endpoints,  Worst Slack       -1.159ns,  Total Violation      -83.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 6.320ns (59.878%)  route 4.235ns (40.122%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.821    15.800    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[28]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 6.320ns (59.878%)  route 4.235ns (40.122%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.821    15.800    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[29]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 6.320ns (59.878%)  route 4.235ns (40.122%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.821    15.800    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[30]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 6.320ns (59.878%)  route 4.235ns (40.122%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.821    15.800    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y64         FDRE                                         r  nolabel_line59/time1_reg[31]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 nolabel_line60/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 6.390ns (60.337%)  route 4.200ns (39.663%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line60/counter_reg[0]_0
    SLICE_X10Y67         FDRE                                         r  nolabel_line60/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  nolabel_line60/number_reg[6]/Q
                         net (fo=5, routed)           0.690     6.449    nolabel_line60/number_reg_n_0_[6]
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  nolabel_line60/time12_i_3__0/O
                         net (fo=5, routed)           0.488     7.061    nolabel_line60/time12_i_3__0_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.185 r  nolabel_line60/time12_i_2__0/O
                         net (fo=21, routed)          0.385     7.571    nolabel_line60/A[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.227 r  nolabel_line60/time12/P[26]
                         net (fo=2, routed)           0.657    11.883    nolabel_line60/time12_n_79
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.007 r  nolabel_line60/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    12.007    nolabel_line60/i__carry_i_2__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.557 r  nolabel_line60/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    nolabel_line60/time12_inferred__0/i__carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.891 r  nolabel_line60/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    13.486    nolabel_line60/time120_out[6]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.303    13.789 r  nolabel_line60/time10_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    13.789    nolabel_line60/time10_carry__2_i_7__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.322 r  nolabel_line60/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    14.925    nolabel_line60/time10_carry__2_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.049 r  nolabel_line60/time1[0]_i_1__0/O
                         net (fo=32, routed)          0.782    15.831    nolabel_line60/time1[0]_i_1__0_n_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.520    14.943    nolabel_line60/counter_reg[0]_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[0]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y62         FDRE (Setup_fdre_C_R)       -0.429    14.737    nolabel_line60/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 nolabel_line60/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 6.390ns (60.337%)  route 4.200ns (39.663%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line60/counter_reg[0]_0
    SLICE_X10Y67         FDRE                                         r  nolabel_line60/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  nolabel_line60/number_reg[6]/Q
                         net (fo=5, routed)           0.690     6.449    nolabel_line60/number_reg_n_0_[6]
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  nolabel_line60/time12_i_3__0/O
                         net (fo=5, routed)           0.488     7.061    nolabel_line60/time12_i_3__0_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.185 r  nolabel_line60/time12_i_2__0/O
                         net (fo=21, routed)          0.385     7.571    nolabel_line60/A[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.227 r  nolabel_line60/time12/P[26]
                         net (fo=2, routed)           0.657    11.883    nolabel_line60/time12_n_79
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.007 r  nolabel_line60/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    12.007    nolabel_line60/i__carry_i_2__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.557 r  nolabel_line60/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    nolabel_line60/time12_inferred__0/i__carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.891 r  nolabel_line60/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    13.486    nolabel_line60/time120_out[6]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.303    13.789 r  nolabel_line60/time10_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    13.789    nolabel_line60/time10_carry__2_i_7__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.322 r  nolabel_line60/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    14.925    nolabel_line60/time10_carry__2_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.049 r  nolabel_line60/time1[0]_i_1__0/O
                         net (fo=32, routed)          0.782    15.831    nolabel_line60/time1[0]_i_1__0_n_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.520    14.943    nolabel_line60/counter_reg[0]_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[1]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y62         FDRE (Setup_fdre_C_R)       -0.429    14.737    nolabel_line60/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 nolabel_line60/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 6.390ns (60.337%)  route 4.200ns (39.663%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line60/counter_reg[0]_0
    SLICE_X10Y67         FDRE                                         r  nolabel_line60/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  nolabel_line60/number_reg[6]/Q
                         net (fo=5, routed)           0.690     6.449    nolabel_line60/number_reg_n_0_[6]
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  nolabel_line60/time12_i_3__0/O
                         net (fo=5, routed)           0.488     7.061    nolabel_line60/time12_i_3__0_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.185 r  nolabel_line60/time12_i_2__0/O
                         net (fo=21, routed)          0.385     7.571    nolabel_line60/A[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.227 r  nolabel_line60/time12/P[26]
                         net (fo=2, routed)           0.657    11.883    nolabel_line60/time12_n_79
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.007 r  nolabel_line60/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    12.007    nolabel_line60/i__carry_i_2__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.557 r  nolabel_line60/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    nolabel_line60/time12_inferred__0/i__carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.891 r  nolabel_line60/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    13.486    nolabel_line60/time120_out[6]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.303    13.789 r  nolabel_line60/time10_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    13.789    nolabel_line60/time10_carry__2_i_7__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.322 r  nolabel_line60/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    14.925    nolabel_line60/time10_carry__2_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.049 r  nolabel_line60/time1[0]_i_1__0/O
                         net (fo=32, routed)          0.782    15.831    nolabel_line60/time1[0]_i_1__0_n_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.520    14.943    nolabel_line60/counter_reg[0]_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[2]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y62         FDRE (Setup_fdre_C_R)       -0.429    14.737    nolabel_line60/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 nolabel_line60/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 6.390ns (60.337%)  route 4.200ns (39.663%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line60/counter_reg[0]_0
    SLICE_X10Y67         FDRE                                         r  nolabel_line60/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  nolabel_line60/number_reg[6]/Q
                         net (fo=5, routed)           0.690     6.449    nolabel_line60/number_reg_n_0_[6]
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.573 r  nolabel_line60/time12_i_3__0/O
                         net (fo=5, routed)           0.488     7.061    nolabel_line60/time12_i_3__0_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.185 r  nolabel_line60/time12_i_2__0/O
                         net (fo=21, routed)          0.385     7.571    nolabel_line60/A[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.227 r  nolabel_line60/time12/P[26]
                         net (fo=2, routed)           0.657    11.883    nolabel_line60/time12_n_79
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.007 r  nolabel_line60/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    12.007    nolabel_line60/i__carry_i_2__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.557 r  nolabel_line60/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    nolabel_line60/time12_inferred__0/i__carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.891 r  nolabel_line60/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.595    13.486    nolabel_line60/time120_out[6]
    SLICE_X12Y67         LUT4 (Prop_lut4_I2_O)        0.303    13.789 r  nolabel_line60/time10_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    13.789    nolabel_line60/time10_carry__2_i_7__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.322 r  nolabel_line60/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    14.925    nolabel_line60/time10_carry__2_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I3_O)        0.124    15.049 r  nolabel_line60/time1[0]_i_1__0/O
                         net (fo=32, routed)          0.782    15.831    nolabel_line60/time1[0]_i_1__0_n_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.520    14.943    nolabel_line60/counter_reg[0]_0
    SLICE_X13Y62         FDRE                                         r  nolabel_line60/time1_reg[3]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y62         FDRE (Setup_fdre_C_R)       -0.429    14.737    nolabel_line60/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 6.320ns (60.383%)  route 4.147ns (39.617%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.733    15.712    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y63         FDRE                                         r  nolabel_line59/time1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y63         FDRE                                         r  nolabel_line59/time1_reg[24]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y63         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -1.071    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 6.320ns (60.383%)  route 4.147ns (39.617%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.643     5.246    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     5.702 f  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.670     6.371    nolabel_line59/number_reg_n_0_[5]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.416     6.911    nolabel_line59/time12_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.124     7.035 r  nolabel_line59/time12_i_2/O
                         net (fo=21, routed)          0.398     7.433    nolabel_line59/time12_i_2_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      3.656    11.089 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.680    11.769    nolabel_line59/time12_n_79
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.893    nolabel_line59/i__carry_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.426 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.426    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.749 r  nolabel_line59/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.643    13.392    nolabel_line59/time120_out[6]
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.306    13.698 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.698    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.607    14.856    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.980 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.733    15.712    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X14Y63         FDRE                                         r  nolabel_line59/time1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line59/counter_reg[0]_0
    SLICE_X14Y63         FDRE                                         r  nolabel_line59/time1_reg[25]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X14Y63         FDRE (Setup_fdre_C_R)       -0.524    14.641    nolabel_line59/time1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line10/seed_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line10/num_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.594     1.513    nolabel_line36/nolabel_line10/CLK
    SLICE_X3Y77          FDCE                                         r  nolabel_line36/nolabel_line10/seed_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  nolabel_line36/nolabel_line10/seed_reg_reg[1]/Q
                         net (fo=7, routed)           0.101     1.755    nolabel_line36/nolabel_line10/seed_reg[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  nolabel_line36/nolabel_line10/num_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line36/nolabel_line10/num_reg[2]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  nolabel_line36/nolabel_line10/num_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.864     2.029    nolabel_line36/nolabel_line10/CLK
    SLICE_X2Y77          FDCE                                         r  nolabel_line36/nolabel_line10/num_reg_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.121     1.647    nolabel_line36/nolabel_line10/num_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line59/number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.257%)  route 0.084ns (28.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y61          FDRE                                         r  nolabel_line59/number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  nolabel_line59/number_reg[0]/Q
                         net (fo=27, routed)          0.084     1.741    nolabel_line59/number_reg_n_0_[0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  nolabel_line59/number[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    nolabel_line59/number[5]
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.844     2.009    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.092     1.597    nolabel_line59/number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line60/plays_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/audioOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.496%)  route 0.155ns (45.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.571     1.490    nolabel_line60/counter_reg[0]_0
    SLICE_X9Y64          FDRE                                         r  nolabel_line60/plays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.631 f  nolabel_line60/plays_reg[0]/Q
                         net (fo=8, routed)           0.155     1.787    nolabel_line60/plays_reg_n_0_[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  nolabel_line60/audioOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    nolabel_line60/audioOut_i_1__0_n_0
    SLICE_X8Y65          FDRE                                         r  nolabel_line60/audioOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.840     2.005    nolabel_line60/counter_reg[0]_0
    SLICE_X8Y65          FDRE                                         r  nolabel_line60/audioOut_reg/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.120     1.624    nolabel_line60/audioOut_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line10/R_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line36/nolabel_line10/CLK
    SLICE_X2Y74          FDCE                                         r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=11, routed)          0.116     1.791    nolabel_line36/nolabel_line10/state_reg[1]
    SLICE_X3Y74          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  nolabel_line36/nolabel_line10/R_i_1/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line36/nolabel_line10/R_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  nolabel_line36/nolabel_line10/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.861     2.026    nolabel_line36/nolabel_line10/CLK
    SLICE_X3Y74          FDCE                                         r  nolabel_line36/nolabel_line10/R_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.091     1.614    nolabel_line36/nolabel_line10/R_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line36/nolabel_line10/CLK
    SLICE_X2Y74          FDCE                                         r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=11, routed)          0.117     1.792    nolabel_line36/nolabel_line9/state_reg_0[1]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  nolabel_line36/nolabel_line9/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y74          FDCE                                         r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.861     2.026    nolabel_line36/nolabel_line10/CLK
    SLICE_X3Y74          FDCE                                         r  nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.092     1.615    nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line59/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.213ns (54.304%)  route 0.179ns (45.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y61          FDRE                                         r  nolabel_line59/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  nolabel_line59/number_reg[6]/Q
                         net (fo=5, routed)           0.179     1.836    nolabel_line59/number_reg_n_0_[6]
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.049     1.885 r  nolabel_line59/number[9]_i_2/O
                         net (fo=1, routed)           0.000     1.885    nolabel_line59/number[9]
    SLICE_X10Y60         FDRE                                         r  nolabel_line59/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.844     2.009    nolabel_line59/counter_reg[0]_0
    SLICE_X10Y60         FDRE                                         r  nolabel_line59/number_reg[9]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.131     1.660    nolabel_line59/number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line54/nolabel_line73/number_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/start_note_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.834%)  route 0.173ns (48.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.482    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y76         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  nolabel_line54/nolabel_line73/number_reg[1]/Q
                         net (fo=10, routed)          0.173     1.796    nolabel_line54/nolabel_line73/Q[1]
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  nolabel_line54/nolabel_line73/start_note_i_2/O
                         net (fo=1, routed)           0.000     1.841    nolabel_line54/nolabel_line73/start_note0
    SLICE_X14Y76         FDCE                                         r  nolabel_line54/nolabel_line73/start_note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.996    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y76         FDCE                                         r  nolabel_line54/nolabel_line73/start_note_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X14Y76         FDCE (Hold_fdce_C_D)         0.120     1.615    nolabel_line54/nolabel_line73/start_note_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    nolabel_line59/counter_reg[0]_0
    SLICE_X9Y61          FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.174     1.808    nolabel_line59/number_reg_n_0_[5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  nolabel_line59/number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line59/number[6]
    SLICE_X8Y61          FDRE                                         r  nolabel_line59/number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.844     2.009    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y61          FDRE                                         r  nolabel_line59/number_reg[6]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.626    nolabel_line59/number_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line59/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.833%)  route 0.179ns (46.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y61          FDRE                                         r  nolabel_line59/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  nolabel_line59/number_reg[6]/Q
                         net (fo=5, routed)           0.179     1.836    nolabel_line59/number_reg_n_0_[6]
    SLICE_X10Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.881 r  nolabel_line59/number[8]_i_1/O
                         net (fo=1, routed)           0.000     1.881    nolabel_line59/number[8]
    SLICE_X10Y60         FDRE                                         r  nolabel_line59/number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.844     2.009    nolabel_line59/counter_reg[0]_0
    SLICE_X10Y60         FDRE                                         r  nolabel_line59/number_reg[8]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.121     1.650    nolabel_line59/number_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line54/nolabel_line72/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line72/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.190ns (54.357%)  route 0.160ns (45.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.482    nolabel_line54/nolabel_line72/out_reg[3]_0
    SLICE_X15Y76         FDRE                                         r  nolabel_line54/nolabel_line72/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  nolabel_line54/nolabel_line72/out_reg[1]/Q
                         net (fo=6, routed)           0.160     1.783    nolabel_line54/nolabel_line72/out[1]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.049     1.832 r  nolabel_line54/nolabel_line72/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.832    nolabel_line54/nolabel_line72/p_1_in[2]
    SLICE_X13Y75         FDRE                                         r  nolabel_line54/nolabel_line72/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.830     1.995    nolabel_line54/nolabel_line72/out_reg[3]_0
    SLICE_X13Y75         FDRE                                         r  nolabel_line54/nolabel_line72/out_reg[2]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.107     1.601    nolabel_line54/nolabel_line72/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y57    nolabel_line59/time1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62    nolabel_line60/time1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74     nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74     nolabel_line36/nolabel_line10/R_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     nolabel_line36/nolabel_line10/num_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     nolabel_line36/nolabel_line10/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     nolabel_line36/nolabel_line10/num_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     nolabel_line36/nolabel_line10/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57    nolabel_line59/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57    nolabel_line59/time1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line54/nolabel_line74/game_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line54/nolabel_line74/win_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57    nolabel_line59/time1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57    nolabel_line59/time1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58    nolabel_line59/time1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58    nolabel_line59/time1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58    nolabel_line59/time1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58    nolabel_line59/time1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    nolabel_line60/time1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    nolabel_line60/time1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    nolabel_line60/time1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67    nolabel_line60/time1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     nolabel_line39/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     nolabel_line39/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     nolabel_line39/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     nolabel_line39/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     nolabel_line39/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     nolabel_line39/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.863%)  route 3.929ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.912     9.818    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X15Y77         FDCE                                         f  nolabel_line54/nolabel_line73/number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X15Y77         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X15Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    nolabel_line54/nolabel_line73/number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.580ns (12.893%)  route 3.919ns (87.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.902     9.807    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y73         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.509    14.932    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y73         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[4]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    nolabel_line54/nolabel_line73/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.580ns (12.893%)  route 3.919ns (87.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.902     9.807    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y73         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.509    14.932    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y73         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[6]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X13Y73         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    nolabel_line54/nolabel_line73/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.863%)  route 3.929ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.912     9.818    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y77         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y77         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[22]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    nolabel_line54/nolabel_line73/time1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.863%)  route 3.929ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.912     9.818    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y77         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y77         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[23]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    nolabel_line54/nolabel_line73/time1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.863%)  route 3.929ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.912     9.818    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y77         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y77         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[24]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    nolabel_line54/nolabel_line73/time1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.863%)  route 3.929ns (87.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.912     9.818    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y77         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y77         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[8]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X14Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    nolabel_line54/nolabel_line73/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.580ns (13.869%)  route 3.602ns (86.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.585     9.491    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y78         FDCE                                         f  nolabel_line54/nolabel_line73/number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.512    14.935    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y78         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[3]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X14Y78         FDCE (Recov_fdce_C_CLR)     -0.361    14.797    nolabel_line54/nolabel_line73/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/start_note_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.580ns (13.773%)  route 3.631ns (86.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.614     9.520    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y76         FDCE                                         f  nolabel_line54/nolabel_line73/start_note_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.509    14.932    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y76         FDCE                                         r  nolabel_line54/nolabel_line73/start_note_reg/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    nolabel_line54/nolabel_line73/start_note_reg
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line74/win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.580ns (14.310%)  route 3.473ns (85.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.706     5.309    nolabel_line54/nolabel_line74/win_reg_0
    SLICE_X4Y76          FDCE                                         r  nolabel_line54/nolabel_line74/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  nolabel_line54/nolabel_line74/win_reg/Q
                         net (fo=4, routed)           1.017     6.781    nolabel_line56/GWin_2
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          2.456     9.362    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y77         FDCE                                         f  nolabel_line54/nolabel_line73/number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.510    14.933    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y77         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    nolabel_line54/nolabel_line73/number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[11]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[13]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[14]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[16]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[21]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[23]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[4]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.218     2.087    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X5Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X5Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[6]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.999%)  route 0.395ns (68.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.222     2.092    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X4Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X4Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[12]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.999%)  route 0.395ns (68.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.510    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y73          FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.173     1.824    nolabel_line56/state_reg__0[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.222     2.092    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X4Y75          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.858     2.023    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X4Y75          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[15]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    nolabel_line54/nolabel_line73/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.640    





