#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Apr 15 16:09:01 2022
# Process ID: 2128
# Current directory: D:/intelight/intelight_backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17192 D:\intelight\intelight_backup\intelight.xpr
# Log file: D:/intelight/intelight_backup/vivado.log
# Journal file: D:/intelight/intelight_backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup/intelight.xpr
INFO: [Project 1-313] Project file moved from 'D:/intelight/intelight' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1329.004 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/testbench/testbench.bd}
Reading block design file <D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/testbench/testbench.bd>...
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Successfully read diagram <testbench> from block design file <D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/testbench/testbench.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.004 ; gain = 0.000
open_bd_design {D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:user:intelight_mem:1.0 - intelight_mem_0
Successfully read diagram <system> from block design file <D:/intelight/intelight_backup/intelight.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:31:37 2022...
