{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569616051929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569616051933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 17:27:31 2019 " "Processing started: Fri Sep 27 17:27:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569616051933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569616051933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569616051935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1569616052533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_timer_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_timer_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_timer_de2_115-top_a3_2019_2 " "Found design unit 1: top_timer_de2_115-top_a3_2019_2" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/dlp2/atividade2/top_timer_de2_115.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054010 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_timer_de2_115 " "Found entity 1: top_timer_de2_115" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/dlp2/atividade2/top_timer_de2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569616054010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/dlp2/atividade2/bcd2ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054013 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/dlp2/atividade2/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569616054013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bcd_two_digits " "Found design unit 1: timer-bcd_two_digits" {  } { { "timer.vhd" "" { Text "/home/aluno/dlp2/atividade2/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054016 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/aluno/dlp2/atividade2/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569616054016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50mhz_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50mhz_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50mhz_10khz-SYN " "Found design unit 1: pll_50mhz_10khz-SYN" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/dlp2/atividade2/pll_50mhz_10khz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054020 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50mhz_10khz " "Found entity 1: pll_50mhz_10khz" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/dlp2/atividade2/pll_50mhz_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569616054020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_disp-arch " "Found design unit 1: sel_disp-arch" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054023 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_disp " "Found entity 1: sel_disp" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569616054023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569616054023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sel_disp " "Elaborating entity \"sel_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1569616054217 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_secU sel_disp.vhd(10) " "VHDL Signal Declaration warning at sel_disp.vhd(10): used implicit default value for signal \"SSD_secU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054225 "|sel_disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_secD sel_disp.vhd(12) " "VHDL Signal Declaration warning at sel_disp.vhd(12): used implicit default value for signal \"SSD_secD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054225 "|sel_disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_minU sel_disp.vhd(14) " "VHDL Signal Declaration warning at sel_disp.vhd(14): used implicit default value for signal \"SSD_minU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054226 "|sel_disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_minD sel_disp.vhd(16) " "VHDL Signal Declaration warning at sel_disp.vhd(16): used implicit default value for signal \"SSD_minD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054226 "|sel_disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_horU sel_disp.vhd(18) " "VHDL Signal Declaration warning at sel_disp.vhd(18): used implicit default value for signal \"SSD_horU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054227 "|sel_disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SSD_horD sel_disp.vhd(20) " "VHDL Signal Declaration warning at sel_disp.vhd(20): used implicit default value for signal \"SSD_horD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569616054227 "|sel_disp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSD sel_disp.vhd(28) " "Verilog HDL or VHDL warning at sel_disp.vhd(28): object \"SSD\" assigned a value but never read" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1569616054228 "|sel_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[0\] sel_disp.vhd(42) " "Inferred latch for \"BCD\[0\]\" at sel_disp.vhd(42)" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569616054231 "|sel_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[1\] sel_disp.vhd(42) " "Inferred latch for \"BCD\[1\]\" at sel_disp.vhd(42)" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569616054232 "|sel_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[2\] sel_disp.vhd(42) " "Inferred latch for \"BCD\[2\]\" at sel_disp.vhd(42)" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569616054232 "|sel_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[3\] sel_disp.vhd(42) " "Inferred latch for \"BCD\[3\]\" at sel_disp.vhd(42)" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569616054232 "|sel_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd bcd2ssd:bcd0 " "Elaborating entity \"bcd2ssd\" for hierarchy \"bcd2ssd:bcd0\"" {  } { { "sel_disp.vhd" "bcd0" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569616054265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[0\] GND " "Pin \"SSD_secU\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[1\] GND " "Pin \"SSD_secU\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[2\] GND " "Pin \"SSD_secU\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[3\] GND " "Pin \"SSD_secU\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[4\] GND " "Pin \"SSD_secU\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[5\] GND " "Pin \"SSD_secU\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secU\[6\] GND " "Pin \"SSD_secU\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[0\] GND " "Pin \"SSD_secD\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[1\] GND " "Pin \"SSD_secD\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[2\] GND " "Pin \"SSD_secD\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[3\] GND " "Pin \"SSD_secD\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[4\] GND " "Pin \"SSD_secD\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[5\] GND " "Pin \"SSD_secD\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_secD\[6\] GND " "Pin \"SSD_secD\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_secD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[0\] GND " "Pin \"SSD_minU\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[1\] GND " "Pin \"SSD_minU\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[2\] GND " "Pin \"SSD_minU\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[3\] GND " "Pin \"SSD_minU\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[4\] GND " "Pin \"SSD_minU\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[5\] GND " "Pin \"SSD_minU\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minU\[6\] GND " "Pin \"SSD_minU\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[0\] GND " "Pin \"SSD_minD\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[1\] GND " "Pin \"SSD_minD\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[2\] GND " "Pin \"SSD_minD\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[3\] GND " "Pin \"SSD_minD\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[4\] GND " "Pin \"SSD_minD\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[5\] GND " "Pin \"SSD_minD\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_minD\[6\] GND " "Pin \"SSD_minD\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_minD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[0\] GND " "Pin \"SSD_horU\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[1\] GND " "Pin \"SSD_horU\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[2\] GND " "Pin \"SSD_horU\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[3\] GND " "Pin \"SSD_horU\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[4\] GND " "Pin \"SSD_horU\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[5\] GND " "Pin \"SSD_horU\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horU\[6\] GND " "Pin \"SSD_horU\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[0\] GND " "Pin \"SSD_horD\[0\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[1\] GND " "Pin \"SSD_horD\[1\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[2\] GND " "Pin \"SSD_horD\[2\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[3\] GND " "Pin \"SSD_horD\[3\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[4\] GND " "Pin \"SSD_horD\[4\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[5\] GND " "Pin \"SSD_horD\[5\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_horD\[6\] GND " "Pin \"SSD_horD\[6\]\" is stuck at GND" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569616055504 "|sel_disp|SSD_horD[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1569616055504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1569616055872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616055872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_in\[0\] " "No output dependent on input pin \"sel_in\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_in\[1\] " "No output dependent on input pin \"sel_in\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_in\[2\] " "No output dependent on input pin \"sel_in\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_out\[0\] " "No output dependent on input pin \"sel_out\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_out\[1\] " "No output dependent on input pin \"sel_out\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_out\[2\] " "No output dependent on input pin \"sel_out\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|sel_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secU\[0\] " "No output dependent on input pin \"BCD_secU\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secU\[1\] " "No output dependent on input pin \"BCD_secU\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secU\[2\] " "No output dependent on input pin \"BCD_secU\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secU[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secU\[3\] " "No output dependent on input pin \"BCD_secU\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secU[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secD\[0\] " "No output dependent on input pin \"BCD_secD\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secD\[1\] " "No output dependent on input pin \"BCD_secD\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secD\[2\] " "No output dependent on input pin \"BCD_secD\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_secD\[3\] " "No output dependent on input pin \"BCD_secD\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_secD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minU\[0\] " "No output dependent on input pin \"BCD_minU\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minU\[1\] " "No output dependent on input pin \"BCD_minU\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minU\[2\] " "No output dependent on input pin \"BCD_minU\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minU[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minU\[3\] " "No output dependent on input pin \"BCD_minU\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minU[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minD\[0\] " "No output dependent on input pin \"BCD_minD\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minD\[1\] " "No output dependent on input pin \"BCD_minD\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minD\[2\] " "No output dependent on input pin \"BCD_minD\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_minD\[3\] " "No output dependent on input pin \"BCD_minD\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_minD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horU\[0\] " "No output dependent on input pin \"BCD_horU\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horU\[1\] " "No output dependent on input pin \"BCD_horU\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horU\[2\] " "No output dependent on input pin \"BCD_horU\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horU[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horU\[3\] " "No output dependent on input pin \"BCD_horU\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horU[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horD\[0\] " "No output dependent on input pin \"BCD_horD\[0\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horD\[1\] " "No output dependent on input pin \"BCD_horD\[1\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horD\[2\] " "No output dependent on input pin \"BCD_horD\[2\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCD_horD\[3\] " "No output dependent on input pin \"BCD_horD\[3\]\"" {  } { { "sel_disp.vhd" "" { Text "/home/aluno/dlp2/atividade2/sel_disp.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569616056029 "|sel_disp|BCD_horD[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1569616056029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1569616056034 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1569616056034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1569616056034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569616056062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 17:27:36 2019 " "Processing ended: Fri Sep 27 17:27:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569616056062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569616056062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569616056062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569616056062 ""}
