// Seed: 282595070
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input wor id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wire id_17,
    input tri id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    input tri1 id_22,
    output tri0 id_23,
    output wire id_24,
    input tri id_25,
    input tri0 id_26,
    input tri id_27,
    input uwire id_28,
    output tri1 id_29,
    input supply1 id_30,
    output tri0 id_31,
    output wor id_32,
    output wire id_33,
    input wand id_34,
    output tri0 id_35
);
  wire id_37;
  reg id_38, id_39;
  wand id_40;
  xor primCall (
      id_7,
      id_25,
      id_41,
      id_4,
      id_20,
      id_37,
      id_12,
      id_8,
      id_27,
      id_39,
      id_38,
      id_3,
      id_10,
      id_19,
      id_18,
      id_43,
      id_22,
      id_2,
      id_42,
      id_15,
      id_40,
      id_30,
      id_34,
      id_11,
      id_26,
      id_17,
      id_14,
      id_5,
      id_28,
      id_13,
      id_6
  );
  assign id_31 = id_40;
  wor id_41 = 1'b0;
  always_ff id_39 <= 1;
  wire id_42, id_43;
  wire id_44;
  module_0 modCall_1 (
      id_40,
      id_27,
      id_23,
      id_25
  );
endmodule
