0.7
2020.2
May 22 2025
00:13:55
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_level_complete_tb.v,1768655435,verilog,,,,tb_top_lvl_io_control,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_lvl_tb.v,1768470526,verilog,,,,top_lvl_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V,1768412964,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,,PE_D,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,1768562810,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v,,PE_H,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v,1768552922,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v,,counter_input,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v,1768470609,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,,counter_output,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,1768614943,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v,,counter_top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v,1768657300,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v,,matrix_mult_control,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v,1768568416,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,,shift_reg_input,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,1768485658,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v,,top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v,1768649587,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_level_complete_tb.v,,top_lvl_io_control;top_lvl_with_mem,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
