// Seed: 1643043507
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_14 :
  assert property (@(posedge id_1) id_6 - 1'b0)
  else id_6 = id_5;
  wire id_15;
endprogram
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    output wand  id_4,
    output wire  id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output tri   id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
