0.7
2020.2
Feb 21 2023
20:21:35
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.sim/sim_1/synth/timing/xsim/sobel_operator_tb_time_synth.v,1718421918,verilog,,,,DSP48E2_HD7;DSP48E2_UNIQ_BASE_;RAM128X1D_HD10;RAM128X1D_HD11;RAM128X1D_HD12;RAM128X1D_HD13;RAM128X1D_HD14;RAM128X1D_HD8;RAM128X1D_HD9;RAM128X1D_UNIQ_BASE_;RAM256X1D_HD15;RAM256X1D_HD16;RAM256X1D_HD17;RAM256X1D_HD18;RAM256X1D_HD19;RAM256X1D_HD20;RAM256X1D_HD21;RAM256X1D_HD22;RAM256X1D_HD23;RAM256X1D_HD24;RAM256X1D_HD25;RAM256X1D_HD26;RAM256X1D_HD27;RAM256X1D_HD28;RAM256X1D_HD29;RAM256X1D_UNIQ_BASE_;RAM32M16_HD1;RAM32M16_HD2;RAM32M16_HD3;RAM32M16_HD4;RAM32M16_HD5;RAM32M16_UNIQ_BASE_;RAM32X1D_HD6;RAM32X1D_UNIQ_BASE_;RAM64M8_HD30;RAM64M8_HD32;RAM64M8_HD34;RAM64M8_HD36;RAM64M8_HD38;RAM64M8_HD40;RAM64M8_HD42;RAM64M8_HD44;RAM64M8_HD46;RAM64M8_UNIQ_BASE_;RAM64X1D_HD31;RAM64X1D_HD33;RAM64X1D_HD35;RAM64X1D_HD37;RAM64X1D_HD39;RAM64X1D_HD41;RAM64X1D_HD43;RAM64X1D_HD45;RAM64X1D_HD47;RAM64X1D_UNIQ_BASE_;glbl;s00_couplers_imp_SSN1B1;s00_couplers_imp_ZR2PJE;s01_couplers_imp_165QVPM;sobel_design;sobel_design_auto_ds_0;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_axic_fifo;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_axic_fifo__parameterized0;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_fifo_gen;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_fifo_gen__parameterized0;sobel_design_auto_ds_0_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_a_downsizer;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_axi_downsizer;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_b_downsizer;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_r_downsizer;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_top;sobel_design_auto_ds_0_axi_dwidth_converter_v2_1_27_w_downsizer;sobel_design_auto_ds_0_dmem;sobel_design_auto_ds_0_dmem__parameterized0;sobel_design_auto_ds_0_dmem__parameterized0_10;sobel_design_auto_ds_0_fifo_generator_ramfifo;sobel_design_auto_ds_0_fifo_generator_ramfifo__parameterized0;sobel_design_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1;sobel_design_auto_ds_0_fifo_generator_top;sobel_design_auto_ds_0_fifo_generator_top__parameterized0;sobel_design_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1;sobel_design_auto_ds_0_fifo_generator_v13_2_7;sobel_design_auto_ds_0_fifo_generator_v13_2_7__parameterized0;sobel_design_auto_ds_0_fifo_generator_v13_2_7__parameterized0__xdcDup__1;sobel_design_auto_ds_0_fifo_generator_v13_2_7_synth;sobel_design_auto_ds_0_fifo_generator_v13_2_7_synth__parameterized0;sobel_design_auto_ds_0_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1;sobel_design_auto_ds_0_memory;sobel_design_auto_ds_0_memory__parameterized0;sobel_design_auto_ds_0_memory__parameterized0_9;sobel_design_auto_ds_0_rd_bin_cntr;sobel_design_auto_ds_0_rd_bin_cntr_15;sobel_design_auto_ds_0_rd_bin_cntr_6;sobel_design_auto_ds_0_rd_fwft;sobel_design_auto_ds_0_rd_fwft_13;sobel_design_auto_ds_0_rd_fwft_4;sobel_design_auto_ds_0_rd_logic;sobel_design_auto_ds_0_rd_logic_0;sobel_design_auto_ds_0_rd_logic_7;sobel_design_auto_ds_0_rd_status_flags_ss;sobel_design_auto_ds_0_rd_status_flags_ss_14;sobel_design_auto_ds_0_rd_status_flags_ss_5;sobel_design_auto_ds_0_reset_blk_ramfifo;sobel_design_auto_ds_0_reset_blk_ramfifo__xdcDup__1;sobel_design_auto_ds_0_reset_blk_ramfifo__xdcDup__2;sobel_design_auto_ds_0_wr_bin_cntr;sobel_design_auto_ds_0_wr_bin_cntr_12;sobel_design_auto_ds_0_wr_bin_cntr_3;sobel_design_auto_ds_0_wr_logic;sobel_design_auto_ds_0_wr_logic_1;sobel_design_auto_ds_0_wr_logic_8;sobel_design_auto_ds_0_wr_status_flags_ss;sobel_design_auto_ds_0_wr_status_flags_ss_11;sobel_design_auto_ds_0_wr_status_flags_ss_2;sobel_design_auto_ds_0_xpm_cdc_async_rst;sobel_design_auto_ds_0_xpm_cdc_async_rst__3;sobel_design_auto_ds_0_xpm_cdc_async_rst__4;sobel_design_auto_pc_0;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_axi_protocol_converter;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_ar_channel;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_aw_channel;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_b_channel;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator_1;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd_2;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_r_channel;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd;sobel_design_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd_3;sobel_design_auto_pc_0_axi_register_slice_v2_1_27_axi_register_slice;sobel_design_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice;sobel_design_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice_0;sobel_design_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized1;sobel_design_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized2;sobel_design_auto_us_0;sobel_design_auto_us_0_axi_dwidth_converter_v2_1_27_a_upsizer;sobel_design_auto_us_0_axi_dwidth_converter_v2_1_27_axi_upsizer;sobel_design_auto_us_0_axi_dwidth_converter_v2_1_27_r_upsizer;sobel_design_auto_us_0_axi_dwidth_converter_v2_1_27_top;sobel_design_auto_us_0_axi_register_slice_v2_1_27_axi_register_slice;sobel_design_auto_us_0_axi_register_slice_v2_1_27_axi_register_slice__parameterized0;sobel_design_auto_us_0_axi_register_slice_v2_1_27_axic_register_slice;sobel_design_auto_us_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized2;sobel_design_auto_us_0_generic_baseblocks_v2_1_0_command_fifo;sobel_design_auto_us_1;sobel_design_auto_us_1_axi_dwidth_converter_v2_1_27_a_upsizer;sobel_design_auto_us_1_axi_dwidth_converter_v2_1_27_axi_upsizer;sobel_design_auto_us_1_axi_dwidth_converter_v2_1_27_top;sobel_design_auto_us_1_axi_dwidth_converter_v2_1_27_w_upsizer;sobel_design_auto_us_1_axi_register_slice_v2_1_27_axi_register_slice;sobel_design_auto_us_1_axi_register_slice_v2_1_27_axic_register_slice;sobel_design_auto_us_1_generic_baseblocks_v2_1_0_command_fifo;sobel_design_axi_dma_0_0;sobel_design_axi_dma_0_0_axi_datamover;sobel_design_axi_dma_0_0_axi_datamover_addr_cntl;sobel_design_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0;sobel_design_axi_dma_0_0_axi_datamover_cmd_status;sobel_design_axi_dma_0_0_axi_datamover_cmd_status__parameterized0;sobel_design_axi_dma_0_0_axi_datamover_fifo;sobel_design_axi_dma_0_0_axi_datamover_fifo_15;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized0;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized1;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized1_16;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized2;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized3;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized4;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized5;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized6;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized7;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized8;sobel_design_axi_dma_0_0_axi_datamover_fifo__parameterized9;sobel_design_axi_dma_0_0_axi_datamover_ibttcc;sobel_design_axi_dma_0_0_axi_datamover_indet_btt;sobel_design_axi_dma_0_0_axi_datamover_mm2s_full_wrap;sobel_design_axi_dma_0_0_axi_datamover_mssai_skid_buf;sobel_design_axi_dma_0_0_axi_datamover_pcc;sobel_design_axi_dma_0_0_axi_datamover_rd_sf;sobel_design_axi_dma_0_0_axi_datamover_rd_status_cntl;sobel_design_axi_dma_0_0_axi_datamover_rddata_cntl;sobel_design_axi_dma_0_0_axi_datamover_reset;sobel_design_axi_dma_0_0_axi_datamover_reset_13;sobel_design_axi_dma_0_0_axi_datamover_s2mm_full_wrap;sobel_design_axi_dma_0_0_axi_datamover_s2mm_realign;sobel_design_axi_dma_0_0_axi_datamover_s2mm_scatter;sobel_design_axi_dma_0_0_axi_datamover_sfifo_autord;sobel_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0;sobel_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1;sobel_design_axi_dma_0_0_axi_datamover_skid2mm_buf;sobel_design_axi_dma_0_0_axi_datamover_skid_buf;sobel_design_axi_dma_0_0_axi_datamover_skid_buf_12;sobel_design_axi_dma_0_0_axi_datamover_skid_buf__parameterized0;sobel_design_axi_dma_0_0_axi_datamover_slice;sobel_design_axi_dma_0_0_axi_datamover_strb_gen2;sobel_design_axi_dma_0_0_axi_datamover_wr_status_cntl;sobel_design_axi_dma_0_0_axi_datamover_wrdata_cntl;sobel_design_axi_dma_0_0_axi_dma;sobel_design_axi_dma_0_0_axi_dma_lite_if;sobel_design_axi_dma_0_0_axi_dma_mm2s_cmdsts_if;sobel_design_axi_dma_0_0_axi_dma_mm2s_mngr;sobel_design_axi_dma_0_0_axi_dma_mm2s_sts_mngr;sobel_design_axi_dma_0_0_axi_dma_reg_module;sobel_design_axi_dma_0_0_axi_dma_register;sobel_design_axi_dma_0_0_axi_dma_register_s2mm;sobel_design_axi_dma_0_0_axi_dma_reset;sobel_design_axi_dma_0_0_axi_dma_reset_1;sobel_design_axi_dma_0_0_axi_dma_rst_module;sobel_design_axi_dma_0_0_axi_dma_s2mm_cmdsts_if;sobel_design_axi_dma_0_0_axi_dma_s2mm_mngr;sobel_design_axi_dma_0_0_axi_dma_s2mm_sts_mngr;sobel_design_axi_dma_0_0_axi_dma_smple_sm;sobel_design_axi_dma_0_0_axi_dma_smple_sm_29;sobel_design_axi_dma_0_0_axi_dma_sofeof_gen;sobel_design_axi_dma_0_0_axi_dma_sofeof_gen_0;sobel_design_axi_dma_0_0_cdc_sync;sobel_design_axi_dma_0_0_cdc_sync_2;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f_14;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f_19;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f_21;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f_4;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f_5;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3;sobel_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1;sobel_design_axi_dma_0_0_dynshreg_f;sobel_design_axi_dma_0_0_dynshreg_f_20;sobel_design_axi_dma_0_0_dynshreg_f__parameterized0;sobel_design_axi_dma_0_0_dynshreg_f__parameterized2;sobel_design_axi_dma_0_0_dynshreg_f__parameterized3;sobel_design_axi_dma_0_0_dynshreg_f__parameterized4;sobel_design_axi_dma_0_0_dynshreg_f__parameterized5;sobel_design_axi_dma_0_0_dynshreg_f__parameterized6;sobel_design_axi_dma_0_0_srl_fifo_f;sobel_design_axi_dma_0_0_srl_fifo_f_17;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized0;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized1;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized2;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized3;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized4;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized5;sobel_design_axi_dma_0_0_srl_fifo_f__parameterized6;sobel_design_axi_dma_0_0_srl_fifo_rbu_f;sobel_design_axi_dma_0_0_srl_fifo_rbu_f_18;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized0;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized1;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized2;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized3;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized4;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized5;sobel_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized6;sobel_design_axi_dma_0_0_sync_fifo_fg;sobel_design_axi_dma_0_0_sync_fifo_fg__parameterized0;sobel_design_axi_dma_0_0_sync_fifo_fg__parameterized1;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized1;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized1_22;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized2;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized2_23;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized2_26;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized2_9;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized3;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized3_10;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized3_24;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized3_27;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized6;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized6_6;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized7;sobel_design_axi_dma_0_0_xpm_counter_updn__parameterized7_7;sobel_design_axi_dma_0_0_xpm_fifo_base;sobel_design_axi_dma_0_0_xpm_fifo_base__parameterized0;sobel_design_axi_dma_0_0_xpm_fifo_base__parameterized1;sobel_design_axi_dma_0_0_xpm_fifo_reg_bit;sobel_design_axi_dma_0_0_xpm_fifo_reg_bit_25;sobel_design_axi_dma_0_0_xpm_fifo_reg_bit_8;sobel_design_axi_dma_0_0_xpm_fifo_rst;sobel_design_axi_dma_0_0_xpm_fifo_rst_11;sobel_design_axi_dma_0_0_xpm_fifo_rst_28;sobel_design_axi_dma_0_0_xpm_fifo_sync;sobel_design_axi_dma_0_0_xpm_fifo_sync__parameterized1;sobel_design_axi_dma_0_0_xpm_fifo_sync__parameterized3;sobel_design_axi_dma_0_0_xpm_memory_base;sobel_design_axi_dma_0_0_xpm_memory_base__parameterized0;sobel_design_axi_dma_0_0_xpm_memory_base__parameterized1;sobel_design_axi_interconnect_0_0;sobel_design_axi_interconnect_1_0;sobel_design_rst_ps8_0_99M_0;sobel_design_rst_ps8_0_99M_0_cdc_sync;sobel_design_rst_ps8_0_99M_0_cdc_sync_0;sobel_design_rst_ps8_0_99M_0_lpf;sobel_design_rst_ps8_0_99M_0_proc_sys_reset;sobel_design_rst_ps8_0_99M_0_sequence_psr;sobel_design_rst_ps8_0_99M_0_upcnt_n;sobel_design_sobel_ip_0_15;sobel_design_sobel_ip_0_15_compute_sobel;sobel_design_sobel_ip_0_15_delay;sobel_design_sobel_ip_0_15_gamma_correction;sobel_design_sobel_ip_0_15_rgb_to_grayscale;sobel_design_sobel_ip_0_15_shift;sobel_design_sobel_ip_0_15_sobel_ip_v1_0;sobel_design_sobel_ip_0_15_sobel_operator;sobel_design_sobel_ip_0_15_top;sobel_design_wrapper;sobel_design_xbar_1;sobel_design_xbar_1_axi_crossbar_v2_1_28_addr_arbiter;sobel_design_xbar_1_axi_crossbar_v2_1_28_addr_arbiter_0;sobel_design_xbar_1_axi_crossbar_v2_1_28_axi_crossbar;sobel_design_xbar_1_axi_crossbar_v2_1_28_crossbar;sobel_design_xbar_1_axi_crossbar_v2_1_28_decerr_slave;sobel_design_xbar_1_axi_crossbar_v2_1_28_si_transactor;sobel_design_xbar_1_axi_crossbar_v2_1_28_si_transactor__parameterized0;sobel_design_xbar_1_axi_crossbar_v2_1_28_splitter;sobel_design_xbar_1_axi_crossbar_v2_1_28_splitter_2;sobel_design_xbar_1_axi_crossbar_v2_1_28_wdata_mux;sobel_design_xbar_1_axi_crossbar_v2_1_28_wdata_mux__parameterized0;sobel_design_xbar_1_axi_crossbar_v2_1_28_wdata_router;sobel_design_xbar_1_axi_data_fifo_v2_1_26_axic_reg_srl_fifo;sobel_design_xbar_1_axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0;sobel_design_xbar_1_axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1;sobel_design_xbar_1_axi_data_fifo_v2_1_26_ndeep_srl__parameterized0;sobel_design_xbar_1_axi_data_fifo_v2_1_26_ndeep_srl__parameterized0_5;sobel_design_xbar_1_axi_data_fifo_v2_1_26_ndeep_srl__parameterized1;sobel_design_xbar_1_axi_register_slice_v2_1_27_axi_register_slice;sobel_design_xbar_1_axi_register_slice_v2_1_27_axi_register_slice_1;sobel_design_xbar_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized1;sobel_design_xbar_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized1_3;sobel_design_xbar_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized2;sobel_design_xbar_1_axi_register_slice_v2_1_27_axic_register_slice__parameterized2_4;sobel_design_zynq_ultra_ps_e_0_0;sobel_design_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sim_1/new/sobel_operator_tb.sv,1718406917,systemVerilog,,,,sobel_operator_tb,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/compute_sobel.sv,1718418322,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/gamma_correction.sv,,compute_sobel,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/gamma_correction.sv,1718420371,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/rgb_to_grayscale.sv,,gamma_correction,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/rgb_to_grayscale.sv,1718418331,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/shift.sv,,rgb_to_grayscale,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/shift.sv,1718421907,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/sobel_operator.sv,,shift,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/sobel_operator.sv,1718418316,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/top.sv,,sobel_operator,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sources_1/new/top.sv,1718418247,systemVerilog,,C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sim_1/new/sobel_operator_tb.sv,,top,,axi_vip_v1_1_13;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_13,../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ec67/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/abef/hdl;../../../../../Sobel_filter.gen/sources_1/bd/sobel_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
