#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Aug 05 21:11:50 2020
# Process ID: 14688
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/design_1_Prefetch_M_S_IP_0_0_synth_1
# Command line: vivado.exe -log design_1_Prefetch_M_S_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Prefetch_M_S_IP_0_0.tcl
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/design_1_Prefetch_M_S_IP_0_0_synth_1/design_1_Prefetch_M_S_IP_0_0.vds
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/design_1_Prefetch_M_S_IP_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Prefetch_M_S_IP_0_0.tcl -notrace
Command: synth_design -top design_1_Prefetch_M_S_IP_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12160 
WARNING: [Synth 8-2507] parameter declaration becomes local in Prefetch_M_S_IP_v1_0_M00_AXI with formal parameter declaration list [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 348.871 ; gain = 138.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Prefetch_M_S_IP_0_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_Prefetch_M_S_IP_0_0/synth/design_1_Prefetch_M_S_IP_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Prefetch_M_S_IP_v1_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Prefetch_M_S_IP_v1_0_S00_AXI' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_S00_AXI.v:276]
INFO: [Synth 8-226] default block is never used [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_S00_AXI.v:495]
INFO: [Synth 8-256] done synthesizing module 'Prefetch_M_S_IP_v1_0_S00_AXI' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'Prefetch_M_S_IP_v1_0_M00_AXI' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DUMP_WRITE bound to: 2'b01 
	Parameter PREFETCH bound to: 2'b11 
WARNING: [Synth 8-324] index 1 out of range [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:340]
INFO: [Synth 8-256] done synthesizing module 'Prefetch_M_S_IP_v1_0_M00_AXI' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Prefetch_M_S_IP_v1_0' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_Prefetch_M_S_IP_0_0' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_Prefetch_M_S_IP_0_0/synth/design_1_Prefetch_M_S_IP_0_0.v:58]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Prefetch_M_S_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 500.723 ; gain = 290.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 500.723 ; gain = 290.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 859.227 ; gain = 18.734
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "start_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "base_addrs_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:509]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:670]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:509]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:670]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:509]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ipshared/e182/hdl/Prefetch_M_S_IP_v1_0_M00_AXI.v:670]
INFO: [Synth 8-5545] ROM "arvalid_time_reg[699]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[698]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[697]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[696]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[695]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[694]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[693]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[692]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[691]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[690]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[689]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[688]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[687]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[686]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[685]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[684]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[683]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[682]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[681]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[680]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[679]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[678]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[677]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[676]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[675]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[674]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[673]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[672]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[671]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[670]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[669]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[668]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[667]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[666]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[665]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[664]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[663]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[662]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[661]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[660]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[659]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[658]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[657]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[656]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[655]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[654]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[653]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[652]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[651]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[650]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[649]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[648]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[647]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[646]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[645]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[644]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[643]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[642]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[641]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[640]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[639]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[638]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[637]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[636]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[635]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[634]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[633]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[632]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[631]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[630]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[629]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[628]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[627]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[626]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[625]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[624]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[623]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[622]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[621]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[620]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[619]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[618]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[617]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[616]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[615]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[614]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[613]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[612]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[611]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[610]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[609]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[608]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[607]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[606]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[605]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[604]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[603]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[602]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[601]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "arvalid_time_reg[600]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Prefetch_M_S_IP_v1_0_M00_AXI__GB0 |           1|     33574|
|2     |Prefetch_M_S_IP_v1_0_M00_AXI__GB1 |           1|      8838|
|3     |Prefetch_M_S_IP_v1_0_M00_AXI__GB2 |           1|     16223|
|4     |Prefetch_M_S_IP_v1_0_M00_AXI__GB3 |           1|     16690|
|5     |Prefetch_M_S_IP_v1_0_M00_AXI__GB4 |           1|     32838|
|6     |Prefetch_M_S_IP_v1_0_M00_AXI__GB5 |           1|      8619|
|7     |Prefetch_M_S_IP_v1_0_M00_AXI__GB6 |           1|     15213|
|8     |Prefetch_M_S_IP_v1_0_M00_AXI__GB7 |           1|     18739|
|9     |Prefetch_M_S_IP_v1_0_S00_AXI      |           1|      1672|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 12    
	   5 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1411  
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---RAMs : 
	              21K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   7 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1421  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Prefetch_M_S_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   7 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Prefetch_M_S_IP_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 12    
	   5 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1401  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	              21K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1416  
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arcache[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Prefetch_M_S_IP_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_Prefetch_M_S_IP_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[1]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[2]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[3]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[4]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[5]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[6]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[7]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[16]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[21]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[23]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[24]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[25]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[26]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[27]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[28]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[29]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[30]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst /\slv_reg1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Prefetch_M_S_IP_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg1_reg[31]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module Prefetch_M_S_IP_v1_0_S00_AXI.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\axi_awaddr_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:29 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------------+-----------+----------------------+-------------------------------+
|Module Name                       | RTL Object       | Inference | Size (Depth x Width) | Primitives                    | 
+----------------------------------+------------------+-----------+----------------------+-------------------------------+
|Prefetch_M_S_IP_v1_0_M00_AXI__GB3 | arready_time_reg | Implied   | 1 K x 32             | RAM64X1D x 22  RAM64M x 110   | 
|Prefetch_M_S_IP_v1_0_M00_AXI__GB3 | rdata_val_reg    | Implied   | 1 K x 32             | RAM64X1D x 22  RAM64M x 110   | 
+----------------------------------+------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Prefetch_M_S_IP_v1_0_M00_AXI__GB0 |           1|     33574|
|2     |Prefetch_M_S_IP_v1_0_M00_AXI__GB1 |           1|      8002|
|3     |Prefetch_M_S_IP_v1_0_M00_AXI__GB2 |           1|      3875|
|4     |Prefetch_M_S_IP_v1_0_M00_AXI__GB3 |           1|      5978|
|5     |Prefetch_M_S_IP_v1_0_M00_AXI__GB4 |           1|     32838|
|6     |Prefetch_M_S_IP_v1_0_M00_AXI__GB5 |           1|      7893|
|7     |Prefetch_M_S_IP_v1_0_M00_AXI__GB6 |           1|      4583|
|8     |Prefetch_M_S_IP_v1_0_M00_AXI__GB7 |           1|      1997|
|9     |Prefetch_M_S_IP_v1_0_S00_AXI      |           1|       761|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:44 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:45 . Memory (MB): peak = 859.227 ; gain = 649.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Prefetch_M_S_IP_v1_0_M00_AXI__GB0 |           1|     33574|
|2     |Prefetch_M_S_IP_v1_0_M00_AXI__GB1 |           1|      8002|
|3     |Prefetch_M_S_IP_v1_0_M00_AXI__GB2 |           1|      3875|
|4     |Prefetch_M_S_IP_v1_0_M00_AXI__GB3 |           1|      5978|
|5     |Prefetch_M_S_IP_v1_0_M00_AXI__GB4 |           1|     32838|
|6     |Prefetch_M_S_IP_v1_0_M00_AXI__GB5 |           1|      7893|
|7     |Prefetch_M_S_IP_v1_0_M00_AXI__GB6 |           1|      4583|
|8     |Prefetch_M_S_IP_v1_0_M00_AXI__GB7 |           1|      1997|
|9     |Prefetch_M_S_IP_v1_0_S00_AXI      |           1|       761|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:03:24 . Memory (MB): peak = 861.527 ; gain = 651.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Prefetch_M_S_IP_v1_0_M00_AXI__GB0 |           1|     21555|
|2     |Prefetch_M_S_IP_v1_0_M00_AXI__GB4 |           1|     20835|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:03:38 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:03:39 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:45 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:45 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   210|
|2     |LUT1     |   352|
|3     |LUT2     |   321|
|4     |LUT3     |   211|
|5     |LUT4     |   665|
|6     |LUT5     |   560|
|7     |LUT6     | 13756|
|8     |MUXF7    |  5984|
|9     |MUXF8    |  2816|
|10    |RAM64M   |   220|
|11    |RAM64X1D |    44|
|12    |FDRE     | 46121|
|13    |FDSE     |     6|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             | 71266|
|2     |  inst                                |Prefetch_M_S_IP_v1_0         | 71266|
|3     |    Prefetch_M_S_IP_v1_0_M00_AXI_inst |Prefetch_M_S_IP_v1_0_M00_AXI | 70646|
|4     |    Prefetch_M_S_IP_v1_0_S00_AXI_inst |Prefetch_M_S_IP_v1_0_S00_AXI |   620|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:45 . Memory (MB): peak = 869.637 ; gain = 659.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:18 . Memory (MB): peak = 869.637 ; gain = 250.551
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 869.637 ; gain = 659.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_Prefetch_M_S_IP_0_0' is not ideal for floorplanning, since the cellview 'Prefetch_M_S_IP_v1_0_M00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 220 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:51 . Memory (MB): peak = 869.637 ; gain = 609.055
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/design_1_Prefetch_M_S_IP_0_0_synth_1/design_1_Prefetch_M_S_IP_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 869.637 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 869.637 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.637 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.srcs/sources_1/bd/design_1/ip/design_1_Prefetch_M_S_IP_0_0/design_1_Prefetch_M_S_IP_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/Prefetch_master_slave/Prefetch_master_slave.runs/design_1_Prefetch_M_S_IP_0_0_synth_1/design_1_Prefetch_M_S_IP_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 869.637 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.702 . Memory (MB): peak = 869.637 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.637 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 05 21:16:38 2020...
