

================================================================
== Vivado HLS Report for 'dateport_update_C1'
================================================================
* Date:           Tue May 09 23:13:31 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  513644|  513644|  513644|  513644|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  480324|  480324|     80054|          -|          -|     6|    no    |
        | + Loop 1.1              |      35|      35|         7|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |       5|       5|         1|          -|          -|     5|    no    |
        | + L_L_update_C1_label5  |   79804|   79804|       119|        114|          1|   700|    yes   |
        | + Loop 1.3              |     210|     210|        42|          -|          -|     5|    no    |
        |  ++ Loop 1.3.1          |      40|      40|         8|          -|          -|     5|    no    |
        |- Loop 2                 |   33318|   33318|      5553|          -|          -|     6|    no    |
        | + Loop 2.1              |    5544|    5544|       198|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1          |     196|     196|         7|          -|          -|    28|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 114, depth = 119


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 149
* Pipeline: 1
  Pipeline-0: II = 114, D = 119, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	134  / (exitcond11)
	3  / (!exitcond11)
3 --> 
	4  / (!exitcond10)
	5  / (exitcond10)
4 --> 
	3  / (exitcond9)
	4  / (!exitcond9)
5 --> 
	124  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	5  / true
124 --> 
	125  / true
125 --> 
	2  / (exitcond4)
	126  / (!exitcond4)
126 --> 
	125  / (exitcond3)
	127  / (!exitcond3)
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	126  / true
134 --> 
	135  / (!exitcond2)
135 --> 
	143  / (exitcond1)
	136  / (!exitcond1)
136 --> 
	135  / (exitcond)
	137  / (!exitcond)
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	136  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	134  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp [1/1] 0.00ns
:0  %tmp = alloca [25 x float], align 4

ST_1: stg_151 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 3.19ns
ST_2: p [1/1] 0.00ns
.loopexit:0  %p = phi i3 [ 0, %0 ], [ %p_8, %.preheader15 ]

ST_2: exitcond11 [1/1] 1.62ns
.loopexit:1  %exitcond11 = icmp eq i3 %p, -2

ST_2: p_8 [1/1] 0.80ns
.loopexit:2  %p_8 = add i3 %p, 1

ST_2: stg_155 [1/1] 1.57ns
.loopexit:3  br i1 %exitcond11, label %.preheader13, label %.preheader20.preheader

ST_2: empty [1/1] 0.00ns
.preheader20.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: stg_157 [1/1] 1.57ns
.preheader20.preheader:1  br label %.preheader20


 <State 3>: 1.72ns
ST_3: i [1/1] 0.00ns
.preheader20:0  %i = phi i3 [ 0, %.preheader20.preheader ], [ %i_8, %.preheader19 ]

ST_3: exitcond10 [1/1] 1.62ns
.preheader20:1  %exitcond10 = icmp eq i3 %i, -3

ST_3: empty_87 [1/1] 0.00ns
.preheader20:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: i_8 [1/1] 0.80ns
.preheader20:3  %i_8 = add i3 %i, 1

ST_3: stg_162 [1/1] 0.00ns
.preheader20:4  br i1 %exitcond10, label %.preheader16.preheader, label %.preheader19.preheader

ST_3: tmp_199_trn_cast [1/1] 0.00ns
.preheader19.preheader:0  %tmp_199_trn_cast = zext i3 %i to i6

ST_3: tmp_214 [1/1] 0.00ns
.preheader19.preheader:1  %tmp_214 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_3: p_shl_cast [1/1] 0.00ns
.preheader19.preheader:2  %p_shl_cast = zext i5 %tmp_214 to i6

ST_3: p_addr23 [1/1] 1.72ns
.preheader19.preheader:3  %p_addr23 = add i6 %tmp_199_trn_cast, %p_shl_cast

ST_3: stg_167 [1/1] 1.57ns
.preheader19.preheader:4  br label %.preheader19

ST_3: tmp_212 [1/1] 0.00ns
.preheader16.preheader:0  %tmp_212 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %p, i5 0)

ST_3: p_shl95_cast [1/1] 0.00ns
.preheader16.preheader:1  %p_shl95_cast = zext i8 %tmp_212 to i9

ST_3: tmp_213 [1/1] 0.00ns
.preheader16.preheader:2  %tmp_213 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p, i2 0)

ST_3: p_shl96_cast1 [1/1] 0.00ns
.preheader16.preheader:3  %p_shl96_cast1 = zext i5 %tmp_213 to i6

ST_3: p_shl96_cast [1/1] 0.00ns
.preheader16.preheader:4  %p_shl96_cast = zext i5 %tmp_213 to i9

ST_3: C1_d_addr5 [1/1] 1.72ns
.preheader16.preheader:5  %C1_d_addr5 = sub i9 %p_shl95_cast, %p_shl96_cast

ST_3: C1_d_addr5_cast [1/1] 0.00ns
.preheader16.preheader:6  %C1_d_addr5_cast = sext i9 %C1_d_addr5 to i10

ST_3: stg_175 [1/1] 1.57ns
.preheader16.preheader:7  br label %.preheader16


 <State 4>: 4.11ns
ST_4: j [1/1] 0.00ns
.preheader19:0  %j = phi i3 [ %j_4, %1 ], [ 0, %.preheader19.preheader ]

ST_4: exitcond9 [1/1] 1.62ns
.preheader19:1  %exitcond9 = icmp eq i3 %j, -3

ST_4: empty_88 [1/1] 0.00ns
.preheader19:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: j_4 [1/1] 0.80ns
.preheader19:3  %j_4 = add i3 %j, 1

ST_4: stg_180 [1/1] 0.00ns
.preheader19:4  br i1 %exitcond9, label %.preheader20, label %1

ST_4: tmp_203_trn_cast [1/1] 0.00ns
:0  %tmp_203_trn_cast = zext i3 %j to i6

ST_4: p_addr24 [1/1] 1.72ns
:1  %p_addr24 = add i6 %tmp_203_trn_cast, %p_addr23

ST_4: tmp_302 [1/1] 0.00ns
:2  %tmp_302 = zext i6 %p_addr24 to i64

ST_4: tmp_addr [1/1] 0.00ns
:3  %tmp_addr = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_302

ST_4: stg_185 [1/1] 2.39ns
:4  store float 0.000000e+00, float* %tmp_addr, align 4

ST_4: stg_186 [1/1] 0.00ns
:5  br label %.preheader19


 <State 5>: 7.48ns
ST_5: indvar_flatten2 [1/1] 0.00ns
.preheader16:0  %indvar_flatten2 = phi i10 [ %indvar_flatten_next2, %.preheader18 ], [ 0, %.preheader16.preheader ]

ST_5: i_1 [1/1] 0.00ns
.preheader16:1  %i_1 = phi i3 [ %i_1_mid2, %.preheader18 ], [ 0, %.preheader16.preheader ]

ST_5: indvar_flatten [1/1] 0.00ns
.preheader16:2  %indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader18 ], [ 0, %.preheader16.preheader ]

ST_5: j_1 [1/1] 0.00ns
.preheader16:3  %j_1 = phi i3 [ %j_1_mid2, %.preheader18 ], [ 0, %.preheader16.preheader ]

ST_5: k14 [1/1] 0.00ns
.preheader16:4  %k14 = phi i5 [ %k_18, %.preheader18 ], [ 0, %.preheader16.preheader ]

ST_5: exitcond_flatten [1/1] 2.07ns
.preheader16:5  %exitcond_flatten = icmp eq i10 %indvar_flatten2, -324

ST_5: indvar_flatten_next2 [1/1] 1.84ns
.preheader16:6  %indvar_flatten_next2 = add i10 %indvar_flatten2, 1

ST_5: stg_194 [1/1] 0.00ns
.preheader16:7  br i1 %exitcond_flatten, label %.preheader15.preheader, label %.preheader18

ST_5: exitcond_flatten6 [1/1] 2.00ns
.preheader18:2  %exitcond_flatten6 = icmp eq i8 %indvar_flatten, -116

ST_5: j_1_mid [1/1] 1.37ns
.preheader18:3  %j_1_mid = select i1 %exitcond_flatten6, i3 0, i3 %j_1

ST_5: not_exitcond_flatten [1/1] 1.37ns
.preheader18:4  %not_exitcond_flatten = xor i1 %exitcond_flatten6, true

ST_5: exitcond18 [1/1] 1.91ns
.preheader18:5  %exitcond18 = icmp eq i5 %k14, -4

ST_5: exitcond6_mid [1/1] 1.37ns
.preheader18:6  %exitcond6_mid = and i1 %exitcond18, %not_exitcond_flatten

ST_5: i_s [1/1] 0.80ns
.preheader18:7  %i_s = add i3 %i_1, 1

ST_5: i_1_mid2 [1/1] 1.37ns
.preheader18:8  %i_1_mid2 = select i1 %exitcond_flatten6, i3 %i_s, i3 %i_1

ST_5: j_23 [1/1] 0.80ns
.preheader18:10  %j_23 = add i3 %j_1_mid, 1

ST_5: tmp_215 [1/1] 1.37ns
.preheader18:12  %tmp_215 = or i1 %exitcond6_mid, %exitcond_flatten6

ST_5: k14_mid2 [1/1] 1.37ns
.preheader18:13  %k14_mid2 = select i1 %tmp_215, i5 0, i5 %k14

ST_5: j_1_mid2 [1/1] 1.37ns
.preheader18:14  %j_1_mid2 = select i1 %exitcond6_mid, i3 %j_23, i3 %j_1_mid

ST_5: indvar_flatten_op [1/1] 1.72ns
.preheader18:345  %indvar_flatten_op = add i8 %indvar_flatten, 1

ST_5: indvar_flatten_next [1/1] 1.37ns
.preheader18:346  %indvar_flatten_next = select i1 %exitcond_flatten6, i8 1, i8 %indvar_flatten_op


 <State 6>: 6.51ns
ST_6: i_1_cast [1/1] 0.00ns
.preheader18:9  %i_1_cast = zext i3 %i_1_mid2 to i5

ST_6: tmp_216_1 [1/1] 0.80ns
.preheader18:17  %tmp_216_1 = add i3 %j_1_mid2, 1

ST_6: tmp_130 [1/1] 1.72ns
.preheader18:46  %tmp_130 = add i5 %k14_mid2, %i_1_cast

ST_6: tmp_216 [1/1] 0.00ns
.preheader18:48  %tmp_216 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %j_1_mid2)

ST_6: tmp_217 [1/1] 0.00ns
.preheader18:49  %tmp_217 = zext i10 %tmp_216 to i64

ST_6: inputimg_addr [1/1] 0.00ns
.preheader18:50  %inputimg_addr = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_217

ST_6: inputimg_load [2/2] 2.71ns
.preheader18:51  %inputimg_load = load float* %inputimg_addr, align 4

ST_6: tmp_215_trn_cast [1/1] 0.00ns
.preheader18:52  %tmp_215_trn_cast = zext i5 %k14_mid2 to i10

ST_6: C1_d_addr8 [1/1] 1.84ns
.preheader18:53  %C1_d_addr8 = add i10 %C1_d_addr5_cast, %tmp_215_trn_cast

ST_6: tmp_142 [1/1] 0.00ns
.preheader18:54  %tmp_142 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_d_addr8, i5 0)

ST_6: p_shl46 [1/1] 0.00ns
.preheader18:55  %p_shl46 = sext i15 %tmp_142 to i32

ST_6: tmp_143 [1/1] 0.00ns
.preheader18:56  %tmp_143 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_d_addr8, i2 0)

ST_6: p_shl47 [1/1] 0.00ns
.preheader18:57  %p_shl47 = sext i12 %tmp_143 to i32

ST_6: C1_d_addr9 [1/1] 1.96ns
.preheader18:58  %C1_d_addr9 = sub i32 %p_shl46, %p_shl47

ST_6: tmp_218 [1/1] 0.00ns
.preheader18:59  %tmp_218 = zext i32 %C1_d_addr9 to i64

ST_6: C1_d_addr_4 [1/1] 0.00ns
.preheader18:60  %C1_d_addr_4 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_218

ST_6: C1_d_load_1 [2/2] 2.71ns
.preheader18:61  %C1_d_load_1 = load float* %C1_d_addr_4, align 16

ST_6: tmp_221 [1/1] 0.00ns
.preheader18:72  %tmp_221 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_1)

ST_6: tmp_222 [1/1] 0.00ns
.preheader18:73  %tmp_222 = zext i10 %tmp_221 to i64

ST_6: inputimg_addr_1 [1/1] 0.00ns
.preheader18:74  %inputimg_addr_1 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_222

ST_6: inputimg_load_1 [2/2] 2.71ns
.preheader18:75  %inputimg_load_1 = load float* %inputimg_addr_1, align 4

ST_6: C1_d_addr10 [1/1] 0.00ns
.preheader18:76  %C1_d_addr10 = or i32 %C1_d_addr9, 1

ST_6: tmp_223 [1/1] 0.00ns
.preheader18:77  %tmp_223 = zext i32 %C1_d_addr10 to i64

ST_6: C1_d_addr_5 [1/1] 0.00ns
.preheader18:78  %C1_d_addr_5 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_223

ST_6: C1_d_load_2 [2/2] 2.71ns
.preheader18:79  %C1_d_load_2 = load float* %C1_d_addr_5, align 4

ST_6: k_18 [1/1] 1.72ns
.preheader18:344  %k_18 = add i5 %k14_mid2, 1


 <State 7>: 8.41ns
ST_7: tmp_216_2 [1/1] 0.80ns
.preheader18:18  %tmp_216_2 = add i3 %j_1_mid2, 2

ST_7: tmp_216_3 [1/1] 0.80ns
.preheader18:19  %tmp_216_3 = add i3 %j_1_mid2, 3

ST_7: inputimg_load [1/2] 2.71ns
.preheader18:51  %inputimg_load = load float* %inputimg_addr, align 4

ST_7: C1_d_load_1 [1/2] 2.71ns
.preheader18:61  %C1_d_load_1 = load float* %C1_d_addr_4, align 16

ST_7: tmp_131 [4/4] 5.70ns
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

ST_7: inputimg_load_1 [1/2] 2.71ns
.preheader18:75  %inputimg_load_1 = load float* %inputimg_addr_1, align 4

ST_7: C1_d_load_2 [1/2] 2.71ns
.preheader18:79  %C1_d_load_2 = load float* %C1_d_addr_5, align 4

ST_7: tmp_224 [1/1] 0.00ns
.preheader18:82  %tmp_224 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_2)

ST_7: tmp_225 [1/1] 0.00ns
.preheader18:83  %tmp_225 = zext i10 %tmp_224 to i64

ST_7: inputimg_addr_2 [1/1] 0.00ns
.preheader18:84  %inputimg_addr_2 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_225

ST_7: inputimg_load_2 [2/2] 2.71ns
.preheader18:85  %inputimg_load_2 = load float* %inputimg_addr_2, align 4

ST_7: C1_d_addr11 [1/1] 0.00ns
.preheader18:86  %C1_d_addr11 = or i32 %C1_d_addr9, 2

ST_7: tmp_226 [1/1] 0.00ns
.preheader18:87  %tmp_226 = zext i32 %C1_d_addr11 to i64

ST_7: C1_d_addr_6 [1/1] 0.00ns
.preheader18:88  %C1_d_addr_6 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_226

ST_7: C1_d_load_3 [2/2] 2.71ns
.preheader18:89  %C1_d_load_3 = load float* %C1_d_addr_6, align 8

ST_7: tmp_227 [1/1] 0.00ns
.preheader18:92  %tmp_227 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 0, i3 %tmp_216_3)

ST_7: tmp_228 [1/1] 0.00ns
.preheader18:93  %tmp_228 = zext i10 %tmp_227 to i64

ST_7: inputimg_addr_3 [1/1] 0.00ns
.preheader18:94  %inputimg_addr_3 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_228

ST_7: inputimg_load_3 [2/2] 2.71ns
.preheader18:95  %inputimg_load_3 = load float* %inputimg_addr_3, align 4

ST_7: C1_d_addr12 [1/1] 0.00ns
.preheader18:96  %C1_d_addr12 = or i32 %C1_d_addr9, 3

ST_7: tmp_229 [1/1] 0.00ns
.preheader18:97  %tmp_229 = zext i32 %C1_d_addr12 to i64

ST_7: C1_d_addr_7 [1/1] 0.00ns
.preheader18:98  %C1_d_addr_7 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_229

ST_7: C1_d_load_4 [2/2] 2.71ns
.preheader18:99  %C1_d_load_4 = load float* %C1_d_addr_7, align 4


 <State 8>: 5.70ns
ST_8: j_1_cast8_cast [1/1] 0.00ns
.preheader18:16  %j_1_cast8_cast = zext i3 %j_1_mid2 to i4

ST_8: tmp_216_4 [1/1] 0.80ns
.preheader18:20  %tmp_216_4 = add i4 %j_1_cast8_cast, 4

ST_8: tmp_216_5 [1/1] 0.80ns
.preheader18:21  %tmp_216_5 = add i4 %j_1_cast8_cast, 5

ST_8: tmp_131 [3/4] 5.70ns
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

ST_8: tmp_219_1 [4/4] 5.70ns
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

ST_8: inputimg_load_2 [1/2] 2.71ns
.preheader18:85  %inputimg_load_2 = load float* %inputimg_addr_2, align 4

ST_8: C1_d_load_3 [1/2] 2.71ns
.preheader18:89  %C1_d_load_3 = load float* %C1_d_addr_6, align 8

ST_8: inputimg_load_3 [1/2] 2.71ns
.preheader18:95  %inputimg_load_3 = load float* %inputimg_addr_3, align 4

ST_8: C1_d_load_4 [1/2] 2.71ns
.preheader18:99  %C1_d_load_4 = load float* %C1_d_addr_7, align 4

ST_8: tmp_230 [1/1] 0.00ns
.preheader18:102  %tmp_230 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_4)

ST_8: tmp_231 [1/1] 0.00ns
.preheader18:103  %tmp_231 = zext i10 %tmp_230 to i64

ST_8: inputimg_addr_4 [1/1] 0.00ns
.preheader18:104  %inputimg_addr_4 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_231

ST_8: inputimg_load_4 [2/2] 2.71ns
.preheader18:105  %inputimg_load_4 = load float* %inputimg_addr_4, align 4

ST_8: C1_d_addr13 [1/1] 1.96ns
.preheader18:106  %C1_d_addr13 = add i32 %C1_d_addr9, 4

ST_8: tmp_232 [1/1] 0.00ns
.preheader18:107  %tmp_232 = zext i32 %C1_d_addr13 to i64

ST_8: C1_d_addr_8 [1/1] 0.00ns
.preheader18:108  %C1_d_addr_8 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_232

ST_8: C1_d_load_5 [2/2] 2.71ns
.preheader18:109  %C1_d_load_5 = load float* %C1_d_addr_8, align 16

ST_8: tmp_233 [1/1] 0.00ns
.preheader18:112  %tmp_233 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_5)

ST_8: tmp_234 [1/1] 0.00ns
.preheader18:113  %tmp_234 = zext i10 %tmp_233 to i64

ST_8: inputimg_addr_5 [1/1] 0.00ns
.preheader18:114  %inputimg_addr_5 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_234

ST_8: inputimg_load_5 [2/2] 2.71ns
.preheader18:115  %inputimg_load_5 = load float* %inputimg_addr_5, align 4

ST_8: C1_d_addr14 [1/1] 1.96ns
.preheader18:116  %C1_d_addr14 = add i32 %C1_d_addr9, 5

ST_8: tmp_235 [1/1] 0.00ns
.preheader18:117  %tmp_235 = zext i32 %C1_d_addr14 to i64

ST_8: C1_d_addr_9 [1/1] 0.00ns
.preheader18:118  %C1_d_addr_9 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_235

ST_8: C1_d_load_6 [2/2] 2.71ns
.preheader18:119  %C1_d_load_6 = load float* %C1_d_addr_9, align 4


 <State 9>: 5.70ns
ST_9: tmp_216_6 [1/1] 0.80ns
.preheader18:22  %tmp_216_6 = add i4 %j_1_cast8_cast, 6

ST_9: tmp_216_7 [1/1] 0.80ns
.preheader18:23  %tmp_216_7 = add i4 %j_1_cast8_cast, 7

ST_9: tmp_131 [2/4] 5.70ns
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

ST_9: tmp_219_1 [3/4] 5.70ns
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

ST_9: tmp_219_2 [4/4] 5.70ns
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

ST_9: inputimg_load_4 [1/2] 2.71ns
.preheader18:105  %inputimg_load_4 = load float* %inputimg_addr_4, align 4

ST_9: C1_d_load_5 [1/2] 2.71ns
.preheader18:109  %C1_d_load_5 = load float* %C1_d_addr_8, align 16

ST_9: inputimg_load_5 [1/2] 2.71ns
.preheader18:115  %inputimg_load_5 = load float* %inputimg_addr_5, align 4

ST_9: C1_d_load_6 [1/2] 2.71ns
.preheader18:119  %C1_d_load_6 = load float* %C1_d_addr_9, align 4

ST_9: tmp_236 [1/1] 0.00ns
.preheader18:122  %tmp_236 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_6)

ST_9: tmp_237 [1/1] 0.00ns
.preheader18:123  %tmp_237 = zext i10 %tmp_236 to i64

ST_9: inputimg_addr_6 [1/1] 0.00ns
.preheader18:124  %inputimg_addr_6 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_237

ST_9: inputimg_load_6 [2/2] 2.71ns
.preheader18:125  %inputimg_load_6 = load float* %inputimg_addr_6, align 4

ST_9: C1_d_addr15 [1/1] 1.96ns
.preheader18:126  %C1_d_addr15 = add i32 %C1_d_addr9, 6

ST_9: tmp_238 [1/1] 0.00ns
.preheader18:127  %tmp_238 = zext i32 %C1_d_addr15 to i64

ST_9: C1_d_addr_10 [1/1] 0.00ns
.preheader18:128  %C1_d_addr_10 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_238

ST_9: C1_d_load_7 [2/2] 2.71ns
.preheader18:129  %C1_d_load_7 = load float* %C1_d_addr_10, align 8

ST_9: tmp_239 [1/1] 0.00ns
.preheader18:132  %tmp_239 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_7)

ST_9: tmp_240 [1/1] 0.00ns
.preheader18:133  %tmp_240 = zext i10 %tmp_239 to i64

ST_9: inputimg_addr_7 [1/1] 0.00ns
.preheader18:134  %inputimg_addr_7 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_240

ST_9: inputimg_load_7 [2/2] 2.71ns
.preheader18:135  %inputimg_load_7 = load float* %inputimg_addr_7, align 4

ST_9: C1_d_addr16 [1/1] 1.96ns
.preheader18:136  %C1_d_addr16 = add i32 %C1_d_addr9, 7

ST_9: tmp_241 [1/1] 0.00ns
.preheader18:137  %tmp_241 = zext i32 %C1_d_addr16 to i64

ST_9: C1_d_addr_11 [1/1] 0.00ns
.preheader18:138  %C1_d_addr_11 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_241

ST_9: C1_d_load_8 [2/2] 2.71ns
.preheader18:139  %C1_d_load_8 = load float* %C1_d_addr_11, align 4


 <State 10>: 5.70ns
ST_10: tmp_216_9 [1/1] 0.80ns
.preheader18:25  %tmp_216_9 = add i4 %j_1_cast8_cast, -7

ST_10: tmp_208_trn_cast [1/1] 0.00ns
.preheader18:47  %tmp_208_trn_cast = zext i3 %j_1_mid2 to i6

ST_10: tmp_131 [1/4] 5.70ns
.preheader18:62  %tmp_131 = fmul float %inputimg_load, %C1_d_load_1

ST_10: tmp_202_trn_cast [1/1] 0.00ns
.preheader18:63  %tmp_202_trn_cast = zext i3 %i_1_mid2 to i6

ST_10: tmp_219 [1/1] 0.00ns
.preheader18:64  %tmp_219 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_mid2, i2 0)

ST_10: p_shl102_cast [1/1] 0.00ns
.preheader18:65  %p_shl102_cast = zext i5 %tmp_219 to i6

ST_10: p_addr [1/1] 1.31ns
.preheader18:66  %p_addr = add i6 %tmp_202_trn_cast, %p_shl102_cast

ST_10: p_addr16 [1/1] 1.31ns
.preheader18:67  %p_addr16 = add i6 %p_addr, %tmp_208_trn_cast

ST_10: tmp_220 [1/1] 0.00ns
.preheader18:68  %tmp_220 = zext i6 %p_addr16 to i64

ST_10: tmp_addr_4 [1/1] 0.00ns
.preheader18:69  %tmp_addr_4 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_220

ST_10: empty_90 [2/2] 2.39ns
.preheader18:70  %empty_90 = load float* %tmp_addr_4, align 4

ST_10: tmp_219_1 [2/4] 5.70ns
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

ST_10: tmp_219_2 [3/4] 5.70ns
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

ST_10: tmp_219_3 [4/4] 5.70ns
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

ST_10: inputimg_load_6 [1/2] 2.71ns
.preheader18:125  %inputimg_load_6 = load float* %inputimg_addr_6, align 4

ST_10: C1_d_load_7 [1/2] 2.71ns
.preheader18:129  %C1_d_load_7 = load float* %C1_d_addr_10, align 8

ST_10: inputimg_load_7 [1/2] 2.71ns
.preheader18:135  %inputimg_load_7 = load float* %inputimg_addr_7, align 4

ST_10: C1_d_load_8 [1/2] 2.71ns
.preheader18:139  %C1_d_load_8 = load float* %C1_d_addr_11, align 4

ST_10: tmp_242 [1/1] 0.00ns
.preheader18:142  %tmp_242 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 1, i3 %j_1_mid2)

ST_10: tmp_243 [1/1] 0.00ns
.preheader18:143  %tmp_243 = zext i10 %tmp_242 to i64

ST_10: inputimg_addr_8 [1/1] 0.00ns
.preheader18:144  %inputimg_addr_8 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_243

ST_10: inputimg_load_8 [2/2] 2.71ns
.preheader18:145  %inputimg_load_8 = load float* %inputimg_addr_8, align 4

ST_10: C1_d_addr17 [1/1] 1.96ns
.preheader18:146  %C1_d_addr17 = add i32 %C1_d_addr9, 8

ST_10: tmp_244 [1/1] 0.00ns
.preheader18:147  %tmp_244 = zext i32 %C1_d_addr17 to i64

ST_10: C1_d_addr_12 [1/1] 0.00ns
.preheader18:148  %C1_d_addr_12 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_244

ST_10: C1_d_load_9 [2/2] 2.71ns
.preheader18:149  %C1_d_load_9 = load float* %C1_d_addr_12, align 16

ST_10: tmp_245 [1/1] 0.00ns
.preheader18:152  %tmp_245 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_9)

ST_10: tmp_246 [1/1] 0.00ns
.preheader18:153  %tmp_246 = zext i10 %tmp_245 to i64

ST_10: inputimg_addr_9 [1/1] 0.00ns
.preheader18:154  %inputimg_addr_9 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_246

ST_10: inputimg_load_9 [2/2] 2.71ns
.preheader18:155  %inputimg_load_9 = load float* %inputimg_addr_9, align 4

ST_10: C1_d_addr18 [1/1] 1.96ns
.preheader18:156  %C1_d_addr18 = add i32 %C1_d_addr9, 9

ST_10: tmp_247 [1/1] 0.00ns
.preheader18:157  %tmp_247 = zext i32 %C1_d_addr18 to i64

ST_10: C1_d_addr_13 [1/1] 0.00ns
.preheader18:158  %C1_d_addr_13 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_247

ST_10: C1_d_load_10 [2/2] 2.71ns
.preheader18:159  %C1_d_load_10 = load float* %C1_d_addr_13, align 4


 <State 11>: 9.65ns
ST_11: tmp_216_s [1/1] 0.80ns
.preheader18:26  %tmp_216_s = add i4 %j_1_cast8_cast, -6

ST_11: tmp_216_10 [1/1] 0.80ns
.preheader18:27  %tmp_216_10 = add i4 %j_1_cast8_cast, -5

ST_11: empty_90 [1/2] 2.39ns
.preheader18:70  %empty_90 = load float* %tmp_addr_4, align 4

ST_11: tmp_132 [5/5] 7.26ns
.preheader18:71  %tmp_132 = fadd float %empty_90, %tmp_131

ST_11: tmp_219_1 [1/4] 5.70ns
.preheader18:80  %tmp_219_1 = fmul float %inputimg_load_1, %C1_d_load_2

ST_11: tmp_219_2 [2/4] 5.70ns
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

ST_11: tmp_219_3 [3/4] 5.70ns
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

ST_11: tmp_219_4 [4/4] 5.70ns
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

ST_11: inputimg_load_8 [1/2] 2.71ns
.preheader18:145  %inputimg_load_8 = load float* %inputimg_addr_8, align 4

ST_11: C1_d_load_9 [1/2] 2.71ns
.preheader18:149  %C1_d_load_9 = load float* %C1_d_addr_12, align 16

ST_11: inputimg_load_9 [1/2] 2.71ns
.preheader18:155  %inputimg_load_9 = load float* %inputimg_addr_9, align 4

ST_11: C1_d_load_10 [1/2] 2.71ns
.preheader18:159  %C1_d_load_10 = load float* %C1_d_addr_13, align 4

ST_11: tmp_248 [1/1] 0.00ns
.preheader18:162  %tmp_248 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_s)

ST_11: tmp_249 [1/1] 0.00ns
.preheader18:163  %tmp_249 = zext i10 %tmp_248 to i64

ST_11: inputimg_addr_10 [1/1] 0.00ns
.preheader18:164  %inputimg_addr_10 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_249

ST_11: inputimg_load_10 [2/2] 2.71ns
.preheader18:165  %inputimg_load_10 = load float* %inputimg_addr_10, align 4

ST_11: C1_d_addr19 [1/1] 1.96ns
.preheader18:166  %C1_d_addr19 = add i32 %C1_d_addr9, 10

ST_11: tmp_250 [1/1] 0.00ns
.preheader18:167  %tmp_250 = zext i32 %C1_d_addr19 to i64

ST_11: C1_d_addr_14 [1/1] 0.00ns
.preheader18:168  %C1_d_addr_14 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_250

ST_11: C1_d_load_11 [2/2] 2.71ns
.preheader18:169  %C1_d_load_11 = load float* %C1_d_addr_14, align 8

ST_11: tmp_251 [1/1] 0.00ns
.preheader18:172  %tmp_251 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i1.i4(i5 %tmp_130, i1 false, i4 %tmp_216_10)

ST_11: tmp_252 [1/1] 0.00ns
.preheader18:173  %tmp_252 = zext i10 %tmp_251 to i64

ST_11: inputimg_addr_11 [1/1] 0.00ns
.preheader18:174  %inputimg_addr_11 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_252

ST_11: inputimg_load_11 [2/2] 2.71ns
.preheader18:175  %inputimg_load_11 = load float* %inputimg_addr_11, align 4

ST_11: C1_d_addr20 [1/1] 1.96ns
.preheader18:176  %C1_d_addr20 = add i32 %C1_d_addr9, 11

ST_11: tmp_253 [1/1] 0.00ns
.preheader18:177  %tmp_253 = zext i32 %C1_d_addr20 to i64

ST_11: C1_d_addr_15 [1/1] 0.00ns
.preheader18:178  %C1_d_addr_15 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_253

ST_11: C1_d_load_12 [2/2] 2.71ns
.preheader18:179  %C1_d_load_12 = load float* %C1_d_addr_15, align 4


 <State 12>: 7.26ns
ST_12: j_1_cast8 [1/1] 0.00ns
.preheader18:15  %j_1_cast8 = zext i3 %j_1_mid2 to i5

ST_12: tmp_216_11 [1/1] 1.72ns
.preheader18:28  %tmp_216_11 = add i5 %j_1_cast8, 12

ST_12: tmp_216_12 [1/1] 1.72ns
.preheader18:29  %tmp_216_12 = add i5 %j_1_cast8, 13

ST_12: tmp_132 [4/5] 7.26ns
.preheader18:71  %tmp_132 = fadd float %empty_90, %tmp_131

ST_12: tmp_219_2 [1/4] 5.70ns
.preheader18:90  %tmp_219_2 = fmul float %inputimg_load_2, %C1_d_load_3

ST_12: tmp_219_3 [2/4] 5.70ns
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

ST_12: tmp_219_4 [3/4] 5.70ns
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

ST_12: tmp_219_5 [4/4] 5.70ns
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

ST_12: inputimg_load_10 [1/2] 2.71ns
.preheader18:165  %inputimg_load_10 = load float* %inputimg_addr_10, align 4

ST_12: C1_d_load_11 [1/2] 2.71ns
.preheader18:169  %C1_d_load_11 = load float* %C1_d_addr_14, align 8

ST_12: inputimg_load_11 [1/2] 2.71ns
.preheader18:175  %inputimg_load_11 = load float* %inputimg_addr_11, align 4

ST_12: C1_d_load_12 [1/2] 2.71ns
.preheader18:179  %C1_d_load_12 = load float* %C1_d_addr_15, align 4

ST_12: tmp_254 [1/1] 0.00ns
.preheader18:182  %tmp_254 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_11)

ST_12: tmp_255 [1/1] 0.00ns
.preheader18:183  %tmp_255 = zext i10 %tmp_254 to i64

ST_12: inputimg_addr_12 [1/1] 0.00ns
.preheader18:184  %inputimg_addr_12 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_255

ST_12: inputimg_load_12 [2/2] 2.71ns
.preheader18:185  %inputimg_load_12 = load float* %inputimg_addr_12, align 4

ST_12: C1_d_addr21 [1/1] 1.96ns
.preheader18:186  %C1_d_addr21 = add i32 %C1_d_addr9, 12

ST_12: tmp_256 [1/1] 0.00ns
.preheader18:187  %tmp_256 = zext i32 %C1_d_addr21 to i64

ST_12: C1_d_addr_16 [1/1] 0.00ns
.preheader18:188  %C1_d_addr_16 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_256

ST_12: C1_d_load_13 [2/2] 2.71ns
.preheader18:189  %C1_d_load_13 = load float* %C1_d_addr_16, align 16

ST_12: tmp_257 [1/1] 0.00ns
.preheader18:192  %tmp_257 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_12)

ST_12: tmp_258 [1/1] 0.00ns
.preheader18:193  %tmp_258 = zext i10 %tmp_257 to i64

ST_12: inputimg_addr_13 [1/1] 0.00ns
.preheader18:194  %inputimg_addr_13 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_258

ST_12: inputimg_load_13 [2/2] 2.71ns
.preheader18:195  %inputimg_load_13 = load float* %inputimg_addr_13, align 4

ST_12: C1_d_addr22 [1/1] 1.96ns
.preheader18:196  %C1_d_addr22 = add i32 %C1_d_addr9, 13

ST_12: tmp_259 [1/1] 0.00ns
.preheader18:197  %tmp_259 = zext i32 %C1_d_addr22 to i64

ST_12: C1_d_addr_17 [1/1] 0.00ns
.preheader18:198  %C1_d_addr_17 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_259

ST_12: C1_d_load_14 [2/2] 2.71ns
.preheader18:199  %C1_d_load_14 = load float* %C1_d_addr_17, align 4


 <State 13>: 7.26ns
ST_13: tmp_216_13 [1/1] 1.72ns
.preheader18:30  %tmp_216_13 = add i5 %j_1_cast8, 14

ST_13: tmp_216_14 [1/1] 1.72ns
.preheader18:31  %tmp_216_14 = add i5 %j_1_cast8, 15

ST_13: tmp_132 [3/5] 7.26ns
.preheader18:71  %tmp_132 = fadd float %empty_90, %tmp_131

ST_13: tmp_219_3 [1/4] 5.70ns
.preheader18:100  %tmp_219_3 = fmul float %inputimg_load_3, %C1_d_load_4

ST_13: tmp_219_4 [2/4] 5.70ns
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

ST_13: tmp_219_5 [3/4] 5.70ns
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

ST_13: tmp_219_6 [4/4] 5.70ns
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

ST_13: inputimg_load_12 [1/2] 2.71ns
.preheader18:185  %inputimg_load_12 = load float* %inputimg_addr_12, align 4

ST_13: C1_d_load_13 [1/2] 2.71ns
.preheader18:189  %C1_d_load_13 = load float* %C1_d_addr_16, align 16

ST_13: inputimg_load_13 [1/2] 2.71ns
.preheader18:195  %inputimg_load_13 = load float* %inputimg_addr_13, align 4

ST_13: C1_d_load_14 [1/2] 2.71ns
.preheader18:199  %C1_d_load_14 = load float* %C1_d_addr_17, align 4

ST_13: tmp_260 [1/1] 0.00ns
.preheader18:202  %tmp_260 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_13)

ST_13: tmp_261 [1/1] 0.00ns
.preheader18:203  %tmp_261 = zext i10 %tmp_260 to i64

ST_13: inputimg_addr_14 [1/1] 0.00ns
.preheader18:204  %inputimg_addr_14 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_261

ST_13: inputimg_load_14 [2/2] 2.71ns
.preheader18:205  %inputimg_load_14 = load float* %inputimg_addr_14, align 4

ST_13: C1_d_addr23 [1/1] 1.96ns
.preheader18:206  %C1_d_addr23 = add i32 %C1_d_addr9, 14

ST_13: tmp_262 [1/1] 0.00ns
.preheader18:207  %tmp_262 = zext i32 %C1_d_addr23 to i64

ST_13: C1_d_addr_18 [1/1] 0.00ns
.preheader18:208  %C1_d_addr_18 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_262

ST_13: C1_d_load_15 [2/2] 2.71ns
.preheader18:209  %C1_d_load_15 = load float* %C1_d_addr_18, align 8

ST_13: tmp_263 [1/1] 0.00ns
.preheader18:212  %tmp_263 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_14)

ST_13: tmp_264 [1/1] 0.00ns
.preheader18:213  %tmp_264 = zext i10 %tmp_263 to i64

ST_13: inputimg_addr_15 [1/1] 0.00ns
.preheader18:214  %inputimg_addr_15 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_264

ST_13: inputimg_load_15 [2/2] 2.71ns
.preheader18:215  %inputimg_load_15 = load float* %inputimg_addr_15, align 4

ST_13: C1_d_addr24 [1/1] 1.96ns
.preheader18:216  %C1_d_addr24 = add i32 %C1_d_addr9, 15

ST_13: tmp_265 [1/1] 0.00ns
.preheader18:217  %tmp_265 = zext i32 %C1_d_addr24 to i64

ST_13: C1_d_addr_19 [1/1] 0.00ns
.preheader18:218  %C1_d_addr_19 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_265

ST_13: C1_d_load_16 [2/2] 2.71ns
.preheader18:219  %C1_d_load_16 = load float* %C1_d_addr_19, align 4


 <State 14>: 7.26ns
ST_14: tmp_216_15 [1/1] 1.72ns
.preheader18:32  %tmp_216_15 = add i5 %j_1_cast8, -15

ST_14: tmp_132 [2/5] 7.26ns
.preheader18:71  %tmp_132 = fadd float %empty_90, %tmp_131

ST_14: tmp_219_4 [1/4] 5.70ns
.preheader18:110  %tmp_219_4 = fmul float %inputimg_load_4, %C1_d_load_5

ST_14: tmp_219_5 [2/4] 5.70ns
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

ST_14: tmp_219_6 [3/4] 5.70ns
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

ST_14: tmp_219_7 [4/4] 5.70ns
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

ST_14: inputimg_load_14 [1/2] 2.71ns
.preheader18:205  %inputimg_load_14 = load float* %inputimg_addr_14, align 4

ST_14: C1_d_load_15 [1/2] 2.71ns
.preheader18:209  %C1_d_load_15 = load float* %C1_d_addr_18, align 8

ST_14: inputimg_load_15 [1/2] 2.71ns
.preheader18:215  %inputimg_load_15 = load float* %inputimg_addr_15, align 4

ST_14: C1_d_load_16 [1/2] 2.71ns
.preheader18:219  %C1_d_load_16 = load float* %C1_d_addr_19, align 4

ST_14: tmp_266 [1/1] 0.00ns
.preheader18:222  %tmp_266 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_130, i2 -2, i3 %j_1_mid2)

ST_14: tmp_267 [1/1] 0.00ns
.preheader18:223  %tmp_267 = zext i10 %tmp_266 to i64

ST_14: inputimg_addr_16 [1/1] 0.00ns
.preheader18:224  %inputimg_addr_16 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_267

ST_14: inputimg_load_16 [2/2] 2.71ns
.preheader18:225  %inputimg_load_16 = load float* %inputimg_addr_16, align 4

ST_14: C1_d_addr25 [1/1] 1.96ns
.preheader18:226  %C1_d_addr25 = add i32 %C1_d_addr9, 16

ST_14: tmp_268 [1/1] 0.00ns
.preheader18:227  %tmp_268 = zext i32 %C1_d_addr25 to i64

ST_14: C1_d_addr_20 [1/1] 0.00ns
.preheader18:228  %C1_d_addr_20 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_268

ST_14: C1_d_load_17 [2/2] 2.71ns
.preheader18:229  %C1_d_load_17 = load float* %C1_d_addr_20, align 16

ST_14: tmp_269 [1/1] 0.00ns
.preheader18:232  %tmp_269 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_15)

ST_14: tmp_270 [1/1] 0.00ns
.preheader18:233  %tmp_270 = zext i10 %tmp_269 to i64

ST_14: inputimg_addr_17 [1/1] 0.00ns
.preheader18:234  %inputimg_addr_17 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_270

ST_14: inputimg_load_17 [2/2] 2.71ns
.preheader18:235  %inputimg_load_17 = load float* %inputimg_addr_17, align 4

ST_14: C1_d_addr26 [1/1] 1.96ns
.preheader18:236  %C1_d_addr26 = add i32 %C1_d_addr9, 17

ST_14: tmp_271 [1/1] 0.00ns
.preheader18:237  %tmp_271 = zext i32 %C1_d_addr26 to i64

ST_14: C1_d_addr_21 [1/1] 0.00ns
.preheader18:238  %C1_d_addr_21 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_271

ST_14: C1_d_load_18 [2/2] 2.71ns
.preheader18:239  %C1_d_load_18 = load float* %C1_d_addr_21, align 4


 <State 15>: 14.51ns
ST_15: tmp_216_16 [1/1] 1.72ns
.preheader18:33  %tmp_216_16 = add i5 %j_1_cast8, -14

ST_15: tmp_216_17 [1/1] 1.72ns
.preheader18:34  %tmp_216_17 = add i5 %j_1_cast8, -13

ST_15: tmp_132 [1/5] 7.26ns
.preheader18:71  %tmp_132 = fadd float %empty_90, %tmp_131

ST_15: tmp_220_1 [5/5] 7.26ns
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

ST_15: tmp_219_5 [1/4] 5.70ns
.preheader18:120  %tmp_219_5 = fmul float %inputimg_load_5, %C1_d_load_6

ST_15: tmp_219_6 [2/4] 5.70ns
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

ST_15: tmp_219_7 [3/4] 5.70ns
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

ST_15: tmp_219_8 [4/4] 5.70ns
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

ST_15: inputimg_load_16 [1/2] 2.71ns
.preheader18:225  %inputimg_load_16 = load float* %inputimg_addr_16, align 4

ST_15: C1_d_load_17 [1/2] 2.71ns
.preheader18:229  %C1_d_load_17 = load float* %C1_d_addr_20, align 16

ST_15: inputimg_load_17 [1/2] 2.71ns
.preheader18:235  %inputimg_load_17 = load float* %inputimg_addr_17, align 4

ST_15: C1_d_load_18 [1/2] 2.71ns
.preheader18:239  %C1_d_load_18 = load float* %C1_d_addr_21, align 4

ST_15: tmp_272 [1/1] 0.00ns
.preheader18:242  %tmp_272 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_16)

ST_15: tmp_273 [1/1] 0.00ns
.preheader18:243  %tmp_273 = zext i10 %tmp_272 to i64

ST_15: inputimg_addr_18 [1/1] 0.00ns
.preheader18:244  %inputimg_addr_18 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_273

ST_15: inputimg_load_18 [2/2] 2.71ns
.preheader18:245  %inputimg_load_18 = load float* %inputimg_addr_18, align 4

ST_15: C1_d_addr27 [1/1] 1.96ns
.preheader18:246  %C1_d_addr27 = add i32 %C1_d_addr9, 18

ST_15: tmp_274 [1/1] 0.00ns
.preheader18:247  %tmp_274 = zext i32 %C1_d_addr27 to i64

ST_15: C1_d_addr_22 [1/1] 0.00ns
.preheader18:248  %C1_d_addr_22 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_274

ST_15: C1_d_load_19 [2/2] 2.71ns
.preheader18:249  %C1_d_load_19 = load float* %C1_d_addr_22, align 8

ST_15: tmp_275 [1/1] 0.00ns
.preheader18:252  %tmp_275 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_17)

ST_15: tmp_276 [1/1] 0.00ns
.preheader18:253  %tmp_276 = zext i10 %tmp_275 to i64

ST_15: inputimg_addr_19 [1/1] 0.00ns
.preheader18:254  %inputimg_addr_19 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_276

ST_15: inputimg_load_19 [2/2] 2.71ns
.preheader18:255  %inputimg_load_19 = load float* %inputimg_addr_19, align 4

ST_15: C1_d_addr28 [1/1] 1.96ns
.preheader18:256  %C1_d_addr28 = add i32 %C1_d_addr9, 19

ST_15: tmp_277 [1/1] 0.00ns
.preheader18:257  %tmp_277 = zext i32 %C1_d_addr28 to i64

ST_15: C1_d_addr_23 [1/1] 0.00ns
.preheader18:258  %C1_d_addr_23 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_277

ST_15: C1_d_load_20 [2/2] 2.71ns
.preheader18:259  %C1_d_load_20 = load float* %C1_d_addr_23, align 4


 <State 16>: 7.26ns
ST_16: tmp_216_18 [1/1] 1.72ns
.preheader18:35  %tmp_216_18 = add i5 %j_1_cast8, -12

ST_16: tmp_216_19 [1/1] 1.72ns
.preheader18:36  %tmp_216_19 = add i5 %j_1_cast8, -11

ST_16: tmp_220_1 [4/5] 7.26ns
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

ST_16: tmp_219_6 [1/4] 5.70ns
.preheader18:130  %tmp_219_6 = fmul float %inputimg_load_6, %C1_d_load_7

ST_16: tmp_219_7 [2/4] 5.70ns
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

ST_16: tmp_219_8 [3/4] 5.70ns
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

ST_16: tmp_219_9 [4/4] 5.70ns
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

ST_16: inputimg_load_18 [1/2] 2.71ns
.preheader18:245  %inputimg_load_18 = load float* %inputimg_addr_18, align 4

ST_16: C1_d_load_19 [1/2] 2.71ns
.preheader18:249  %C1_d_load_19 = load float* %C1_d_addr_22, align 8

ST_16: inputimg_load_19 [1/2] 2.71ns
.preheader18:255  %inputimg_load_19 = load float* %inputimg_addr_19, align 4

ST_16: C1_d_load_20 [1/2] 2.71ns
.preheader18:259  %C1_d_load_20 = load float* %C1_d_addr_23, align 4

ST_16: tmp_278 [1/1] 0.00ns
.preheader18:262  %tmp_278 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_18)

ST_16: tmp_279 [1/1] 0.00ns
.preheader18:263  %tmp_279 = zext i10 %tmp_278 to i64

ST_16: inputimg_addr_20 [1/1] 0.00ns
.preheader18:264  %inputimg_addr_20 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_279

ST_16: inputimg_load_20 [2/2] 2.71ns
.preheader18:265  %inputimg_load_20 = load float* %inputimg_addr_20, align 4

ST_16: C1_d_addr29 [1/1] 1.96ns
.preheader18:266  %C1_d_addr29 = add i32 %C1_d_addr9, 20

ST_16: tmp_280 [1/1] 0.00ns
.preheader18:267  %tmp_280 = zext i32 %C1_d_addr29 to i64

ST_16: C1_d_addr_24 [1/1] 0.00ns
.preheader18:268  %C1_d_addr_24 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_280

ST_16: C1_d_load_21 [2/2] 2.71ns
.preheader18:269  %C1_d_load_21 = load float* %C1_d_addr_24, align 16

ST_16: tmp_281 [1/1] 0.00ns
.preheader18:272  %tmp_281 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_19)

ST_16: tmp_282 [1/1] 0.00ns
.preheader18:273  %tmp_282 = zext i10 %tmp_281 to i64

ST_16: inputimg_addr_21 [1/1] 0.00ns
.preheader18:274  %inputimg_addr_21 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_282

ST_16: inputimg_load_21 [2/2] 2.71ns
.preheader18:275  %inputimg_load_21 = load float* %inputimg_addr_21, align 4

ST_16: C1_d_addr30 [1/1] 1.96ns
.preheader18:276  %C1_d_addr30 = add i32 %C1_d_addr9, 21

ST_16: tmp_283 [1/1] 0.00ns
.preheader18:277  %tmp_283 = zext i32 %C1_d_addr30 to i64

ST_16: C1_d_addr_25 [1/1] 0.00ns
.preheader18:278  %C1_d_addr_25 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_283

ST_16: C1_d_load_22 [2/2] 2.71ns
.preheader18:279  %C1_d_load_22 = load float* %C1_d_addr_25, align 4


 <State 17>: 7.26ns
ST_17: tmp_216_20 [1/1] 1.72ns
.preheader18:37  %tmp_216_20 = add i5 %j_1_cast8, -10

ST_17: tmp_216_21 [1/1] 1.72ns
.preheader18:38  %tmp_216_21 = add i5 %j_1_cast8, -9

ST_17: tmp_220_1 [3/5] 7.26ns
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

ST_17: tmp_219_7 [1/4] 5.70ns
.preheader18:140  %tmp_219_7 = fmul float %inputimg_load_7, %C1_d_load_8

ST_17: tmp_219_8 [2/4] 5.70ns
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

ST_17: tmp_219_9 [3/4] 5.70ns
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

ST_17: tmp_219_s [4/4] 5.70ns
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

ST_17: inputimg_load_20 [1/2] 2.71ns
.preheader18:265  %inputimg_load_20 = load float* %inputimg_addr_20, align 4

ST_17: C1_d_load_21 [1/2] 2.71ns
.preheader18:269  %C1_d_load_21 = load float* %C1_d_addr_24, align 16

ST_17: inputimg_load_21 [1/2] 2.71ns
.preheader18:275  %inputimg_load_21 = load float* %inputimg_addr_21, align 4

ST_17: C1_d_load_22 [1/2] 2.71ns
.preheader18:279  %C1_d_load_22 = load float* %C1_d_addr_25, align 4

ST_17: tmp_284 [1/1] 0.00ns
.preheader18:282  %tmp_284 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_20)

ST_17: tmp_285 [1/1] 0.00ns
.preheader18:283  %tmp_285 = zext i10 %tmp_284 to i64

ST_17: inputimg_addr_22 [1/1] 0.00ns
.preheader18:284  %inputimg_addr_22 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_285

ST_17: inputimg_load_22 [2/2] 2.71ns
.preheader18:285  %inputimg_load_22 = load float* %inputimg_addr_22, align 4

ST_17: C1_d_addr31 [1/1] 1.96ns
.preheader18:286  %C1_d_addr31 = add i32 %C1_d_addr9, 22

ST_17: tmp_286 [1/1] 0.00ns
.preheader18:287  %tmp_286 = zext i32 %C1_d_addr31 to i64

ST_17: C1_d_addr_26 [1/1] 0.00ns
.preheader18:288  %C1_d_addr_26 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_286

ST_17: C1_d_load_23 [2/2] 2.71ns
.preheader18:289  %C1_d_load_23 = load float* %C1_d_addr_26, align 8

ST_17: tmp_287 [1/1] 0.00ns
.preheader18:292  %tmp_287 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_21)

ST_17: tmp_288 [1/1] 0.00ns
.preheader18:293  %tmp_288 = zext i10 %tmp_287 to i64

ST_17: inputimg_addr_23 [1/1] 0.00ns
.preheader18:294  %inputimg_addr_23 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_288

ST_17: inputimg_load_23 [2/2] 2.71ns
.preheader18:295  %inputimg_load_23 = load float* %inputimg_addr_23, align 4

ST_17: C1_d_addr32 [1/1] 1.96ns
.preheader18:296  %C1_d_addr32 = add i32 %C1_d_addr9, 23

ST_17: tmp_289 [1/1] 0.00ns
.preheader18:297  %tmp_289 = zext i32 %C1_d_addr32 to i64

ST_17: C1_d_addr_27 [1/1] 0.00ns
.preheader18:298  %C1_d_addr_27 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_289

ST_17: C1_d_load_24 [2/2] 2.71ns
.preheader18:299  %C1_d_load_24 = load float* %C1_d_addr_27, align 4


 <State 18>: 7.26ns
ST_18: tmp_216_8 [1/1] 0.00ns
.preheader18:24  %tmp_216_8 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %j_1_mid2)

ST_18: tmp_216_23_cast [1/1] 0.00ns
.preheader18:39  %tmp_216_23_cast = sext i4 %tmp_216_8 to i5

ST_18: tmp_216_24_cast [1/1] 0.00ns
.preheader18:40  %tmp_216_24_cast = sext i4 %tmp_216_9 to i5

ST_18: tmp_220_1 [2/5] 7.26ns
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

ST_18: tmp_219_8 [1/4] 5.70ns
.preheader18:150  %tmp_219_8 = fmul float %inputimg_load_8, %C1_d_load_9

ST_18: tmp_219_9 [2/4] 5.70ns
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

ST_18: tmp_219_s [3/4] 5.70ns
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

ST_18: tmp_219_10 [4/4] 5.70ns
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

ST_18: inputimg_load_22 [1/2] 2.71ns
.preheader18:285  %inputimg_load_22 = load float* %inputimg_addr_22, align 4

ST_18: C1_d_load_23 [1/2] 2.71ns
.preheader18:289  %C1_d_load_23 = load float* %C1_d_addr_26, align 8

ST_18: inputimg_load_23 [1/2] 2.71ns
.preheader18:295  %inputimg_load_23 = load float* %inputimg_addr_23, align 4

ST_18: C1_d_load_24 [1/2] 2.71ns
.preheader18:299  %C1_d_load_24 = load float* %C1_d_addr_27, align 4

ST_18: tmp_290 [1/1] 0.00ns
.preheader18:302  %tmp_290 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_23_cast)

ST_18: tmp_291 [1/1] 0.00ns
.preheader18:303  %tmp_291 = zext i10 %tmp_290 to i64

ST_18: inputimg_addr_24 [1/1] 0.00ns
.preheader18:304  %inputimg_addr_24 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_291

ST_18: inputimg_load_24 [2/2] 2.71ns
.preheader18:305  %inputimg_load_24 = load float* %inputimg_addr_24, align 4

ST_18: C1_d_addr33 [1/1] 1.96ns
.preheader18:306  %C1_d_addr33 = add i32 %C1_d_addr9, 24

ST_18: tmp_292 [1/1] 0.00ns
.preheader18:307  %tmp_292 = zext i32 %C1_d_addr33 to i64

ST_18: C1_d_addr_28 [1/1] 0.00ns
.preheader18:308  %C1_d_addr_28 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_292

ST_18: C1_d_load_25 [2/2] 2.71ns
.preheader18:309  %C1_d_load_25 = load float* %C1_d_addr_28, align 16

ST_18: tmp_293 [1/1] 0.00ns
.preheader18:312  %tmp_293 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_24_cast)

ST_18: tmp_294 [1/1] 0.00ns
.preheader18:313  %tmp_294 = zext i10 %tmp_293 to i64

ST_18: inputimg_addr_25 [1/1] 0.00ns
.preheader18:314  %inputimg_addr_25 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_294

ST_18: inputimg_load_25 [2/2] 2.71ns
.preheader18:315  %inputimg_load_25 = load float* %inputimg_addr_25, align 4

ST_18: C1_d_addr34 [1/1] 1.96ns
.preheader18:316  %C1_d_addr34 = add i32 %C1_d_addr9, 25

ST_18: tmp_295 [1/1] 0.00ns
.preheader18:317  %tmp_295 = zext i32 %C1_d_addr34 to i64

ST_18: C1_d_addr_29 [1/1] 0.00ns
.preheader18:318  %C1_d_addr_29 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_295

ST_18: C1_d_load_26 [2/2] 2.71ns
.preheader18:319  %C1_d_load_26 = load float* %C1_d_addr_29, align 4


 <State 19>: 14.51ns
ST_19: tmp_216_25_cast [1/1] 0.00ns
.preheader18:41  %tmp_216_25_cast = sext i4 %tmp_216_s to i5

ST_19: tmp_216_26_cast [1/1] 0.00ns
.preheader18:42  %tmp_216_26_cast = sext i4 %tmp_216_10 to i5

ST_19: tmp_220_1 [1/5] 7.26ns
.preheader18:81  %tmp_220_1 = fadd float %tmp_132, %tmp_219_1

ST_19: tmp_220_2 [5/5] 7.26ns
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

ST_19: tmp_219_9 [1/4] 5.70ns
.preheader18:160  %tmp_219_9 = fmul float %inputimg_load_9, %C1_d_load_10

ST_19: tmp_219_s [2/4] 5.70ns
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

ST_19: tmp_219_10 [3/4] 5.70ns
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

ST_19: tmp_219_11 [4/4] 5.70ns
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

ST_19: inputimg_load_24 [1/2] 2.71ns
.preheader18:305  %inputimg_load_24 = load float* %inputimg_addr_24, align 4

ST_19: C1_d_load_25 [1/2] 2.71ns
.preheader18:309  %C1_d_load_25 = load float* %C1_d_addr_28, align 16

ST_19: inputimg_load_25 [1/2] 2.71ns
.preheader18:315  %inputimg_load_25 = load float* %inputimg_addr_25, align 4

ST_19: C1_d_load_26 [1/2] 2.71ns
.preheader18:319  %C1_d_load_26 = load float* %C1_d_addr_29, align 4

ST_19: tmp_296 [1/1] 0.00ns
.preheader18:322  %tmp_296 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_25_cast)

ST_19: tmp_297 [1/1] 0.00ns
.preheader18:323  %tmp_297 = zext i10 %tmp_296 to i64

ST_19: inputimg_addr_26 [1/1] 0.00ns
.preheader18:324  %inputimg_addr_26 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_297

ST_19: inputimg_load_26 [2/2] 2.71ns
.preheader18:325  %inputimg_load_26 = load float* %inputimg_addr_26, align 4

ST_19: C1_d_addr35 [1/1] 1.96ns
.preheader18:326  %C1_d_addr35 = add i32 %C1_d_addr9, 26

ST_19: tmp_298 [1/1] 0.00ns
.preheader18:327  %tmp_298 = zext i32 %C1_d_addr35 to i64

ST_19: C1_d_addr_30 [1/1] 0.00ns
.preheader18:328  %C1_d_addr_30 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_298

ST_19: C1_d_load_27 [2/2] 2.71ns
.preheader18:329  %C1_d_load_27 = load float* %C1_d_addr_30, align 8

ST_19: tmp_299 [1/1] 0.00ns
.preheader18:332  %tmp_299 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_130, i5 %tmp_216_26_cast)

ST_19: tmp_300 [1/1] 0.00ns
.preheader18:333  %tmp_300 = zext i10 %tmp_299 to i64

ST_19: inputimg_addr_27 [1/1] 0.00ns
.preheader18:334  %inputimg_addr_27 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_300

ST_19: inputimg_load_27 [2/2] 2.71ns
.preheader18:335  %inputimg_load_27 = load float* %inputimg_addr_27, align 4

ST_19: C1_d_addr36 [1/1] 1.96ns
.preheader18:336  %C1_d_addr36 = add i32 %C1_d_addr9, 27

ST_19: tmp_301 [1/1] 0.00ns
.preheader18:337  %tmp_301 = zext i32 %C1_d_addr36 to i64

ST_19: C1_d_addr_31 [1/1] 0.00ns
.preheader18:338  %C1_d_addr_31 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_301

ST_19: C1_d_load_28 [2/2] 2.71ns
.preheader18:339  %C1_d_load_28 = load float* %C1_d_addr_31, align 4


 <State 20>: 7.26ns
ST_20: tmp_220_2 [4/5] 7.26ns
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

ST_20: tmp_219_s [1/4] 5.70ns
.preheader18:170  %tmp_219_s = fmul float %inputimg_load_10, %C1_d_load_11

ST_20: tmp_219_10 [2/4] 5.70ns
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

ST_20: tmp_219_11 [3/4] 5.70ns
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

ST_20: tmp_219_12 [4/4] 5.70ns
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

ST_20: inputimg_load_26 [1/2] 2.71ns
.preheader18:325  %inputimg_load_26 = load float* %inputimg_addr_26, align 4

ST_20: C1_d_load_27 [1/2] 2.71ns
.preheader18:329  %C1_d_load_27 = load float* %C1_d_addr_30, align 8

ST_20: inputimg_load_27 [1/2] 2.71ns
.preheader18:335  %inputimg_load_27 = load float* %inputimg_addr_27, align 4

ST_20: C1_d_load_28 [1/2] 2.71ns
.preheader18:339  %C1_d_load_28 = load float* %C1_d_addr_31, align 4


 <State 21>: 7.26ns
ST_21: tmp_220_2 [3/5] 7.26ns
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

ST_21: tmp_219_10 [1/4] 5.70ns
.preheader18:180  %tmp_219_10 = fmul float %inputimg_load_11, %C1_d_load_12

ST_21: tmp_219_11 [2/4] 5.70ns
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

ST_21: tmp_219_12 [3/4] 5.70ns
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

ST_21: tmp_219_13 [4/4] 5.70ns
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15


 <State 22>: 7.26ns
ST_22: tmp_220_2 [2/5] 7.26ns
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

ST_22: tmp_219_11 [1/4] 5.70ns
.preheader18:190  %tmp_219_11 = fmul float %inputimg_load_12, %C1_d_load_13

ST_22: tmp_219_12 [2/4] 5.70ns
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

ST_22: tmp_219_13 [3/4] 5.70ns
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

ST_22: tmp_219_14 [4/4] 5.70ns
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16


 <State 23>: 14.51ns
ST_23: tmp_220_2 [1/5] 7.26ns
.preheader18:91  %tmp_220_2 = fadd float %tmp_220_1, %tmp_219_2

ST_23: tmp_220_3 [5/5] 7.26ns
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

ST_23: tmp_219_12 [1/4] 5.70ns
.preheader18:200  %tmp_219_12 = fmul float %inputimg_load_13, %C1_d_load_14

ST_23: tmp_219_13 [2/4] 5.70ns
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

ST_23: tmp_219_14 [3/4] 5.70ns
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

ST_23: tmp_219_15 [4/4] 5.70ns
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17


 <State 24>: 7.26ns
ST_24: tmp_220_3 [4/5] 7.26ns
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

ST_24: tmp_219_13 [1/4] 5.70ns
.preheader18:210  %tmp_219_13 = fmul float %inputimg_load_14, %C1_d_load_15

ST_24: tmp_219_14 [2/4] 5.70ns
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

ST_24: tmp_219_15 [3/4] 5.70ns
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

ST_24: tmp_219_16 [4/4] 5.70ns
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18


 <State 25>: 7.26ns
ST_25: tmp_220_3 [3/5] 7.26ns
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

ST_25: tmp_219_14 [1/4] 5.70ns
.preheader18:220  %tmp_219_14 = fmul float %inputimg_load_15, %C1_d_load_16

ST_25: tmp_219_15 [2/4] 5.70ns
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

ST_25: tmp_219_16 [3/4] 5.70ns
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

ST_25: tmp_219_17 [4/4] 5.70ns
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19


 <State 26>: 7.26ns
ST_26: tmp_220_3 [2/5] 7.26ns
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

ST_26: tmp_219_15 [1/4] 5.70ns
.preheader18:230  %tmp_219_15 = fmul float %inputimg_load_16, %C1_d_load_17

ST_26: tmp_219_16 [2/4] 5.70ns
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

ST_26: tmp_219_17 [3/4] 5.70ns
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

ST_26: tmp_219_18 [4/4] 5.70ns
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20


 <State 27>: 14.51ns
ST_27: tmp_220_3 [1/5] 7.26ns
.preheader18:101  %tmp_220_3 = fadd float %tmp_220_2, %tmp_219_3

ST_27: tmp_220_4 [5/5] 7.26ns
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

ST_27: tmp_219_16 [1/4] 5.70ns
.preheader18:240  %tmp_219_16 = fmul float %inputimg_load_17, %C1_d_load_18

ST_27: tmp_219_17 [2/4] 5.70ns
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

ST_27: tmp_219_18 [3/4] 5.70ns
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

ST_27: tmp_219_19 [4/4] 5.70ns
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21


 <State 28>: 7.26ns
ST_28: tmp_220_4 [4/5] 7.26ns
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

ST_28: tmp_219_17 [1/4] 5.70ns
.preheader18:250  %tmp_219_17 = fmul float %inputimg_load_18, %C1_d_load_19

ST_28: tmp_219_18 [2/4] 5.70ns
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

ST_28: tmp_219_19 [3/4] 5.70ns
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

ST_28: tmp_219_20 [4/4] 5.70ns
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22


 <State 29>: 7.26ns
ST_29: tmp_220_4 [3/5] 7.26ns
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

ST_29: tmp_219_18 [1/4] 5.70ns
.preheader18:260  %tmp_219_18 = fmul float %inputimg_load_19, %C1_d_load_20

ST_29: tmp_219_19 [2/4] 5.70ns
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

ST_29: tmp_219_20 [3/4] 5.70ns
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

ST_29: tmp_219_21 [4/4] 5.70ns
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23


 <State 30>: 7.26ns
ST_30: tmp_220_4 [2/5] 7.26ns
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

ST_30: tmp_219_19 [1/4] 5.70ns
.preheader18:270  %tmp_219_19 = fmul float %inputimg_load_20, %C1_d_load_21

ST_30: tmp_219_20 [2/4] 5.70ns
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

ST_30: tmp_219_21 [3/4] 5.70ns
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

ST_30: tmp_219_22 [4/4] 5.70ns
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24


 <State 31>: 14.51ns
ST_31: tmp_220_4 [1/5] 7.26ns
.preheader18:111  %tmp_220_4 = fadd float %tmp_220_3, %tmp_219_4

ST_31: tmp_220_5 [5/5] 7.26ns
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

ST_31: tmp_219_20 [1/4] 5.70ns
.preheader18:280  %tmp_219_20 = fmul float %inputimg_load_21, %C1_d_load_22

ST_31: tmp_219_21 [2/4] 5.70ns
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

ST_31: tmp_219_22 [3/4] 5.70ns
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

ST_31: tmp_219_23 [4/4] 5.70ns
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25


 <State 32>: 7.26ns
ST_32: tmp_220_5 [4/5] 7.26ns
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

ST_32: tmp_219_21 [1/4] 5.70ns
.preheader18:290  %tmp_219_21 = fmul float %inputimg_load_22, %C1_d_load_23

ST_32: tmp_219_22 [2/4] 5.70ns
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

ST_32: tmp_219_23 [3/4] 5.70ns
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

ST_32: tmp_219_24 [4/4] 5.70ns
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26


 <State 33>: 7.26ns
ST_33: tmp_220_5 [3/5] 7.26ns
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

ST_33: tmp_219_22 [1/4] 5.70ns
.preheader18:300  %tmp_219_22 = fmul float %inputimg_load_23, %C1_d_load_24

ST_33: tmp_219_23 [2/4] 5.70ns
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

ST_33: tmp_219_24 [3/4] 5.70ns
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

ST_33: tmp_219_25 [4/4] 5.70ns
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27


 <State 34>: 7.26ns
ST_34: tmp_220_5 [2/5] 7.26ns
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

ST_34: tmp_219_23 [1/4] 5.70ns
.preheader18:310  %tmp_219_23 = fmul float %inputimg_load_24, %C1_d_load_25

ST_34: tmp_219_24 [2/4] 5.70ns
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

ST_34: tmp_219_25 [3/4] 5.70ns
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

ST_34: tmp_219_26 [4/4] 5.70ns
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28


 <State 35>: 14.51ns
ST_35: tmp_220_5 [1/5] 7.26ns
.preheader18:121  %tmp_220_5 = fadd float %tmp_220_4, %tmp_219_5

ST_35: tmp_220_6 [5/5] 7.26ns
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

ST_35: tmp_219_24 [1/4] 5.70ns
.preheader18:320  %tmp_219_24 = fmul float %inputimg_load_25, %C1_d_load_26

ST_35: tmp_219_25 [2/4] 5.70ns
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

ST_35: tmp_219_26 [3/4] 5.70ns
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28


 <State 36>: 7.26ns
ST_36: tmp_220_6 [4/5] 7.26ns
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

ST_36: tmp_219_25 [1/4] 5.70ns
.preheader18:330  %tmp_219_25 = fmul float %inputimg_load_26, %C1_d_load_27

ST_36: tmp_219_26 [2/4] 5.70ns
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28


 <State 37>: 7.26ns
ST_37: tmp_220_6 [3/5] 7.26ns
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

ST_37: tmp_219_26 [1/4] 5.70ns
.preheader18:340  %tmp_219_26 = fmul float %inputimg_load_27, %C1_d_load_28


 <State 38>: 7.26ns
ST_38: tmp_220_6 [2/5] 7.26ns
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6


 <State 39>: 14.51ns
ST_39: tmp_220_6 [1/5] 7.26ns
.preheader18:131  %tmp_220_6 = fadd float %tmp_220_5, %tmp_219_6

ST_39: tmp_220_7 [5/5] 7.26ns
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7


 <State 40>: 7.26ns
ST_40: tmp_220_7 [4/5] 7.26ns
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7


 <State 41>: 7.26ns
ST_41: tmp_220_7 [3/5] 7.26ns
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7


 <State 42>: 7.26ns
ST_42: tmp_220_7 [2/5] 7.26ns
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7


 <State 43>: 14.51ns
ST_43: tmp_220_7 [1/5] 7.26ns
.preheader18:141  %tmp_220_7 = fadd float %tmp_220_6, %tmp_219_7

ST_43: tmp_220_8 [5/5] 7.26ns
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8


 <State 44>: 7.26ns
ST_44: tmp_220_8 [4/5] 7.26ns
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8


 <State 45>: 7.26ns
ST_45: tmp_220_8 [3/5] 7.26ns
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8


 <State 46>: 7.26ns
ST_46: tmp_220_8 [2/5] 7.26ns
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8


 <State 47>: 14.51ns
ST_47: tmp_220_8 [1/5] 7.26ns
.preheader18:151  %tmp_220_8 = fadd float %tmp_220_7, %tmp_219_8

ST_47: tmp_220_9 [5/5] 7.26ns
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9


 <State 48>: 7.26ns
ST_48: tmp_220_9 [4/5] 7.26ns
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9


 <State 49>: 7.26ns
ST_49: tmp_220_9 [3/5] 7.26ns
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9


 <State 50>: 7.26ns
ST_50: tmp_220_9 [2/5] 7.26ns
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9


 <State 51>: 14.51ns
ST_51: tmp_220_9 [1/5] 7.26ns
.preheader18:161  %tmp_220_9 = fadd float %tmp_220_8, %tmp_219_9

ST_51: tmp_220_s [5/5] 7.26ns
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s


 <State 52>: 7.26ns
ST_52: tmp_220_s [4/5] 7.26ns
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s


 <State 53>: 7.26ns
ST_53: tmp_220_s [3/5] 7.26ns
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s


 <State 54>: 7.26ns
ST_54: tmp_220_s [2/5] 7.26ns
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s


 <State 55>: 14.51ns
ST_55: tmp_220_s [1/5] 7.26ns
.preheader18:171  %tmp_220_s = fadd float %tmp_220_9, %tmp_219_s

ST_55: tmp_220_10 [5/5] 7.26ns
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10


 <State 56>: 7.26ns
ST_56: tmp_220_10 [4/5] 7.26ns
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10


 <State 57>: 7.26ns
ST_57: tmp_220_10 [3/5] 7.26ns
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10


 <State 58>: 7.26ns
ST_58: tmp_220_10 [2/5] 7.26ns
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10


 <State 59>: 14.51ns
ST_59: tmp_220_10 [1/5] 7.26ns
.preheader18:181  %tmp_220_10 = fadd float %tmp_220_s, %tmp_219_10

ST_59: tmp_220_11 [5/5] 7.26ns
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11


 <State 60>: 7.26ns
ST_60: tmp_220_11 [4/5] 7.26ns
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11


 <State 61>: 7.26ns
ST_61: tmp_220_11 [3/5] 7.26ns
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11


 <State 62>: 7.26ns
ST_62: tmp_220_11 [2/5] 7.26ns
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11


 <State 63>: 14.51ns
ST_63: tmp_220_11 [1/5] 7.26ns
.preheader18:191  %tmp_220_11 = fadd float %tmp_220_10, %tmp_219_11

ST_63: tmp_220_12 [5/5] 7.26ns
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12


 <State 64>: 7.26ns
ST_64: tmp_220_12 [4/5] 7.26ns
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12


 <State 65>: 7.26ns
ST_65: tmp_220_12 [3/5] 7.26ns
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12


 <State 66>: 7.26ns
ST_66: tmp_220_12 [2/5] 7.26ns
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12


 <State 67>: 14.51ns
ST_67: tmp_220_12 [1/5] 7.26ns
.preheader18:201  %tmp_220_12 = fadd float %tmp_220_11, %tmp_219_12

ST_67: tmp_220_13 [5/5] 7.26ns
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13


 <State 68>: 7.26ns
ST_68: tmp_220_13 [4/5] 7.26ns
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13


 <State 69>: 7.26ns
ST_69: tmp_220_13 [3/5] 7.26ns
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13


 <State 70>: 7.26ns
ST_70: tmp_220_13 [2/5] 7.26ns
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13


 <State 71>: 14.51ns
ST_71: tmp_220_13 [1/5] 7.26ns
.preheader18:211  %tmp_220_13 = fadd float %tmp_220_12, %tmp_219_13

ST_71: tmp_220_14 [5/5] 7.26ns
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14


 <State 72>: 7.26ns
ST_72: tmp_220_14 [4/5] 7.26ns
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14


 <State 73>: 7.26ns
ST_73: tmp_220_14 [3/5] 7.26ns
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14


 <State 74>: 7.26ns
ST_74: tmp_220_14 [2/5] 7.26ns
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14


 <State 75>: 14.51ns
ST_75: tmp_220_14 [1/5] 7.26ns
.preheader18:221  %tmp_220_14 = fadd float %tmp_220_13, %tmp_219_14

ST_75: tmp_220_15 [5/5] 7.26ns
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15


 <State 76>: 7.26ns
ST_76: tmp_220_15 [4/5] 7.26ns
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15


 <State 77>: 7.26ns
ST_77: tmp_220_15 [3/5] 7.26ns
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15


 <State 78>: 7.26ns
ST_78: tmp_220_15 [2/5] 7.26ns
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15


 <State 79>: 14.51ns
ST_79: tmp_220_15 [1/5] 7.26ns
.preheader18:231  %tmp_220_15 = fadd float %tmp_220_14, %tmp_219_15

ST_79: tmp_220_16 [5/5] 7.26ns
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16


 <State 80>: 7.26ns
ST_80: tmp_220_16 [4/5] 7.26ns
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16


 <State 81>: 7.26ns
ST_81: tmp_220_16 [3/5] 7.26ns
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16


 <State 82>: 7.26ns
ST_82: tmp_220_16 [2/5] 7.26ns
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16


 <State 83>: 14.51ns
ST_83: tmp_220_16 [1/5] 7.26ns
.preheader18:241  %tmp_220_16 = fadd float %tmp_220_15, %tmp_219_16

ST_83: tmp_220_17 [5/5] 7.26ns
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17


 <State 84>: 7.26ns
ST_84: tmp_220_17 [4/5] 7.26ns
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17


 <State 85>: 7.26ns
ST_85: tmp_220_17 [3/5] 7.26ns
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17


 <State 86>: 7.26ns
ST_86: tmp_220_17 [2/5] 7.26ns
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17


 <State 87>: 14.51ns
ST_87: tmp_220_17 [1/5] 7.26ns
.preheader18:251  %tmp_220_17 = fadd float %tmp_220_16, %tmp_219_17

ST_87: tmp_220_18 [5/5] 7.26ns
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18


 <State 88>: 7.26ns
ST_88: tmp_220_18 [4/5] 7.26ns
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18


 <State 89>: 7.26ns
ST_89: tmp_220_18 [3/5] 7.26ns
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18


 <State 90>: 7.26ns
ST_90: tmp_220_18 [2/5] 7.26ns
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18


 <State 91>: 14.51ns
ST_91: tmp_220_18 [1/5] 7.26ns
.preheader18:261  %tmp_220_18 = fadd float %tmp_220_17, %tmp_219_18

ST_91: tmp_220_19 [5/5] 7.26ns
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19


 <State 92>: 7.26ns
ST_92: tmp_220_19 [4/5] 7.26ns
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19


 <State 93>: 7.26ns
ST_93: tmp_220_19 [3/5] 7.26ns
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19


 <State 94>: 7.26ns
ST_94: tmp_220_19 [2/5] 7.26ns
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19


 <State 95>: 14.51ns
ST_95: tmp_220_19 [1/5] 7.26ns
.preheader18:271  %tmp_220_19 = fadd float %tmp_220_18, %tmp_219_19

ST_95: tmp_220_20 [5/5] 7.26ns
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20


 <State 96>: 7.26ns
ST_96: tmp_220_20 [4/5] 7.26ns
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20


 <State 97>: 7.26ns
ST_97: tmp_220_20 [3/5] 7.26ns
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20


 <State 98>: 7.26ns
ST_98: tmp_220_20 [2/5] 7.26ns
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20


 <State 99>: 14.51ns
ST_99: tmp_220_20 [1/5] 7.26ns
.preheader18:281  %tmp_220_20 = fadd float %tmp_220_19, %tmp_219_20

ST_99: tmp_220_21 [5/5] 7.26ns
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21


 <State 100>: 7.26ns
ST_100: tmp_220_21 [4/5] 7.26ns
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21


 <State 101>: 7.26ns
ST_101: tmp_220_21 [3/5] 7.26ns
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21


 <State 102>: 7.26ns
ST_102: tmp_220_21 [2/5] 7.26ns
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21


 <State 103>: 14.51ns
ST_103: tmp_220_21 [1/5] 7.26ns
.preheader18:291  %tmp_220_21 = fadd float %tmp_220_20, %tmp_219_21

ST_103: tmp_220_22 [5/5] 7.26ns
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22


 <State 104>: 7.26ns
ST_104: tmp_220_22 [4/5] 7.26ns
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22


 <State 105>: 7.26ns
ST_105: tmp_220_22 [3/5] 7.26ns
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22


 <State 106>: 7.26ns
ST_106: tmp_220_22 [2/5] 7.26ns
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22


 <State 107>: 14.51ns
ST_107: tmp_220_22 [1/5] 7.26ns
.preheader18:301  %tmp_220_22 = fadd float %tmp_220_21, %tmp_219_22

ST_107: tmp_220_23 [5/5] 7.26ns
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23


 <State 108>: 7.26ns
ST_108: tmp_220_23 [4/5] 7.26ns
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23


 <State 109>: 7.26ns
ST_109: tmp_220_23 [3/5] 7.26ns
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23


 <State 110>: 7.26ns
ST_110: tmp_220_23 [2/5] 7.26ns
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23


 <State 111>: 14.51ns
ST_111: tmp_220_23 [1/5] 7.26ns
.preheader18:311  %tmp_220_23 = fadd float %tmp_220_22, %tmp_219_23

ST_111: tmp_220_24 [5/5] 7.26ns
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24


 <State 112>: 7.26ns
ST_112: tmp_220_24 [4/5] 7.26ns
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24


 <State 113>: 7.26ns
ST_113: tmp_220_24 [3/5] 7.26ns
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24


 <State 114>: 7.26ns
ST_114: tmp_220_24 [2/5] 7.26ns
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24


 <State 115>: 14.51ns
ST_115: tmp_220_24 [1/5] 7.26ns
.preheader18:321  %tmp_220_24 = fadd float %tmp_220_23, %tmp_219_24

ST_115: tmp_220_25 [5/5] 7.26ns
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25


 <State 116>: 7.26ns
ST_116: tmp_220_25 [4/5] 7.26ns
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25


 <State 117>: 7.26ns
ST_117: tmp_220_25 [3/5] 7.26ns
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25


 <State 118>: 7.26ns
ST_118: tmp_220_25 [2/5] 7.26ns
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25


 <State 119>: 14.51ns
ST_119: tmp_220_25 [1/5] 7.26ns
.preheader18:331  %tmp_220_25 = fadd float %tmp_220_24, %tmp_219_25

ST_119: tmp_220_26 [5/5] 7.26ns
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26


 <State 120>: 7.26ns
ST_120: tmp_220_26 [4/5] 7.26ns
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26


 <State 121>: 7.26ns
ST_121: tmp_220_26 [3/5] 7.26ns
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26


 <State 122>: 7.26ns
ST_122: tmp_220_26 [2/5] 7.26ns
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26


 <State 123>: 9.65ns
ST_123: stg_786 [1/1] 0.00ns
.preheader18:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_update_C1_label5_str)

ST_123: empty_89 [1/1] 0.00ns
.preheader18:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)

ST_123: stg_788 [1/1] 0.00ns
.preheader18:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_update_C1_label5_str)

ST_123: stg_789 [1/1] 0.00ns
.preheader18:43  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str11) nounwind

ST_123: tmp_34 [1/1] 0.00ns
.preheader18:44  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str11)

ST_123: stg_791 [1/1] 0.00ns
.preheader18:45  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_123: tmp_220_26 [1/5] 7.26ns
.preheader18:341  %tmp_220_26 = fadd float %tmp_220_25, %tmp_219_26

ST_123: stg_793 [1/1] 2.39ns
.preheader18:342  store float %tmp_220_26, float* %tmp_addr_4, align 4

ST_123: empty_91 [1/1] 0.00ns
.preheader18:343  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str11, i32 %tmp_34)

ST_123: stg_795 [1/1] 0.00ns
.preheader18:347  br label %.preheader16


 <State 124>: 1.72ns
ST_124: tmp_198_trn_cast [1/1] 0.00ns
.preheader15.preheader:0  %tmp_198_trn_cast = zext i3 %p to i6

ST_124: C1_dmapData_addr1 [1/1] 1.72ns
.preheader15.preheader:1  %C1_dmapData_addr1 = add i6 %tmp_198_trn_cast, %p_shl96_cast1

ST_124: stg_798 [1/1] 1.57ns
.preheader15.preheader:2  br label %.preheader15


 <State 125>: 3.44ns
ST_125: i_2 [1/1] 0.00ns
.preheader15:0  %i_2 = phi i3 [ 0, %.preheader15.preheader ], [ %i_9, %.preheader14 ]

ST_125: exitcond4 [1/1] 1.62ns
.preheader15:1  %exitcond4 = icmp eq i3 %i_2, -3

ST_125: empty_92 [1/1] 0.00ns
.preheader15:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_125: i_9 [1/1] 0.80ns
.preheader15:3  %i_9 = add i3 %i_2, 1

ST_125: stg_803 [1/1] 0.00ns
.preheader15:4  br i1 %exitcond4, label %.loopexit, label %.preheader14.preheader

ST_125: tmp_133 [1/1] 0.80ns
.preheader14.preheader:0  %tmp_133 = sub i3 -4, %i_2

ST_125: tmp_205_trn_cast [1/1] 0.00ns
.preheader14.preheader:1  %tmp_205_trn_cast = zext i3 %i_2 to i6

ST_125: C1_dmapData_addr2 [1/1] 1.72ns
.preheader14.preheader:2  %C1_dmapData_addr2 = add i6 %C1_dmapData_addr1, %tmp_205_trn_cast

ST_125: C1_dmapData_addr2_cast [1/1] 0.00ns
.preheader14.preheader:3  %C1_dmapData_addr2_cast = zext i6 %C1_dmapData_addr2 to i32

ST_125: tmp_144 [1/1] 0.00ns
.preheader14.preheader:4  %tmp_144 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_dmapData_addr2, i2 0)

ST_125: p_shl48 [1/1] 0.00ns
.preheader14.preheader:5  %p_shl48 = zext i8 %tmp_144 to i32

ST_125: C1_dmapData_addr3 [1/1] 1.72ns
.preheader14.preheader:6  %C1_dmapData_addr3 = add i32 %C1_dmapData_addr2_cast, %p_shl48

ST_125: tmp_207_trn_cast [1/1] 0.00ns
.preheader14.preheader:7  %tmp_207_trn_cast = zext i3 %tmp_133 to i6

ST_125: tmp_304 [1/1] 0.00ns
.preheader14.preheader:8  %tmp_304 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_133, i2 0)

ST_125: p_shl104_cast [1/1] 0.00ns
.preheader14.preheader:9  %p_shl104_cast = zext i5 %tmp_304 to i6

ST_125: p_addr21 [1/1] 1.72ns
.preheader14.preheader:10  %p_addr21 = add i6 %tmp_207_trn_cast, %p_shl104_cast

ST_125: stg_815 [1/1] 1.57ns
.preheader14.preheader:11  br label %.preheader14


 <State 126>: 4.91ns
ST_126: j_2 [1/1] 0.00ns
.preheader14:0  %j_2 = phi i3 [ %j_6, %2 ], [ 0, %.preheader14.preheader ]

ST_126: exitcond3 [1/1] 1.62ns
.preheader14:1  %exitcond3 = icmp eq i3 %j_2, -3

ST_126: empty_93 [1/1] 0.00ns
.preheader14:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_126: j_6 [1/1] 0.80ns
.preheader14:3  %j_6 = add i3 %j_2, 1

ST_126: stg_820 [1/1] 0.00ns
.preheader14:4  br i1 %exitcond3, label %.preheader15, label %2

ST_126: tmp_209_trn [1/1] 0.00ns
:0  %tmp_209_trn = zext i3 %j_2 to i32

ST_126: C1_dmapData_addr4 [1/1] 1.84ns
:1  %C1_dmapData_addr4 = add i32 %tmp_209_trn, %C1_dmapData_addr3

ST_126: tmp_305 [1/1] 0.00ns
:2  %tmp_305 = zext i32 %C1_dmapData_addr4 to i64

ST_126: C1_dmapData_addr [1/1] 0.00ns
:3  %C1_dmapData_addr = getelementptr [150 x float]* @C1_dmapData, i64 0, i64 %tmp_305

ST_126: C1_dmapData_load [2/2] 2.71ns
:4  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

ST_126: tmp_134 [1/1] 0.80ns
:5  %tmp_134 = sub i3 -4, %j_2

ST_126: tmp_211_trn_cast [1/1] 0.00ns
:6  %tmp_211_trn_cast = zext i3 %tmp_134 to i6

ST_126: p_addr22 [1/1] 1.72ns
:7  %p_addr22 = add i6 %tmp_211_trn_cast, %p_addr21

ST_126: tmp_306 [1/1] 0.00ns
:8  %tmp_306 = zext i6 %p_addr22 to i64

ST_126: tmp_addr_2 [1/1] 0.00ns
:9  %tmp_addr_2 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_306

ST_126: empty_94 [2/2] 2.39ns
:10  %empty_94 = load float* %tmp_addr_2, align 4


 <State 127>: 2.71ns
ST_127: C1_dmapData_load [1/2] 2.71ns
:4  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

ST_127: empty_94 [1/2] 2.39ns
:10  %empty_94 = load float* %tmp_addr_2, align 4


 <State 128>: 7.26ns
ST_128: tmp_135 [5/5] 7.26ns
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_94


 <State 129>: 7.26ns
ST_129: tmp_135 [4/5] 7.26ns
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_94


 <State 130>: 7.26ns
ST_130: tmp_135 [3/5] 7.26ns
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_94


 <State 131>: 7.26ns
ST_131: tmp_135 [2/5] 7.26ns
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_94


 <State 132>: 7.26ns
ST_132: tmp_135 [1/5] 7.26ns
:11  %tmp_135 = fadd float %C1_dmapData_load, %empty_94


 <State 133>: 2.71ns
ST_133: stg_839 [1/1] 2.71ns
:12  store float %tmp_135, float* %C1_dmapData_addr, align 4

ST_133: stg_840 [1/1] 0.00ns
:13  br label %.preheader14


 <State 134>: 1.72ns
ST_134: i_3 [1/1] 0.00ns
.preheader13:0  %i_3 = phi i3 [ %i_24, %4 ], [ 0, %.loopexit ]

ST_134: exitcond2 [1/1] 1.62ns
.preheader13:1  %exitcond2 = icmp eq i3 %i_3, -2

ST_134: empty_95 [1/1] 0.00ns
.preheader13:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_134: i_24 [1/1] 0.80ns
.preheader13:3  %i_24 = add i3 %i_3, 1

ST_134: stg_845 [1/1] 0.00ns
.preheader13:4  br i1 %exitcond2, label %5, label %.preheader12.preheader

ST_134: tmp_s [1/1] 0.00ns
.preheader12.preheader:0  %tmp_s = zext i3 %i_3 to i64

ST_134: tmp_210 [1/1] 0.00ns
.preheader12.preheader:1  %tmp_210 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_3, i5 0)

ST_134: p_shl93_cast [1/1] 0.00ns
.preheader12.preheader:2  %p_shl93_cast = zext i8 %tmp_210 to i9

ST_134: tmp_211 [1/1] 0.00ns
.preheader12.preheader:3  %tmp_211 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_3, i2 0)

ST_134: p_shl94_cast [1/1] 0.00ns
.preheader12.preheader:4  %p_shl94_cast = zext i5 %tmp_211 to i9

ST_134: C1_d_addr4 [1/1] 1.72ns
.preheader12.preheader:5  %C1_d_addr4 = sub i9 %p_shl93_cast, %p_shl94_cast

ST_134: C1_d_addr4_cast [1/1] 0.00ns
.preheader12.preheader:6  %C1_d_addr4_cast = sext i9 %C1_d_addr4 to i10

ST_134: stg_853 [1/1] 1.57ns
.preheader12.preheader:7  br label %.preheader12

ST_134: stg_854 [1/1] 0.00ns
:0  ret void


 <State 135>: 3.80ns
ST_135: j_3 [1/1] 0.00ns
.preheader12:0  %j_3 = phi i5 [ 0, %.preheader12.preheader ], [ %j_5, %.preheader ]

ST_135: q [1/1] 0.00ns
.preheader12:1  %q = phi float [ 0.000000e+00, %.preheader12.preheader ], [ %q_1, %.preheader ]

ST_135: exitcond1 [1/1] 1.91ns
.preheader12:2  %exitcond1 = icmp eq i5 %j_3, -4

ST_135: empty_96 [1/1] 0.00ns
.preheader12:3  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_135: j_5 [1/1] 1.72ns
.preheader12:4  %j_5 = add i5 %j_3, 1

ST_135: stg_860 [1/1] 0.00ns
.preheader12:5  br i1 %exitcond1, label %4, label %.preheader.preheader

ST_135: tmp_201_trn_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_201_trn_cast = zext i5 %j_3 to i10

ST_135: C1_d_addr6 [1/1] 1.84ns
.preheader.preheader:1  %C1_d_addr6 = add i10 %C1_d_addr4_cast, %tmp_201_trn_cast

ST_135: tmp_140 [1/1] 0.00ns
.preheader.preheader:2  %tmp_140 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_d_addr6, i5 0)

ST_135: p_shl [1/1] 0.00ns
.preheader.preheader:3  %p_shl = sext i15 %tmp_140 to i32

ST_135: tmp_141 [1/1] 0.00ns
.preheader.preheader:4  %tmp_141 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_d_addr6, i2 0)

ST_135: p_shl45 [1/1] 0.00ns
.preheader.preheader:5  %p_shl45 = sext i12 %tmp_141 to i32

ST_135: C1_d_addr7 [1/1] 1.96ns
.preheader.preheader:6  %C1_d_addr7 = sub i32 %p_shl, %p_shl45

ST_135: stg_868 [1/1] 1.57ns
.preheader.preheader:7  br label %.preheader

ST_135: C1_dbias_addr [1/1] 0.00ns
:0  %C1_dbias_addr = getelementptr [6 x float]* @C1_dbias, i64 0, i64 %tmp_s

ST_135: C1_dbias_load [2/2] 2.39ns
:1  %C1_dbias_load = load float* %C1_dbias_addr, align 4


 <State 136>: 4.67ns
ST_136: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i5 [ %k, %3 ], [ 0, %.preheader.preheader ]

ST_136: q_1 [1/1] 0.00ns
.preheader:1  %q_1 = phi float [ %q_7, %3 ], [ %q, %.preheader.preheader ]

ST_136: exitcond [1/1] 1.91ns
.preheader:2  %exitcond = icmp eq i5 %k_1, -4

ST_136: empty_97 [1/1] 0.00ns
.preheader:3  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_136: k [1/1] 1.72ns
.preheader:4  %k = add i5 %k_1, 1

ST_136: stg_876 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.preheader12, label %3

ST_136: tmp_204_trn [1/1] 0.00ns
:0  %tmp_204_trn = zext i5 %k_1 to i32

ST_136: C1_d_addr37 [1/1] 1.96ns
:1  %C1_d_addr37 = add i32 %C1_d_addr7, %tmp_204_trn

ST_136: tmp_303 [1/1] 0.00ns
:2  %tmp_303 = zext i32 %C1_d_addr37 to i64

ST_136: C1_d_addr [1/1] 0.00ns
:3  %C1_d_addr = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_303

ST_136: C1_d_load [2/2] 2.71ns
:4  %C1_d_load = load float* %C1_d_addr, align 4


 <State 137>: 2.71ns
ST_137: C1_d_load [1/2] 2.71ns
:4  %C1_d_load = load float* %C1_d_addr, align 4


 <State 138>: 7.26ns
ST_138: q_7 [5/5] 7.26ns
:5  %q_7 = fadd float %q_1, %C1_d_load


 <State 139>: 7.26ns
ST_139: q_7 [4/5] 7.26ns
:5  %q_7 = fadd float %q_1, %C1_d_load


 <State 140>: 7.26ns
ST_140: q_7 [3/5] 7.26ns
:5  %q_7 = fadd float %q_1, %C1_d_load


 <State 141>: 7.26ns
ST_141: q_7 [2/5] 7.26ns
:5  %q_7 = fadd float %q_1, %C1_d_load


 <State 142>: 7.26ns
ST_142: q_7 [1/5] 7.26ns
:5  %q_7 = fadd float %q_1, %C1_d_load

ST_142: stg_888 [1/1] 0.00ns
:6  br label %.preheader


 <State 143>: 2.39ns
ST_143: C1_dbias_load [1/2] 2.39ns
:1  %C1_dbias_load = load float* %C1_dbias_addr, align 4


 <State 144>: 7.26ns
ST_144: tmp_129 [5/5] 7.26ns
:2  %tmp_129 = fadd float %C1_dbias_load, %q


 <State 145>: 7.26ns
ST_145: tmp_129 [4/5] 7.26ns
:2  %tmp_129 = fadd float %C1_dbias_load, %q


 <State 146>: 7.26ns
ST_146: tmp_129 [3/5] 7.26ns
:2  %tmp_129 = fadd float %C1_dbias_load, %q


 <State 147>: 7.26ns
ST_147: tmp_129 [2/5] 7.26ns
:2  %tmp_129 = fadd float %C1_dbias_load, %q


 <State 148>: 7.26ns
ST_148: tmp_129 [1/5] 7.26ns
:2  %tmp_129 = fadd float %C1_dbias_load, %q


 <State 149>: 2.39ns
ST_149: stg_895 [1/1] 2.39ns
:3  store float %tmp_129, float* %C1_dbias_addr, align 4

ST_149: stg_896 [1/1] 0.00ns
:4  br label %.preheader13



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
