// Generated by CIRCT 42e53322a
module bintogrey(	// /tmp/tmp.1hAadDCYu0/22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.cleaned.mlir:2:3
  input  [3:0] bin_in,	// /tmp/tmp.1hAadDCYu0/22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.cleaned.mlir:2:27
  output [3:0] grey_out	// /tmp/tmp.1hAadDCYu0/22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.cleaned.mlir:2:45
);

  assign grey_out =
    {bin_in[2] ^ bin_in[3], bin_in[1] ^ bin_in[2], bin_in[0] ^ bin_in[1], bin_in[0]};	// /tmp/tmp.1hAadDCYu0/22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:5
endmodule

