EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM32WB55RGV7
#
DEF STM32WB55RGV7 U 0 40 Y Y 4 L N
F0 "U" -2700 930 50 H V L BNN
F1 "STM32WB55RGV7" -2700 -1100 50 H V L BNN
F2 "QFN40P800X800X100-69N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "ST Microelectronics" 0 0 50 H I L BNN "MANUFACTURER"
F5 "IPC-7351B" 0 0 50 H I L BNN "STANDARD"
F6 "3" 0 0 50 H I L BNN "PARTREV"
DRAW
S -2700 -1000 2700 900 1 0 6 f
X PA0/TIM2_CH1/COMP1_OUT/SAI1_EXTCLK/TIM2_ETR/CM4_EVENTOUT/COMP1_INM/ADC1_IN5/RTC_TAMP2/WKUP1 15 -2900 700 200 R 40 40 1 0 B 
X PA1/TIM2_CH2/I2C1_SMBA/SPI1_SCK/LCD_SEG0/CM4_EVENTOUT/COMP1_INP/ADC1_IN6 16 -2900 600 200 R 40 40 1 0 B 
X PA2/LSCO/TIM2_CH3/LPUART1_TX/QUADSPI_BK1_NCS/LCD_SEG1/COMP2_OUT/CM4_EVENTOUT/COMP2_INM/ADC1_IN7/WKUP4/LSCO 17 -2900 500 200 R 40 40 1 0 B 
X PA3/TIM2_CH4/SAI1_PDM_CK1/LPUART1_RX/QUADSPI_CLK/LCD_SEG2/SAI1_MCLK_A/CM4_EVENTOUT/COMP2_INP/ADC1_IN8 18 -2900 400 200 R 40 40 1 0 B 
X PA4/SPI1_NSS/SAI1_FS_B/LPTIM2_OUT/LCD_SEG5/CM4_EVENTOUT/COMP1_INM/COMP2_INM/ADC1_IN9 19 -2900 300 200 R 40 40 1 0 B 
X PA5/TIM2_CH1/TIM2_ETR/SPI1_SCK/LPTIM2_ETR/SAI1_SD_B/CM4_EVENTOUT/COMP1_INM/COMP2_INM/ADC1_IN10 20 -2900 200 200 R 40 40 1 0 B 
X PA6/TIM1_BKIN/SPI1_MISO/LPUART1_CTS/QUADSPI_BK1_IO3/LCD_SEG3/TIM16_CH1/CM4_EVENTOUT/ADC1_IN11 21 -2900 100 200 R 40 40 1 0 B 
X PA7/TIM1_CH1N/I2C3_SCL/SPI1_MOSI/QUADSPI_BK1_IO2/LCD_SEG4/COMP2_OUT/TIM17_CH1/CM4_EVENTOUT/ADC1_IN12 22 -2900 0 200 R 40 40 1 0 B 
X PA8/MCO/TIM1_CH1/SAI1_PDM_CK2/USART1_CK/LCD_COM0/SAI1_SCK_A/LPTIM2_OUT/CM4_EVENTOUT/ADC1_IN15 23 -2900 -100 200 R 40 40 1 0 B 
X PA9/TIM1_CH2/SAI1_PDM_DI2/I2C1_SCL/SPI2_SCK/USART1_TX/LCD_COM1/SAI1_FS_A/CM4_EVENTOUT/COMP1_INM/ADC1_IN16 24 -2900 -200 200 R 40 40 1 0 B 
X PA10/TIM1_CH3/SAI1_PDM_DI1/I2C1_SDA/USART1_RX/USB_CRS_SYNC/LCD_COM2/SAI1_SD_A/TIM17_BKIN/CM4_EVENTOUT 51 -2900 -300 200 R 40 40 1 0 B 
X PA11/TIM1_CH4/TIM1_BKIN2/SPI1_MISO/USART1_CTS/USB_DM/CM4_EVENTOUT 52 -2900 -400 200 R 40 40 1 0 B 
X PA12/TIM1_ETR/SPI1_MOSI/LPUART1_RX/USART1_RTS_DE/USB_DP/CM4_EVENTOUT 53 -2900 -500 200 R 40 40 1 0 B 
X PA13/JTMS-SWDIO/IR_OUT/USB_NOE/SAI1_SD_B/CM4_EVENTOUT 54 -2900 -600 200 R 40 40 1 0 B 
X PA14/JTCK-SWCLK/LPTIM1_OUT/I2C1_SMBA/LCD_SEG5/SAI1_FS_B/CM4_EVENTOUT 56 -2900 -700 200 R 40 40 1 0 B 
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/TSC_G3_IO1/LCD_SEG17/CM4_EVENTOUT 57 -2900 -800 200 R 40 40 1 0 B 
S -2800 -1000 2800 900 2 0 6 f
X PB0/COMP1_OUT/CM4_EVENTOUT/EXT_PA_TX 38 -3000 700 200 R 40 40 2 0 B 
X PB1/LPUART1_RTS_DE/LPTIM2_IN1/CM4_EVENTOUT 39 -3000 600 200 R 40 40 2 0 B 
X PB2/RTC_OUT/LPTIM1_OUT/I2C3_SMBA/SPI1_NSS/LCD_VLCD/SAI1_EXTCLK/CM4_EVENTOUT/COMP1_INP 27 -3000 500 200 R 40 40 2 0 B 
X PB3/JTDO-TRACESWO/TIM2_CH2/SPI1_SCK/USART1_RTS_DE/LCD_SEG7/SAI1_SCK_B/CM4_EVENTOUT/COMP2_INM 63 -3000 400 200 R 40 40 2 0 B 
X PB4/NJTRST/I2C3_SDA/SPI1_MISO/USART1_CTS/TSC_G2_IO1/LCD_SEG8/SAI1_MCLK_B/TIM17_BKIN/CM4_EVENTOUT/COMP2_INP 64 -3000 300 200 R 40 40 2 0 B 
X PB5/LPTIM1_IN1/I2C1_SMBA/SPI1_MOSI/USART1_CK/LPUART1_TX/TSC_G2_IO2/LCD_SEG9/COMP2_OUT/SAI1_SD_B/TIM16_BKIN/CM4_EVENTOUT 65 -3000 200 200 R 40 40 2 0 B 
X PB6/LPTIM1_ETR/I2C1_SCL/USART1_TX/TSC_G2_IO3/LCD_SEG6/SAI1_FS_B/TIM16_CH1N/MCO/CM4_EVENTOUT/COMP2_INP 66 -3000 100 200 R 40 40 2 0 B 
X PB7/LPTIM1_IN2/TIM1_BKIN/I2C1_SDA/USART1_RX/TSC_G2_IO4/LCD_SEG21/TIM17_CH1N/CM4_EVENTOUT/COMP2_INM/PVD_IN 67 -3000 0 200 R 40 40 2 0 B 
X PB8/TIM1_CH2N/SAI1_PDM_CK1/I2C1_SCL/QUADSPI_BK1_IO1/LCD_SEG16/SAI1_MCLK_A/TIM16_CH1/CM4_EVENTOUT 6 -3000 -100 200 R 40 40 2 0 B 
X PB9/TIM1_CH3N/SAI1_PDM_DI2/I2C1_SDA/SPI2_NSS/IR_OUT/TSC_G7_IO4/QUADSPI_BK1_IO0/LCD_COM3/SAI1_FS_A/TIM17_CH1/CM4_EVENTOUT 7 -3000 -200 200 R 40 40 2 0 B 
X PB10/TIM2_CH3/I2C3_SCL/SPI2_SCK/LPUART1_RX/TSC_SYNC/QUADSPI_CLK/LCD_SEG10/COMP1_OUT/SAI1_SCK_A/CM4_EVENTOUT 28 -3000 -300 200 R 40 40 2 0 B 
X PB11/TIM2_CH4/I2C3_SDA/LPUART1_TX/QUADSPI_BK1_NCS/LCD_SEG11/COMP2_OUT/CM4_EVENTOUT 29 -3000 -400 200 R 40 40 2 0 B 
X PB12/TIM1_BKIN/I2C3_SMBA/SPI2_NSS/LPUART1_RTS/TSC_G1_IO1/LCD_SEG12/SAI1_FS_A/CM4_EVENTOUT 46 -3000 -500 200 R 40 40 2 0 B 
X PB13/TIM1_CH1N/I2C3_SCL/SPI2_SCK/LPUART1_CTS/TSC_G1_IO2/LCD_SEG13/SAI1_SCK_A/CM4_EVENTOUT 47 -3000 -600 200 R 40 40 2 0 B 
X PB14/TIM1_CH2N/I2C3_SDA/SPI2_MISO/TSC_G1_IO3/LCD_SEG14/SAI1_MCLK_A/CM4_EVENTOUT 48 -3000 -700 200 R 40 40 2 0 B 
X PB15/RTC_REFIN/TIM1_CH3N/SPI2_MOSI/TSC_G1_IO4/LCD_SEG15/SAI1_SD_A/CM4_EVENTOUT 49 -3000 -800 200 R 40 40 2 0 B 
S -2100 -1200 2100 1100 3 0 6 f
X PC0/LPTIM1_IN1/I2C3_SCL/LPUART1_RX/LCD_SEG18/LPTIM2_IN1/CM4_EVENTOUT/ADC1_IN1 9 -2300 900 200 R 40 40 3 0 B 
X PC1/LPTIM1_OUT/SPI2_MOSI/I2C3_SDA/LPUART1_TX/LCD_SEG19/CM4_EVENTOUT/ADC1_IN2 10 -2300 800 200 R 40 40 3 0 B 
X PC2/LPTIM1_IN2/SPI2_MISO/LCD_SEG20/CM4_EVENTOUT/ADC1_IN3 11 -2300 700 200 R 40 40 3 0 B 
X PC3/LPTIM1_ETR/SAI1_PDM_DI1/SPI2_MOSI/LCD_VLCD/SAI1_SD_A/LPTIM2_ETR/CM4_EVENTOUT/ADC1_IN4 12 -2300 600 200 R 40 40 3 0 B 
X PC4/LCD_SEG22/CM4_EVENTOUT/COMP1_INM/ADC1_IN13 25 -2300 500 200 R 40 40 3 0 B 
X PC5/SAI1_PDM_DI3/LCD_SEG23/CM4_EVENTOUT/COMP1_INP/ADC1_IN14/WKUP5 26 -2300 400 200 R 40 40 3 0 B 
X PC6/TSC_G4_IO1/LCD_SEG24/CM4_EVENTOUT 50 -2300 300 200 R 40 40 3 0 B 
X PC10/TRACED1/TSC_G3_IO2/LCD_COM4/LCD_SEG28/LCD_SEG40/CM4_EVENTOUT 58 -2300 200 200 R 40 40 3 0 B 
X PC11/TSC_G3_IO3/LCD_COM5/LCD_SEG29/LCD_SEG41/CM4_EVENTOUT 59 -2300 100 200 R 40 40 3 0 B 
X PC12/TRACED3/TSC_G3_IO4/LCD_COM6/LCD_SEG30/LCD_SEG42/CM4_EVENTOUT 60 -2300 0 200 R 40 40 3 0 B 
X PC13/CM4_EVENTOUT/RTC_TAMP1/RTC_TS/RTC_OUT/WKUP2 2 -2300 -100 200 R 40 40 3 0 B 
X PC14-OSC32_IN 3 -2300 -200 200 R 40 40 3 0 B 
X PC15-OSC32_OUT 4 -2300 -300 200 R 40 40 3 0 B 
X PE4/CM4_EVENTOUT 40 -2300 -800 200 R 40 40 3 0 B 
X PD0/SPI2_NSS/CM4_EVENTOUT 61 -2300 -500 200 R 40 40 3 0 B 
X PD1/SPI2_SCK/CM4_EVENTOUT 62 -2300 -600 200 R 40 40 3 0 B 
X PH3-BOOT0 5 -2300 -1000 200 R 40 40 3 0 B 
S -700 -1000 700 1000 4 0 6 f
X VDD 30 900 900 200 L 40 40 4 0 W 
X VDD 45 900 900 200 L 40 40 4 0 W 
X VDD 68 900 900 200 L 40 40 4 0 W 
X NRST 8 -900 -100 200 R 40 40 4 0 I 
X VREF+/VREFBUF_OUT 13 900 400 200 L 40 40 4 0 W 
X VDDA 14 900 800 200 L 40 40 4 0 W 
X RF1 31 -900 -600 200 R 40 40 4 0 B 
X VDDRF 33 900 700 200 L 40 40 4 0 W 
X VSSRF 32 900 -800 200 L 40 40 4 0 W 
X OSC_OUT 34 -900 -400 200 R 40 40 4 0 O 
X AT0 36 900 -300 200 L 40 40 4 0 O 
X OSC_IN 35 -900 -300 200 R 40 40 4 0 I 
X AT1 37 900 -400 200 L 40 40 4 0 O 
X VFBSMPS 41 900 300 200 L 40 40 4 0 W 
X VSSSMPS 42 900 -900 200 L 40 40 4 0 W 
X VLXSMPS 43 900 200 200 L 40 40 4 0 W 
X VDDSMPS 44 900 100 200 L 40 40 4 0 W 
X VDDUSB 55 900 500 200 L 40 40 4 0 W 
X VBAT 1 900 600 200 L 40 40 4 0 W 
X EPAD 69 900 -700 200 L 40 40 4 0 W 
ENDDRAW
ENDDEF
#
# End Library