# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\jessi\ee454\labs\final\phase2pt1\Nios_Lab.csv
# Generated on: Sun Dec 07 17:40:32 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
CLOCK_50,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
LEDs[7],Output,PIN_H19,7,B7_N2,PIN_J15,,,,,,
LEDs[6],Output,PIN_J19,7,B7_N2,PIN_B17,,,,,,
LEDs[5],Output,PIN_E18,7,B7_N1,PIN_H15,,,,,,
LEDs[4],Output,PIN_F18,7,B7_N1,PIN_C15,,,,,,
LEDs[3],Output,PIN_F21,7,B7_N0,PIN_H16,,,,,,
LEDs[2],Output,PIN_E19,7,B7_N0,PIN_F15,,,,,,
LEDs[1],Output,PIN_F19,7,B7_N0,PIN_D14,,,,,,
LEDs[0],Output,PIN_G19,7,B7_N2,PIN_D15,,,,,,
rst,Input,PIN_M23,6,B6_N2,PIN_D16,,,,,,
Switches[7],Input,PIN_AB26,5,B5_N1,PIN_E15,,,,,,
Switches[6],Input,PIN_AD26,5,B5_N2,PIN_C14,,,,,,
Switches[5],Input,PIN_AC26,5,B5_N2,PIN_C12,,,,,,
Switches[4],Input,PIN_AB27,5,B5_N1,PIN_H14,,,,,,
Switches[3],Input,PIN_AD27,5,B5_N2,PIN_D13,,,,,,
Switches[2],Input,PIN_AC27,5,B5_N2,PIN_C13,,,,,,
Switches[1],Input,PIN_AC28,5,B5_N2,PIN_A12,,,,,,
Switches[0],Input,PIN_AB28,5,B5_N1,PIN_D12,,,,,,
