==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 16.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-10] Analyzing design file './casting.cc' ...
INFO: [HLS 200-10] Analyzing design file './wrapperAdmin.cc' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'buildResponseHead' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 333.555 ; gain = 13.371 ; free physical = 19135 ; free virtual = 39603
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 333.555 ; gain = 13.371 ; free physical = 19134 ; free virtual = 39603
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:149).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:142).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:137).
INFO: [XFORM 203-603] Inlining function 'buildResponse' into 'wrapperAdmin' (./wrapperAdmin.cc:130).
INFO: [XFORM 203-603] Inlining function 'readParameters_newObject' into 'wrapper_newObject' (./wrapperAdmin.cc:80).
INFO: [XFORM 203-603] Inlining function 'newObject' into 'wrapper_newObject' (./wrapperAdmin.cc:81).
INFO: [XFORM 203-603] Inlining function 'wrapper_newObject' into 'wrapperAdmin' (./wrapperAdmin.cc:132).
INFO: [XFORM 203-603] Inlining function 'wrapper_status' into 'wrapperAdmin' (./wrapperAdmin.cc:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 333.582 ; gain = 13.398 ; free physical = 19131 ; free virtual = 39600
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 333.582 ; gain = 13.398 ; free physical = 19131 ; free virtual = 39600
INFO: [XFORM 203-712] Applying dataflow to function 'wrapperAdmin' (./wrapperAdmin.cc:121), detected/extracted 1 process function(s): 
	 'Block__proc11'.
INFO: [XFORM 203-602] Inlining function 'to_int' into 'Block__proc11' (./wrapperAdmin.cc:95->./wrapperAdmin.cc:80->./wrapperAdmin.cc:132) automatically.
INFO: [XFORM 203-602] Inlining function 'to_short' into 'Block__proc11' (./wrapperAdmin.cc:97->./wrapperAdmin.cc:80->./wrapperAdmin.cc:132) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19109 ; free virtual = 39579
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19089 ; free virtual = 39561
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wrapperAdmin' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc11' to 'Block_proc11'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRequestHead'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.19 seconds; current allocated memory: 90.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 91.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 91.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 91.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc11'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 91.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 91.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wrapperAdmin'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 91.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 92.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRequestHead'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'getRequestHead_words32' to 'getRequestHead_wobkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRequestHead'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 92.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 92.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc11'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'header_objectID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_methodID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_cb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_status' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Block_proc11_words32' to 'Block_proc11_wordcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 93.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wrapperAdmin'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/din_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/dout_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/pr_V_addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/pr_V_areaID' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wrapperAdmin/prDone_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wrapperAdmin' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wrapperAdmin'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 94.918 MB.
INFO: [RTMG 210-278] Implementing memory 'getRequestHead_wobkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d16_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 461.555 ; gain = 141.371 ; free physical = 19075 ; free virtual = 39550
INFO: [SYSC 207-301] Generating SystemC RTL for wrapperAdmin.
INFO: [VHDL 208-304] Generating VHDL RTL for wrapperAdmin.
INFO: [VLOG 209-307] Generating Verilog RTL for wrapperAdmin.
INFO: [HLS 200-112] Total elapsed time: 9.98 seconds; peak allocated memory: 94.918 MB.
