/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.38
Hash     : d0f8292
Date     : Jul 27 2024
Type     : Engineering
Log Time   : Mon Jul 29 07:53:08 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 f4ba13281, gcc 11.2.1 -fPIC -Os)


-- Executing script file `filt_ppi.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/shift_register.v
Parsing Verilog input from `../../../../.././rtl/shift_register.v' to AST representation.
Generating RTLIL representation for module `\shift_register'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/commutator.v
Parsing Verilog input from `../../../../.././rtl/commutator.v' to AST representation.
Generating RTLIL representation for module `\commutator'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/ff.v
Parsing Verilog input from `../../../../.././rtl/ff.v' to AST representation.
Generating RTLIL representation for module `\ff'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/mul_add.v
Parsing Verilog input from `../../../../.././rtl/mul_add.v' to AST representation.
Generating RTLIL representation for module `\mul_add'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/DSP_new_designs/filt_ppi/results_dir/.././rtl/filt_ppi.v' to AST representation.
Generating RTLIL representation for module `\filt_ppi'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     \commutator
Used module:         \ff
Used module:     \mul_add
Parameter \gp_data_width = 26

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ff'.
Parameter \gp_data_width = 26
Generating RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Reprocessing module commutator because instantiated module ff has become available.
Generating RTLIL representation for module `\commutator'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Reprocessing module mul_add because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010 has become available.
Generating RTLIL representation for module `\mul_add'.
Parameter \gp_ccw = 1'1
Parameter \gp_idata_width = 26
Parameter \gp_interpolation_factor = 30

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\commutator'.
Parameter \gp_ccw = 1'1
Parameter \gp_idata_width = 26
Parameter \gp_interpolation_factor = 30
Generating RTLIL representation for module `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator'.
Parameter \gp_idata_width = 8
Parameter \gp_interpolation_factor = 30
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 1
Parameter \gp_ccw = 1
Parameter \gp_odata_width = 780

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_add'.
Parameter \gp_idata_width = 8
Parameter \gp_interpolation_factor = 30
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 1
Parameter \gp_ccw = 1
Parameter \gp_odata_width = 780
Generating RTLIL representation for module `$paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add'.

7.5. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         \ff
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.
Parameter \gp_data_width = 26
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010'.

7.6. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add

7.7. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add
Removing unused module `\mul_add'.
Removing unused module `\commutator'.
Removing unused module `\ff'.
Removing unused module `\shift_register'.
Removed 4 unused modules.

8. Executing synth_rs pass: v0.4.218

8.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

8.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

8.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

8.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

8.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

8.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

8.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

8.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

8.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

8.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

8.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

8.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-341.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

8.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

8.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.17. Executing HIERARCHY pass (managing design hierarchy).

8.17.1. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add

8.17.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000011010
Used module:     $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add
Removed 0 unused modules.

8.18. Executing PROC pass (convert processes to netlists).

8.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$../../../../.././rtl/commutator.v:91$461 in module $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/ff.v:19$109 in module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010.
Removed a total of 0 dead cases.

8.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.18.4. Executing PROC_INIT pass (extract init attributes).

8.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_an in `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
Found async reset \i_rst_an in `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.$proc$../../../../.././rtl/ff.v:19$109'.

8.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

8.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
     1/4: $0\r_ring_cnt[29:0] [29:1]
     2/4: $0\r_ring_cnt[29:0] [0]
     3/4: $0\r_idx[5:0]
     4/4: $0\r_done[0:0]
Creating decoders for process `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.$proc$../../../../.././rtl/ff.v:19$109'.
     1/1: $0\r_data[25:0]

8.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.\r_ring_cnt' using process `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
  created $adff cell `$procdff$638' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.\r_idx' using process `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
  created $adff cell `$procdff$639' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.\r_done' using process `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
  created $adff cell `$procdff$640' with negative edge clock and negative level reset.
Creating register for signal `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.\r_data' using process `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.$proc$../../../../.././rtl/ff.v:19$109'.
  created $adff cell `$procdff$641' with positive edge clock and negative level reset.

8.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
Removing empty process `$paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.$proc$../../../../.././rtl/commutator.v:91$461'.
Found and cleaned up 1 empty switch in `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.$proc$../../../../.././rtl/ff.v:19$109'.
Removing empty process `$paramod\ff\gp_data_width=s32'00000000000000000000000000011010.$proc$../../../../.././rtl/ff.v:19$109'.
Cleaned up 4 empty switches.

8.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add.
Optimizing module $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.
<suppressed ~1 debug messages>
Optimizing module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010.
Optimizing module filt_ppi.

8.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add.
Deleting now unused module $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.
Deleting now unused module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010.
<suppressed ~62 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

8.20. Printing statistics.

=== filt_ppi ===

   Number of wires:                919
   Number of wire bits:          21156
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                287
     $add                           33
     $adff                          63
     $logic_not                     62
     $lt                             2
     $mul                           54
     $mux                           69
     $pos                            1
     $shiftx                         1
     $sub                            2

8.21. Executing SPLITNETS pass (splitting up multi-bit signals).

8.22. Executing DEMUXMAP pass.

8.23. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$0e331c7c90ad3726763abf3e262814a548d2f1c9\commutator.
Deleting now unused module $paramod$5afc6f42acdb507628920e5ec7e5e14a6a69a4be\mul_add.
Deleting now unused module $paramod\ff\gp_data_width=s32'00000000000000000000000000011010.
<suppressed ~62 debug messages>

8.24. Executing DEMUXMAP pass.

8.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

8.26. Executing DEMINOUT pass (demote inout ports to input or output).

8.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~1 debug messages>

8.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 61 unused cells and 427 unused wires.
<suppressed ~63 debug messages>

8.29. Executing CHECK pass (checking for obvious problems).
Checking module filt_ppi...
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[26] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[25] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[24] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[23] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[22] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[21] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[20] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[19] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[18] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[17] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[16] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[15] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[14] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[13] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[12] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[11] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[10] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[9] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[8] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[7] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[6] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[5] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[4] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[3] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[2] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[1] [0] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [15] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [14] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [13] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [12] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [11] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [10] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [9] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [8] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [7] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [6] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [5] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [4] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [3] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [2] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [1] is used but has no driver.
Warning: Wire filt_ppi.\ppi_mul_add.c_coeff[0] [0] is used but has no driver.
Found and reported 432 problems.

8.30. Printing statistics.

=== filt_ppi ===

   Number of wires:                492
   Number of wire bits:          14202
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                225
     $add                           33
     $adff                          63
     $logic_not                      1
     $lt                             2
     $mul                           54
     $mux                           69
     $shiftx                         1
     $sub                            2

8.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

8.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

8.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.36. Executing OPT_SHARE pass.

8.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=63, #solve=0, #remove=0, time=0.01 sec.]

8.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.40. Executing FSM pass (extract and optimize FSM).

8.40.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.

8.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536 ($mul).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$618 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$617 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$616 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$615 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$614 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$613 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$612 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$611 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$610 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$609 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$608 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$607 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$606 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$605 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$604 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$603 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$602 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$601 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$600 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$599 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$598 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$597 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$596 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$595 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$594 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$593 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$592 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$591 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$590 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$589 ($add).
Removed top 6 bits (of 32) from mux cell filt_ppi.$flatten\ppi_commutator.$ternary$../../../../.././rtl/commutator.v:133$474 ($mux).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469 ($sub).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:0$471 ($sub).
Removed top 27 bits (of 31) from port B of cell filt_ppi.$flatten\ppi_commutator.$mul$../../../../.././rtl/commutator.v:133$468 ($mul).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:133$466 ($lt).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:111$464 ($lt).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467 ($add).
Removed top 25 bits (of 32) from port Y of cell filt_ppi.$flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467 ($add).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:0$470 ($add).
Removed top 25 bits (of 32) from port A of cell filt_ppi.$flatten\ppi_commutator.$mul$../../../../.././rtl/commutator.v:133$468 ($mul).
Removed top 20 bits (of 31) from port Y of cell filt_ppi.$flatten\ppi_commutator.$mul$../../../../.././rtl/commutator.v:133$468 ($mul).
Removed top 20 bits (of 32) from port A of cell filt_ppi.$flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469 ($sub).
Removed top 19 bits (of 32) from port Y of cell filt_ppi.$flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469 ($sub).
Removed top 25 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467_Y.
Removed top 6 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$extend$../../../../.././rtl/commutator.v:133$473_Y.
Removed top 20 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$mul$../../../../.././rtl/commutator.v:133$468_Y.

8.42. Executing PEEPOPT pass (run peephole optimizers).

8.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

8.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

8.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.49. Executing OPT_SHARE pass.

8.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.$procdff$641 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.$procdff$641 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.$procdff$640 ($adff) from module filt_ppi (D = \ppi_commutator.w_done, Q = \o_sclk).
Adding EN signal on $flatten\ppi_commutator.$procdff$639 ($adff) from module filt_ppi (D = $flatten\ppi_commutator.$procmux$630_Y, Q = \ppi_commutator.r_idx).
Adding EN signal on $flatten\ppi_commutator.$procdff$638 ($adff) from module filt_ppi (D = $flatten\ppi_commutator.$procmux$625_Y, Q = \ppi_commutator.r_ring_cnt [0]).
Adding EN signal on $flatten\ppi_commutator.$procdff$638 ($adff) from module filt_ppi (D = \ppi_commutator.r_ring_cnt [28:0], Q = \ppi_commutator.r_ring_cnt [29:1]).
Setting constant 0-bit at position 0 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_651 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_650 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_649 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_648 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_647 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_646 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto_645 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto_645 ($adffe) from module filt_ppi.
[#visit=64, #solve=0, #remove=182, time=0.02 sec.]

8.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 65 unused cells and 64 unused wires.
<suppressed ~66 debug messages>

8.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~7 debug messages>

8.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

8.56. Executing OPT_SHARE pass.

8.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
<suppressed ~4 debug messages>

8.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.63. Executing OPT_SHARE pass.

8.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 3

8.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.72. Executing OPT_SHARE pass.

8.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.81. Executing OPT_SHARE pass.

8.82. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.83. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=1415, #remove=0, time=1.44 sec.]

8.84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.86. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 bits (of 32) from wire filt_ppi.$auto_642.
Removed top 6 bits (of 32) from wire filt_ppi.$auto_643.
Removed top 20 bits (of 32) from wire filt_ppi.$auto_644.

8.87. Executing PEEPOPT pass (run peephole optimizers).

8.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

8.89. Executing DEMUXMAP pass.

8.90. Executing SPLITNETS pass (splitting up multi-bit signals).

8.91. Printing statistics.

=== filt_ppi ===

   Number of wires:                429
   Number of wire bits:          12495
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $mul                           28
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

8.92. Executing RS_DSP_MULTADD pass.

8.93. Executing WREDUCE pass (reducing word size of cells).

8.94. Executing RS_DSP_MACC pass.

8.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.96. Executing TECHMAP pass (map to technology primitives).

8.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~173 debug messages>

8.97. Printing statistics.

=== filt_ppi ===

   Number of wires:                516
   Number of wire bits:          14856
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     $__RS_MUL10X9                   1
     $__soft_mul                    27
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

8.98. Executing TECHMAP pass (map to technology primitives).

8.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~84 debug messages>

8.99. Printing statistics.

=== filt_ppi ===

   Number of wires:                597
   Number of wire bits:          16152
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     $__RS_MUL10X9                   1
     $__soft_mul                    27
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

8.100. Executing TECHMAP pass (map to technology primitives).

8.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~84 debug messages>

8.101. Executing TECHMAP pass (map to technology primitives).

8.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~411 debug messages>

8.102. Executing TECHMAP pass (map to technology primitives).

8.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

8.103. Executing RS_DSP_SIMD pass.
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)

8.104. Executing TECHMAP pass (map to technology primitives).

8.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

8.105. Executing TECHMAP pass (map to technology primitives).

8.105.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.105.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~61 debug messages>

8.106. Executing rs_pack_dsp_regs pass.
<suppressed ~1626 debug messages>

8.107. Executing RS_DSP_IO_REGS pass.

8.108. Executing TECHMAP pass (map to technology primitives).

8.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

8.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

8.109. Executing TECHMAP pass (map to technology primitives).

8.109.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.109.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~55 debug messages>

8.110. Printing statistics.

=== filt_ppi ===

   Number of wires:               2367
   Number of wire bits:         118319
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                151
     $add                           53
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2
     DSP19X2                        29

8.111. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module filt_ppi:
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:0$470 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:112$465 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467 ($add).
  creating $macc model for $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:0$471 ($sub).
  creating $macc model for $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469 ($sub).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$589 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$590 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$591 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$592 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$593 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$594 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$595 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$596 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$597 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$598 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$599 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$600 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$601 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$602 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$603 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$604 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$605 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$606 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$607 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$608 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$609 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$610 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$611 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827 ($add).
  merging $macc model for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:0$470 into $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:0$471.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$611.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$610.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$609.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$608.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$607.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$606.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$605.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$604.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$603.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$602.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$601.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$600.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$599.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$598.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$597.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$596.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$595.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$594.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$593.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$592.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$591.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$590.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$589.
  creating $alu model for $macc $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469.
  creating $alu model for $macc $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467.
  creating $alu model for $macc $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:112$465.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827.
  creating $macc cell for $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:0$471: $auto_998
  creating $alu model for $flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:111$464 ($lt): new $alu
  creating $alu model for $flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:133$466 ($lt): new $alu
  creating $alu cell for $flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:133$466: $auto_1001
  creating $alu cell for $flatten\ppi_commutator.$lt$../../../../.././rtl/commutator.v:111$464: $auto_1012
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$551.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1023
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$541.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1026
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$552.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1029
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$545.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1032
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$553.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1035
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$536.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1038
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$554.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1041
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$546.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1044
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$555.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1047
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$542.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1050
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$556.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1053
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$547.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1056
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$557.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1059
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$540.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1062
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$558.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1065
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$548.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1068
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$559.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1071
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$543.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1074
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$560.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1077
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$549.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1080
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$561.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1083
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$539.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1086
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$562.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1089
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$537.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1092
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$538.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1095
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$544.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1098
  creating $alu cell for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:112$465: $auto_1101
  creating $alu cell for $flatten\ppi_commutator.$add$../../../../.././rtl/commutator.v:133$467: $auto_1104
  creating $alu cell for $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469: $auto_1107
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$589: $auto_1110
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$590: $auto_1113
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$591: $auto_1116
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$592: $auto_1119
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$593: $auto_1122
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$594: $auto_1125
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$595: $auto_1128
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$596: $auto_1131
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$597: $auto_1134
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$598: $auto_1137
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$599: $auto_1140
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$600: $auto_1143
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$601: $auto_1146
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$602: $auto_1149
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$603: $auto_1152
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$604: $auto_1155
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$605: $auto_1158
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$606: $auto_1161
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$607: $auto_1164
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$608: $auto_1167
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$609: $auto_1170
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$610: $auto_1173
  creating $alu cell for $flatten\ppi_mul_add.$add$../../../../.././rtl/mul_add.v:92$611: $auto_1176
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$../../../../.././rtl/mul_add.v:52$550.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$827: $auto_1179
  created 55 $alu and 1 $macc cells.

8.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~2 debug messages>

8.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.117. Executing OPT_SHARE pass.

8.118. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.02 sec.]

8.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 3 unused cells and 1831 unused wires.
<suppressed ~4 debug messages>

8.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.124. Executing OPT_SHARE pass.

8.125. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

8.128. Printing statistics.

=== filt_ppi ===

   Number of wires:                656
   Number of wire bits:          17069
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $adffe                         57
     $alu                           55
     $logic_not                      1
     $macc                           1
     $mux                            4
     $not                            3
     $or                             2
     $reduce_and                     3
     $shiftx                         1
     DSP19X2                        29

8.129. Executing MEMORY pass.

8.129.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.129.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.129.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.129.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.129.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.129.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.129.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.129.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.129.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.129.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.130. Printing statistics.

=== filt_ppi ===

   Number of wires:                656
   Number of wire bits:          17069
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $adffe                         57
     $alu                           55
     $logic_not                      1
     $macc                           1
     $mux                            4
     $not                            3
     $or                             2
     $reduce_and                     3
     $shiftx                         1
     DSP19X2                        29

8.131. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

8.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.133. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.134. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.135. Executing Rs_BRAM_Split pass.

8.136. Executing TECHMAP pass (map to technology primitives).

8.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

8.136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.137. Executing TECHMAP pass (map to technology primitives).

8.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

8.137.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.138. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

8.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.144. Executing OPT_SHARE pass.

8.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

8.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.148. Executing PMUXTREE pass.

8.149. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

8.150. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.151. Executing TECHMAP pass (map to technology primitives).

8.151.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.151.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.151.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper maccmap for cells of type $macc.
  add { $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [31] $flatten\ppi_commutator.$sub$../../../../.././rtl/commutator.v:133$469_Y [11:0] } (32 bits, unsigned)
  add 32'11111111111111111111111111100111 (32 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~4986 debug messages>

8.152. Printing statistics.

=== filt_ppi ===

   Number of wires:               4319
   Number of wire bits:         117338
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              44584
     $_AND_                       2501
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1378
     $_MUX_                      35332
     $_NOT_                       1320
     $_OR_                        1276
     $_XOR_                       2113
     CARRY                         598
     DSP19X2                        29

8.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~20164 debug messages>

8.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1356 debug messages>
Removed a total of 452 cells.

8.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.158. Executing OPT_SHARE pass.

8.159. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.42 sec.]

8.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 17409 unused cells and 2718 unused wires.
<suppressed ~17410 debug messages>

8.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~7 debug messages>

8.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.165. Executing OPT_SHARE pass.

8.166. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.15 sec.]

8.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

8.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~1108 debug messages>

8.170. Executing TECHMAP pass (map to technology primitives).

8.170.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.170.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

8.171. Printing statistics.

=== filt_ppi ===

   Number of wires:               1660
   Number of wire bits:          50280
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8740
     $_AND_                       1109
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1318
     $_MUX_                       3699
     $_NOT_                         26
     $_OR_                         574
     $_XOR_                       1350
     CARRY                         598
     DSP19X2                        29

8.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

8.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

8.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 8 unused cells and 4 unused wires.
<suppressed ~9 debug messages>

8.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.10 sec.]

8.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

8.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

8.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

8.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1355, #remove=0, time=0.22 sec.]

8.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.203. Printing statistics.

=== filt_ppi ===

   Number of wires:               1656
   Number of wire bits:          44622
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8682
     $_AND_                       1107
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1318
     $_MUX_                       3649
     $_NOT_                         24
     $_OR_                         572
     $_XOR_                       1348
     CARRY                         598
     DSP19X2                        29

   Number of Generic REGs:          1355

ABC-DFF iteration : 1

8.204. Executing ABC pass (technology mapping using ABC).

8.204.1. Summary of detected clock domains:
  3083 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$auto_711, arst=!\i_rst_an, srst={ }
  53 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  375 cells in clk=\ppi_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  2765 cells in clk=\ppi_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.204.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

8.204.2.1. Executing ABC.
[Time = 0.33 sec.]

8.204.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2738 gates and 3648 wires to a netlist network with 909 inputs and 60 outputs (dfl=1).

8.204.3.1. Executing ABC.
[Time = 0.43 sec.]

8.204.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [29], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 374 gates and 588 wires to a netlist network with 214 inputs and 181 outputs (dfl=1).

8.204.4.1. Executing ABC.
[Time = 0.18 sec.]

8.204.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [26], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=1).

8.204.5.1. Executing ABC.
[Time = 0.15 sec.]

8.204.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [27], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

8.204.6.1. Executing ABC.
[Time = 0.15 sec.]

8.204.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [28], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

8.204.7.1. Executing ABC.
[Time = 0.15 sec.]

8.204.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [9], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

8.204.8.1. Executing ABC.
[Time = 0.14 sec.]

8.204.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [12], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.9.1. Executing ABC.
[Time = 0.14 sec.]

8.204.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [13], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.10.1. Executing ABC.
[Time = 0.14 sec.]

8.204.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [14], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.11.1. Executing ABC.
[Time = 0.14 sec.]

8.204.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [15], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.12.1. Executing ABC.
[Time = 0.12 sec.]

8.204.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [16], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.13.1. Executing ABC.
[Time = 0.11 sec.]

8.204.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [17], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.14.1. Executing ABC.
[Time = 0.14 sec.]

8.204.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [18], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.15.1. Executing ABC.
[Time = 0.15 sec.]

8.204.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [19], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.16.1. Executing ABC.
[Time = 0.10 sec.]

8.204.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [1], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.17.1. Executing ABC.
[Time = 0.14 sec.]

8.204.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [20], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.18.1. Executing ABC.
[Time = 0.11 sec.]

8.204.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [21], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.19.1. Executing ABC.
[Time = 0.14 sec.]

8.204.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [22], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.20.1. Executing ABC.
[Time = 0.14 sec.]

8.204.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [6], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.21.1. Executing ABC.
[Time = 0.14 sec.]

8.204.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [11], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.22.1. Executing ABC.
[Time = 0.14 sec.]

8.204.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [8], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.23.1. Executing ABC.
[Time = 0.14 sec.]

8.204.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [7], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.24.1. Executing ABC.
[Time = 0.11 sec.]

8.204.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [2], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.25.1. Executing ABC.
[Time = 0.15 sec.]

8.204.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [3], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.26.1. Executing ABC.
[Time = 0.15 sec.]

8.204.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [4], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.27.1. Executing ABC.
[Time = 0.10 sec.]

8.204.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [5], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.204.28.1. Executing ABC.
[Time = 0.14 sec.]

8.204.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [10], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

8.204.29.1. Executing ABC.
[Time = 0.14 sec.]

8.204.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $auto_711, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 2 inputs and 31 outputs (dfl=1).

8.204.30.1. Executing ABC.
[Time = 0.11 sec.]

8.204.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 56 wires to a netlist network with 2 inputs and 18 outputs (dfl=1).

8.204.31.1. Executing ABC.
[Time = 0.12 sec.]

8.204.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$56319$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=1).

8.204.32.1. Executing ABC.
[Time = 0.15 sec.]

8.204.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$56319$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

8.204.33.1. Executing ABC.
[Time = 0.14 sec.]

8.204.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$56319$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

8.204.34.1. Executing ABC.
[Time = 0.13 sec.]

8.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~883 debug messages>

8.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1101 debug messages>
Removed a total of 367 cells.

8.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.210. Executing OPT_SHARE pass.

8.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1 unused cells and 8730 unused wires.
<suppressed ~2 debug messages>

8.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.217. Executing OPT_SHARE pass.

8.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.17 sec.]

8.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

8.221. Executing ABC pass (technology mapping using ABC).

8.221.1. Summary of detected clock domains:
  139 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  37 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  58 cells in clk=!\i_fclk, en=$abc$56319$auto_711, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  53 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  135 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  276 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  2738 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3083 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.221.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

8.221.2.1. Executing ABC.
[Time = 0.33 sec.]

8.221.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2712 gates and 3618 wires to a netlist network with 906 inputs and 57 outputs (dfl=1).

8.221.3.1. Executing ABC.
[Time = 0.56 sec.]

8.221.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 276 gates and 480 wires to a netlist network with 204 inputs and 165 outputs (dfl=1).

8.221.4.1. Executing ABC.
[Time = 0.12 sec.]

8.221.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 138 gates and 176 wires to a netlist network with 38 inputs and 67 outputs (dfl=1).

8.221.5.1. Executing ABC.
[Time = 0.15 sec.]

8.221.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

8.221.6.1. Executing ABC.
[Time = 0.15 sec.]

8.221.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 65 outputs (dfl=1).

8.221.7.1. Executing ABC.
[Time = 0.11 sec.]

8.221.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 134 gates and 169 wires to a netlist network with 35 inputs and 49 outputs (dfl=1).

8.221.8.1. Executing ABC.
[Time = 0.10 sec.]

8.221.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

8.221.9.1. Executing ABC.
[Time = 0.14 sec.]

8.221.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

8.221.10.1. Executing ABC.
[Time = 0.14 sec.]

8.221.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

8.221.11.1. Executing ABC.
[Time = 0.15 sec.]

8.221.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.12.1. Executing ABC.
[Time = 0.10 sec.]

8.221.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.13.1. Executing ABC.
[Time = 0.15 sec.]

8.221.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.14.1. Executing ABC.
[Time = 0.10 sec.]

8.221.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.15.1. Executing ABC.
[Time = 0.11 sec.]

8.221.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.16.1. Executing ABC.
[Time = 0.14 sec.]

8.221.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.17.1. Executing ABC.
[Time = 0.14 sec.]

8.221.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.18.1. Executing ABC.
[Time = 0.14 sec.]

8.221.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.19.1. Executing ABC.
[Time = 0.10 sec.]

8.221.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.20.1. Executing ABC.
[Time = 0.11 sec.]

8.221.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.21.1. Executing ABC.
[Time = 0.11 sec.]

8.221.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.22.1. Executing ABC.
[Time = 0.10 sec.]

8.221.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.23.1. Executing ABC.
[Time = 0.11 sec.]

8.221.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.24.1. Executing ABC.
[Time = 0.13 sec.]

8.221.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.25.1. Executing ABC.
[Time = 0.10 sec.]

8.221.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.26.1. Executing ABC.
[Time = 0.10 sec.]

8.221.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.221.27.1. Executing ABC.
[Time = 0.10 sec.]

8.221.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

8.221.28.1. Executing ABC.
[Time = 0.10 sec.]

8.221.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

8.221.29.1. Executing ABC.
[Time = 0.10 sec.]

8.221.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

8.221.30.1. Executing ABC.
[Time = 0.10 sec.]

8.221.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$56319$auto_711, asynchronously reset by !\i_rst_an
Extracted 58 gates and 61 wires to a netlist network with 3 inputs and 31 outputs (dfl=1).

8.221.31.1. Executing ABC.
[Time = 0.09 sec.]

8.221.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$67084$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 83 wires to a netlist network with 30 inputs and 53 outputs (dfl=1).

8.221.32.1. Executing ABC.
[Time = 0.13 sec.]

8.221.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$67084$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

8.221.33.1. Executing ABC.
[Time = 0.13 sec.]

8.221.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 36 gates and 41 wires to a netlist network with 3 inputs and 21 outputs (dfl=1).

8.221.34.1. Executing ABC.
[Time = 0.09 sec.]

8.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1098 debug messages>
Removed a total of 366 cells.

8.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.227. Executing OPT_SHARE pass.

8.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.14 sec.]

8.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13359 unused wires.
<suppressed ~1 debug messages>

8.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

8.231. Executing ABC pass (technology mapping using ABC).

8.231.1. Summary of detected clock domains:
  2348 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  139 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  58 cells in clk=!\i_fclk, en=$abc$56319$auto_711, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  49 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  269 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  424 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3083 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.231.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=2).

8.231.2.1. Executing ABC.
[Time = 0.69 sec.]

8.231.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2347 gates and 3413 wires to a netlist network with 1065 inputs and 46 outputs (dfl=2).

8.231.3.1. Executing ABC.
[Time = 1.53 sec.]

8.231.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$71201$lo7, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 398 gates and 754 wires to a netlist network with 356 inputs and 286 outputs (dfl=2).

8.231.4.1. Executing ABC.
[Time = 0.37 sec.]

8.231.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 269 gates and 473 wires to a netlist network with 204 inputs and 165 outputs (dfl=2).

8.231.5.1. Executing ABC.
[Time = 0.29 sec.]

8.231.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 138 gates and 176 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

8.231.6.1. Executing ABC.
[Time = 0.15 sec.]

8.231.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 65 outputs (dfl=2).

8.231.7.1. Executing ABC.
[Time = 0.16 sec.]

8.231.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 65 outputs (dfl=2).

8.231.8.1. Executing ABC.
[Time = 0.16 sec.]

8.231.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=2).

8.231.9.1. Executing ABC.
[Time = 0.17 sec.]

8.231.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.10.1. Executing ABC.
[Time = 0.15 sec.]

8.231.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.11.1. Executing ABC.
[Time = 0.13 sec.]

8.231.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.12.1. Executing ABC.
[Time = 0.13 sec.]

8.231.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.13.1. Executing ABC.
[Time = 0.15 sec.]

8.231.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.14.1. Executing ABC.
[Time = 0.13 sec.]

8.231.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.15.1. Executing ABC.
[Time = 0.11 sec.]

8.231.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.231.16.1. Executing ABC.
[Time = 0.15 sec.]

8.231.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.17.1. Executing ABC.
[Time = 0.15 sec.]

8.231.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.18.1. Executing ABC.
[Time = 0.15 sec.]

8.231.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.19.1. Executing ABC.
[Time = 0.12 sec.]

8.231.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.20.1. Executing ABC.
[Time = 0.11 sec.]

8.231.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.21.1. Executing ABC.
[Time = 0.12 sec.]

8.231.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.22.1. Executing ABC.
[Time = 0.12 sec.]

8.231.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.23.1. Executing ABC.
[Time = 0.13 sec.]

8.231.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.24.1. Executing ABC.
[Time = 0.15 sec.]

8.231.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.231.25.1. Executing ABC.
[Time = 0.13 sec.]

8.231.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.26.1. Executing ABC.
[Time = 0.13 sec.]

8.231.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.27.1. Executing ABC.
[Time = 0.13 sec.]

8.231.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.28.1. Executing ABC.
[Time = 0.13 sec.]

8.231.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.29.1. Executing ABC.
[Time = 0.15 sec.]

8.231.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.30.1. Executing ABC.
[Time = 0.12 sec.]

8.231.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.231.31.1. Executing ABC.
[Time = 0.13 sec.]

8.231.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$56319$auto_711, asynchronously reset by !\i_rst_an
Extracted 58 gates and 61 wires to a netlist network with 3 inputs and 31 outputs (dfl=2).

8.231.32.1. Executing ABC.
[Time = 0.08 sec.]

8.231.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78516$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=2).

8.231.33.1. Executing ABC.
[Time = 0.11 sec.]

8.231.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78516$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 49 gates and 76 wires to a netlist network with 27 inputs and 49 outputs (dfl=2).

8.231.34.1. Executing ABC.
[Time = 0.12 sec.]

8.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~643 debug messages>

8.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1131 debug messages>
Removed a total of 377 cells.

8.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.237. Executing OPT_SHARE pass.

8.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13879 unused wires.
<suppressed ~1 debug messages>

8.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

8.241. Executing ABC pass (technology mapping using ABC).

8.241.1. Summary of detected clock domains:
  122 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  120 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$abc$56319$auto_711, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  118 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  118 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  53 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  49 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  141 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3975 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  2670 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.241.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3974 gates and 4832 wires to a netlist network with 857 inputs and 49 outputs (dfl=2).

8.241.2.1. Executing ABC.
[Time = 1.85 sec.]

8.241.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2646 gates and 3382 wires to a netlist network with 736 inputs and 1426 outputs (dfl=2).

8.241.3.1. Executing ABC.
[Time = 0.91 sec.]

8.241.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 141 gates and 236 wires to a netlist network with 95 inputs and 108 outputs (dfl=2).

8.241.4.1. Executing ABC.
[Time = 0.21 sec.]

8.241.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 121 gates and 159 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

8.241.5.1. Executing ABC.
[Time = 0.17 sec.]

8.241.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 119 gates and 155 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

8.241.6.1. Executing ABC.
[Time = 0.17 sec.]

8.241.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 117 gates and 154 wires to a netlist network with 37 inputs and 51 outputs (dfl=2).

8.241.7.1. Executing ABC.
[Time = 0.18 sec.]

8.241.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 117 gates and 152 wires to a netlist network with 35 inputs and 63 outputs (dfl=2).

8.241.8.1. Executing ABC.
[Time = 0.16 sec.]

8.241.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78831$lo7, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 79 gates and 116 wires to a netlist network with 37 inputs and 67 outputs (dfl=2).

8.241.9.1. Executing ABC.
[Time = 0.16 sec.]

8.241.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.10.1. Executing ABC.
[Time = 0.16 sec.]

8.241.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.11.1. Executing ABC.
[Time = 0.16 sec.]

8.241.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.12.1. Executing ABC.
[Time = 0.14 sec.]

8.241.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.13.1. Executing ABC.
[Time = 0.15 sec.]

8.241.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.14.1. Executing ABC.
[Time = 0.13 sec.]

8.241.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.15.1. Executing ABC.
[Time = 0.13 sec.]

8.241.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

8.241.16.1. Executing ABC.
[Time = 0.14 sec.]

8.241.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.17.1. Executing ABC.
[Time = 0.14 sec.]

8.241.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.18.1. Executing ABC.
[Time = 0.15 sec.]

8.241.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.19.1. Executing ABC.
[Time = 0.13 sec.]

8.241.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.20.1. Executing ABC.
[Time = 0.16 sec.]

8.241.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.21.1. Executing ABC.
[Time = 0.15 sec.]

8.241.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.22.1. Executing ABC.
[Time = 0.15 sec.]

8.241.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.23.1. Executing ABC.
[Time = 0.16 sec.]

8.241.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.24.1. Executing ABC.
[Time = 0.15 sec.]

8.241.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

8.241.25.1. Executing ABC.
[Time = 0.13 sec.]

8.241.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.26.1. Executing ABC.
[Time = 0.16 sec.]

8.241.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.27.1. Executing ABC.
[Time = 0.15 sec.]

8.241.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.28.1. Executing ABC.
[Time = 0.12 sec.]

8.241.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.29.1. Executing ABC.
[Time = 0.15 sec.]

8.241.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.30.1. Executing ABC.
[Time = 0.12 sec.]

8.241.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

8.241.31.1. Executing ABC.
[Time = 0.13 sec.]

8.241.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$56319$auto_711, asynchronously reset by !\i_rst_an
Extracted 60 gates and 62 wires to a netlist network with 2 inputs and 31 outputs (dfl=2).

8.241.32.1. Executing ABC.
[Time = 0.11 sec.]

8.241.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89961$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 83 wires to a netlist network with 30 inputs and 53 outputs (dfl=2).

8.241.33.1. Executing ABC.
[Time = 0.14 sec.]

8.241.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$89961$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 49 gates and 76 wires to a netlist network with 27 inputs and 49 outputs (dfl=2).

8.241.34.1. Executing ABC.
[Time = 0.13 sec.]

8.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~135 debug messages>

8.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1104 debug messages>
Removed a total of 368 cells.

8.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.247. Executing OPT_SHARE pass.

8.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.13 sec.]

8.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13925 unused wires.
<suppressed ~1 debug messages>

8.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

8.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          1355

ABC-DFF iteration : 1

8.252. Executing ABC pass (technology mapping using ABC).

8.252.1. Summary of detected clock domains:
  3083 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$auto_711, arst=!\i_rst_an, srst={ }
  53 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  375 cells in clk=\ppi_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  2765 cells in clk=\ppi_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.252.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

8.252.2.1. Executing ABC.
[Time = 0.39 sec.]

8.252.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2738 gates and 3648 wires to a netlist network with 909 inputs and 60 outputs (dfl=1).

8.252.3.1. Executing ABC.
[Time = 0.59 sec.]

8.252.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [29], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 374 gates and 588 wires to a netlist network with 214 inputs and 181 outputs (dfl=1).

8.252.4.1. Executing ABC.
[Time = 0.19 sec.]

8.252.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [26], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=1).

8.252.5.1. Executing ABC.
[Time = 0.15 sec.]

8.252.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [27], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

8.252.6.1. Executing ABC.
[Time = 0.16 sec.]

8.252.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [28], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

8.252.7.1. Executing ABC.
[Time = 0.15 sec.]

8.252.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [9], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

8.252.8.1. Executing ABC.
[Time = 0.15 sec.]

8.252.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [12], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.9.1. Executing ABC.
[Time = 0.14 sec.]

8.252.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [13], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.10.1. Executing ABC.
[Time = 0.13 sec.]

8.252.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [14], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.11.1. Executing ABC.
[Time = 0.14 sec.]

8.252.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [15], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.12.1. Executing ABC.
[Time = 0.14 sec.]

8.252.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [16], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.13.1. Executing ABC.
[Time = 0.14 sec.]

8.252.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [17], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.14.1. Executing ABC.
[Time = 0.15 sec.]

8.252.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [18], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.15.1. Executing ABC.
[Time = 0.15 sec.]

8.252.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [19], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.16.1. Executing ABC.
[Time = 0.14 sec.]

8.252.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [1], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.17.1. Executing ABC.
[Time = 0.14 sec.]

8.252.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [20], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.18.1. Executing ABC.
[Time = 0.14 sec.]

8.252.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [21], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.19.1. Executing ABC.
[Time = 0.15 sec.]

8.252.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [22], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.20.1. Executing ABC.
[Time = 0.14 sec.]

8.252.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [6], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.21.1. Executing ABC.
[Time = 0.13 sec.]

8.252.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [11], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.22.1. Executing ABC.
[Time = 0.12 sec.]

8.252.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [8], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.23.1. Executing ABC.
[Time = 0.14 sec.]

8.252.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [7], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.24.1. Executing ABC.
[Time = 0.14 sec.]

8.252.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [2], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.25.1. Executing ABC.
[Time = 0.13 sec.]

8.252.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [3], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.26.1. Executing ABC.
[Time = 0.14 sec.]

8.252.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [4], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.27.1. Executing ABC.
[Time = 0.12 sec.]

8.252.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [5], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

8.252.28.1. Executing ABC.
[Time = 0.13 sec.]

8.252.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [10], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

8.252.29.1. Executing ABC.
[Time = 0.15 sec.]

8.252.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $auto_711, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 2 inputs and 31 outputs (dfl=1).

8.252.30.1. Executing ABC.
[Time = 0.14 sec.]

8.252.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 56 wires to a netlist network with 2 inputs and 18 outputs (dfl=1).

8.252.31.1. Executing ABC.
[Time = 0.14 sec.]

8.252.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100496$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=1).

8.252.32.1. Executing ABC.
[Time = 0.14 sec.]

8.252.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100496$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

8.252.33.1. Executing ABC.
[Time = 0.14 sec.]

8.252.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100496$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

8.252.34.1. Executing ABC.
[Time = 0.12 sec.]

8.253. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.17 sec.]

8.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~883 debug messages>

8.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 2 unused cells and 8364 unused wires.
<suppressed ~3 debug messages>

8.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.14 sec.]

8.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.15 sec.]

8.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.262. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

8.263. Executing ABC pass (technology mapping using ABC).

8.263.1. Summary of detected clock domains:
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  158 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  163 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  160 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3956 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }
  2736 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  322 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

8.263.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3933 gates and 4670 wires to a netlist network with 737 inputs and 1426 outputs (dfl=1).

8.263.2.1. Executing ABC.
[Time = 0.36 sec.]

8.263.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 2710 gates and 3617 wires to a netlist network with 907 inputs and 52 outputs (dfl=1).

8.263.3.1. Executing ABC.
[Time = 0.37 sec.]

8.263.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 321 gates and 538 wires to a netlist network with 217 inputs and 169 outputs (dfl=1).

8.263.4.1. Executing ABC.
[Time = 0.18 sec.]

8.263.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 162 gates and 202 wires to a netlist network with 40 inputs and 79 outputs (dfl=1).

8.263.5.1. Executing ABC.
[Time = 0.15 sec.]

8.263.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 51 outputs (dfl=1).

8.263.6.1. Executing ABC.
[Time = 0.13 sec.]

8.263.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=1).

8.263.7.1. Executing ABC.
[Time = 0.13 sec.]

8.263.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=1).

8.263.8.1. Executing ABC.
[Time = 0.12 sec.]

8.263.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 157 gates and 184 wires to a netlist network with 25 inputs and 73 outputs (dfl=1).

8.263.9.1. Executing ABC.
[Time = 0.15 sec.]

8.263.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo34, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

8.263.10.1. Executing ABC.
[Time = 0.13 sec.]

8.263.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo25, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

8.263.11.1. Executing ABC.
[Time = 0.12 sec.]

8.263.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo27, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

8.263.12.1. Executing ABC.
[Time = 0.15 sec.]

8.263.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo29, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.13.1. Executing ABC.
[Time = 0.14 sec.]

8.263.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo31, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.14.1. Executing ABC.
[Time = 0.13 sec.]

8.263.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.15.1. Executing ABC.
[Time = 0.15 sec.]

8.263.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.16.1. Executing ABC.
[Time = 0.14 sec.]

8.263.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo33, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.17.1. Executing ABC.
[Time = 0.14 sec.]

8.263.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo36, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.18.1. Executing ABC.
[Time = 0.12 sec.]

8.263.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.19.1. Executing ABC.
[Time = 0.14 sec.]

8.263.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.20.1. Executing ABC.
[Time = 0.12 sec.]

8.263.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.21.1. Executing ABC.
[Time = 0.11 sec.]

8.263.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.22.1. Executing ABC.
[Time = 0.14 sec.]

8.263.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.23.1. Executing ABC.
[Time = 0.14 sec.]

8.263.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.24.1. Executing ABC.
[Time = 0.12 sec.]

8.263.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo24, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.25.1. Executing ABC.
[Time = 0.10 sec.]

8.263.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo28, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.26.1. Executing ABC.
[Time = 0.13 sec.]

8.263.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo32, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

8.263.27.1. Executing ABC.
[Time = 0.10 sec.]

8.263.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo15, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

8.263.28.1. Executing ABC.
[Time = 0.10 sec.]

8.263.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo26, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

8.263.29.1. Executing ABC.
[Time = 0.12 sec.]

8.263.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo30, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

8.263.30.1. Executing ABC.
[Time = 0.14 sec.]

8.263.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo35, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

8.263.31.1. Executing ABC.
[Time = 0.12 sec.]

8.263.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo09, asynchronously reset by !\i_rst_an
Extracted 88 gates and 130 wires to a netlist network with 42 inputs and 50 outputs (dfl=1).

8.263.32.1. Executing ABC.
[Time = 0.11 sec.]

8.263.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111651$lo10, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=1).

8.263.33.1. Executing ABC.
[Time = 0.11 sec.]

8.264. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~607 debug messages>

8.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1 unused cells and 13835 unused wires.
<suppressed ~2 debug messages>

8.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.270. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$114301$auto_114325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114301$auto_114324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114301$auto_114323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114301$auto_114322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114301$auto_114321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114301$auto_114320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114301$auto_114319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$114301$auto_114318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$114301$auto_114317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$114301$auto_114316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$114301$auto_114315 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n221_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$114301$auto_114314 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n219_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$114301$auto_114313 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n217_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$114301$auto_114312 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n215_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$114301$auto_114311 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n213_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$114301$auto_114310 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n211_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$114301$auto_114309 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$114301$auto_114308 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$114301$auto_114307 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$114301$auto_114306 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$114301$auto_114305 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n201_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$114301$auto_114304 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$114301$auto_114303 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$114301$auto_114302 ($_DFF_PN0_) from module filt_ppi (D = $abc$114301$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$114188$auto_114212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114188$auto_114211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114188$auto_114210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114188$auto_114209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114188$auto_114208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114188$auto_114207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114188$auto_114206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$114188$auto_114205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$114188$auto_114204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$114188$auto_114203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$114188$auto_114202 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n217_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$114188$auto_114201 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n215_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$114188$auto_114200 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n213_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$114188$auto_114199 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n211_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$114188$auto_114198 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$114188$auto_114197 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$114188$auto_114196 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$114188$auto_114195 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$114188$auto_114194 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n201_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$114188$auto_114193 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$114188$auto_114192 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$114188$auto_114191 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$114188$auto_114190 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$114188$auto_114189 ($_DFF_PN0_) from module filt_ppi (D = $abc$114188$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$114082$auto_114108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114082$auto_114107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114082$auto_114106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114082$auto_114105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114082$auto_114104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114082$auto_114103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114082$auto_114102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$114082$auto_114101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$114082$auto_114100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$114082$auto_114099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$114082$auto_114098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$114082$auto_114097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$114082$auto_114096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$114082$auto_114095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$114082$auto_114094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$114082$auto_114093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$114082$auto_114092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$114082$auto_114091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$114082$auto_114090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$114082$auto_114089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$114082$auto_114088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$114082$auto_114087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$114082$auto_114086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$114082$auto_114085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$114082$auto_114084 ($_DFF_PN0_) from module filt_ppi (D = $abc$114082$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$114082$auto_114083 ($_DFF_PN0_) from module filt_ppi (D = $abc$114082$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113976$auto_114002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113976$auto_114001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113976$auto_114000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113976$auto_113999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113976$auto_113998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113976$auto_113997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113976$auto_113996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113976$auto_113995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113976$auto_113994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113976$auto_113993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113976$auto_113992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113976$auto_113991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113976$auto_113990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113976$auto_113989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113976$auto_113988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113976$auto_113987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113976$auto_113986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113976$auto_113985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113976$auto_113984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113976$auto_113983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113976$auto_113982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113976$auto_113981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113976$auto_113980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113976$auto_113979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113976$auto_113978 ($_DFF_PN0_) from module filt_ppi (D = $abc$113976$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113976$auto_113977 ($_DFF_PN0_) from module filt_ppi (D = $abc$113976$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113870$auto_113896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113870$auto_113895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113870$auto_113894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113870$auto_113893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113870$auto_113892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113870$auto_113891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113870$auto_113890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113870$auto_113889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113870$auto_113888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113870$auto_113887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113870$auto_113886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113870$auto_113885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113870$auto_113884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113870$auto_113883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113870$auto_113882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113870$auto_113881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113870$auto_113880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113870$auto_113879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113870$auto_113878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113870$auto_113877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113870$auto_113876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113870$auto_113875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113870$auto_113874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113870$auto_113873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113870$auto_113872 ($_DFF_PN0_) from module filt_ppi (D = $abc$113870$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113870$auto_113871 ($_DFF_PN0_) from module filt_ppi (D = $abc$113870$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113764$auto_113790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113764$auto_113789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113764$auto_113788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113764$auto_113787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113764$auto_113786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113764$auto_113785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113764$auto_113784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113764$auto_113783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113764$auto_113782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113764$auto_113781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113764$auto_113780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113764$auto_113779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113764$auto_113778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113764$auto_113777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113764$auto_113776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113764$auto_113775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113764$auto_113774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113764$auto_113773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113764$auto_113772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113764$auto_113771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113764$auto_113770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113764$auto_113769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113764$auto_113768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113764$auto_113767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113764$auto_113766 ($_DFF_PN0_) from module filt_ppi (D = $abc$113764$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113764$auto_113765 ($_DFF_PN0_) from module filt_ppi (D = $abc$113764$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113656$auto_113682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113656$auto_113681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113656$auto_113680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113656$auto_113679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113656$auto_113678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113656$auto_113677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113656$auto_113676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113656$auto_113675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113656$auto_113674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113656$auto_113673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113656$auto_113672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113656$auto_113671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113656$auto_113670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113656$auto_113669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113656$auto_113668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113656$auto_113667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113656$auto_113666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113656$auto_113665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113656$auto_113664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113656$auto_113663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113656$auto_113662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113656$auto_113661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113656$auto_113660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113656$auto_113659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113656$auto_113658 ($_DFF_PN0_) from module filt_ppi (D = $abc$113656$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113656$auto_113657 ($_DFF_PN0_) from module filt_ppi (D = $abc$113656$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113548$auto_113574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113548$auto_113573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113548$auto_113572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113548$auto_113571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113548$auto_113570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113548$auto_113569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113548$auto_113568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113548$auto_113567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113548$auto_113566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113548$auto_113565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113548$auto_113564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113548$auto_113563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113548$auto_113562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113548$auto_113561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113548$auto_113560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113548$auto_113559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113548$auto_113558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113548$auto_113557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113548$auto_113556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113548$auto_113555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113548$auto_113554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113548$auto_113553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113548$auto_113552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113548$auto_113551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113548$auto_113550 ($_DFF_PN0_) from module filt_ppi (D = $abc$113548$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113548$auto_113549 ($_DFF_PN0_) from module filt_ppi (D = $abc$113548$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113440$auto_113466 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113440$auto_113465 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113440$auto_113464 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113440$auto_113463 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113440$auto_113462 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113440$auto_113461 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113440$auto_113460 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113440$auto_113459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113440$auto_113458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113440$auto_113457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113440$auto_113456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113440$auto_113455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113440$auto_113454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113440$auto_113453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113440$auto_113452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113440$auto_113451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113440$auto_113450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113440$auto_113449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113440$auto_113448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113440$auto_113447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113440$auto_113446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113440$auto_113445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113440$auto_113444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113440$auto_113443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113440$auto_113442 ($_DFF_PN0_) from module filt_ppi (D = $abc$113440$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113440$auto_113441 ($_DFF_PN0_) from module filt_ppi (D = $abc$113440$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113332$auto_113358 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113332$auto_113357 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113332$auto_113356 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113332$auto_113355 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113332$auto_113354 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113332$auto_113353 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113332$auto_113352 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113332$auto_113351 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113332$auto_113350 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113332$auto_113349 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113332$auto_113348 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113332$auto_113347 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113332$auto_113346 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113332$auto_113345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113332$auto_113344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113332$auto_113343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113332$auto_113342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113332$auto_113341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113332$auto_113340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113332$auto_113339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113332$auto_113338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113332$auto_113337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113332$auto_113336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113332$auto_113335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113332$auto_113334 ($_DFF_PN0_) from module filt_ppi (D = $abc$113332$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113332$auto_113333 ($_DFF_PN0_) from module filt_ppi (D = $abc$113332$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113224$auto_113250 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113224$auto_113249 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113224$auto_113248 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113224$auto_113247 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113224$auto_113246 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113224$auto_113245 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113224$auto_113244 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113224$auto_113243 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113224$auto_113242 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113224$auto_113241 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113224$auto_113240 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113224$auto_113239 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113224$auto_113238 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113224$auto_113237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113224$auto_113236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113224$auto_113235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113224$auto_113234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113224$auto_113233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113224$auto_113232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113224$auto_113231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113224$auto_113230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113224$auto_113229 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113224$auto_113228 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113224$auto_113227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113224$auto_113226 ($_DFF_PN0_) from module filt_ppi (D = $abc$113224$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113224$auto_113225 ($_DFF_PN0_) from module filt_ppi (D = $abc$113224$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113116$auto_113142 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113116$auto_113141 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113116$auto_113140 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113116$auto_113139 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113116$auto_113138 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113116$auto_113137 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113116$auto_113136 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113116$auto_113135 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113116$auto_113134 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113116$auto_113133 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113116$auto_113132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113116$auto_113131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113116$auto_113130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113116$auto_113129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113116$auto_113128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113116$auto_113127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113116$auto_113126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113116$auto_113125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113116$auto_113124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113116$auto_113123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113116$auto_113122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113116$auto_113121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113116$auto_113120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113116$auto_113119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113116$auto_113118 ($_DFF_PN0_) from module filt_ppi (D = $abc$113116$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113116$auto_113117 ($_DFF_PN0_) from module filt_ppi (D = $abc$113116$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$113008$auto_113034 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113008$auto_113033 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113008$auto_113032 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113008$auto_113031 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113008$auto_113030 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113008$auto_113029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113008$auto_113028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113008$auto_113027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113008$auto_113026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113008$auto_113025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113008$auto_113024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113008$auto_113023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113008$auto_113022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113008$auto_113021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113008$auto_113020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113008$auto_113019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113008$auto_113018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113008$auto_113017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113008$auto_113016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113008$auto_113015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113008$auto_113014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113008$auto_113013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113008$auto_113012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113008$auto_113011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$113008$auto_113010 ($_DFF_PN0_) from module filt_ppi (D = $abc$113008$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$113008$auto_113009 ($_DFF_PN0_) from module filt_ppi (D = $abc$113008$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112900$auto_112926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112900$auto_112925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112900$auto_112924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112900$auto_112923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112900$auto_112922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112900$auto_112921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112900$auto_112920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112900$auto_112919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112900$auto_112918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112900$auto_112917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112900$auto_112916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112900$auto_112915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112900$auto_112914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112900$auto_112913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112900$auto_112912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112900$auto_112911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112900$auto_112910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112900$auto_112909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112900$auto_112908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112900$auto_112907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112900$auto_112906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112900$auto_112905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112900$auto_112904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112900$auto_112903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112900$auto_112902 ($_DFF_PN0_) from module filt_ppi (D = $abc$112900$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112900$auto_112901 ($_DFF_PN0_) from module filt_ppi (D = $abc$112900$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112792$auto_112818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112792$auto_112817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112792$auto_112816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112792$auto_112815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112792$auto_112814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112792$auto_112813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112792$auto_112812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112792$auto_112811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112792$auto_112810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112792$auto_112809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112792$auto_112808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112792$auto_112807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112792$auto_112806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112792$auto_112805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112792$auto_112804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112792$auto_112803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112792$auto_112802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112792$auto_112801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112792$auto_112800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112792$auto_112799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112792$auto_112798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112792$auto_112797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112792$auto_112796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112792$auto_112795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112792$auto_112794 ($_DFF_PN0_) from module filt_ppi (D = $abc$112792$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112792$auto_112793 ($_DFF_PN0_) from module filt_ppi (D = $abc$112792$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112684$auto_112710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112684$auto_112709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112684$auto_112708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112684$auto_112707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112684$auto_112706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112684$auto_112705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112684$auto_112704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112684$auto_112703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112684$auto_112702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112684$auto_112701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112684$auto_112700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112684$auto_112699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112684$auto_112698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112684$auto_112697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112684$auto_112696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112684$auto_112695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112684$auto_112694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112684$auto_112693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112684$auto_112692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112684$auto_112691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112684$auto_112690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112684$auto_112689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112684$auto_112688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112684$auto_112687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112684$auto_112686 ($_DFF_PN0_) from module filt_ppi (D = $abc$112684$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112684$auto_112685 ($_DFF_PN0_) from module filt_ppi (D = $abc$112684$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112576$auto_112602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112576$auto_112601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112576$auto_112600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112576$auto_112599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112576$auto_112598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112576$auto_112597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112576$auto_112596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112576$auto_112595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112576$auto_112594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112576$auto_112593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112576$auto_112592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112576$auto_112591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112576$auto_112590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112576$auto_112589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112576$auto_112588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112576$auto_112587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112576$auto_112586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112576$auto_112585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112576$auto_112584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112576$auto_112583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112576$auto_112582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112576$auto_112581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112576$auto_112580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112576$auto_112579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112576$auto_112578 ($_DFF_PN0_) from module filt_ppi (D = $abc$112576$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112576$auto_112577 ($_DFF_PN0_) from module filt_ppi (D = $abc$112576$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112468$auto_112494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112468$auto_112493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112468$auto_112492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112468$auto_112491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112468$auto_112490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112468$auto_112489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112468$auto_112488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112468$auto_112487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112468$auto_112486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112468$auto_112485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112468$auto_112484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112468$auto_112483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112468$auto_112482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112468$auto_112481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112468$auto_112480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112468$auto_112479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112468$auto_112478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112468$auto_112477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112468$auto_112476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112468$auto_112475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112468$auto_112474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112468$auto_112473 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112468$auto_112472 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112468$auto_112471 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112468$auto_112470 ($_DFF_PN0_) from module filt_ppi (D = $abc$112468$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112468$auto_112469 ($_DFF_PN0_) from module filt_ppi (D = $abc$112468$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112360$auto_112386 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112360$auto_112385 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112360$auto_112384 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112360$auto_112383 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112360$auto_112382 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112360$auto_112381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112360$auto_112380 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112360$auto_112379 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112360$auto_112378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112360$auto_112377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112360$auto_112376 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112360$auto_112375 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112360$auto_112374 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112360$auto_112373 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112360$auto_112372 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112360$auto_112371 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112360$auto_112370 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112360$auto_112369 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112360$auto_112368 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112360$auto_112367 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112360$auto_112366 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112360$auto_112365 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112360$auto_112364 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112360$auto_112363 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112360$auto_112362 ($_DFF_PN0_) from module filt_ppi (D = $abc$112360$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112360$auto_112361 ($_DFF_PN0_) from module filt_ppi (D = $abc$112360$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112252$auto_112278 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112252$auto_112277 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112252$auto_112276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112252$auto_112275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112252$auto_112274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112252$auto_112273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112252$auto_112272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112252$auto_112271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112252$auto_112270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112252$auto_112269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112252$auto_112268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112252$auto_112267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112252$auto_112266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112252$auto_112265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112252$auto_112264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112252$auto_112263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112252$auto_112262 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112252$auto_112261 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112252$auto_112260 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112252$auto_112259 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112252$auto_112258 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112252$auto_112257 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112252$auto_112256 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112252$auto_112255 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112252$auto_112254 ($_DFF_PN0_) from module filt_ppi (D = $abc$112252$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112252$auto_112253 ($_DFF_PN0_) from module filt_ppi (D = $abc$112252$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112144$auto_112170 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112144$auto_112169 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112144$auto_112168 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112144$auto_112167 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112144$auto_112166 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112144$auto_112165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112144$auto_112164 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112144$auto_112163 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112144$auto_112162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112144$auto_112161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112144$auto_112160 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112144$auto_112159 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112144$auto_112158 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112144$auto_112157 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112144$auto_112156 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112144$auto_112155 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112144$auto_112154 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112144$auto_112153 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112144$auto_112152 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112144$auto_112151 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112144$auto_112150 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112144$auto_112149 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112144$auto_112148 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112144$auto_112147 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112144$auto_112146 ($_DFF_PN0_) from module filt_ppi (D = $abc$112144$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112144$auto_112145 ($_DFF_PN0_) from module filt_ppi (D = $abc$112144$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112034$auto_112060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112034$auto_112059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112034$auto_112058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112034$auto_112057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112034$auto_112056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112034$auto_112055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112034$auto_112054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112034$auto_112053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112034$auto_112052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112034$auto_112051 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112034$auto_112050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112034$auto_112049 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112034$auto_112048 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112034$auto_112047 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112034$auto_112046 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112034$auto_112045 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112034$auto_112044 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112034$auto_112043 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112034$auto_112042 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112034$auto_112041 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112034$auto_112040 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112034$auto_112039 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112034$auto_112038 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112034$auto_112037 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112034$auto_112036 ($_DFF_PN0_) from module filt_ppi (D = $abc$112034$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112034$auto_112035 ($_DFF_PN0_) from module filt_ppi (D = $abc$112034$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111924$auto_111950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111924$auto_111949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111924$auto_111948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111924$auto_111947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111924$auto_111946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111924$auto_111945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111924$auto_111944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111924$auto_111943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111924$auto_111942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111924$auto_111941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111924$auto_111940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111924$auto_111939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111924$auto_111938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111924$auto_111937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111924$auto_111936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111924$auto_111935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111924$auto_111934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111924$auto_111933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111924$auto_111932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111924$auto_111931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111924$auto_111930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111924$auto_111929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111924$auto_111928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111924$auto_111927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111924$auto_111926 ($_DFF_PN0_) from module filt_ppi (D = $abc$111924$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111924$auto_111925 ($_DFF_PN0_) from module filt_ppi (D = $abc$111924$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111814$auto_111840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111814$auto_111839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111814$auto_111838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111814$auto_111837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111814$auto_111836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111814$auto_111835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111814$auto_111834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111814$auto_111833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111814$auto_111832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111814$auto_111831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111814$auto_111830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111814$auto_111829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111814$auto_111828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111814$auto_111827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111814$auto_111826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111814$auto_111825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111814$auto_111824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111814$auto_111823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111814$auto_111822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111814$auto_111821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111814$auto_111820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111814$auto_111819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111814$auto_111818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111814$auto_111817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111814$auto_111816 ($_DFF_PN0_) from module filt_ppi (D = $abc$111814$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111814$auto_111815 ($_DFF_PN0_) from module filt_ppi (D = $abc$111814$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111651$auto_111688 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111687 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111686 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111685 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111684 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111683 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111682 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111681 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111680 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111679 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111678 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111677 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111676 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111675 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111674 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111673 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111672 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111671 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111670 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111669 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111668 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111667 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111666 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111665 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111664 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111663 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111662 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111661 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111660 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111651$auto_111659 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$111651$auto_111657 ($_DFF_NN0_) from module filt_ppi (D = $abc$111651$new_n262_, Q = $abc$100615$lo2).
Adding EN signal on $abc$111651$auto_111656 ($_DFF_NN0_) from module filt_ppi (D = $abc$111651$new_n260_, Q = $abc$100615$lo3).
Adding EN signal on $abc$111651$auto_111655 ($_DFF_NN0_) from module filt_ppi (D = $abc$111651$new_n258_, Q = $abc$100615$lo4).
Adding EN signal on $abc$111651$auto_111654 ($_DFF_NN0_) from module filt_ppi (D = $abc$111651$new_n256_, Q = $abc$100615$lo5).
Adding EN signal on $abc$111651$auto_111652 ($_DFF_NN0_) from module filt_ppi (D = $abc$111651$new_n250_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$111466$auto_111490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111466$auto_111489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111466$auto_111488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111466$auto_111487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111466$auto_111486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111466$auto_111485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111466$auto_111484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111466$auto_111483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111466$auto_111482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111466$auto_111481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111466$auto_111480 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n312_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111466$auto_111479 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n310_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111466$auto_111478 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n308_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111466$auto_111477 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n306_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111466$auto_111476 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n304_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111466$auto_111475 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n302_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111466$auto_111474 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n300_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111466$auto_111473 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n298_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111466$auto_111472 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n296_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111466$auto_111471 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n294_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111466$auto_111470 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n292_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111466$auto_111469 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n290_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111466$auto_111468 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n288_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111466$auto_111467 ($_DFF_PN0_) from module filt_ppi (D = $abc$111466$new_n286_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111281$auto_111305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111281$auto_111304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111281$auto_111303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111281$auto_111302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111281$auto_111301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111281$auto_111300 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111281$auto_111299 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111281$auto_111298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111281$auto_111297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111281$auto_111296 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111281$auto_111295 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n312_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111281$auto_111294 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n310_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111281$auto_111293 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n308_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111281$auto_111292 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n306_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111281$auto_111291 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n304_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111281$auto_111290 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n302_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111281$auto_111289 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n300_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111281$auto_111288 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n298_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111281$auto_111287 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n296_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111281$auto_111286 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n294_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111281$auto_111285 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n292_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111281$auto_111284 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n290_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111281$auto_111283 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n288_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111281$auto_111282 ($_DFF_PN0_) from module filt_ppi (D = $abc$111281$new_n286_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111096$auto_111120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111096$auto_111119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111096$auto_111118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111096$auto_111117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111096$auto_111116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111096$auto_111115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111096$auto_111114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111096$auto_111113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111096$auto_111112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111096$auto_111111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111096$auto_111110 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n286_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111096$auto_111109 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n284_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111096$auto_111108 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111096$auto_111107 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111096$auto_111106 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111096$auto_111105 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n274_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111096$auto_111104 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n268_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111096$auto_111103 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n266_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111096$auto_111102 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n262_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111096$auto_111101 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n260_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111096$auto_111100 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n254_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111096$auto_111099 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n252_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111096$auto_111098 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n248_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111096$auto_111097 ($_DFF_PN0_) from module filt_ppi (D = $abc$111096$new_n246_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110909$auto_110933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110909$auto_110932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110909$auto_110931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110909$auto_110930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110909$auto_110929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110909$auto_110928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110909$auto_110927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110909$auto_110926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110909$auto_110925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110909$auto_110924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110909$auto_110923 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n318_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110909$auto_110922 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n316_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110909$auto_110921 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n314_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110909$auto_110920 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n312_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110909$auto_110919 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n310_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110909$auto_110918 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n308_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110909$auto_110917 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n306_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110909$auto_110916 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n304_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110909$auto_110915 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n302_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110909$auto_110914 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n300_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110909$auto_110913 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n298_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110909$auto_110912 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n296_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110909$auto_110911 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n294_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110909$auto_110910 ($_DFF_PN0_) from module filt_ppi (D = $abc$110909$new_n292_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110569$auto_110593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110569$auto_110592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110569$auto_110591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110569$auto_110590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110569$auto_110589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110569$auto_110588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110569$auto_110587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110569$auto_110586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110569$auto_110585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110569$auto_110584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110569$auto_110583 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n738_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110569$auto_110582 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n736_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110569$auto_110581 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n734_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110569$auto_110580 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n732_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110569$auto_110579 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n730_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110569$auto_110578 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n728_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110569$auto_110577 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n726_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110569$auto_110576 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n724_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110569$auto_110575 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n722_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110569$auto_110574 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n720_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110569$auto_110573 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n718_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110569$auto_110572 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n716_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110569$auto_110571 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n714_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110569$auto_110570 ($_DFF_PN0_) from module filt_ppi (D = $abc$110569$new_n712_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$107832$auto_107858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$107832$auto_107857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$107832$auto_107856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$107832$auto_107855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$107832$auto_107854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$107832$auto_107853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$107832$auto_107852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$107832$auto_107851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$107832$auto_107850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$107832$auto_107849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$107832$auto_107848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$107832$auto_107847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$107832$auto_107846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$107832$auto_107845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$107832$auto_107844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$107832$auto_107843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$107832$auto_107842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$107832$auto_107841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$107832$auto_107840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$107832$auto_107839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$107832$auto_107838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$107832$auto_107837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$107832$auto_107836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$107832$auto_107835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$107832$auto_107834 ($_DFF_PN0_) from module filt_ppi (D = $abc$107832$new_n3696_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$107832$auto_107833 ($_DFF_PN0_) from module filt_ppi (D = $abc$107832$new_n3694_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$103668$auto_104220 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104219 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104218 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104217 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104216 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104215 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104200 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104192 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104191 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104190 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104189 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104188 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104187 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104182 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104181 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104180 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104171 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104170 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104169 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104168 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104167 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104166 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104164 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104163 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104160 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104159 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104158 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104157 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104156 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104155 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104154 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104153 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104152 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104151 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104150 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104149 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104148 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104147 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104146 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104145 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104144 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104143 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104142 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104141 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104140 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104139 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104138 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104137 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104136 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104135 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104134 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104133 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104084 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104083 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104080 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104078 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104077 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104076 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104075 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104074 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104073 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104072 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104071 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104070 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104069 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104068 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104067 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104066 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104065 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104064 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104063 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104062 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104061 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104051 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104049 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104048 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104047 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104046 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104045 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104044 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104043 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104042 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104041 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104040 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104039 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104038 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104037 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104036 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104035 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104034 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104033 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104032 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104031 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104030 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_104023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_104022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_104021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_104020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_104019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_104018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_104017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_104016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_104015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_104014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_104013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_104012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_104011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_104010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_104009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_104008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_104007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_104006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_104005 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_104004 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_104003 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_104002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_104001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_104000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103966 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103965 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$103668$auto_103692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$103668$auto_103691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$103668$auto_103690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$103668$auto_103689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$103668$auto_103688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$103668$auto_103687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$103668$auto_103686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$103668$auto_103685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$103668$auto_103684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$103668$auto_103683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$103668$auto_103682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$103668$auto_103681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$103668$auto_103680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$103668$auto_103679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$103668$auto_103678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$103668$auto_103677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$103668$auto_103676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$103668$auto_103675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$103668$auto_103674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$103668$auto_103673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$103668$auto_103672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$103668$auto_103671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$103668$auto_103670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$103668$auto_103669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1353 unused cells and 1353 unused wires.
<suppressed ~1354 debug messages>

8.273. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

8.274. Executing ABC pass (technology mapping using ABC).

8.274.1. Summary of detected clock domains:
  446 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  160 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  90 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  313 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  2415 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3635 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

8.274.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3611 gates and 4348 wires to a netlist network with 737 inputs and 1426 outputs (dfl=2).

8.274.2.1. Executing ABC.
[Time = 0.79 sec.]

8.274.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 2414 gates and 3477 wires to a netlist network with 1063 inputs and 75 outputs (dfl=2).

8.274.3.1. Executing ABC.
[Time = 1.73 sec.]

8.274.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo29, asynchronously reset by !\i_rst_an
Extracted 420 gates and 779 wires to a netlist network with 359 inputs and 283 outputs (dfl=2).

8.274.4.1. Executing ABC.
[Time = 0.36 sec.]

8.274.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo08, asynchronously reset by !\i_rst_an
Extracted 313 gates and 529 wires to a netlist network with 216 inputs and 168 outputs (dfl=2).

8.274.5.1. Executing ABC.
[Time = 0.23 sec.]

8.274.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo13, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.274.6.1. Executing ABC.
[Time = 0.13 sec.]

8.274.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo11, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 51 outputs (dfl=2).

8.274.7.1. Executing ABC.
[Time = 0.17 sec.]

8.274.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo14, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.274.8.1. Executing ABC.
[Time = 0.16 sec.]

8.274.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo12, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.274.9.1. Executing ABC.
[Time = 0.13 sec.]

8.274.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo28, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=2).

8.274.10.1. Executing ABC.
[Time = 0.12 sec.]

8.274.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.11.1. Executing ABC.
[Time = 0.13 sec.]

8.274.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo27, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.12.1. Executing ABC.
[Time = 0.11 sec.]

8.274.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo01, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.13.1. Executing ABC.
[Time = 0.11 sec.]

8.274.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo02, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.14.1. Executing ABC.
[Time = 0.11 sec.]

8.274.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo03, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.15.1. Executing ABC.
[Time = 0.12 sec.]

8.274.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo04, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.16.1. Executing ABC.
[Time = 0.12 sec.]

8.274.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo05, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.17.1. Executing ABC.
[Time = 0.16 sec.]

8.274.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo06, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.18.1. Executing ABC.
[Time = 0.12 sec.]

8.274.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo07, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.19.1. Executing ABC.
[Time = 0.16 sec.]

8.274.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo26, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.20.1. Executing ABC.
[Time = 0.14 sec.]

8.274.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo25, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.21.1. Executing ABC.
[Time = 0.12 sec.]

8.274.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo24, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.22.1. Executing ABC.
[Time = 0.11 sec.]

8.274.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.23.1. Executing ABC.
[Time = 0.11 sec.]

8.274.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo15, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.24.1. Executing ABC.
[Time = 0.12 sec.]

8.274.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.25.1. Executing ABC.
[Time = 0.15 sec.]

8.274.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.26.1. Executing ABC.
[Time = 0.12 sec.]

8.274.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.27.1. Executing ABC.
[Time = 0.12 sec.]

8.274.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.28.1. Executing ABC.
[Time = 0.12 sec.]

8.274.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.29.1. Executing ABC.
[Time = 0.12 sec.]

8.274.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.274.30.1. Executing ABC.
[Time = 0.17 sec.]

8.274.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo00, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=2).

8.274.31.1. Executing ABC.
[Time = 0.15 sec.]

8.274.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo09, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

8.274.32.1. Executing ABC.
[Time = 0.16 sec.]

8.274.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122235$lo10, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

8.274.33.1. Executing ABC.
[Time = 0.15 sec.]

8.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.20 sec.]

8.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~523 debug messages>

8.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 14013 unused wires.
<suppressed ~1 debug messages>

8.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.14 sec.]

8.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.281. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$129735$auto_129759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129735$auto_129758 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129735$auto_129757 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129735$auto_129756 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129735$auto_129755 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129735$auto_129754 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129735$auto_129753 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129735$auto_129752 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129735$auto_129751 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129735$auto_129750 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129735$auto_129749 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129735$auto_129748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129735$auto_129747 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129735$auto_129746 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129735$auto_129745 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129735$auto_129744 ($_DFF_PN0_) from module filt_ppi (D = $abc$129735$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129735$auto_129743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129735$auto_129742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129735$auto_129741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129735$auto_129740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129735$auto_129739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129735$auto_129738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129735$auto_129737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129735$auto_129736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129621$auto_129645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129621$auto_129644 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129621$auto_129643 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129621$auto_129642 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129621$auto_129641 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129621$auto_129640 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129621$auto_129639 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129621$auto_129638 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129621$auto_129637 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129621$auto_129636 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129621$auto_129635 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129621$auto_129634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129621$auto_129633 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129621$auto_129632 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129621$auto_129631 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129621$auto_129630 ($_DFF_PN0_) from module filt_ppi (D = $abc$129621$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129621$auto_129629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129621$auto_129628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129621$auto_129627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129621$auto_129626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129621$auto_129625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129621$auto_129624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129621$auto_129623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129621$auto_129622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129515$auto_129541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129515$auto_129540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129515$auto_129539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129515$auto_129538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129515$auto_129537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129515$auto_129536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129515$auto_129535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129515$auto_129534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129515$auto_129533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129515$auto_129532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129515$auto_129531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129515$auto_129530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129515$auto_129529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129515$auto_129528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129515$auto_129527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129515$auto_129526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$129515$auto_129525 ($_DFF_PN0_) from module filt_ppi (D = $abc$129515$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$129515$auto_129524 ($_DFF_PN0_) from module filt_ppi (D = $abc$129515$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129515$auto_129523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129515$auto_129522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129515$auto_129521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129515$auto_129520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129515$auto_129519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129515$auto_129518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129515$auto_129517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129515$auto_129516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129407$auto_129433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129407$auto_129432 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129407$auto_129431 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129407$auto_129430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129407$auto_129429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129407$auto_129428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129407$auto_129427 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129407$auto_129426 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129407$auto_129425 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129407$auto_129424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129407$auto_129423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129407$auto_129422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129407$auto_129421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129407$auto_129420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129407$auto_129419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129407$auto_129418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$129407$auto_129417 ($_DFF_PN0_) from module filt_ppi (D = $abc$129407$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$129407$auto_129416 ($_DFF_PN0_) from module filt_ppi (D = $abc$129407$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129407$auto_129415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129407$auto_129414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129407$auto_129413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129407$auto_129412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129407$auto_129411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129407$auto_129410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129407$auto_129409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129407$auto_129408 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129299$auto_129325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129299$auto_129324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129299$auto_129323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129299$auto_129322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129299$auto_129321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129299$auto_129320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129299$auto_129319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129299$auto_129318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129299$auto_129317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129299$auto_129316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129299$auto_129315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129299$auto_129314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129299$auto_129313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129299$auto_129312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129299$auto_129311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129299$auto_129310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$129299$auto_129309 ($_DFF_PN0_) from module filt_ppi (D = $abc$129299$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$129299$auto_129308 ($_DFF_PN0_) from module filt_ppi (D = $abc$129299$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129299$auto_129307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129299$auto_129306 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129299$auto_129305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129299$auto_129304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129299$auto_129303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129299$auto_129302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129299$auto_129301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129299$auto_129300 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129191$auto_129217 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129191$auto_129216 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129191$auto_129215 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129191$auto_129214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129191$auto_129213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129191$auto_129212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129191$auto_129211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129191$auto_129210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129191$auto_129209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129191$auto_129208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129191$auto_129207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129191$auto_129206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129191$auto_129205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129191$auto_129204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129191$auto_129203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129191$auto_129202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$129191$auto_129201 ($_DFF_PN0_) from module filt_ppi (D = $abc$129191$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$129191$auto_129200 ($_DFF_PN0_) from module filt_ppi (D = $abc$129191$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129191$auto_129199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129191$auto_129198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129191$auto_129197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129191$auto_129196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129191$auto_129195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129191$auto_129194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129191$auto_129193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129191$auto_129192 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$129083$auto_129109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$129083$auto_129108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$129083$auto_129107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$129083$auto_129106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$129083$auto_129105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$129083$auto_129104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$129083$auto_129103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$129083$auto_129102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$129083$auto_129101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$129083$auto_129100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$129083$auto_129099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$129083$auto_129098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$129083$auto_129097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$129083$auto_129096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$129083$auto_129095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$129083$auto_129094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$129083$auto_129093 ($_DFF_PN0_) from module filt_ppi (D = $abc$129083$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$129083$auto_129092 ($_DFF_PN0_) from module filt_ppi (D = $abc$129083$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$129083$auto_129091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$129083$auto_129090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$129083$auto_129089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$129083$auto_129088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$129083$auto_129087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$129083$auto_129086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$129083$auto_129085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$129083$auto_129084 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128975$auto_129001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128975$auto_129000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128975$auto_128999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128975$auto_128998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128975$auto_128997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128975$auto_128996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128975$auto_128995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128975$auto_128994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128975$auto_128993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128975$auto_128992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128975$auto_128991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128975$auto_128990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128975$auto_128989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128975$auto_128988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128975$auto_128987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128975$auto_128986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128975$auto_128985 ($_DFF_PN0_) from module filt_ppi (D = $abc$128975$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128975$auto_128984 ($_DFF_PN0_) from module filt_ppi (D = $abc$128975$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128975$auto_128983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128975$auto_128982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128975$auto_128981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128975$auto_128980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128975$auto_128979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128975$auto_128978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128975$auto_128977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128975$auto_128976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128867$auto_128893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128867$auto_128892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128867$auto_128891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128867$auto_128890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128867$auto_128889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128867$auto_128888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128867$auto_128887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128867$auto_128886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128867$auto_128885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128867$auto_128884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128867$auto_128883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128867$auto_128882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128867$auto_128881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128867$auto_128880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128867$auto_128879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128867$auto_128878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128867$auto_128877 ($_DFF_PN0_) from module filt_ppi (D = $abc$128867$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128867$auto_128876 ($_DFF_PN0_) from module filt_ppi (D = $abc$128867$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128867$auto_128875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128867$auto_128874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128867$auto_128873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128867$auto_128872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128867$auto_128871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128867$auto_128870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128867$auto_128869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128867$auto_128868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128759$auto_128785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128759$auto_128784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128759$auto_128783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128759$auto_128782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128759$auto_128781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128759$auto_128780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128759$auto_128779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128759$auto_128778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128759$auto_128777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128759$auto_128776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128759$auto_128775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128759$auto_128774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128759$auto_128773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128759$auto_128772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128759$auto_128771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128759$auto_128770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128759$auto_128769 ($_DFF_PN0_) from module filt_ppi (D = $abc$128759$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128759$auto_128768 ($_DFF_PN0_) from module filt_ppi (D = $abc$128759$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128759$auto_128767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128759$auto_128766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128759$auto_128765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128759$auto_128764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128759$auto_128763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128759$auto_128762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128759$auto_128761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128759$auto_128760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128651$auto_128677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128651$auto_128676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128651$auto_128675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128651$auto_128674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128651$auto_128673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128651$auto_128672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128651$auto_128671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128651$auto_128670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128651$auto_128669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128651$auto_128668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128651$auto_128667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128651$auto_128666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128651$auto_128665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128651$auto_128664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128651$auto_128663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128651$auto_128662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128651$auto_128661 ($_DFF_PN0_) from module filt_ppi (D = $abc$128651$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128651$auto_128660 ($_DFF_PN0_) from module filt_ppi (D = $abc$128651$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128651$auto_128659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128651$auto_128658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128651$auto_128657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128651$auto_128656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128651$auto_128655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128651$auto_128654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128651$auto_128653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128651$auto_128652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128543$auto_128569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128543$auto_128568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128543$auto_128567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128543$auto_128566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128543$auto_128565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128543$auto_128564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128543$auto_128563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128543$auto_128562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128543$auto_128561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128543$auto_128560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128543$auto_128559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128543$auto_128558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128543$auto_128557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128543$auto_128556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128543$auto_128555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128543$auto_128554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128543$auto_128553 ($_DFF_PN0_) from module filt_ppi (D = $abc$128543$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128543$auto_128552 ($_DFF_PN0_) from module filt_ppi (D = $abc$128543$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128543$auto_128551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128543$auto_128550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128543$auto_128549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128543$auto_128548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128543$auto_128547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128543$auto_128546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128543$auto_128545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128543$auto_128544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128435$auto_128461 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128435$auto_128460 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128435$auto_128459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128435$auto_128458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128435$auto_128457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128435$auto_128456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128435$auto_128455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128435$auto_128454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128435$auto_128453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128435$auto_128452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128435$auto_128451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128435$auto_128450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128435$auto_128449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128435$auto_128448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128435$auto_128447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128435$auto_128446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128435$auto_128445 ($_DFF_PN0_) from module filt_ppi (D = $abc$128435$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128435$auto_128444 ($_DFF_PN0_) from module filt_ppi (D = $abc$128435$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128435$auto_128443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128435$auto_128442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128435$auto_128441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128435$auto_128440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128435$auto_128439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128435$auto_128438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128435$auto_128437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128435$auto_128436 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128327$auto_128353 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128327$auto_128352 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128327$auto_128351 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128327$auto_128350 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128327$auto_128349 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128327$auto_128348 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128327$auto_128347 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128327$auto_128346 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128327$auto_128345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128327$auto_128344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128327$auto_128343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128327$auto_128342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128327$auto_128341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128327$auto_128340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128327$auto_128339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128327$auto_128338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128327$auto_128337 ($_DFF_PN0_) from module filt_ppi (D = $abc$128327$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128327$auto_128336 ($_DFF_PN0_) from module filt_ppi (D = $abc$128327$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128327$auto_128335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128327$auto_128334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128327$auto_128333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128327$auto_128332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128327$auto_128331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128327$auto_128330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128327$auto_128329 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128327$auto_128328 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128219$auto_128245 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128219$auto_128244 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128219$auto_128243 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128219$auto_128242 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128219$auto_128241 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128219$auto_128240 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128219$auto_128239 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128219$auto_128238 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128219$auto_128237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128219$auto_128236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128219$auto_128235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128219$auto_128234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128219$auto_128233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128219$auto_128232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128219$auto_128231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128219$auto_128230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128219$auto_128229 ($_DFF_PN0_) from module filt_ppi (D = $abc$128219$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128219$auto_128228 ($_DFF_PN0_) from module filt_ppi (D = $abc$128219$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128219$auto_128227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128219$auto_128226 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128219$auto_128225 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128219$auto_128224 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128219$auto_128223 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128219$auto_128222 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128219$auto_128221 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128219$auto_128220 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128111$auto_128137 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128111$auto_128136 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128111$auto_128135 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128111$auto_128134 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128111$auto_128133 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128111$auto_128132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128111$auto_128131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128111$auto_128130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128111$auto_128129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128111$auto_128128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128111$auto_128127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128111$auto_128126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128111$auto_128125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128111$auto_128124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128111$auto_128123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128111$auto_128122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128111$auto_128121 ($_DFF_PN0_) from module filt_ppi (D = $abc$128111$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128111$auto_128120 ($_DFF_PN0_) from module filt_ppi (D = $abc$128111$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128111$auto_128119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128111$auto_128118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128111$auto_128117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128111$auto_128116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128111$auto_128115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128111$auto_128114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128111$auto_128113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128111$auto_128112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128003$auto_128029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128003$auto_128028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128003$auto_128027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128003$auto_128026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128003$auto_128025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128003$auto_128024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128003$auto_128023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128003$auto_128022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128003$auto_128021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128003$auto_128020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128003$auto_128019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128003$auto_128018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128003$auto_128017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128003$auto_128016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128003$auto_128015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128003$auto_128014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128003$auto_128013 ($_DFF_PN0_) from module filt_ppi (D = $abc$128003$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128003$auto_128012 ($_DFF_PN0_) from module filt_ppi (D = $abc$128003$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128003$auto_128011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128003$auto_128010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128003$auto_128009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128003$auto_128008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128003$auto_128007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128003$auto_128006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128003$auto_128005 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128003$auto_128004 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127895$auto_127921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127895$auto_127920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127895$auto_127919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127895$auto_127918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127895$auto_127917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127895$auto_127916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127895$auto_127915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127895$auto_127914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127895$auto_127913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127895$auto_127912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127895$auto_127911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127895$auto_127910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127895$auto_127909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127895$auto_127908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127895$auto_127907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127895$auto_127906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127895$auto_127905 ($_DFF_PN0_) from module filt_ppi (D = $abc$127895$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127895$auto_127904 ($_DFF_PN0_) from module filt_ppi (D = $abc$127895$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127895$auto_127903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127895$auto_127902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127895$auto_127901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127895$auto_127900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127895$auto_127899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127895$auto_127898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127895$auto_127897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127895$auto_127896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127787$auto_127813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127787$auto_127812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127787$auto_127811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127787$auto_127810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127787$auto_127809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127787$auto_127808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127787$auto_127807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127787$auto_127806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127787$auto_127805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127787$auto_127804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127787$auto_127803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127787$auto_127802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127787$auto_127801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127787$auto_127800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127787$auto_127799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127787$auto_127798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127787$auto_127797 ($_DFF_PN0_) from module filt_ppi (D = $abc$127787$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127787$auto_127796 ($_DFF_PN0_) from module filt_ppi (D = $abc$127787$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127787$auto_127795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127787$auto_127794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127787$auto_127793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127787$auto_127792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127787$auto_127791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127787$auto_127790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127787$auto_127789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127787$auto_127788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127679$auto_127705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127679$auto_127704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127679$auto_127703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127679$auto_127702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127679$auto_127701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127679$auto_127700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127679$auto_127699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127679$auto_127698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127679$auto_127697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127679$auto_127696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127679$auto_127695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127679$auto_127694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127679$auto_127693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127679$auto_127692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127679$auto_127691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127679$auto_127690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127679$auto_127689 ($_DFF_PN0_) from module filt_ppi (D = $abc$127679$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127679$auto_127688 ($_DFF_PN0_) from module filt_ppi (D = $abc$127679$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127679$auto_127687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127679$auto_127686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127679$auto_127685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127679$auto_127684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127679$auto_127683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127679$auto_127682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127679$auto_127681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127679$auto_127680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127571$auto_127597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127571$auto_127596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127571$auto_127595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127571$auto_127594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127571$auto_127593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127571$auto_127592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127571$auto_127591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127571$auto_127590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127571$auto_127589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127571$auto_127588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127571$auto_127587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127571$auto_127586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127571$auto_127585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127571$auto_127584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127571$auto_127583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127571$auto_127582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127571$auto_127581 ($_DFF_PN0_) from module filt_ppi (D = $abc$127571$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127571$auto_127580 ($_DFF_PN0_) from module filt_ppi (D = $abc$127571$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127571$auto_127579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127571$auto_127578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127571$auto_127577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127571$auto_127576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127571$auto_127575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127571$auto_127574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127571$auto_127573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127571$auto_127572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127463$auto_127489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127463$auto_127488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127463$auto_127487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127463$auto_127486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127463$auto_127485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127463$auto_127484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127463$auto_127483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127463$auto_127482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127463$auto_127481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127463$auto_127480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127463$auto_127479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127463$auto_127478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127463$auto_127477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127463$auto_127476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127463$auto_127475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127463$auto_127474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127463$auto_127473 ($_DFF_PN0_) from module filt_ppi (D = $abc$127463$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127463$auto_127472 ($_DFF_PN0_) from module filt_ppi (D = $abc$127463$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127463$auto_127471 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127463$auto_127470 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127463$auto_127469 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127463$auto_127468 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127463$auto_127467 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127463$auto_127466 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127463$auto_127465 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127463$auto_127464 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127355$auto_127381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127355$auto_127380 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127355$auto_127379 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127355$auto_127378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127355$auto_127377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127355$auto_127376 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127355$auto_127375 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127355$auto_127374 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127355$auto_127373 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127355$auto_127372 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127355$auto_127371 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127355$auto_127370 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127355$auto_127369 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127355$auto_127368 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127355$auto_127367 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127355$auto_127366 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127355$auto_127365 ($_DFF_PN0_) from module filt_ppi (D = $abc$127355$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127355$auto_127364 ($_DFF_PN0_) from module filt_ppi (D = $abc$127355$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127355$auto_127363 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127355$auto_127362 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127355$auto_127361 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127355$auto_127360 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127355$auto_127359 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127355$auto_127358 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127355$auto_127357 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127355$auto_127356 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127245$auto_127271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127245$auto_127270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127245$auto_127269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127245$auto_127268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127245$auto_127267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127245$auto_127266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127245$auto_127265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127245$auto_127264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127245$auto_127263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127245$auto_127262 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127245$auto_127261 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127245$auto_127260 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127245$auto_127259 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127245$auto_127258 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127245$auto_127257 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127245$auto_127256 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127245$auto_127255 ($_DFF_PN0_) from module filt_ppi (D = $abc$127245$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127245$auto_127254 ($_DFF_PN0_) from module filt_ppi (D = $abc$127245$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127245$auto_127253 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127245$auto_127252 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127245$auto_127251 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127245$auto_127250 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127245$auto_127249 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127245$auto_127248 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127245$auto_127247 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127245$auto_127246 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127078$auto_127102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127078$auto_127101 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127078$auto_127100 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127078$auto_127099 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127078$auto_127098 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127078$auto_127097 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127078$auto_127096 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127078$auto_127095 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127078$auto_127094 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127078$auto_127093 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127078$auto_127092 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127078$auto_127091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127078$auto_127090 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127078$auto_127089 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127078$auto_127088 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127078$auto_127087 ($_DFF_PN0_) from module filt_ppi (D = $abc$127078$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127078$auto_127086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127078$auto_127085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127078$auto_127084 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127078$auto_127083 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127078$auto_127082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127078$auto_127081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127078$auto_127080 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127078$auto_127079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126911$auto_126935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126911$auto_126934 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126911$auto_126933 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126911$auto_126932 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126911$auto_126931 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126911$auto_126930 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126911$auto_126929 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126911$auto_126928 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126911$auto_126927 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126911$auto_126926 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126911$auto_126925 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126911$auto_126924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126911$auto_126923 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126911$auto_126922 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126911$auto_126921 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126911$auto_126920 ($_DFF_PN0_) from module filt_ppi (D = $abc$126911$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126911$auto_126919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126911$auto_126918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126911$auto_126917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126911$auto_126916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126911$auto_126915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126911$auto_126914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126911$auto_126913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126911$auto_126912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126747$auto_126771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126747$auto_126770 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n274_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126747$auto_126769 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n272_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126747$auto_126768 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n270_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126747$auto_126767 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n268_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126747$auto_126766 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n266_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126747$auto_126765 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n264_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126747$auto_126764 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n262_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126747$auto_126763 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n260_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126747$auto_126762 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n257_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126747$auto_126761 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n255_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126747$auto_126760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126747$auto_126759 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n251_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126747$auto_126758 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n249_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126747$auto_126757 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n246_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126747$auto_126756 ($_DFF_PN0_) from module filt_ppi (D = $abc$126747$new_n243_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126747$auto_126755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126747$auto_126754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126747$auto_126753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126747$auto_126752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126747$auto_126751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126747$auto_126750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126747$auto_126749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126747$auto_126748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126580$auto_126604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126580$auto_126603 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126580$auto_126602 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126580$auto_126601 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126580$auto_126600 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126580$auto_126599 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126580$auto_126598 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126580$auto_126597 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126580$auto_126596 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126580$auto_126595 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126580$auto_126594 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126580$auto_126593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126580$auto_126592 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126580$auto_126591 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126580$auto_126590 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126580$auto_126589 ($_DFF_PN0_) from module filt_ppi (D = $abc$126580$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126580$auto_126588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126580$auto_126587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126580$auto_126586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126580$auto_126585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126580$auto_126584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126580$auto_126583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126580$auto_126582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126580$auto_126581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126170$auto_126194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126170$auto_126193 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n815_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126170$auto_126192 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n813_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126170$auto_126191 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n811_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126170$auto_126190 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n809_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126170$auto_126189 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n807_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126170$auto_126188 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n805_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126170$auto_126187 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n803_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126170$auto_126186 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n801_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126170$auto_126185 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n799_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126170$auto_126184 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n797_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126170$auto_126183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126170$auto_126182 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n794_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126170$auto_126181 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n792_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126170$auto_126180 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n790_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126170$auto_126179 ($_DFF_PN0_) from module filt_ppi (D = $abc$126170$new_n788_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126170$auto_126178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126170$auto_126177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126170$auto_126176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126170$auto_126175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126170$auto_126174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126170$auto_126173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126170$auto_126172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126170$auto_126171 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125640$auto_125666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125640$auto_125665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125640$auto_125664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125640$auto_125663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125640$auto_125662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125640$auto_125661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125640$auto_125660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125640$auto_125659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125640$auto_125658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125640$auto_125657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125640$auto_125656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125640$auto_125655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125640$auto_125654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125640$auto_125653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125640$auto_125652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125640$auto_125651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$125640$auto_125650 ($_DFF_PN0_) from module filt_ppi (D = $abc$125640$new_n1180_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$125640$auto_125649 ($_DFF_PN0_) from module filt_ppi (D = $abc$125640$new_n1178_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125640$auto_125648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125640$auto_125647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125640$auto_125646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125640$auto_125645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125640$auto_125644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125640$auto_125643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125640$auto_125642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125640$auto_125641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$122235$auto_122268 ($_DFF_NN0_) from module filt_ppi (D = $abc$122235$new_n4569_, Q = $abc$100615$lo4).
Adding EN signal on $abc$122235$auto_122267 ($_DFF_NN0_) from module filt_ppi (D = $abc$122235$new_n4567_, Q = $abc$100615$lo5).
Adding EN signal on $abc$122235$auto_122266 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$122235$auto_122264 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122263 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122262 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122261 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122260 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122259 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122258 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122257 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122256 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122255 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122254 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122253 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122252 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122251 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122250 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122249 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122248 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122247 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122246 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122245 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122244 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122243 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122242 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122241 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122240 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122239 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122238 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122237 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$122235$auto_122236 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$118474$auto_119026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_119025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_119024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_119023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_119022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_119021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_119020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_119019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_119018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_119017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_119016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_119015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_119014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_119013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_119012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_119011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_119010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_119009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_119008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_119007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_119006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_119005 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_119004 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_119003 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_119002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_119001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_119000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118966 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118965 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118614 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118505 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$118474$auto_118498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$118474$auto_118497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$118474$auto_118496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$118474$auto_118495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$118474$auto_118494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$118474$auto_118493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$118474$auto_118492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$118474$auto_118491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$118474$auto_118490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$118474$auto_118489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$118474$auto_118488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$118474$auto_118487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$118474$auto_118486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$118474$auto_118485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$118474$auto_118484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$118474$auto_118483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$118474$auto_118482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$118474$auto_118481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$118474$auto_118480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$118474$auto_118479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$118474$auto_118478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$118474$auto_118477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$118474$auto_118476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$118474$auto_118475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
[#visit=1355, #solve=0, #remove=0, time=0.15 sec.]

8.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1350 unused cells and 1350 unused wires.
<suppressed ~1351 debug messages>

8.284. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

8.285. Executing ABC pass (technology mapping using ABC).

8.285.1. Summary of detected clock domains:
  127 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  143 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  143 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  142 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  140 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  90 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  183 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3969 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3232 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

8.285.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 3968 gates and 4826 wires to a netlist network with 858 inputs and 80 outputs (dfl=2).

8.285.2.1. Executing ABC.
[Time = 1.34 sec.]

8.285.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3208 gates and 3945 wires to a netlist network with 737 inputs and 1426 outputs (dfl=2).

8.285.3.1. Executing ABC.
[Time = 1.21 sec.]

8.285.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo08, asynchronously reset by !\i_rst_an
Extracted 183 gates and 290 wires to a netlist network with 107 inputs and 112 outputs (dfl=2).

8.285.4.1. Executing ABC.
[Time = 0.18 sec.]

8.285.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo13, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.285.5.1. Executing ABC.
[Time = 0.18 sec.]

8.285.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo14, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.285.6.1. Executing ABC.
[Time = 0.18 sec.]

8.285.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo12, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

8.285.7.1. Executing ABC.
[Time = 0.20 sec.]

8.285.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo11, asynchronously reset by !\i_rst_an
Extracted 139 gates and 177 wires to a netlist network with 38 inputs and 51 outputs (dfl=2).

8.285.8.1. Executing ABC.
[Time = 0.19 sec.]

8.285.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo32, asynchronously reset by !\i_rst_an
Extracted 101 gates and 142 wires to a netlist network with 41 inputs and 65 outputs (dfl=2).

8.285.9.1. Executing ABC.
[Time = 0.18 sec.]

8.285.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo28, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=2).

8.285.10.1. Executing ABC.
[Time = 0.17 sec.]

8.285.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.11.1. Executing ABC.
[Time = 0.16 sec.]

8.285.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo24, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.12.1. Executing ABC.
[Time = 0.14 sec.]

8.285.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo27, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.13.1. Executing ABC.
[Time = 0.11 sec.]

8.285.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo01, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.14.1. Executing ABC.
[Time = 0.16 sec.]

8.285.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo02, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.15.1. Executing ABC.
[Time = 0.13 sec.]

8.285.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo03, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.16.1. Executing ABC.
[Time = 0.11 sec.]

8.285.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo04, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.17.1. Executing ABC.
[Time = 0.12 sec.]

8.285.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo05, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.18.1. Executing ABC.
[Time = 0.15 sec.]

8.285.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo06, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.19.1. Executing ABC.
[Time = 0.15 sec.]

8.285.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo07, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.20.1. Executing ABC.
[Time = 0.16 sec.]

8.285.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo26, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.21.1. Executing ABC.
[Time = 0.16 sec.]

8.285.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.22.1. Executing ABC.
[Time = 0.15 sec.]

8.285.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.23.1. Executing ABC.
[Time = 0.11 sec.]

8.285.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.24.1. Executing ABC.
[Time = 0.12 sec.]

8.285.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo25, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.25.1. Executing ABC.
[Time = 0.16 sec.]

8.285.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo15, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.26.1. Executing ABC.
[Time = 0.12 sec.]

8.285.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.27.1. Executing ABC.
[Time = 0.14 sec.]

8.285.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.28.1. Executing ABC.
[Time = 0.12 sec.]

8.285.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.29.1. Executing ABC.
[Time = 0.11 sec.]

8.285.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

8.285.30.1. Executing ABC.
[Time = 0.14 sec.]

8.285.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo00, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=2).

8.285.31.1. Executing ABC.
[Time = 0.14 sec.]

8.285.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo09, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

8.285.32.1. Executing ABC.
[Time = 0.15 sec.]

8.285.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133899$lo10, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

8.285.33.1. Executing ABC.
[Time = 0.15 sec.]

8.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.18 sec.]

8.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~131 debug messages>

8.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 14002 unused wires.
<suppressed ~1 debug messages>

8.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.292. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$145051$auto_145075 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$145051$auto_145074 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$145051$auto_145073 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$145051$auto_145072 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$145051$auto_145071 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$145051$auto_145070 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$145051$auto_145069 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$145051$auto_145068 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$145051$auto_145067 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$145051$auto_145066 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$145051$auto_145065 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$145051$auto_145064 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$145051$auto_145063 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$145051$auto_145062 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$145051$auto_145061 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$145051$auto_145060 ($_DFF_PN0_) from module filt_ppi (D = $abc$145051$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$145051$auto_145059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$145051$auto_145058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$145051$auto_145057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$145051$auto_145056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$145051$auto_145055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$145051$auto_145054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$145051$auto_145053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$145051$auto_145052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144937$auto_144961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144937$auto_144960 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144937$auto_144959 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144937$auto_144958 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144937$auto_144957 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144937$auto_144956 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144937$auto_144955 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144937$auto_144954 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144937$auto_144953 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144937$auto_144952 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144937$auto_144951 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144937$auto_144950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144937$auto_144949 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144937$auto_144948 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144937$auto_144947 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144937$auto_144946 ($_DFF_PN0_) from module filt_ppi (D = $abc$144937$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144937$auto_144945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144937$auto_144944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144937$auto_144943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144937$auto_144942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144937$auto_144941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144937$auto_144940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144937$auto_144939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144937$auto_144938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144831$auto_144857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144831$auto_144856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144831$auto_144855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144831$auto_144854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144831$auto_144853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144831$auto_144852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144831$auto_144851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144831$auto_144850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144831$auto_144849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144831$auto_144848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144831$auto_144847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144831$auto_144846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144831$auto_144845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144831$auto_144844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144831$auto_144843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144831$auto_144842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144831$auto_144841 ($_DFF_PN0_) from module filt_ppi (D = $abc$144831$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144831$auto_144840 ($_DFF_PN0_) from module filt_ppi (D = $abc$144831$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144831$auto_144839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144831$auto_144838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144831$auto_144837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144831$auto_144836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144831$auto_144835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144831$auto_144834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144831$auto_144833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144831$auto_144832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144723$auto_144749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144723$auto_144748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144723$auto_144747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144723$auto_144746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144723$auto_144745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144723$auto_144744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144723$auto_144743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144723$auto_144742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144723$auto_144741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144723$auto_144740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144723$auto_144739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144723$auto_144738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144723$auto_144737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144723$auto_144736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144723$auto_144735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144723$auto_144734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144723$auto_144733 ($_DFF_PN0_) from module filt_ppi (D = $abc$144723$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144723$auto_144732 ($_DFF_PN0_) from module filt_ppi (D = $abc$144723$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144723$auto_144731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144723$auto_144730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144723$auto_144729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144723$auto_144728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144723$auto_144727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144723$auto_144726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144723$auto_144725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144723$auto_144724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144615$auto_144641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144615$auto_144640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144615$auto_144639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144615$auto_144638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144615$auto_144637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144615$auto_144636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144615$auto_144635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144615$auto_144634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144615$auto_144633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144615$auto_144632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144615$auto_144631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144615$auto_144630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144615$auto_144629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144615$auto_144628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144615$auto_144627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144615$auto_144626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144615$auto_144625 ($_DFF_PN0_) from module filt_ppi (D = $abc$144615$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144615$auto_144624 ($_DFF_PN0_) from module filt_ppi (D = $abc$144615$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144615$auto_144623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144615$auto_144622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144615$auto_144621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144615$auto_144620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144615$auto_144619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144615$auto_144618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144615$auto_144617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144615$auto_144616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144507$auto_144533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144507$auto_144532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144507$auto_144531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144507$auto_144530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144507$auto_144529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144507$auto_144528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144507$auto_144527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144507$auto_144526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144507$auto_144525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144507$auto_144524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144507$auto_144523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144507$auto_144522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144507$auto_144521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144507$auto_144520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144507$auto_144519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144507$auto_144518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144507$auto_144517 ($_DFF_PN0_) from module filt_ppi (D = $abc$144507$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144507$auto_144516 ($_DFF_PN0_) from module filt_ppi (D = $abc$144507$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144507$auto_144515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144507$auto_144514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144507$auto_144513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144507$auto_144512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144507$auto_144511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144507$auto_144510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144507$auto_144509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144507$auto_144508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144399$auto_144425 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144399$auto_144424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144399$auto_144423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144399$auto_144422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144399$auto_144421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144399$auto_144420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144399$auto_144419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144399$auto_144418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144399$auto_144417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144399$auto_144416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144399$auto_144415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144399$auto_144414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144399$auto_144413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144399$auto_144412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144399$auto_144411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144399$auto_144410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144399$auto_144409 ($_DFF_PN0_) from module filt_ppi (D = $abc$144399$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144399$auto_144408 ($_DFF_PN0_) from module filt_ppi (D = $abc$144399$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144399$auto_144407 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144399$auto_144406 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144399$auto_144405 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144399$auto_144404 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144399$auto_144403 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144399$auto_144402 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144399$auto_144401 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144399$auto_144400 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144291$auto_144317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144291$auto_144316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144291$auto_144315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144291$auto_144314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144291$auto_144313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144291$auto_144312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144291$auto_144311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144291$auto_144310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144291$auto_144309 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144291$auto_144308 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144291$auto_144307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144291$auto_144306 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144291$auto_144305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144291$auto_144304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144291$auto_144303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144291$auto_144302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144291$auto_144301 ($_DFF_PN0_) from module filt_ppi (D = $abc$144291$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144291$auto_144300 ($_DFF_PN0_) from module filt_ppi (D = $abc$144291$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144291$auto_144299 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144291$auto_144298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144291$auto_144297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144291$auto_144296 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144291$auto_144295 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144291$auto_144294 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144291$auto_144293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144291$auto_144292 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144183$auto_144209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144183$auto_144208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144183$auto_144207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144183$auto_144206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144183$auto_144205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144183$auto_144204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144183$auto_144203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144183$auto_144202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144183$auto_144201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144183$auto_144200 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144183$auto_144199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144183$auto_144198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144183$auto_144197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144183$auto_144196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144183$auto_144195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144183$auto_144194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144183$auto_144193 ($_DFF_PN0_) from module filt_ppi (D = $abc$144183$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144183$auto_144192 ($_DFF_PN0_) from module filt_ppi (D = $abc$144183$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144183$auto_144191 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144183$auto_144190 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144183$auto_144189 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144183$auto_144188 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144183$auto_144187 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144183$auto_144186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144183$auto_144185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144183$auto_144184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$144075$auto_144101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$144075$auto_144100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$144075$auto_144099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$144075$auto_144098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$144075$auto_144097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$144075$auto_144096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$144075$auto_144095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$144075$auto_144094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$144075$auto_144093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$144075$auto_144092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$144075$auto_144091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$144075$auto_144090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$144075$auto_144089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$144075$auto_144088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$144075$auto_144087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$144075$auto_144086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$144075$auto_144085 ($_DFF_PN0_) from module filt_ppi (D = $abc$144075$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$144075$auto_144084 ($_DFF_PN0_) from module filt_ppi (D = $abc$144075$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$144075$auto_144083 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$144075$auto_144082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$144075$auto_144081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$144075$auto_144080 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$144075$auto_144079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$144075$auto_144078 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$144075$auto_144077 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$144075$auto_144076 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143967$auto_143993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143967$auto_143992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143967$auto_143991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143967$auto_143990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143967$auto_143989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143967$auto_143988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143967$auto_143987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143967$auto_143986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143967$auto_143985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143967$auto_143984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143967$auto_143983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143967$auto_143982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143967$auto_143981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143967$auto_143980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143967$auto_143979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143967$auto_143978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143967$auto_143977 ($_DFF_PN0_) from module filt_ppi (D = $abc$143967$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143967$auto_143976 ($_DFF_PN0_) from module filt_ppi (D = $abc$143967$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143967$auto_143975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143967$auto_143974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143967$auto_143973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143967$auto_143972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143967$auto_143971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143967$auto_143970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143967$auto_143969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143967$auto_143968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143859$auto_143885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143859$auto_143884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143859$auto_143883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143859$auto_143882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143859$auto_143881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143859$auto_143880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143859$auto_143879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143859$auto_143878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143859$auto_143877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143859$auto_143876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143859$auto_143875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143859$auto_143874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143859$auto_143873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143859$auto_143872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143859$auto_143871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143859$auto_143870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143859$auto_143869 ($_DFF_PN0_) from module filt_ppi (D = $abc$143859$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143859$auto_143868 ($_DFF_PN0_) from module filt_ppi (D = $abc$143859$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143859$auto_143867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143859$auto_143866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143859$auto_143865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143859$auto_143864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143859$auto_143863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143859$auto_143862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143859$auto_143861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143859$auto_143860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143751$auto_143777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143751$auto_143776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143751$auto_143775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143751$auto_143774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143751$auto_143773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143751$auto_143772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143751$auto_143771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143751$auto_143770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143751$auto_143769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143751$auto_143768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143751$auto_143767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143751$auto_143766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143751$auto_143765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143751$auto_143764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143751$auto_143763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143751$auto_143762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143751$auto_143761 ($_DFF_PN0_) from module filt_ppi (D = $abc$143751$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143751$auto_143760 ($_DFF_PN0_) from module filt_ppi (D = $abc$143751$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143751$auto_143759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143751$auto_143758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143751$auto_143757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143751$auto_143756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143751$auto_143755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143751$auto_143754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143751$auto_143753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143751$auto_143752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143643$auto_143669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143643$auto_143668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143643$auto_143667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143643$auto_143666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143643$auto_143665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143643$auto_143664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143643$auto_143663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143643$auto_143662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143643$auto_143661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143643$auto_143660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143643$auto_143659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143643$auto_143658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143643$auto_143657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143643$auto_143656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143643$auto_143655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143643$auto_143654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143643$auto_143653 ($_DFF_PN0_) from module filt_ppi (D = $abc$143643$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143643$auto_143652 ($_DFF_PN0_) from module filt_ppi (D = $abc$143643$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143643$auto_143651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143643$auto_143650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143643$auto_143649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143643$auto_143648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143643$auto_143647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143643$auto_143646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143643$auto_143645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143643$auto_143644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143535$auto_143561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143535$auto_143560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143535$auto_143559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143535$auto_143558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143535$auto_143557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143535$auto_143556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143535$auto_143555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143535$auto_143554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143535$auto_143553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143535$auto_143552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143535$auto_143551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143535$auto_143550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143535$auto_143549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143535$auto_143548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143535$auto_143547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143535$auto_143546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143535$auto_143545 ($_DFF_PN0_) from module filt_ppi (D = $abc$143535$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143535$auto_143544 ($_DFF_PN0_) from module filt_ppi (D = $abc$143535$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143535$auto_143543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143535$auto_143542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143535$auto_143541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143535$auto_143540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143535$auto_143539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143535$auto_143538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143535$auto_143537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143535$auto_143536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143427$auto_143453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143427$auto_143452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143427$auto_143451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143427$auto_143450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143427$auto_143449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143427$auto_143448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143427$auto_143447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143427$auto_143446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143427$auto_143445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143427$auto_143444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143427$auto_143443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143427$auto_143442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143427$auto_143441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143427$auto_143440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143427$auto_143439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143427$auto_143438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143427$auto_143437 ($_DFF_PN0_) from module filt_ppi (D = $abc$143427$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143427$auto_143436 ($_DFF_PN0_) from module filt_ppi (D = $abc$143427$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143427$auto_143435 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143427$auto_143434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143427$auto_143433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143427$auto_143432 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143427$auto_143431 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143427$auto_143430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143427$auto_143429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143427$auto_143428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143319$auto_143345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143319$auto_143344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143319$auto_143343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143319$auto_143342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143319$auto_143341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143319$auto_143340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143319$auto_143339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143319$auto_143338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143319$auto_143337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143319$auto_143336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143319$auto_143335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143319$auto_143334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143319$auto_143333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143319$auto_143332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143319$auto_143331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143319$auto_143330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143319$auto_143329 ($_DFF_PN0_) from module filt_ppi (D = $abc$143319$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143319$auto_143328 ($_DFF_PN0_) from module filt_ppi (D = $abc$143319$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143319$auto_143327 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143319$auto_143326 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143319$auto_143325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143319$auto_143324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143319$auto_143323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143319$auto_143322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143319$auto_143321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143319$auto_143320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143211$auto_143237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143211$auto_143236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143211$auto_143235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143211$auto_143234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143211$auto_143233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143211$auto_143232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143211$auto_143231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143211$auto_143230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143211$auto_143229 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143211$auto_143228 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143211$auto_143227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143211$auto_143226 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143211$auto_143225 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143211$auto_143224 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143211$auto_143223 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143211$auto_143222 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143211$auto_143221 ($_DFF_PN0_) from module filt_ppi (D = $abc$143211$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143211$auto_143220 ($_DFF_PN0_) from module filt_ppi (D = $abc$143211$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143211$auto_143219 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143211$auto_143218 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143211$auto_143217 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143211$auto_143216 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143211$auto_143215 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143211$auto_143214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143211$auto_143213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143211$auto_143212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143103$auto_143129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143103$auto_143128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143103$auto_143127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143103$auto_143126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143103$auto_143125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143103$auto_143124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143103$auto_143123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143103$auto_143122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143103$auto_143121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143103$auto_143120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143103$auto_143119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143103$auto_143118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143103$auto_143117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143103$auto_143116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143103$auto_143115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143103$auto_143114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143103$auto_143113 ($_DFF_PN0_) from module filt_ppi (D = $abc$143103$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143103$auto_143112 ($_DFF_PN0_) from module filt_ppi (D = $abc$143103$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143103$auto_143111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143103$auto_143110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143103$auto_143109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143103$auto_143108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143103$auto_143107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143103$auto_143106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143103$auto_143105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143103$auto_143104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142995$auto_143021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142995$auto_143020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142995$auto_143019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142995$auto_143018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142995$auto_143017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142995$auto_143016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142995$auto_143015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142995$auto_143014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142995$auto_143013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142995$auto_143012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142995$auto_143011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142995$auto_143010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142995$auto_143009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142995$auto_143008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142995$auto_143007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142995$auto_143006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142995$auto_143005 ($_DFF_PN0_) from module filt_ppi (D = $abc$142995$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142995$auto_143004 ($_DFF_PN0_) from module filt_ppi (D = $abc$142995$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142995$auto_143003 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142995$auto_143002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142995$auto_143001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142995$auto_143000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142995$auto_142999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142995$auto_142998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142995$auto_142997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142995$auto_142996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142887$auto_142913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142887$auto_142912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142887$auto_142911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142887$auto_142910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142887$auto_142909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142887$auto_142908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142887$auto_142907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142887$auto_142906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142887$auto_142905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142887$auto_142904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142887$auto_142903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142887$auto_142902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142887$auto_142901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142887$auto_142900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142887$auto_142899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142887$auto_142898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142887$auto_142897 ($_DFF_PN0_) from module filt_ppi (D = $abc$142887$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142887$auto_142896 ($_DFF_PN0_) from module filt_ppi (D = $abc$142887$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142887$auto_142895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142887$auto_142894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142887$auto_142893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142887$auto_142892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142887$auto_142891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142887$auto_142890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142887$auto_142889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142887$auto_142888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142779$auto_142805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142779$auto_142804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142779$auto_142803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142779$auto_142802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142779$auto_142801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142779$auto_142800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142779$auto_142799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142779$auto_142798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142779$auto_142797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142779$auto_142796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142779$auto_142795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142779$auto_142794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142779$auto_142793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142779$auto_142792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142779$auto_142791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142779$auto_142790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142779$auto_142789 ($_DFF_PN0_) from module filt_ppi (D = $abc$142779$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142779$auto_142788 ($_DFF_PN0_) from module filt_ppi (D = $abc$142779$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142779$auto_142787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142779$auto_142786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142779$auto_142785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142779$auto_142784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142779$auto_142783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142779$auto_142782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142779$auto_142781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142779$auto_142780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142671$auto_142697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142671$auto_142696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142671$auto_142695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142671$auto_142694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142671$auto_142693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142671$auto_142692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142671$auto_142691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142671$auto_142690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142671$auto_142689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142671$auto_142688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142671$auto_142687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142671$auto_142686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142671$auto_142685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142671$auto_142684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142671$auto_142683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142671$auto_142682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142671$auto_142681 ($_DFF_PN0_) from module filt_ppi (D = $abc$142671$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142671$auto_142680 ($_DFF_PN0_) from module filt_ppi (D = $abc$142671$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142671$auto_142679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142671$auto_142678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142671$auto_142677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142671$auto_142676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142671$auto_142675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142671$auto_142674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142671$auto_142673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142671$auto_142672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142561$auto_142587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142561$auto_142586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142561$auto_142585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142561$auto_142584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142561$auto_142583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142561$auto_142582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142561$auto_142581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142561$auto_142580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142561$auto_142579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142561$auto_142578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142561$auto_142577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142561$auto_142576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142561$auto_142575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142561$auto_142574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142561$auto_142573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142561$auto_142572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142561$auto_142571 ($_DFF_PN0_) from module filt_ppi (D = $abc$142561$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142561$auto_142570 ($_DFF_PN0_) from module filt_ppi (D = $abc$142561$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142561$auto_142569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142561$auto_142568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142561$auto_142567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142561$auto_142566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142561$auto_142565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142561$auto_142564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142561$auto_142563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142561$auto_142562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142433$auto_142459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142433$auto_142458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142433$auto_142457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142433$auto_142456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142433$auto_142455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142433$auto_142454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142433$auto_142453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142433$auto_142452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142433$auto_142451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142433$auto_142450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142433$auto_142449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142433$auto_142448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142433$auto_142447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142433$auto_142446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142433$auto_142445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142433$auto_142444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142433$auto_142443 ($_DFF_PN0_) from module filt_ppi (D = $abc$142433$new_n242_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142433$auto_142442 ($_DFF_PN0_) from module filt_ppi (D = $abc$142433$new_n240_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142433$auto_142441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142433$auto_142440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142433$auto_142439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142433$auto_142438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142433$auto_142437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142433$auto_142436 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142433$auto_142435 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142433$auto_142434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142269$auto_142293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142269$auto_142292 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n274_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142269$auto_142291 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n272_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142269$auto_142290 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n270_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142269$auto_142289 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n268_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142269$auto_142288 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n266_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142269$auto_142287 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n264_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142269$auto_142286 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n262_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142269$auto_142285 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n260_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142269$auto_142284 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n257_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142269$auto_142283 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n255_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142269$auto_142282 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142269$auto_142281 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n251_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142269$auto_142280 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n249_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142269$auto_142279 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n246_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142269$auto_142278 ($_DFF_PN0_) from module filt_ppi (D = $abc$142269$new_n243_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142269$auto_142277 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142269$auto_142276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142269$auto_142275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142269$auto_142274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142269$auto_142273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142269$auto_142272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142269$auto_142271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142269$auto_142270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142102$auto_142126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142102$auto_142125 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142102$auto_142124 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142102$auto_142123 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142102$auto_142122 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142102$auto_142121 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142102$auto_142120 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142102$auto_142119 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142102$auto_142118 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142102$auto_142117 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142102$auto_142116 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142102$auto_142115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142102$auto_142114 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142102$auto_142113 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142102$auto_142112 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142102$auto_142111 ($_DFF_PN0_) from module filt_ppi (D = $abc$142102$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142102$auto_142110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142102$auto_142109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142102$auto_142108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142102$auto_142107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142102$auto_142106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142102$auto_142105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142102$auto_142104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142102$auto_142103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141935$auto_141959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141935$auto_141958 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141935$auto_141957 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141935$auto_141956 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141935$auto_141955 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141935$auto_141954 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141935$auto_141953 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141935$auto_141952 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141935$auto_141951 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141935$auto_141950 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141935$auto_141949 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141935$auto_141948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141935$auto_141947 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141935$auto_141946 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141935$auto_141945 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141935$auto_141944 ($_DFF_PN0_) from module filt_ppi (D = $abc$141935$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141935$auto_141943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141935$auto_141942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141935$auto_141941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141935$auto_141940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141935$auto_141939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141935$auto_141938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141935$auto_141937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141935$auto_141936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141768$auto_141792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141768$auto_141791 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141768$auto_141790 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141768$auto_141789 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141768$auto_141788 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141768$auto_141787 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141768$auto_141786 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141768$auto_141785 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141768$auto_141784 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141768$auto_141783 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141768$auto_141782 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141768$auto_141781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141768$auto_141780 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141768$auto_141779 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141768$auto_141778 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141768$auto_141777 ($_DFF_PN0_) from module filt_ppi (D = $abc$141768$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141768$auto_141776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141768$auto_141775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141768$auto_141774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141768$auto_141773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141768$auto_141772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141768$auto_141771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141768$auto_141770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141768$auto_141769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141553$auto_141577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141553$auto_141576 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n455_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141553$auto_141575 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n453_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141553$auto_141574 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n451_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141553$auto_141573 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n449_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141553$auto_141572 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n447_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141553$auto_141571 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n445_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141553$auto_141570 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n443_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141553$auto_141569 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n441_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141553$auto_141568 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n439_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141553$auto_141567 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n437_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141553$auto_141566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141553$auto_141565 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n434_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141553$auto_141564 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n432_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141553$auto_141563 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n430_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141553$auto_141562 ($_DFF_PN0_) from module filt_ppi (D = $abc$141553$new_n428_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141553$auto_141561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141553$auto_141560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141553$auto_141559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141553$auto_141558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141553$auto_141557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141553$auto_141556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141553$auto_141555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141553$auto_141554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$137790$auto_138342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138329 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138328 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138327 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138326 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138309 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138308 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138306 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138300 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138299 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138296 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138295 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138294 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138292 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138291 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138290 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138289 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138288 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138287 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138286 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138285 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138284 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138283 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138282 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138281 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138280 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138279 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138278 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138277 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138262 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138261 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138260 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138259 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138258 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138257 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138256 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138255 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138254 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138253 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138252 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138251 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138250 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138249 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138248 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138247 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138246 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138245 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138244 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138243 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138242 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138241 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138240 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138239 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138238 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138229 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138228 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138226 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138225 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138224 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138223 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138222 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138221 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138220 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138219 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138218 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138217 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138216 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138215 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138200 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138192 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138191 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138190 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138189 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138188 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138187 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138182 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138181 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138180 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138171 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138170 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138169 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138168 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138167 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138166 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138164 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138163 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138160 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138159 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138158 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138157 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138156 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138155 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138154 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138153 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138152 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138151 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138150 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138149 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138148 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138147 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138146 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138145 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138144 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138143 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138142 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138141 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138140 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138139 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138138 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138137 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138136 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138135 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138134 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138133 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138084 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138083 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138080 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138078 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138077 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138076 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138075 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138074 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138073 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138072 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138071 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138070 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138069 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138068 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138067 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138066 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138065 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138064 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138063 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138062 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138061 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138051 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138049 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138048 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138047 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138046 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138045 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138044 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138043 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138042 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138041 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138040 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138039 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138038 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138037 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138036 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138035 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138034 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138033 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138032 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138031 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138030 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_138023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_138022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_138021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_138020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_138019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_138018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_138017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_138016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_138015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_138014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_138013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_138012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_138011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_138010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_138009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_138008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_138007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_138006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_138005 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_138004 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_138003 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_138002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_138001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_138000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137966 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137965 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$137790$auto_137814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$137790$auto_137813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$137790$auto_137812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$137790$auto_137811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$137790$auto_137810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$137790$auto_137809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$137790$auto_137808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$137790$auto_137807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$137790$auto_137806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$137790$auto_137805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$137790$auto_137804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$137790$auto_137803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$137790$auto_137802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$137790$auto_137801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$137790$auto_137800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$137790$auto_137799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$137790$auto_137798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$137790$auto_137797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$137790$auto_137796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$137790$auto_137795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$137790$auto_137794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$137790$auto_137793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$137790$auto_137792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$137790$auto_137791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$133899$auto_133929 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$133899$auto_133928 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133927 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133926 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133925 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133924 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133923 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133922 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133921 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133920 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133919 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133918 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133917 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133916 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133915 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133914 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133913 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133912 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133911 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133910 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133909 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133908 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133907 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133906 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133905 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133904 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133903 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133902 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133901 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$133899$auto_133900 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
[#visit=1355, #solve=0, #remove=0, time=0.16 sec.]

8.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1348 unused cells and 1348 unused wires.
<suppressed ~1349 debug messages>

8.295. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

8.296. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

8.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.302. Executing OPT_SHARE pass.

8.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.15 sec.]

8.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.311. Executing OPT_SHARE pass.

8.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.15 sec.]

8.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.318. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.320. Executing OPT_SHARE pass.

8.321. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.18 sec.]

8.322. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1354, #remove=0, time=0.30 sec.]

8.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.325. Executing BMUXMAP pass.

8.326. Executing DEMUXMAP pass.

8.327. Executing SPLITNETS pass (splitting up multi-bit signals).

8.328. Executing ABC pass (technology mapping using ABC).

8.328.1. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Extracted 6634 gates and 8846 wires to a netlist network with 2212 inputs and 1018 outputs (dfl=1).

8.328.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2212  #Luts =  2958  Max Lvl =   5  Avg Lvl =   2.53  [   0.24 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2212  #Luts =  2795  Max Lvl =   5  Avg Lvl =   2.62  [   7.56 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2212  #Luts =  2754  Max Lvl =   5  Avg Lvl =   2.59  [  11.47 sec. at Pass 2]{map}[6]
DE:   #PIs = 2212  #Luts =  2747  Max Lvl =   5  Avg Lvl =   2.57  [  11.17 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2212  #Luts =  2742  Max Lvl =   5  Avg Lvl =   2.51  [  11.20 sec. at Pass 4]{map}[16]
DE:   #PIs = 2212  #Luts =  2724  Max Lvl =   5  Avg Lvl =   2.51  [  11.57 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2724  Max Lvl =   5  Avg Lvl =   2.51  [  11.12 sec. at Pass 6]{map}[16]
DE:   #PIs = 2212  #Luts =  2718  Max Lvl =   5  Avg Lvl =   2.65  [  11.21 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2710  Max Lvl =   5  Avg Lvl =   2.65  [  10.86 sec. at Pass 8]{map}[16]
DE:   #PIs = 2212  #Luts =  2710  Max Lvl =   5  Avg Lvl =   2.65  [  12.74 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  10.96 sec. at Pass 10]{map}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  12.07 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  12.97 sec. at Pass 12]{map}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  12.31 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  11.41 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  11.28 sec. at Pass 15]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [  11.28 sec. at Pass 15]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2705  Max Lvl =   5  Avg Lvl =   2.65  [   7.40 sec. at Pass 16]{finalMap}[16]
DE:   
DE:   total time =  188.88 sec.
[Time = 191.19 sec.]

8.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.330. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.332. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.333. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.334. Executing OPT_SHARE pass.

8.335. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.09 sec.]

8.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 8840 unused wires.
<suppressed ~1 debug messages>

8.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.338. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.344. Executing OPT_SHARE pass.

8.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.09 sec.]

8.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.351. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.353. Executing OPT_SHARE pass.

8.354. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.09 sec.]

8.355. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1354, #remove=0, time=0.54 sec.]

8.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.358. Printing statistics.

=== filt_ppi ===

   Number of wires:               2357
   Number of wire bits:          17815
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4687
     $_DFFE_NN0P_                   37
     $_DFFE_PN0P_                 1318
     $lut                         2705
     CARRY                         598
     DSP19X2                        29

8.359. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.360. Executing RS_DFFSR_CONV pass.

8.361. Printing statistics.

=== filt_ppi ===

   Number of wires:               2357
   Number of wire bits:          17815
   Number of public wires:         415
   Number of public wire bits:   12336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4687
     $_DFFE_NN0P_                   37
     $_DFFE_PN0P_                 1318
     $lut                         2705
     CARRY                         598
     DSP19X2                        29

8.362. Executing TECHMAP pass (map to technology primitives).

8.362.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.362.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

8.362.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~4182 debug messages>

8.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~103078 debug messages>

8.364. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.366. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~24054 debug messages>
Removed a total of 8018 cells.

8.367. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.26 sec.]

8.368. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 16544 unused wires.
<suppressed ~1 debug messages>

8.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~246 debug messages>

8.370. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.372. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.373. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.374. Executing OPT_SHARE pass.

8.375. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.24 sec.]

8.376. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

8.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.378. Executing TECHMAP pass (map to technology primitives).

8.378.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.378.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

8.379. Executing ABC pass (technology mapping using ABC).

8.379.1. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Extracted 10155 gates and 12369 wires to a netlist network with 2212 inputs and 1018 outputs (dfl=1).

8.379.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2212  #Luts =  2728  Max Lvl =   5  Avg Lvl =   2.64  [   0.35 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2212  #Luts =  2728  Max Lvl =   5  Avg Lvl =   2.64  [   7.74 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2212  #Luts =  2698  Max Lvl =   5  Avg Lvl =   2.68  [   9.10 sec. at Pass 2]{map}[6]
DE:   #PIs = 2212  #Luts =  2693  Max Lvl =   5  Avg Lvl =   2.67  [  11.95 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2212  #Luts =  2690  Max Lvl =   5  Avg Lvl =   2.69  [  11.34 sec. at Pass 4]{map}[16]
DE:   #PIs = 2212  #Luts =  2684  Max Lvl =   5  Avg Lvl =   2.69  [  12.37 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2684  Max Lvl =   5  Avg Lvl =   2.69  [  11.37 sec. at Pass 6]{map}[16]
DE:   #PIs = 2212  #Luts =  2683  Max Lvl =   5  Avg Lvl =   2.69  [  11.73 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2678  Max Lvl =   5  Avg Lvl =   2.69  [  12.65 sec. at Pass 8]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  12.32 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  12.57 sec. at Pass 10]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  12.56 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  11.69 sec. at Pass 12]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  12.01 sec. at Pass 13]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  11.15 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [  11.43 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.69  [   7.32 sec. at Pass 15]{finalMap}[16]
DE:   
DE:   total time =  179.74 sec.
[Time = 182.11 sec.]

8.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

8.381. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.383. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

8.384. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

8.385. Executing OPT_SHARE pass.

8.386. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.09 sec.]

8.387. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 8831 unused wires.
<suppressed ~1 debug messages>

8.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

8.389. Executing HIERARCHY pass (managing design hierarchy).

8.389.1. Analyzing design hierarchy..
Top module:  \filt_ppi

8.389.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Removed 0 unused modules.

8.390. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 272 unused wires.
<suppressed ~272 debug messages>

8.391. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.392. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-365.10.
Generating RTLIL representation for module `\I_FAB'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.1-394.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-474.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.1-490.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:500.1-514.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:524.1-538.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.1-561.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.1-584.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-602.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.1-624.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.1-638.10.
Generating RTLIL representation for module `\O_FAB'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.1-657.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.1-684.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-712.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.1-736.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.1-763.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.1-812.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.1-861.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:871.1-877.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:887.1-893.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:903.1-911.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.1-929.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.1-994.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.1-1033.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1050.1-1055.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.1-1068.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.1-1083.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1106.1-1112.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.1-1127.10.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\i_clk' has no associated I_BUF
WARNING: port '\i_data' has no associated I_BUF
WARNING: port '\i_ena' has no associated I_BUF
WARNING: port '\i_fclk' has no associated I_BUF
WARNING: port '\i_rst_an' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting CLK_BUF before '$ibuf_i_fclk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting FCLK_BUF before '\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk'
INFO: inserting CLK_BUF before '$ibuf_i_clk'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\o_data' has no associated O_BUF
WARNING: OUTPUT port '\o_sclk' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers
 *****************************

8.393. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

8.394. Executing TECHMAP pass (map to technology primitives).

8.394.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.394.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~45 debug messages>

8.395. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 117 unused wires.
<suppressed ~1 debug messages>

8.396. Printing statistics.

=== filt_ppi ===

   Number of wires:               2093
   Number of wire bits:           8303
   Number of public wires:         143
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4727
     $lut                         2674
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     O_BUF                          27

8.397. Executing TECHMAP pass (map to technology primitives).

8.397.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.397.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4913 debug messages>

8.398. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 5348 unused wires.
<suppressed ~1 debug messages>

8.399. Printing statistics.

=== filt_ppi ===

   Number of wires:               2093
   Number of wire bits:           8303
   Number of public wires:         143
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4727
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            6
     LUT2                          335
     LUT3                          156
     LUT4                          175
     LUT5                          331
     LUT6                         1671
     O_BUF                          27


==========================
Post Design clean up ... 

Split to bits ... 

8.400. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.11 sec.]
Building Sig2cells ...  [0.04 sec.]
Building Sig2sig ...    [0.01 sec.]
Backward clean up ...   [0.04 sec.]
Before cleanup :

8.401. Printing statistics.

=== filt_ppi ===

   Number of wires:               8271
   Number of wire bits:           8303
   Number of public wires:        2752
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4727
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            6
     LUT2                          335
     LUT3                          156
     LUT4                          175
     LUT5                          331
     LUT6                         1671
     O_BUFT                         27

 --------------------------
   Removed assigns : 953
   Removed wires   : 2171
   Removed cells   : 4
 --------------------------
After cleanup :

8.402. Printing statistics.

=== filt_ppi ===

   Number of wires:               6332
   Number of wire bits:           6364
   Number of public wires:        2544
   Number of public wire bits:    2576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4723
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            2
     LUT2                          335
     LUT3                          156
     LUT4                          175
     LUT5                          331
     LUT6                         1671
     O_BUFT                         27


Total time for 'obs_clean' ...   
 [0.29 sec.]

8.403. Executing SPLITNETS pass (splitting up multi-bit signals).

8.404. Executing HIERARCHY pass (managing design hierarchy).

8.404.1. Analyzing design hierarchy..
Top module:  \filt_ppi

8.404.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

8.405. Printing statistics.

=== filt_ppi ===

   Number of wires:               6332
   Number of wire bits:           6364
   Number of public wires:        2544
   Number of public wire bits:    2576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4723
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            2
     LUT2                          335
     LUT3                          156
     LUT4                          175
     LUT5                          331
     LUT6                         1671
     O_BUFT                         27

   Number of LUTs:                2670
   Number of REGs:                1355
   Number of CARRY ADDERs:         598
   Number of CARRY CHAINs:          23 (23x26)

8.406. Executing Verilog backend.
Dumping module `\filt_ppi'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

8.407. Executing Verilog backend.
Dumping module `\filt_ppi'.

8.407.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

8.407.2. Executing RTLIL backend.
Output filename: design.rtlil

8.407.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 4 unused wires.

8.407.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_filt_ppi.
<suppressed ~1 debug messages>

8.407.5. Executing Verilog backend.
Dumping module `\filt_ppi'.

8.407.5.1. Executing BLIF backend.

8.407.5.2. Executing Verilog backend.
Dumping module `\filt_ppi'.

8.407.5.2.1. Executing BLIF backend.

8.407.5.2.2. Executing Verilog backend.
Dumping module `\fabric_filt_ppi'.

8.407.5.2.2.1. Executing BLIF backend.

Warnings: 433 unique messages, 433 total
End of script. Logfile hash: cf9ce9d687, CPU: user 109.33s system 6.46s, MEM: 335.60 MB peak
Yosys 0.38 (git sha1 f4ba13281, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 10x abc (4370 sec), 0% 83x opt_expr (35 sec), ...
