#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 21 15:16:08 2019
# Process ID: 8244
# Current directory: C:/Users/Taihao Liu/Desktop/Final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23272 C:\Users\Taihao Liu\Desktop\Final_project\Final_project.xpr
# Log file: C:/Users/Taihao Liu/Desktop/Final_project/vivado.log
# Journal file: C:/Users/Taihao Liu/Desktop/Final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Taihao Liu/Desktop/Final_project/Final_project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 735.254 ; gain = 81.262
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'final_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
"xelab -wto ff1e767afb4b48cd8cbf5517e9e2b8d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff1e767afb4b48cd8cbf5517e9e2b8d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3427] illegal recursive design instantiation, instance name 'tb' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'final_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-311] analyzing module program_counter_cal
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-311] analyzing module pl_inst_mem
INFO: [VRFC 10-311] analyzing module pipeif_id
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module pipeidcu
INFO: [VRFC 10-311] analyzing module pipeid_exe
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'd_lui' is used before its declaration [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:466]
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module pipeexe_mem
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-311] analyzing module pl_data_mem
INFO: [VRFC 10-311] analyzing module pipemem_wb
INFO: [VRFC 10-311] analyzing module pipewb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sim_1/new/final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
"xelab -wto ff1e767afb4b48cd8cbf5517e9e2b8d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff1e767afb4b48cd8cbf5517e9e2b8d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter_cal
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.pl_inst_mem
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeif_id
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.pipeid
Compiling module xil_defaultlib.pipeid_exe
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeexe_mem
Compiling module xil_defaultlib.pl_data_mem
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemem_wb
Compiling module xil_defaultlib.pipewb
Compiling module xil_defaultlib.pipelinedcpu
Compiling module xil_defaultlib.final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_tb_behav -key {Behavioral:sim_1:Functional:final_tb} -tclbatch {final_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 814.125 ; gain = 22.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 814.125 ; gain = 22.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 15:21:00 2019...
