<!--- @file
  Figures

  Copyright (c) 2019, Intel Corporation. All rights reserved.<BR>

  Redistribution and use in source (original document form) and 'compiled'
  forms (converted to PDF, epub, HTML and other formats) with or without
  modification, are permitted provided that the following conditions are met:

  1) Redistributions of source code (original document form) must retain the
     above copyright notice, this list of conditions and the following
     disclaimer as the first lines of this file unmodified.

  2) Redistributions in compiled form (transformed to other DTDs, converted to
     PDF, epub, HTML and other formats) must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.

  THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR
  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
  EVENT SHALL TIANOCORE PROJECT  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF
  ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

-->

### Figures

* [Figure 1 Minimum Platform Architecture Overview](2_architecture/README.md#figure-1-minimum-platform-architecture-overview)
* [Figure 2 Minimum Platform Architecture High Level Sequence](2_architecture/README.md#figure-2-minimum-platform-architecture-high-level-sequence)
* [Figure 3 Example of a Minimal Platform Firmware Stack](2_architecture/24_organization.md#figure-3-example-of-a-minimal-platform-firmware-stack)
* [Figure 4 Stage I Main Control Flow](3_stage_1_minimum_debug/README.md#figure-4-stage-i-main-control-flow)
* [Figure 5 Stage II Main Control Flow](4_stage_2_memory_functional/41_overview.md#figure-5-stage-ii-main-control-flow)
* [Figure 6 Non-FSP Policy Data Flow](4_stage_2_memory_functional/46_data_flows.md#figure-6-non-fsp-policy-data-flow)
* [Figure 7 FSP Policy Data Flow](4_stage_2_memory_functional/46_data_flows.md#figure-7-fsp-policy-data-flow)
* [Figure 8 Stage III Main Control Flow](5_stage_3_boot_to_uefi_shell/51_overview.md#figure-8-stage-iii-main-control-flow)
* [Figure 9 Stage IV Main Control Flow](6_stage_4_boot_to_os/61_overview.md#figure-9-stage-iv-control-flow)
* [Figure 10 Full BDS Hook Point Map](appendix_a_full_maps/a3_bds_hook_points.md#figure-10-full-bds-hook-point-map)
* [Figure 11 Test Point Check Infrastructure](appendix_b_global_configuration/b2_test_point_check_infrastructure.md#figure-11-test-point-check-infrastructure)
* [Figure 12 ACPI Platform Flow](appendix_c_acpi/c4_flow_diagrams.md#figure-12-acpi-platform-flow)
