|Entry
in_clk_50mhz => Vram:e_vram.clock
in_clk_50mhz => stack~20.CLK
in_clk_50mhz => stack~0.CLK
in_clk_50mhz => stack~1.CLK
in_clk_50mhz => stack~2.CLK
in_clk_50mhz => stack~3.CLK
in_clk_50mhz => stack~4.CLK
in_clk_50mhz => stack~5.CLK
in_clk_50mhz => stack~6.CLK
in_clk_50mhz => stack~7.CLK
in_clk_50mhz => stack~8.CLK
in_clk_50mhz => stack~9.CLK
in_clk_50mhz => stack~10.CLK
in_clk_50mhz => stack~11.CLK
in_clk_50mhz => stack~12.CLK
in_clk_50mhz => stack~13.CLK
in_clk_50mhz => stack~14.CLK
in_clk_50mhz => stack~15.CLK
in_clk_50mhz => stack~16.CLK
in_clk_50mhz => stack~17.CLK
in_clk_50mhz => stack~18.CLK
in_clk_50mhz => stack~19.CLK
in_clk_50mhz => vga_outColor[0].CLK
in_clk_50mhz => vga_outColor[1].CLK
in_clk_50mhz => vga_outColor[2].CLK
in_clk_50mhz => vram_a_data[0].CLK
in_clk_50mhz => vram_a_data[1].CLK
in_clk_50mhz => vram_a_data[2].CLK
in_clk_50mhz => vram_a_data[3].CLK
in_clk_50mhz => vram_a_data[4].CLK
in_clk_50mhz => vram_a_data[5].CLK
in_clk_50mhz => vram_a_data[6].CLK
in_clk_50mhz => vram_a_data[7].CLK
in_clk_50mhz => vram_a_data[8].CLK
in_clk_50mhz => vram_a_data[9].CLK
in_clk_50mhz => vram_a_data[10].CLK
in_clk_50mhz => vram_a_data[11].CLK
in_clk_50mhz => vram_a_data[12].CLK
in_clk_50mhz => vram_a_data[13].CLK
in_clk_50mhz => vram_a_data[14].CLK
in_clk_50mhz => vram_a_data[15].CLK
in_clk_50mhz => vram_a_data[16].CLK
in_clk_50mhz => vram_a_data[17].CLK
in_clk_50mhz => vram_a_data[18].CLK
in_clk_50mhz => vram_a_data[19].CLK
in_clk_50mhz => vram_a_data[20].CLK
in_clk_50mhz => vram_a_data[21].CLK
in_clk_50mhz => vram_a_data[22].CLK
in_clk_50mhz => vram_a_data[23].CLK
in_clk_50mhz => vram_a_data[24].CLK
in_clk_50mhz => vram_a_data[25].CLK
in_clk_50mhz => vram_a_data[26].CLK
in_clk_50mhz => vram_a_data[27].CLK
in_clk_50mhz => vram_a_data[28].CLK
in_clk_50mhz => vram_a_data[29].CLK
in_clk_50mhz => vram_a_data[30].CLK
in_clk_50mhz => vram_a_data[31].CLK
in_clk_50mhz => vram_a_data[32].CLK
in_clk_50mhz => vram_a_data[33].CLK
in_clk_50mhz => vram_a_data[34].CLK
in_clk_50mhz => vram_a_data[35].CLK
in_clk_50mhz => vram_a_data[36].CLK
in_clk_50mhz => vram_a_data[37].CLK
in_clk_50mhz => vram_a_data[38].CLK
in_clk_50mhz => vram_a_data[39].CLK
in_clk_50mhz => vram_a_data[40].CLK
in_clk_50mhz => vram_a_data[41].CLK
in_clk_50mhz => vram_a_data[42].CLK
in_clk_50mhz => vram_a_data[43].CLK
in_clk_50mhz => vram_a_data[44].CLK
in_clk_50mhz => vram_a_data[45].CLK
in_clk_50mhz => vram_a_data[46].CLK
in_clk_50mhz => vram_a_data[47].CLK
in_clk_50mhz => vram_a_data[48].CLK
in_clk_50mhz => vram_a_data[49].CLK
in_clk_50mhz => vram_a_data[50].CLK
in_clk_50mhz => vram_a_data[51].CLK
in_clk_50mhz => vram_a_data[52].CLK
in_clk_50mhz => vram_a_data[53].CLK
in_clk_50mhz => vram_a_data[54].CLK
in_clk_50mhz => vram_a_data[55].CLK
in_clk_50mhz => vram_a_data[56].CLK
in_clk_50mhz => vram_a_data[57].CLK
in_clk_50mhz => vram_a_data[58].CLK
in_clk_50mhz => vram_a_data[59].CLK
in_clk_50mhz => vram_a_data[60].CLK
in_clk_50mhz => vram_a_data[61].CLK
in_clk_50mhz => vram_a_data[62].CLK
in_clk_50mhz => vram_a_data[63].CLK
in_clk_50mhz => vram_a_addr[0].CLK
in_clk_50mhz => vram_a_addr[1].CLK
in_clk_50mhz => vram_a_addr[2].CLK
in_clk_50mhz => vram_a_addr[3].CLK
in_clk_50mhz => vram_a_addr[4].CLK
in_clk_50mhz => ram_data[0].CLK
in_clk_50mhz => ram_data[1].CLK
in_clk_50mhz => ram_data[2].CLK
in_clk_50mhz => ram_data[3].CLK
in_clk_50mhz => ram_data[4].CLK
in_clk_50mhz => ram_data[5].CLK
in_clk_50mhz => ram_data[6].CLK
in_clk_50mhz => ram_data[7].CLK
in_clk_50mhz => regLoadSave_counter[0].CLK
in_clk_50mhz => regLoadSave_counter[1].CLK
in_clk_50mhz => regLoadSave_counter[2].CLK
in_clk_50mhz => regLoadSave_counter[3].CLK
in_clk_50mhz => regLoadSave_counter[4].CLK
in_clk_50mhz => regLoadSave_counter[5].CLK
in_clk_50mhz => regLoadSave_counter[6].CLK
in_clk_50mhz => regLoadSave_counter[7].CLK
in_clk_50mhz => regLoadSave_counter[8].CLK
in_clk_50mhz => regLoadSave_counter[9].CLK
in_clk_50mhz => regLoadSave_counter[10].CLK
in_clk_50mhz => regLoadSave_counter[11].CLK
in_clk_50mhz => regLoadSave_counter[12].CLK
in_clk_50mhz => regLoadSave_counter[13].CLK
in_clk_50mhz => regLoadSave_counter[14].CLK
in_clk_50mhz => regLoadSave_counter[15].CLK
in_clk_50mhz => regLoadSave_counter[16].CLK
in_clk_50mhz => regLoadSave_counter[17].CLK
in_clk_50mhz => regLoadSave_counter[18].CLK
in_clk_50mhz => regLoadSave_counter[19].CLK
in_clk_50mhz => regLoadSave_counter[20].CLK
in_clk_50mhz => regLoadSave_counter[21].CLK
in_clk_50mhz => regLoadSave_counter[22].CLK
in_clk_50mhz => regLoadSave_counter[23].CLK
in_clk_50mhz => regLoadSave_counter[24].CLK
in_clk_50mhz => regLoadSave_counter[25].CLK
in_clk_50mhz => regLoadSave_counter[26].CLK
in_clk_50mhz => regLoadSave_counter[27].CLK
in_clk_50mhz => regLoadSave_counter[28].CLK
in_clk_50mhz => regLoadSave_counter[29].CLK
in_clk_50mhz => regLoadSave_counter[30].CLK
in_clk_50mhz => regLoadSave_counter[31].CLK
in_clk_50mhz => draw_counter[0].CLK
in_clk_50mhz => draw_counter[1].CLK
in_clk_50mhz => draw_counter[2].CLK
in_clk_50mhz => draw_counter[3].CLK
in_clk_50mhz => draw_counter[4].CLK
in_clk_50mhz => draw_counter[5].CLK
in_clk_50mhz => draw_counter[6].CLK
in_clk_50mhz => draw_counter[7].CLK
in_clk_50mhz => draw_counter[8].CLK
in_clk_50mhz => draw_counter[9].CLK
in_clk_50mhz => draw_counter[10].CLK
in_clk_50mhz => draw_counter[11].CLK
in_clk_50mhz => draw_counter[12].CLK
in_clk_50mhz => draw_counter[13].CLK
in_clk_50mhz => draw_counter[14].CLK
in_clk_50mhz => draw_counter[15].CLK
in_clk_50mhz => draw_counter[16].CLK
in_clk_50mhz => draw_counter[17].CLK
in_clk_50mhz => draw_counter[18].CLK
in_clk_50mhz => draw_counter[19].CLK
in_clk_50mhz => draw_counter[20].CLK
in_clk_50mhz => draw_counter[21].CLK
in_clk_50mhz => draw_counter[22].CLK
in_clk_50mhz => draw_counter[23].CLK
in_clk_50mhz => draw_counter[24].CLK
in_clk_50mhz => draw_counter[25].CLK
in_clk_50mhz => draw_counter[26].CLK
in_clk_50mhz => draw_counter[27].CLK
in_clk_50mhz => draw_counter[28].CLK
in_clk_50mhz => draw_counter[29].CLK
in_clk_50mhz => draw_counter[30].CLK
in_clk_50mhz => draw_counter[31].CLK
in_clk_50mhz => reg_i[0].CLK
in_clk_50mhz => reg_i[1].CLK
in_clk_50mhz => reg_i[2].CLK
in_clk_50mhz => reg_i[3].CLK
in_clk_50mhz => reg_i[4].CLK
in_clk_50mhz => reg_i[5].CLK
in_clk_50mhz => reg_i[6].CLK
in_clk_50mhz => reg_i[7].CLK
in_clk_50mhz => reg_i[8].CLK
in_clk_50mhz => reg_i[9].CLK
in_clk_50mhz => reg_i[10].CLK
in_clk_50mhz => reg_i[11].CLK
in_clk_50mhz => reg_i[12].CLK
in_clk_50mhz => reg_i[13].CLK
in_clk_50mhz => reg_i[14].CLK
in_clk_50mhz => reg_i[15].CLK
in_clk_50mhz => regs_generic[0][0].CLK
in_clk_50mhz => regs_generic[0][1].CLK
in_clk_50mhz => regs_generic[0][2].CLK
in_clk_50mhz => regs_generic[0][3].CLK
in_clk_50mhz => regs_generic[0][4].CLK
in_clk_50mhz => regs_generic[0][5].CLK
in_clk_50mhz => regs_generic[0][6].CLK
in_clk_50mhz => regs_generic[0][7].CLK
in_clk_50mhz => regs_generic[1][0].CLK
in_clk_50mhz => regs_generic[1][1].CLK
in_clk_50mhz => regs_generic[1][2].CLK
in_clk_50mhz => regs_generic[1][3].CLK
in_clk_50mhz => regs_generic[1][4].CLK
in_clk_50mhz => regs_generic[1][5].CLK
in_clk_50mhz => regs_generic[1][6].CLK
in_clk_50mhz => regs_generic[1][7].CLK
in_clk_50mhz => regs_generic[2][0].CLK
in_clk_50mhz => regs_generic[2][1].CLK
in_clk_50mhz => regs_generic[2][2].CLK
in_clk_50mhz => regs_generic[2][3].CLK
in_clk_50mhz => regs_generic[2][4].CLK
in_clk_50mhz => regs_generic[2][5].CLK
in_clk_50mhz => regs_generic[2][6].CLK
in_clk_50mhz => regs_generic[2][7].CLK
in_clk_50mhz => regs_generic[3][0].CLK
in_clk_50mhz => regs_generic[3][1].CLK
in_clk_50mhz => regs_generic[3][2].CLK
in_clk_50mhz => regs_generic[3][3].CLK
in_clk_50mhz => regs_generic[3][4].CLK
in_clk_50mhz => regs_generic[3][5].CLK
in_clk_50mhz => regs_generic[3][6].CLK
in_clk_50mhz => regs_generic[3][7].CLK
in_clk_50mhz => regs_generic[4][0].CLK
in_clk_50mhz => regs_generic[4][1].CLK
in_clk_50mhz => regs_generic[4][2].CLK
in_clk_50mhz => regs_generic[4][3].CLK
in_clk_50mhz => regs_generic[4][4].CLK
in_clk_50mhz => regs_generic[4][5].CLK
in_clk_50mhz => regs_generic[4][6].CLK
in_clk_50mhz => regs_generic[4][7].CLK
in_clk_50mhz => regs_generic[5][0].CLK
in_clk_50mhz => regs_generic[5][1].CLK
in_clk_50mhz => regs_generic[5][2].CLK
in_clk_50mhz => regs_generic[5][3].CLK
in_clk_50mhz => regs_generic[5][4].CLK
in_clk_50mhz => regs_generic[5][5].CLK
in_clk_50mhz => regs_generic[5][6].CLK
in_clk_50mhz => regs_generic[5][7].CLK
in_clk_50mhz => regs_generic[6][0].CLK
in_clk_50mhz => regs_generic[6][1].CLK
in_clk_50mhz => regs_generic[6][2].CLK
in_clk_50mhz => regs_generic[6][3].CLK
in_clk_50mhz => regs_generic[6][4].CLK
in_clk_50mhz => regs_generic[6][5].CLK
in_clk_50mhz => regs_generic[6][6].CLK
in_clk_50mhz => regs_generic[6][7].CLK
in_clk_50mhz => regs_generic[7][0].CLK
in_clk_50mhz => regs_generic[7][1].CLK
in_clk_50mhz => regs_generic[7][2].CLK
in_clk_50mhz => regs_generic[7][3].CLK
in_clk_50mhz => regs_generic[7][4].CLK
in_clk_50mhz => regs_generic[7][5].CLK
in_clk_50mhz => regs_generic[7][6].CLK
in_clk_50mhz => regs_generic[7][7].CLK
in_clk_50mhz => regs_generic[8][0].CLK
in_clk_50mhz => regs_generic[8][1].CLK
in_clk_50mhz => regs_generic[8][2].CLK
in_clk_50mhz => regs_generic[8][3].CLK
in_clk_50mhz => regs_generic[8][4].CLK
in_clk_50mhz => regs_generic[8][5].CLK
in_clk_50mhz => regs_generic[8][6].CLK
in_clk_50mhz => regs_generic[8][7].CLK
in_clk_50mhz => regs_generic[9][0].CLK
in_clk_50mhz => regs_generic[9][1].CLK
in_clk_50mhz => regs_generic[9][2].CLK
in_clk_50mhz => regs_generic[9][3].CLK
in_clk_50mhz => regs_generic[9][4].CLK
in_clk_50mhz => regs_generic[9][5].CLK
in_clk_50mhz => regs_generic[9][6].CLK
in_clk_50mhz => regs_generic[9][7].CLK
in_clk_50mhz => regs_generic[10][0].CLK
in_clk_50mhz => regs_generic[10][1].CLK
in_clk_50mhz => regs_generic[10][2].CLK
in_clk_50mhz => regs_generic[10][3].CLK
in_clk_50mhz => regs_generic[10][4].CLK
in_clk_50mhz => regs_generic[10][5].CLK
in_clk_50mhz => regs_generic[10][6].CLK
in_clk_50mhz => regs_generic[10][7].CLK
in_clk_50mhz => regs_generic[11][0].CLK
in_clk_50mhz => regs_generic[11][1].CLK
in_clk_50mhz => regs_generic[11][2].CLK
in_clk_50mhz => regs_generic[11][3].CLK
in_clk_50mhz => regs_generic[11][4].CLK
in_clk_50mhz => regs_generic[11][5].CLK
in_clk_50mhz => regs_generic[11][6].CLK
in_clk_50mhz => regs_generic[11][7].CLK
in_clk_50mhz => regs_generic[12][0].CLK
in_clk_50mhz => regs_generic[12][1].CLK
in_clk_50mhz => regs_generic[12][2].CLK
in_clk_50mhz => regs_generic[12][3].CLK
in_clk_50mhz => regs_generic[12][4].CLK
in_clk_50mhz => regs_generic[12][5].CLK
in_clk_50mhz => regs_generic[12][6].CLK
in_clk_50mhz => regs_generic[12][7].CLK
in_clk_50mhz => regs_generic[13][0].CLK
in_clk_50mhz => regs_generic[13][1].CLK
in_clk_50mhz => regs_generic[13][2].CLK
in_clk_50mhz => regs_generic[13][3].CLK
in_clk_50mhz => regs_generic[13][4].CLK
in_clk_50mhz => regs_generic[13][5].CLK
in_clk_50mhz => regs_generic[13][6].CLK
in_clk_50mhz => regs_generic[13][7].CLK
in_clk_50mhz => regs_generic[14][0].CLK
in_clk_50mhz => regs_generic[14][1].CLK
in_clk_50mhz => regs_generic[14][2].CLK
in_clk_50mhz => regs_generic[14][3].CLK
in_clk_50mhz => regs_generic[14][4].CLK
in_clk_50mhz => regs_generic[14][5].CLK
in_clk_50mhz => regs_generic[14][6].CLK
in_clk_50mhz => regs_generic[14][7].CLK
in_clk_50mhz => regs_generic[15][0].CLK
in_clk_50mhz => regs_generic[15][1].CLK
in_clk_50mhz => regs_generic[15][2].CLK
in_clk_50mhz => regs_generic[15][3].CLK
in_clk_50mhz => regs_generic[15][4].CLK
in_clk_50mhz => regs_generic[15][5].CLK
in_clk_50mhz => regs_generic[15][6].CLK
in_clk_50mhz => regs_generic[15][7].CLK
in_clk_50mhz => stack_pointer[0].CLK
in_clk_50mhz => stack_pointer[1].CLK
in_clk_50mhz => stack_pointer[2].CLK
in_clk_50mhz => stack_pointer[3].CLK
in_clk_50mhz => stack_pointer[4].CLK
in_clk_50mhz => stack_pointer[5].CLK
in_clk_50mhz => stack_pointer[6].CLK
in_clk_50mhz => stack_pointer[7].CLK
in_clk_50mhz => stack_pointer[8].CLK
in_clk_50mhz => stack_pointer[9].CLK
in_clk_50mhz => stack_pointer[10].CLK
in_clk_50mhz => stack_pointer[11].CLK
in_clk_50mhz => stack_pointer[12].CLK
in_clk_50mhz => stack_pointer[13].CLK
in_clk_50mhz => stack_pointer[14].CLK
in_clk_50mhz => stack_pointer[15].CLK
in_clk_50mhz => stack_pointer[16].CLK
in_clk_50mhz => stack_pointer[17].CLK
in_clk_50mhz => stack_pointer[18].CLK
in_clk_50mhz => stack_pointer[19].CLK
in_clk_50mhz => stack_pointer[20].CLK
in_clk_50mhz => stack_pointer[21].CLK
in_clk_50mhz => stack_pointer[22].CLK
in_clk_50mhz => stack_pointer[23].CLK
in_clk_50mhz => stack_pointer[24].CLK
in_clk_50mhz => stack_pointer[25].CLK
in_clk_50mhz => stack_pointer[26].CLK
in_clk_50mhz => stack_pointer[27].CLK
in_clk_50mhz => stack_pointer[28].CLK
in_clk_50mhz => stack_pointer[29].CLK
in_clk_50mhz => stack_pointer[30].CLK
in_clk_50mhz => stack_pointer[31].CLK
in_clk_50mhz => cls_counter[0].CLK
in_clk_50mhz => cls_counter[1].CLK
in_clk_50mhz => cls_counter[2].CLK
in_clk_50mhz => cls_counter[3].CLK
in_clk_50mhz => cls_counter[4].CLK
in_clk_50mhz => cls_counter[5].CLK
in_clk_50mhz => cls_counter[6].CLK
in_clk_50mhz => cls_counter[7].CLK
in_clk_50mhz => cls_counter[8].CLK
in_clk_50mhz => cls_counter[9].CLK
in_clk_50mhz => cls_counter[10].CLK
in_clk_50mhz => cls_counter[11].CLK
in_clk_50mhz => cls_counter[12].CLK
in_clk_50mhz => cls_counter[13].CLK
in_clk_50mhz => cls_counter[14].CLK
in_clk_50mhz => cls_counter[15].CLK
in_clk_50mhz => cls_counter[16].CLK
in_clk_50mhz => cls_counter[17].CLK
in_clk_50mhz => cls_counter[18].CLK
in_clk_50mhz => cls_counter[19].CLK
in_clk_50mhz => cls_counter[20].CLK
in_clk_50mhz => cls_counter[21].CLK
in_clk_50mhz => cls_counter[22].CLK
in_clk_50mhz => cls_counter[23].CLK
in_clk_50mhz => cls_counter[24].CLK
in_clk_50mhz => cls_counter[25].CLK
in_clk_50mhz => cls_counter[26].CLK
in_clk_50mhz => cls_counter[27].CLK
in_clk_50mhz => cls_counter[28].CLK
in_clk_50mhz => cls_counter[29].CLK
in_clk_50mhz => cls_counter[30].CLK
in_clk_50mhz => cls_counter[31].CLK
in_clk_50mhz => reg_pc[0].CLK
in_clk_50mhz => reg_pc[1].CLK
in_clk_50mhz => reg_pc[2].CLK
in_clk_50mhz => reg_pc[3].CLK
in_clk_50mhz => reg_pc[4].CLK
in_clk_50mhz => reg_pc[5].CLK
in_clk_50mhz => reg_pc[6].CLK
in_clk_50mhz => reg_pc[7].CLK
in_clk_50mhz => reg_pc[8].CLK
in_clk_50mhz => reg_pc[9].CLK
in_clk_50mhz => reg_pc[10].CLK
in_clk_50mhz => reg_pc[11].CLK
in_clk_50mhz => reg_pc[12].CLK
in_clk_50mhz => reg_pc[13].CLK
in_clk_50mhz => reg_pc[14].CLK
in_clk_50mhz => reg_pc[15].CLK
in_clk_50mhz => current_opcode[0].CLK
in_clk_50mhz => current_opcode[1].CLK
in_clk_50mhz => current_opcode[2].CLK
in_clk_50mhz => current_opcode[3].CLK
in_clk_50mhz => current_opcode[4].CLK
in_clk_50mhz => current_opcode[5].CLK
in_clk_50mhz => current_opcode[6].CLK
in_clk_50mhz => current_opcode[7].CLK
in_clk_50mhz => current_opcode[8].CLK
in_clk_50mhz => current_opcode[9].CLK
in_clk_50mhz => current_opcode[10].CLK
in_clk_50mhz => current_opcode[11].CLK
in_clk_50mhz => current_opcode[12].CLK
in_clk_50mhz => current_opcode[13].CLK
in_clk_50mhz => current_opcode[14].CLK
in_clk_50mhz => current_opcode[15].CLK
in_clk_50mhz => nextState_delay[0].CLK
in_clk_50mhz => nextState_delay[1].CLK
in_clk_50mhz => nextState_delay[2].CLK
in_clk_50mhz => nextState_delay[3].CLK
in_clk_50mhz => nextState_delay[4].CLK
in_clk_50mhz => nextState_delay[5].CLK
in_clk_50mhz => nextState_delay[6].CLK
in_clk_50mhz => nextState_delay[7].CLK
in_clk_50mhz => nextState_delay[8].CLK
in_clk_50mhz => nextState_delay[9].CLK
in_clk_50mhz => nextState_delay[10].CLK
in_clk_50mhz => nextState_delay[11].CLK
in_clk_50mhz => nextState_delay[12].CLK
in_clk_50mhz => nextState_delay[13].CLK
in_clk_50mhz => nextState_delay[14].CLK
in_clk_50mhz => nextState_delay[15].CLK
in_clk_50mhz => nextState_delay[16].CLK
in_clk_50mhz => nextState_delay[17].CLK
in_clk_50mhz => nextState_delay[18].CLK
in_clk_50mhz => nextState_delay[19].CLK
in_clk_50mhz => nextState_delay[20].CLK
in_clk_50mhz => nextState_delay[21].CLK
in_clk_50mhz => nextState_delay[22].CLK
in_clk_50mhz => nextState_delay[23].CLK
in_clk_50mhz => nextState_delay[24].CLK
in_clk_50mhz => nextState_delay[25].CLK
in_clk_50mhz => nextState_delay[26].CLK
in_clk_50mhz => nextState_delay[27].CLK
in_clk_50mhz => nextState_delay[28].CLK
in_clk_50mhz => nextState_delay[29].CLK
in_clk_50mhz => nextState_delay[30].CLK
in_clk_50mhz => nextState_delay[31].CLK
in_clk_50mhz => ram_addr[0].CLK
in_clk_50mhz => ram_addr[1].CLK
in_clk_50mhz => ram_addr[2].CLK
in_clk_50mhz => ram_addr[3].CLK
in_clk_50mhz => ram_addr[4].CLK
in_clk_50mhz => ram_addr[5].CLK
in_clk_50mhz => ram_addr[6].CLK
in_clk_50mhz => ram_addr[7].CLK
in_clk_50mhz => ram_addr[8].CLK
in_clk_50mhz => ram_addr[9].CLK
in_clk_50mhz => ram_addr[10].CLK
in_clk_50mhz => ram_addr[11].CLK
in_clk_50mhz => ram_write.CLK
in_clk_50mhz => vram_a_write.CLK
in_clk_50mhz => frame_counter[0].CLK
in_clk_50mhz => frame_counter[1].CLK
in_clk_50mhz => frame_counter[2].CLK
in_clk_50mhz => frame_counter[3].CLK
in_clk_50mhz => frame_counter[4].CLK
in_clk_50mhz => frame_counter[5].CLK
in_clk_50mhz => frame_counter[6].CLK
in_clk_50mhz => frame_counter[7].CLK
in_clk_50mhz => frame_counter[8].CLK
in_clk_50mhz => frame_counter[9].CLK
in_clk_50mhz => frame_counter[10].CLK
in_clk_50mhz => frame_counter[11].CLK
in_clk_50mhz => frame_counter[12].CLK
in_clk_50mhz => frame_counter[13].CLK
in_clk_50mhz => frame_counter[14].CLK
in_clk_50mhz => frame_counter[15].CLK
in_clk_50mhz => frame_counter[16].CLK
in_clk_50mhz => frame_counter[17].CLK
in_clk_50mhz => frame_counter[18].CLK
in_clk_50mhz => frame_counter[19].CLK
in_clk_50mhz => frame_counter[20].CLK
in_clk_50mhz => frame_counter[21].CLK
in_clk_50mhz => frame_counter[22].CLK
in_clk_50mhz => frame_counter[23].CLK
in_clk_50mhz => frame_counter[24].CLK
in_clk_50mhz => frame_counter[25].CLK
in_clk_50mhz => frame_counter[26].CLK
in_clk_50mhz => frame_counter[27].CLK
in_clk_50mhz => frame_counter[28].CLK
in_clk_50mhz => frame_counter[29].CLK
in_clk_50mhz => frame_counter[30].CLK
in_clk_50mhz => frame_counter[31].CLK
in_clk_50mhz => reg_delay[0].CLK
in_clk_50mhz => reg_delay[1].CLK
in_clk_50mhz => reg_delay[2].CLK
in_clk_50mhz => reg_delay[3].CLK
in_clk_50mhz => reg_delay[4].CLK
in_clk_50mhz => reg_delay[5].CLK
in_clk_50mhz => reg_delay[6].CLK
in_clk_50mhz => reg_delay[7].CLK
in_clk_50mhz => rnd_counter[0].CLK
in_clk_50mhz => rnd_counter[1].CLK
in_clk_50mhz => rnd_counter[2].CLK
in_clk_50mhz => rnd_counter[3].CLK
in_clk_50mhz => rnd_counter[4].CLK
in_clk_50mhz => rnd_counter[5].CLK
in_clk_50mhz => rnd_counter[6].CLK
in_clk_50mhz => rnd_counter[7].CLK
in_clk_50mhz => prev_keyPress[0].CLK
in_clk_50mhz => prev_keyPress[1].CLK
in_clk_50mhz => prev_keyPress[2].CLK
in_clk_50mhz => prev_keyPress[3].CLK
in_clk_50mhz => prev_keyPress[4].CLK
in_clk_50mhz => prev_keyPress[5].CLK
in_clk_50mhz => prev_keyPress[6].CLK
in_clk_50mhz => prev_keyPress[7].CLK
in_clk_50mhz => prev_keyPress[8].CLK
in_clk_50mhz => prev_keyPress[9].CLK
in_clk_50mhz => prev_keyPress[10].CLK
in_clk_50mhz => prev_keyPress[11].CLK
in_clk_50mhz => prev_keyPress[12].CLK
in_clk_50mhz => prev_keyPress[13].CLK
in_clk_50mhz => prev_keyPress[14].CLK
in_clk_50mhz => prev_keyPress[15].CLK
in_clk_50mhz => Ram:e_ram.clock
in_clk_50mhz => VgaGenerator:e_vgaController.in_clk
in_clk_50mhz => Disp4x7Seg:e_disp4x7seg.in_clk
in_clk_50mhz => currentState~1.DATAIN
in_clk_50mhz => nextState~1.DATAIN
in_clk_50mhz => stack.CLK0
in_keys[0] => logic.IN1
in_keys[0] => Mux28.IN19
in_keys[0] => prev_keyPress[0].DATAIN
in_keys[0] => out_leds[0].DATAIN
in_keys[1] => logic.IN1
in_keys[1] => Mux28.IN18
in_keys[1] => prev_keyPress[1].DATAIN
in_keys[1] => out_leds[1].DATAIN
in_keys[2] => logic.IN1
in_keys[2] => Mux28.IN17
in_keys[2] => prev_keyPress[2].DATAIN
in_keys[2] => out_leds[2].DATAIN
in_keys[3] => logic.IN1
in_keys[3] => Mux28.IN16
in_keys[3] => prev_keyPress[3].DATAIN
in_keys[3] => out_leds[3].DATAIN
out_buzzer << <VCC>
out_leds[0] << in_keys[0].DB_MAX_OUTPUT_PORT_TYPE
out_leds[1] << in_keys[1].DB_MAX_OUTPUT_PORT_TYPE
out_leds[2] << in_keys[2].DB_MAX_OUTPUT_PORT_TYPE
out_leds[3] << in_keys[3].DB_MAX_OUTPUT_PORT_TYPE
out_7seg[0] << Disp4x7Seg:e_disp4x7seg.out_7seg[0]
out_7seg[1] << Disp4x7Seg:e_disp4x7seg.out_7seg[1]
out_7seg[2] << Disp4x7Seg:e_disp4x7seg.out_7seg[2]
out_7seg[3] << Disp4x7Seg:e_disp4x7seg.out_7seg[3]
out_7seg[4] << Disp4x7Seg:e_disp4x7seg.out_7seg[4]
out_7seg[5] << Disp4x7Seg:e_disp4x7seg.out_7seg[5]
out_7seg[6] << Disp4x7Seg:e_disp4x7seg.out_7seg[6]
out_7seg[7] << Disp4x7Seg:e_disp4x7seg.out_7seg[7]
out_7segDigitSelect[0] << Disp4x7Seg:e_disp4x7seg.out_7segDigitSelect[0]
out_7segDigitSelect[1] << Disp4x7Seg:e_disp4x7seg.out_7segDigitSelect[1]
out_7segDigitSelect[2] << Disp4x7Seg:e_disp4x7seg.out_7segDigitSelect[2]
out_7segDigitSelect[3] << Disp4x7Seg:e_disp4x7seg.out_7segDigitSelect[3]
out_vgaHSync << VgaGenerator:e_vgaController.out_vgaHSync
out_vgaVSync << VgaGenerator:e_vgaController.out_vgaVSync
out_vgaRGB[0] << VgaGenerator:e_vgaController.out_vgaRGB[0]
out_vgaRGB[1] << VgaGenerator:e_vgaController.out_vgaRGB[1]
out_vgaRGB[2] << VgaGenerator:e_vgaController.out_vgaRGB[2]


|Entry|Vram:e_vram
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_a[32] => altsyncram:altsyncram_component.data_a[32]
data_a[33] => altsyncram:altsyncram_component.data_a[33]
data_a[34] => altsyncram:altsyncram_component.data_a[34]
data_a[35] => altsyncram:altsyncram_component.data_a[35]
data_a[36] => altsyncram:altsyncram_component.data_a[36]
data_a[37] => altsyncram:altsyncram_component.data_a[37]
data_a[38] => altsyncram:altsyncram_component.data_a[38]
data_a[39] => altsyncram:altsyncram_component.data_a[39]
data_a[40] => altsyncram:altsyncram_component.data_a[40]
data_a[41] => altsyncram:altsyncram_component.data_a[41]
data_a[42] => altsyncram:altsyncram_component.data_a[42]
data_a[43] => altsyncram:altsyncram_component.data_a[43]
data_a[44] => altsyncram:altsyncram_component.data_a[44]
data_a[45] => altsyncram:altsyncram_component.data_a[45]
data_a[46] => altsyncram:altsyncram_component.data_a[46]
data_a[47] => altsyncram:altsyncram_component.data_a[47]
data_a[48] => altsyncram:altsyncram_component.data_a[48]
data_a[49] => altsyncram:altsyncram_component.data_a[49]
data_a[50] => altsyncram:altsyncram_component.data_a[50]
data_a[51] => altsyncram:altsyncram_component.data_a[51]
data_a[52] => altsyncram:altsyncram_component.data_a[52]
data_a[53] => altsyncram:altsyncram_component.data_a[53]
data_a[54] => altsyncram:altsyncram_component.data_a[54]
data_a[55] => altsyncram:altsyncram_component.data_a[55]
data_a[56] => altsyncram:altsyncram_component.data_a[56]
data_a[57] => altsyncram:altsyncram_component.data_a[57]
data_a[58] => altsyncram:altsyncram_component.data_a[58]
data_a[59] => altsyncram:altsyncram_component.data_a[59]
data_a[60] => altsyncram:altsyncram_component.data_a[60]
data_a[61] => altsyncram:altsyncram_component.data_a[61]
data_a[62] => altsyncram:altsyncram_component.data_a[62]
data_a[63] => altsyncram:altsyncram_component.data_a[63]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
data_b[32] => altsyncram:altsyncram_component.data_b[32]
data_b[33] => altsyncram:altsyncram_component.data_b[33]
data_b[34] => altsyncram:altsyncram_component.data_b[34]
data_b[35] => altsyncram:altsyncram_component.data_b[35]
data_b[36] => altsyncram:altsyncram_component.data_b[36]
data_b[37] => altsyncram:altsyncram_component.data_b[37]
data_b[38] => altsyncram:altsyncram_component.data_b[38]
data_b[39] => altsyncram:altsyncram_component.data_b[39]
data_b[40] => altsyncram:altsyncram_component.data_b[40]
data_b[41] => altsyncram:altsyncram_component.data_b[41]
data_b[42] => altsyncram:altsyncram_component.data_b[42]
data_b[43] => altsyncram:altsyncram_component.data_b[43]
data_b[44] => altsyncram:altsyncram_component.data_b[44]
data_b[45] => altsyncram:altsyncram_component.data_b[45]
data_b[46] => altsyncram:altsyncram_component.data_b[46]
data_b[47] => altsyncram:altsyncram_component.data_b[47]
data_b[48] => altsyncram:altsyncram_component.data_b[48]
data_b[49] => altsyncram:altsyncram_component.data_b[49]
data_b[50] => altsyncram:altsyncram_component.data_b[50]
data_b[51] => altsyncram:altsyncram_component.data_b[51]
data_b[52] => altsyncram:altsyncram_component.data_b[52]
data_b[53] => altsyncram:altsyncram_component.data_b[53]
data_b[54] => altsyncram:altsyncram_component.data_b[54]
data_b[55] => altsyncram:altsyncram_component.data_b[55]
data_b[56] => altsyncram:altsyncram_component.data_b[56]
data_b[57] => altsyncram:altsyncram_component.data_b[57]
data_b[58] => altsyncram:altsyncram_component.data_b[58]
data_b[59] => altsyncram:altsyncram_component.data_b[59]
data_b[60] => altsyncram:altsyncram_component.data_b[60]
data_b[61] => altsyncram:altsyncram_component.data_b[61]
data_b[62] => altsyncram:altsyncram_component.data_b[62]
data_b[63] => altsyncram:altsyncram_component.data_b[63]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]


|Entry|Vram:e_vram|altsyncram:altsyncram_component
wren_a => altsyncram_j4p3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_j4p3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j4p3:auto_generated.data_a[0]
data_a[1] => altsyncram_j4p3:auto_generated.data_a[1]
data_a[2] => altsyncram_j4p3:auto_generated.data_a[2]
data_a[3] => altsyncram_j4p3:auto_generated.data_a[3]
data_a[4] => altsyncram_j4p3:auto_generated.data_a[4]
data_a[5] => altsyncram_j4p3:auto_generated.data_a[5]
data_a[6] => altsyncram_j4p3:auto_generated.data_a[6]
data_a[7] => altsyncram_j4p3:auto_generated.data_a[7]
data_a[8] => altsyncram_j4p3:auto_generated.data_a[8]
data_a[9] => altsyncram_j4p3:auto_generated.data_a[9]
data_a[10] => altsyncram_j4p3:auto_generated.data_a[10]
data_a[11] => altsyncram_j4p3:auto_generated.data_a[11]
data_a[12] => altsyncram_j4p3:auto_generated.data_a[12]
data_a[13] => altsyncram_j4p3:auto_generated.data_a[13]
data_a[14] => altsyncram_j4p3:auto_generated.data_a[14]
data_a[15] => altsyncram_j4p3:auto_generated.data_a[15]
data_a[16] => altsyncram_j4p3:auto_generated.data_a[16]
data_a[17] => altsyncram_j4p3:auto_generated.data_a[17]
data_a[18] => altsyncram_j4p3:auto_generated.data_a[18]
data_a[19] => altsyncram_j4p3:auto_generated.data_a[19]
data_a[20] => altsyncram_j4p3:auto_generated.data_a[20]
data_a[21] => altsyncram_j4p3:auto_generated.data_a[21]
data_a[22] => altsyncram_j4p3:auto_generated.data_a[22]
data_a[23] => altsyncram_j4p3:auto_generated.data_a[23]
data_a[24] => altsyncram_j4p3:auto_generated.data_a[24]
data_a[25] => altsyncram_j4p3:auto_generated.data_a[25]
data_a[26] => altsyncram_j4p3:auto_generated.data_a[26]
data_a[27] => altsyncram_j4p3:auto_generated.data_a[27]
data_a[28] => altsyncram_j4p3:auto_generated.data_a[28]
data_a[29] => altsyncram_j4p3:auto_generated.data_a[29]
data_a[30] => altsyncram_j4p3:auto_generated.data_a[30]
data_a[31] => altsyncram_j4p3:auto_generated.data_a[31]
data_a[32] => altsyncram_j4p3:auto_generated.data_a[32]
data_a[33] => altsyncram_j4p3:auto_generated.data_a[33]
data_a[34] => altsyncram_j4p3:auto_generated.data_a[34]
data_a[35] => altsyncram_j4p3:auto_generated.data_a[35]
data_a[36] => altsyncram_j4p3:auto_generated.data_a[36]
data_a[37] => altsyncram_j4p3:auto_generated.data_a[37]
data_a[38] => altsyncram_j4p3:auto_generated.data_a[38]
data_a[39] => altsyncram_j4p3:auto_generated.data_a[39]
data_a[40] => altsyncram_j4p3:auto_generated.data_a[40]
data_a[41] => altsyncram_j4p3:auto_generated.data_a[41]
data_a[42] => altsyncram_j4p3:auto_generated.data_a[42]
data_a[43] => altsyncram_j4p3:auto_generated.data_a[43]
data_a[44] => altsyncram_j4p3:auto_generated.data_a[44]
data_a[45] => altsyncram_j4p3:auto_generated.data_a[45]
data_a[46] => altsyncram_j4p3:auto_generated.data_a[46]
data_a[47] => altsyncram_j4p3:auto_generated.data_a[47]
data_a[48] => altsyncram_j4p3:auto_generated.data_a[48]
data_a[49] => altsyncram_j4p3:auto_generated.data_a[49]
data_a[50] => altsyncram_j4p3:auto_generated.data_a[50]
data_a[51] => altsyncram_j4p3:auto_generated.data_a[51]
data_a[52] => altsyncram_j4p3:auto_generated.data_a[52]
data_a[53] => altsyncram_j4p3:auto_generated.data_a[53]
data_a[54] => altsyncram_j4p3:auto_generated.data_a[54]
data_a[55] => altsyncram_j4p3:auto_generated.data_a[55]
data_a[56] => altsyncram_j4p3:auto_generated.data_a[56]
data_a[57] => altsyncram_j4p3:auto_generated.data_a[57]
data_a[58] => altsyncram_j4p3:auto_generated.data_a[58]
data_a[59] => altsyncram_j4p3:auto_generated.data_a[59]
data_a[60] => altsyncram_j4p3:auto_generated.data_a[60]
data_a[61] => altsyncram_j4p3:auto_generated.data_a[61]
data_a[62] => altsyncram_j4p3:auto_generated.data_a[62]
data_a[63] => altsyncram_j4p3:auto_generated.data_a[63]
data_b[0] => altsyncram_j4p3:auto_generated.data_b[0]
data_b[1] => altsyncram_j4p3:auto_generated.data_b[1]
data_b[2] => altsyncram_j4p3:auto_generated.data_b[2]
data_b[3] => altsyncram_j4p3:auto_generated.data_b[3]
data_b[4] => altsyncram_j4p3:auto_generated.data_b[4]
data_b[5] => altsyncram_j4p3:auto_generated.data_b[5]
data_b[6] => altsyncram_j4p3:auto_generated.data_b[6]
data_b[7] => altsyncram_j4p3:auto_generated.data_b[7]
data_b[8] => altsyncram_j4p3:auto_generated.data_b[8]
data_b[9] => altsyncram_j4p3:auto_generated.data_b[9]
data_b[10] => altsyncram_j4p3:auto_generated.data_b[10]
data_b[11] => altsyncram_j4p3:auto_generated.data_b[11]
data_b[12] => altsyncram_j4p3:auto_generated.data_b[12]
data_b[13] => altsyncram_j4p3:auto_generated.data_b[13]
data_b[14] => altsyncram_j4p3:auto_generated.data_b[14]
data_b[15] => altsyncram_j4p3:auto_generated.data_b[15]
data_b[16] => altsyncram_j4p3:auto_generated.data_b[16]
data_b[17] => altsyncram_j4p3:auto_generated.data_b[17]
data_b[18] => altsyncram_j4p3:auto_generated.data_b[18]
data_b[19] => altsyncram_j4p3:auto_generated.data_b[19]
data_b[20] => altsyncram_j4p3:auto_generated.data_b[20]
data_b[21] => altsyncram_j4p3:auto_generated.data_b[21]
data_b[22] => altsyncram_j4p3:auto_generated.data_b[22]
data_b[23] => altsyncram_j4p3:auto_generated.data_b[23]
data_b[24] => altsyncram_j4p3:auto_generated.data_b[24]
data_b[25] => altsyncram_j4p3:auto_generated.data_b[25]
data_b[26] => altsyncram_j4p3:auto_generated.data_b[26]
data_b[27] => altsyncram_j4p3:auto_generated.data_b[27]
data_b[28] => altsyncram_j4p3:auto_generated.data_b[28]
data_b[29] => altsyncram_j4p3:auto_generated.data_b[29]
data_b[30] => altsyncram_j4p3:auto_generated.data_b[30]
data_b[31] => altsyncram_j4p3:auto_generated.data_b[31]
data_b[32] => altsyncram_j4p3:auto_generated.data_b[32]
data_b[33] => altsyncram_j4p3:auto_generated.data_b[33]
data_b[34] => altsyncram_j4p3:auto_generated.data_b[34]
data_b[35] => altsyncram_j4p3:auto_generated.data_b[35]
data_b[36] => altsyncram_j4p3:auto_generated.data_b[36]
data_b[37] => altsyncram_j4p3:auto_generated.data_b[37]
data_b[38] => altsyncram_j4p3:auto_generated.data_b[38]
data_b[39] => altsyncram_j4p3:auto_generated.data_b[39]
data_b[40] => altsyncram_j4p3:auto_generated.data_b[40]
data_b[41] => altsyncram_j4p3:auto_generated.data_b[41]
data_b[42] => altsyncram_j4p3:auto_generated.data_b[42]
data_b[43] => altsyncram_j4p3:auto_generated.data_b[43]
data_b[44] => altsyncram_j4p3:auto_generated.data_b[44]
data_b[45] => altsyncram_j4p3:auto_generated.data_b[45]
data_b[46] => altsyncram_j4p3:auto_generated.data_b[46]
data_b[47] => altsyncram_j4p3:auto_generated.data_b[47]
data_b[48] => altsyncram_j4p3:auto_generated.data_b[48]
data_b[49] => altsyncram_j4p3:auto_generated.data_b[49]
data_b[50] => altsyncram_j4p3:auto_generated.data_b[50]
data_b[51] => altsyncram_j4p3:auto_generated.data_b[51]
data_b[52] => altsyncram_j4p3:auto_generated.data_b[52]
data_b[53] => altsyncram_j4p3:auto_generated.data_b[53]
data_b[54] => altsyncram_j4p3:auto_generated.data_b[54]
data_b[55] => altsyncram_j4p3:auto_generated.data_b[55]
data_b[56] => altsyncram_j4p3:auto_generated.data_b[56]
data_b[57] => altsyncram_j4p3:auto_generated.data_b[57]
data_b[58] => altsyncram_j4p3:auto_generated.data_b[58]
data_b[59] => altsyncram_j4p3:auto_generated.data_b[59]
data_b[60] => altsyncram_j4p3:auto_generated.data_b[60]
data_b[61] => altsyncram_j4p3:auto_generated.data_b[61]
data_b[62] => altsyncram_j4p3:auto_generated.data_b[62]
data_b[63] => altsyncram_j4p3:auto_generated.data_b[63]
address_a[0] => altsyncram_j4p3:auto_generated.address_a[0]
address_a[1] => altsyncram_j4p3:auto_generated.address_a[1]
address_a[2] => altsyncram_j4p3:auto_generated.address_a[2]
address_a[3] => altsyncram_j4p3:auto_generated.address_a[3]
address_a[4] => altsyncram_j4p3:auto_generated.address_a[4]
address_b[0] => altsyncram_j4p3:auto_generated.address_b[0]
address_b[1] => altsyncram_j4p3:auto_generated.address_b[1]
address_b[2] => altsyncram_j4p3:auto_generated.address_b[2]
address_b[3] => altsyncram_j4p3:auto_generated.address_b[3]
address_b[4] => altsyncram_j4p3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j4p3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j4p3:auto_generated.q_a[0]
q_a[1] <= altsyncram_j4p3:auto_generated.q_a[1]
q_a[2] <= altsyncram_j4p3:auto_generated.q_a[2]
q_a[3] <= altsyncram_j4p3:auto_generated.q_a[3]
q_a[4] <= altsyncram_j4p3:auto_generated.q_a[4]
q_a[5] <= altsyncram_j4p3:auto_generated.q_a[5]
q_a[6] <= altsyncram_j4p3:auto_generated.q_a[6]
q_a[7] <= altsyncram_j4p3:auto_generated.q_a[7]
q_a[8] <= altsyncram_j4p3:auto_generated.q_a[8]
q_a[9] <= altsyncram_j4p3:auto_generated.q_a[9]
q_a[10] <= altsyncram_j4p3:auto_generated.q_a[10]
q_a[11] <= altsyncram_j4p3:auto_generated.q_a[11]
q_a[12] <= altsyncram_j4p3:auto_generated.q_a[12]
q_a[13] <= altsyncram_j4p3:auto_generated.q_a[13]
q_a[14] <= altsyncram_j4p3:auto_generated.q_a[14]
q_a[15] <= altsyncram_j4p3:auto_generated.q_a[15]
q_a[16] <= altsyncram_j4p3:auto_generated.q_a[16]
q_a[17] <= altsyncram_j4p3:auto_generated.q_a[17]
q_a[18] <= altsyncram_j4p3:auto_generated.q_a[18]
q_a[19] <= altsyncram_j4p3:auto_generated.q_a[19]
q_a[20] <= altsyncram_j4p3:auto_generated.q_a[20]
q_a[21] <= altsyncram_j4p3:auto_generated.q_a[21]
q_a[22] <= altsyncram_j4p3:auto_generated.q_a[22]
q_a[23] <= altsyncram_j4p3:auto_generated.q_a[23]
q_a[24] <= altsyncram_j4p3:auto_generated.q_a[24]
q_a[25] <= altsyncram_j4p3:auto_generated.q_a[25]
q_a[26] <= altsyncram_j4p3:auto_generated.q_a[26]
q_a[27] <= altsyncram_j4p3:auto_generated.q_a[27]
q_a[28] <= altsyncram_j4p3:auto_generated.q_a[28]
q_a[29] <= altsyncram_j4p3:auto_generated.q_a[29]
q_a[30] <= altsyncram_j4p3:auto_generated.q_a[30]
q_a[31] <= altsyncram_j4p3:auto_generated.q_a[31]
q_a[32] <= altsyncram_j4p3:auto_generated.q_a[32]
q_a[33] <= altsyncram_j4p3:auto_generated.q_a[33]
q_a[34] <= altsyncram_j4p3:auto_generated.q_a[34]
q_a[35] <= altsyncram_j4p3:auto_generated.q_a[35]
q_a[36] <= altsyncram_j4p3:auto_generated.q_a[36]
q_a[37] <= altsyncram_j4p3:auto_generated.q_a[37]
q_a[38] <= altsyncram_j4p3:auto_generated.q_a[38]
q_a[39] <= altsyncram_j4p3:auto_generated.q_a[39]
q_a[40] <= altsyncram_j4p3:auto_generated.q_a[40]
q_a[41] <= altsyncram_j4p3:auto_generated.q_a[41]
q_a[42] <= altsyncram_j4p3:auto_generated.q_a[42]
q_a[43] <= altsyncram_j4p3:auto_generated.q_a[43]
q_a[44] <= altsyncram_j4p3:auto_generated.q_a[44]
q_a[45] <= altsyncram_j4p3:auto_generated.q_a[45]
q_a[46] <= altsyncram_j4p3:auto_generated.q_a[46]
q_a[47] <= altsyncram_j4p3:auto_generated.q_a[47]
q_a[48] <= altsyncram_j4p3:auto_generated.q_a[48]
q_a[49] <= altsyncram_j4p3:auto_generated.q_a[49]
q_a[50] <= altsyncram_j4p3:auto_generated.q_a[50]
q_a[51] <= altsyncram_j4p3:auto_generated.q_a[51]
q_a[52] <= altsyncram_j4p3:auto_generated.q_a[52]
q_a[53] <= altsyncram_j4p3:auto_generated.q_a[53]
q_a[54] <= altsyncram_j4p3:auto_generated.q_a[54]
q_a[55] <= altsyncram_j4p3:auto_generated.q_a[55]
q_a[56] <= altsyncram_j4p3:auto_generated.q_a[56]
q_a[57] <= altsyncram_j4p3:auto_generated.q_a[57]
q_a[58] <= altsyncram_j4p3:auto_generated.q_a[58]
q_a[59] <= altsyncram_j4p3:auto_generated.q_a[59]
q_a[60] <= altsyncram_j4p3:auto_generated.q_a[60]
q_a[61] <= altsyncram_j4p3:auto_generated.q_a[61]
q_a[62] <= altsyncram_j4p3:auto_generated.q_a[62]
q_a[63] <= altsyncram_j4p3:auto_generated.q_a[63]
q_b[0] <= altsyncram_j4p3:auto_generated.q_b[0]
q_b[1] <= altsyncram_j4p3:auto_generated.q_b[1]
q_b[2] <= altsyncram_j4p3:auto_generated.q_b[2]
q_b[3] <= altsyncram_j4p3:auto_generated.q_b[3]
q_b[4] <= altsyncram_j4p3:auto_generated.q_b[4]
q_b[5] <= altsyncram_j4p3:auto_generated.q_b[5]
q_b[6] <= altsyncram_j4p3:auto_generated.q_b[6]
q_b[7] <= altsyncram_j4p3:auto_generated.q_b[7]
q_b[8] <= altsyncram_j4p3:auto_generated.q_b[8]
q_b[9] <= altsyncram_j4p3:auto_generated.q_b[9]
q_b[10] <= altsyncram_j4p3:auto_generated.q_b[10]
q_b[11] <= altsyncram_j4p3:auto_generated.q_b[11]
q_b[12] <= altsyncram_j4p3:auto_generated.q_b[12]
q_b[13] <= altsyncram_j4p3:auto_generated.q_b[13]
q_b[14] <= altsyncram_j4p3:auto_generated.q_b[14]
q_b[15] <= altsyncram_j4p3:auto_generated.q_b[15]
q_b[16] <= altsyncram_j4p3:auto_generated.q_b[16]
q_b[17] <= altsyncram_j4p3:auto_generated.q_b[17]
q_b[18] <= altsyncram_j4p3:auto_generated.q_b[18]
q_b[19] <= altsyncram_j4p3:auto_generated.q_b[19]
q_b[20] <= altsyncram_j4p3:auto_generated.q_b[20]
q_b[21] <= altsyncram_j4p3:auto_generated.q_b[21]
q_b[22] <= altsyncram_j4p3:auto_generated.q_b[22]
q_b[23] <= altsyncram_j4p3:auto_generated.q_b[23]
q_b[24] <= altsyncram_j4p3:auto_generated.q_b[24]
q_b[25] <= altsyncram_j4p3:auto_generated.q_b[25]
q_b[26] <= altsyncram_j4p3:auto_generated.q_b[26]
q_b[27] <= altsyncram_j4p3:auto_generated.q_b[27]
q_b[28] <= altsyncram_j4p3:auto_generated.q_b[28]
q_b[29] <= altsyncram_j4p3:auto_generated.q_b[29]
q_b[30] <= altsyncram_j4p3:auto_generated.q_b[30]
q_b[31] <= altsyncram_j4p3:auto_generated.q_b[31]
q_b[32] <= altsyncram_j4p3:auto_generated.q_b[32]
q_b[33] <= altsyncram_j4p3:auto_generated.q_b[33]
q_b[34] <= altsyncram_j4p3:auto_generated.q_b[34]
q_b[35] <= altsyncram_j4p3:auto_generated.q_b[35]
q_b[36] <= altsyncram_j4p3:auto_generated.q_b[36]
q_b[37] <= altsyncram_j4p3:auto_generated.q_b[37]
q_b[38] <= altsyncram_j4p3:auto_generated.q_b[38]
q_b[39] <= altsyncram_j4p3:auto_generated.q_b[39]
q_b[40] <= altsyncram_j4p3:auto_generated.q_b[40]
q_b[41] <= altsyncram_j4p3:auto_generated.q_b[41]
q_b[42] <= altsyncram_j4p3:auto_generated.q_b[42]
q_b[43] <= altsyncram_j4p3:auto_generated.q_b[43]
q_b[44] <= altsyncram_j4p3:auto_generated.q_b[44]
q_b[45] <= altsyncram_j4p3:auto_generated.q_b[45]
q_b[46] <= altsyncram_j4p3:auto_generated.q_b[46]
q_b[47] <= altsyncram_j4p3:auto_generated.q_b[47]
q_b[48] <= altsyncram_j4p3:auto_generated.q_b[48]
q_b[49] <= altsyncram_j4p3:auto_generated.q_b[49]
q_b[50] <= altsyncram_j4p3:auto_generated.q_b[50]
q_b[51] <= altsyncram_j4p3:auto_generated.q_b[51]
q_b[52] <= altsyncram_j4p3:auto_generated.q_b[52]
q_b[53] <= altsyncram_j4p3:auto_generated.q_b[53]
q_b[54] <= altsyncram_j4p3:auto_generated.q_b[54]
q_b[55] <= altsyncram_j4p3:auto_generated.q_b[55]
q_b[56] <= altsyncram_j4p3:auto_generated.q_b[56]
q_b[57] <= altsyncram_j4p3:auto_generated.q_b[57]
q_b[58] <= altsyncram_j4p3:auto_generated.q_b[58]
q_b[59] <= altsyncram_j4p3:auto_generated.q_b[59]
q_b[60] <= altsyncram_j4p3:auto_generated.q_b[60]
q_b[61] <= altsyncram_j4p3:auto_generated.q_b[61]
q_b[62] <= altsyncram_j4p3:auto_generated.q_b[62]
q_b[63] <= altsyncram_j4p3:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Entry|Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE
wren_b => ram_block1a36.PORTBWE
wren_b => ram_block1a37.PORTBWE
wren_b => ram_block1a38.PORTBWE
wren_b => ram_block1a39.PORTBWE
wren_b => ram_block1a40.PORTBWE
wren_b => ram_block1a41.PORTBWE
wren_b => ram_block1a42.PORTBWE
wren_b => ram_block1a43.PORTBWE
wren_b => ram_block1a44.PORTBWE
wren_b => ram_block1a45.PORTBWE
wren_b => ram_block1a46.PORTBWE
wren_b => ram_block1a47.PORTBWE
wren_b => ram_block1a48.PORTBWE
wren_b => ram_block1a49.PORTBWE
wren_b => ram_block1a50.PORTBWE
wren_b => ram_block1a51.PORTBWE
wren_b => ram_block1a52.PORTBWE
wren_b => ram_block1a53.PORTBWE
wren_b => ram_block1a54.PORTBWE
wren_b => ram_block1a55.PORTBWE
wren_b => ram_block1a56.PORTBWE
wren_b => ram_block1a57.PORTBWE
wren_b => ram_block1a58.PORTBWE
wren_b => ram_block1a59.PORTBWE
wren_b => ram_block1a60.PORTBWE
wren_b => ram_block1a61.PORTBWE
wren_b => ram_block1a62.PORTBWE
wren_b => ram_block1a63.PORTBWE


|Entry|Ram:e_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|Entry|Ram:e_ram|altsyncram:altsyncram_component
wren_a => altsyncram_ugr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ugr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ugr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ugr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ugr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ugr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ugr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ugr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ugr3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ugr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ugr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ugr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ugr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ugr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ugr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ugr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ugr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ugr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ugr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ugr3:auto_generated.address_a[10]
address_a[11] => altsyncram_ugr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ugr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ugr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ugr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ugr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ugr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ugr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ugr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ugr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ugr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Entry|Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Entry|VgaGenerator:e_vgaController
in_clk => clockDivider:e_clockDivider.in_clk
out_vgaRGB[0] <= out_vgaRGB.DB_MAX_OUTPUT_PORT_TYPE
out_vgaRGB[1] <= out_vgaRGB.DB_MAX_OUTPUT_PORT_TYPE
out_vgaRGB[2] <= out_vgaRGB.DB_MAX_OUTPUT_PORT_TYPE
out_vgaHSync <= out_vgaHSync.DB_MAX_OUTPUT_PORT_TYPE
out_vgaVSync <= out_vgaVSync.DB_MAX_OUTPUT_PORT_TYPE
out_isDisplaying <= out_vgaRGB.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[0] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[1] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[2] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[3] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[4] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[5] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[6] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[7] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[8] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[9] <= out_hPos.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[10] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[11] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[12] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[13] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[14] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[15] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[16] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[17] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[18] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[19] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[20] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[21] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[22] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[23] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[24] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[25] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[26] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[27] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[28] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[29] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[30] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_hPos[31] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[0] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[1] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[2] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[3] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[4] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[5] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[6] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[7] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[8] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[9] <= out_vPos.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[10] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[11] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[12] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[13] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[14] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[15] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[16] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[17] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[18] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[19] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[20] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[21] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[22] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[23] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[24] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[25] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[26] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[27] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[28] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[29] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[30] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
out_vPos[31] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
in_vgaRGB[0] => out_vgaRGB.DATAB
in_vgaRGB[1] => out_vgaRGB.DATAB
in_vgaRGB[2] => out_vgaRGB.DATAB


|Entry|VgaGenerator:e_vgaController|clockDivider:e_clockDivider
in_clk => clock.CLK
in_clk => counter[0].CLK
out_clk <= clock.DB_MAX_OUTPUT_PORT_TYPE


|Entry|Disp4x7Seg:e_disp4x7seg
in_clk => clockDivider:e_clockDivider.in_clk
in_7seg[0][0] => Mux7.IN3
in_7seg[0][1] => Mux6.IN3
in_7seg[0][2] => Mux5.IN3
in_7seg[0][3] => Mux4.IN3
in_7seg[0][4] => Mux3.IN3
in_7seg[0][5] => Mux2.IN3
in_7seg[0][6] => Mux1.IN3
in_7seg[0][7] => Mux0.IN3
in_7seg[1][0] => Mux7.IN2
in_7seg[1][1] => Mux6.IN2
in_7seg[1][2] => Mux5.IN2
in_7seg[1][3] => Mux4.IN2
in_7seg[1][4] => Mux3.IN2
in_7seg[1][5] => Mux2.IN2
in_7seg[1][6] => Mux1.IN2
in_7seg[1][7] => Mux0.IN2
in_7seg[2][0] => Mux7.IN1
in_7seg[2][1] => Mux6.IN1
in_7seg[2][2] => Mux5.IN1
in_7seg[2][3] => Mux4.IN1
in_7seg[2][4] => Mux3.IN1
in_7seg[2][5] => Mux2.IN1
in_7seg[2][6] => Mux1.IN1
in_7seg[2][7] => Mux0.IN1
in_7seg[3][0] => Mux7.IN0
in_7seg[3][1] => Mux6.IN0
in_7seg[3][2] => Mux5.IN0
in_7seg[3][3] => Mux4.IN0
in_7seg[3][4] => Mux3.IN0
in_7seg[3][5] => Mux2.IN0
in_7seg[3][6] => Mux1.IN0
in_7seg[3][7] => Mux0.IN0
out_7seg[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_7seg[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out_7segDigitSelect[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out_7segDigitSelect[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out_7segDigitSelect[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out_7segDigitSelect[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|Entry|Disp4x7Seg:e_disp4x7seg|clockDivider:e_clockDivider
in_clk => clock.CLK
in_clk => counter[0].CLK
in_clk => counter[1].CLK
in_clk => counter[2].CLK
in_clk => counter[3].CLK
in_clk => counter[4].CLK
in_clk => counter[5].CLK
in_clk => counter[6].CLK
in_clk => counter[7].CLK
in_clk => counter[8].CLK
in_clk => counter[9].CLK
in_clk => counter[10].CLK
in_clk => counter[11].CLK
in_clk => counter[12].CLK
in_clk => counter[13].CLK
in_clk => counter[14].CLK
in_clk => counter[15].CLK
out_clk <= clock.DB_MAX_OUTPUT_PORT_TYPE


