package nebula.dispatch


import spinal.core._
import spinal.lib._
import spinal.lib.misc.pipeline._
import nebula.decode.Decoder._
import spinal.lib.logic.DecodingSpec
import spinal.lib.logic.Masked

import scala.collection.mutable
import nebula.decode.Imm_Select


object SrcPlugin extends AreaObject { 

  val RS1 = Payload(Bits (64 bits))
  val RS2 = Payload(Bits (64 bits))
  val IMMED = Payload(Bits(64 bits))

}

case class IMM(instruction  : Bits) extends Area{
  // immediates
  def i = instruction(31 downto 20)
  def h = instruction(31 downto 24)
  def s = instruction(31 downto 25) ## instruction(11 downto 7)
  def b = instruction(31) ## instruction(7) ## instruction(30 downto 25) ## instruction(11 downto 8)
  def u = instruction(31 downto 12) ## B(0, 12 bits)
  def j = instruction(31) ## instruction(19 downto 12) ## instruction(20) ## instruction(30 downto 21)
  def z = instruction(19 downto 15)

  import spinal.core.sim._
  // sign-extend immediates
  def i_sext = S(i).resize(64)
  def h_sext = S(h).resize(64)
  def s_sext = S(s).resize(64)
  def b_sext = S(b ## False).resize(64)
  def j_sext = S(j ## False).resize(64)
  def u_sext = S(u).resize(64) simPublic()
  val i_sext_pub = SInt(64 bits) simPublic()
  val h_sext_pub = SInt(64 bits) simPublic()
  val s_sext_pub = SInt(64 bits) simPublic()
  val b_sext_pub = SInt(64 bits) simPublic()
  val j_sext_pub = SInt(64 bits) simPublic()
  val u_sext_pub = SInt(64 bits) simPublic()
  i_sext_pub := i_sext
  h_sext_pub := h_sext
  s_sext_pub := s_sext
  b_sext_pub := b_sext
  j_sext_pub := j_sext
  u_sext_pub := u_sext
}



case class SrcPlugin(stage : CtrlLink) extends Area {
  import SrcPlugin._

  import spinal.core.sim._
  val immsel = new stage.Area {
    val sext = Bits(64 bits) simPublic()
    sext.assignDontCare()
    val imm = new IMM(nebula.decode.Decoder.INSTRUCTION)
    when(up.isFiring) {
      sext := up(IMMSEL).mux(
        Imm_Select.I_IMM -> imm.i_sext,
        Imm_Select.S_IMM -> imm.s_sext,
        Imm_Select.B_IMM -> imm.b_sext,
        Imm_Select.U_IMM -> imm.u_sext,
        Imm_Select.J_IMM -> imm.j_sext,
        default -> imm.i_sext
      ).asBits
    }
    
    RS1.assignDontCare()
    RS2.assignDontCare()
    IMMED.assignDontCare()
    when(up.isFiring) {
      down(RS1) := up(nebula.decode.Decoder.RS1TYPE).mux(
        nebula.decode.REGFILE.RSTYPE.RS_INT -> IntRegFile.RegFile_RS1.asBits,
        default -> B(0).resize(64)
      )
      down(RS2) := up(nebula.decode.Decoder.RS2TYPE).mux(
        nebula.decode.REGFILE.RSTYPE.IMMED  -> sext,
        nebula.decode.REGFILE.RSTYPE.RS_INT -> IntRegFile.RegFile_RS2.asBits,
        default -> B(0).resize(64)
      )
      down(IMMED) := sext
    }


  }

  val selectRS = new stage.Area {
  }
}
