{"files":[{"patch":"@@ -2195,1 +2195,1 @@\n-void MacroAssembler::wrap_add_sub_imm_insn(Register Rd, Register Rn, unsigned imm,\n+void MacroAssembler::wrap_add_sub_imm_insn(Register Rd, Register Rn, uint64_t imm,\n@@ -2199,1 +2199,1 @@\n-  if (operand_valid_for_add_sub_immediate((int)imm)) {\n+  if (operand_valid_for_add_sub_immediate(imm)) {\n@@ -2207,1 +2207,1 @@\n-       mov(Rd, (uint64_t)imm);\n+       mov(Rd, imm);\n@@ -2215,1 +2215,1 @@\n-void MacroAssembler::wrap_adds_subs_imm_insn(Register Rd, Register Rn, unsigned imm,\n+void MacroAssembler::wrap_adds_subs_imm_insn(Register Rd, Register Rn, uint64_t imm,\n@@ -2218,1 +2218,1 @@\n-  if (operand_valid_for_add_sub_immediate((int)imm)) {\n+  if (operand_valid_for_add_sub_immediate(imm)) {\n@@ -2223,1 +2223,1 @@\n-    mov(Rd, (uint64_t)imm);\n+    mov(Rd, imm);\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -215,1 +215,1 @@\n-      addw(Rd, Rn, 0U);\n+      addw(Rd, Rn, (uint64_t)0);\n@@ -224,1 +224,1 @@\n-      add(Rd, Rn, 0U);\n+      add(Rd, Rn, (uint64_t)0);\n@@ -1147,1 +1147,1 @@\n-  void wrap_add_sub_imm_insn(Register Rd, Register Rn, unsigned imm,\n+  void wrap_add_sub_imm_insn(Register Rd, Register Rn, uint64_t imm,\n@@ -1151,1 +1151,1 @@\n-  void wrap_adds_subs_imm_insn(Register Rd, Register Rn, unsigned imm,\n+  void wrap_adds_subs_imm_insn(Register Rd, Register Rn, uint64_t imm,\n@@ -1156,1 +1156,1 @@\n-  void INSN(Register Rd, Register Rn, unsigned imm) {                   \\\n+  void INSN(Register Rd, Register Rn, uint64_t imm) {                   \\\n@@ -1178,1 +1178,1 @@\n-  void INSN(Register Rd, Register Rn, unsigned imm) {                   \\\n+  void INSN(Register Rd, Register Rn, uint64_t imm) {                   \\\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"}]}