<profile>

<section name = "Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_131_1'" level="0">
<item name = "Date">Mon Aug  7 11:50:35 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.365 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6002, 6002, 60.020 us, 60.020 us, 6002, 6002, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_131_1">6000, 6000, 2, 1, 1, 6000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 118, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 43, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_8_3_14_1_1_U52">mux_8_3_14_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln131_fu_221_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln134_1_fu_241_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln134_fu_267_p2">+, 0, 0, 29, 22, 22</column>
<column name="planes_d0">-, 0, 0, 22, 15, 15</column>
<column name="icmp_ln131_fu_215_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 13, 26</column>
<column name="i_fu_64">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_3_reg_329">13, 0, 13, 0</column>
<column name="i_fu_64">13, 0, 13, 0</column>
<column name="zext_ln131_1_cast_reg_324">14, 0, 15, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_131_1, return value</column>
<column name="mul_ln134_1">in, 22, ap_none, mul_ln134_1, scalar</column>
<column name="phi_mul24">in, 18, ap_none, phi_mul24, scalar</column>
<column name="zext_ln131_1">in, 14, ap_none, zext_ln131_1, scalar</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_q0">in, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="planes_address0">out, 22, ap_memory, planes, array</column>
<column name="planes_ce0">out, 1, ap_memory, planes, array</column>
<column name="planes_we0">out, 1, ap_memory, planes, array</column>
<column name="planes_d0">out, 15, ap_memory, planes, array</column>
</table>
</item>
</section>
</profile>
