// Seed: 4114875852
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output wire id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd75,
    parameter id_3 = 32'd50,
    parameter id_4 = 32'd81
) (
    output uwire id_0,
    input  wor   id_1,
    input  wire  _id_2,
    input  tri0  _id_3,
    output tri   _id_4,
    input  tri0  id_5
);
  logic [-1  ?  (  -1  ) : -1 : id_3  ==  id_4] id_7;
  ;
  parameter id_8 = 1;
  parameter id_9 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always $signed(7);
  ;
endmodule
