# Reading C:/altera/13.0sp1/modelsim_ae/tcl/vsim/pref.tcl 
# do testing_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ae\win32aloem/modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ae\win32aloem/modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/ELEC374/CPU_Design_Project_Testing/thirtyTwoBitRippleCarryAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity thirtyTwoBitRippleCarryAdder
# -- Compiling architecture bdf_type of thirtyTwoBitRippleCarryAdder
# vcom -93 -work work {Z:/ELEC374/CPU_Design_Project_Testing/addersubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderSubtractor
# -- Compiling architecture bdf_type of adderSubtractor
# vcom -93 -work work {Z:/ELEC374/CPU_Design_Project_Testing/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fullAdder
# -- Compiling architecture behaviour of fullAdder
# 
# vcom -93 -work work {Z:/ELEC374/CPU_Design_Project_Testing/thirtyTwoBitRippleCarryAdder_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity thirtyTwoBitRippleCarryAdder_tb
# -- Compiling architecture arch of thirtyTwoBitRippleCarryAdder_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  thirtyTwoBitRippleCarryAdderTest
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps thirtyTwoBitRippleCarryAdderTest 
# ** Error: (vsim-3170) Could not find 'Z:/ELEC374/CPU_Design_Project_Testing/simulation/modelsim/rtl_work.thirtyTwoBitRippleCarryAdderTest'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./testing_run_msim_rtl_vhdl.do PAUSED at line 14
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.thirtytwobitripplecarryadder_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.thirtytwobitripplecarryadder_tb 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.thirtytwobitripplecarryadder_tb(arch)
# Loading work.thirtytwobitripplecarryadder(bdf_type)
# Loading work.addersubtractor(bdf_type)
# Loading work.fulladder(behaviour)
add wave -position insertpoint  \
sim:/thirtytwobitripplecarryadder_tb/a_tb \
sim:/thirtytwobitripplecarryadder_tb/b_tb \
sim:/thirtytwobitripplecarryadder_tb/cIn_tb \
sim:/thirtytwobitripplecarryadder_tb/s_tb \
sim:/thirtytwobitripplecarryadder_tb/cOut_tb
run -all
