{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511842084746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511842084755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:08:04 2017 " "Processing started: Mon Nov 27 23:08:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511842084755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842084755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dont_kill -c dont_kill " "Command: quartus_map --read_settings_files=on --write_settings_files=off dont_kill -c dont_kill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842084755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511842085531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511842085531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../sequence_drawing_module/vga_adapter/vga_pll.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../sequence_drawing_module/vga_adapter/vga_controller.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../sequence_drawing_module/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_sequence_drawing.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_sequence_drawing.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sequence_drawing " "Found entity 1: VGA_sequence_drawing" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101235 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_SEQUENCE_DATAPATH " "Found entity 2: VGA_SEQUENCE_DATAPATH" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101235 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_SEQUENCE_CONTROL " "Found entity 3: VGA_SEQUENCE_CONTROL" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_character_drawing.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_character_drawing.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_character_drawing " "Found entity 1: VGA_character_drawing" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_sequence.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sequence " "Found entity 1: datapath_sequence" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101239 ""} { "Info" "ISGN_ENTITY_NAME" "2 char_coordinate " "Found entity 2: char_coordinate" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101239 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_colour " "Found entity 3: char_colour" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101239 ""} { "Info" "ISGN_ENTITY_NAME" "4 pixel_decoder " "Found entity 4: pixel_decoder" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_draw " "Found entity 1: datapath_draw" {  } { { "../sequence_drawing_module/datapath_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/control_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/control_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_sequence " "Found entity 1: control_sequence" {  } { { "../sequence_drawing_module/control_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_sequence.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/control_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/control_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_draw " "Found entity 1: control_draw" {  } { { "../sequence_drawing_module/control_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_draw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/timer_3s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/timer_3s.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_3s " "Found entity 1: timer_3s" {  } { { "../timer_3s.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/timer_3s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2_Controller.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/keyboard_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/keyboard_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader " "Found entity 1: Keyboard_Reader" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101252 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(231) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(231): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101254 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(235) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(235): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(239) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(239): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(243) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(243): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(247) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(247): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(251) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(251): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(255) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(255): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(259) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(259): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 259 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(263) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(263): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(267) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(267): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(271) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(271): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(275) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(275): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(279) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(279): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 279 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(283) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(283): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511842101255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/keyboard_parser_modifier.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/carso/documents/github/dont_kill/keyboard_parser_modifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Parser_Modifier " "Found entity 1: Keyboard_Parser_Modifier" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101256 ""} { "Info" "ISGN_ENTITY_NAME" "2 Keyboard_Input_Shift " "Found entity 2: Keyboard_Input_Shift" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101256 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_level " "Found entity 3: next_level" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "../hex_decoder.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842101263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842101263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Keyboard_Reader " "Elaborating entity \"Keyboard_Reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511842101564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Keyboard_Reader.v(65) " "Verilog HDL or VHDL warning at Keyboard_Reader.v(65): object \"resetn\" assigned a value but never read" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511842101576 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "failed_input Keyboard_Reader.v(81) " "Verilog HDL or VHDL warning at Keyboard_Reader.v(81): object \"failed_input\" assigned a value but never read" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511842101577 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct_sequence Keyboard_Reader.v(82) " "Verilog HDL or VHDL warning at Keyboard_Reader.v(82): object \"correct_sequence\" assigned a value but never read" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511842101577 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Keyboard_Reader.v(176) " "Verilog HDL Case Statement warning at Keyboard_Reader.v(176): incomplete case statement has no default case item" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101580 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard_Reader.v(249) " "Verilog HDL assignment warning at Keyboard_Reader.v(249): truncated value with size 32 to match size of target (8)" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101580 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard_Reader.v(263) " "Verilog HDL assignment warning at Keyboard_Reader.v(263): truncated value with size 32 to match size of target (8)" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101581 "|Keyboard_Reader"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Keyboard_Reader.v(14) " "Output port \"LEDR\[9..1\]\" at Keyboard_Reader.v(14) has no driver" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511842101586 "|Keyboard_Reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "../Keyboard_Reader.v" "PS2" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "../PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/carso/Documents/GitHub/dont_kill/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "../PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/carso/Documents/GitHub/dont_kill/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Parser_Modifier Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier " "Elaborating entity \"Keyboard_Parser_Modifier\" for hierarchy \"Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier\"" {  } { { "../Keyboard_Reader.v" "i_Keyboard_Parser_Modifier" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Input_Shift Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier\|Keyboard_Input_Shift:i_Keyboard_Input_Shift " "Elaborating entity \"Keyboard_Input_Shift\" for hierarchy \"Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier\|Keyboard_Input_Shift:i_Keyboard_Input_Shift\"" {  } { { "../Keyboard_Parser_Modifier.v" "i_Keyboard_Input_Shift" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_level Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier\|next_level:i_next_level " "Elaborating entity \"next_level\" for hierarchy \"Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier\|next_level:i_next_level\"" {  } { { "../Keyboard_Parser_Modifier.v" "i_next_level" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101758 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Keyboard_Parser_Modifier.v(138) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(138): incomplete case statement has no default case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 138 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101774 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Keyboard_Parser_Modifier.v(138) " "Verilog HDL Case Statement information at Keyboard_Parser_Modifier.v(138): all case item expressions in this case statement are onehot" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1511842101774 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(231) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(231): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 231 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101774 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(235) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(235): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 235 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(239) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(239): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 239 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(243) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(243): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 243 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(247) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(247): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 247 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(251) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(251): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 251 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(255) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(255): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 255 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(259) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(259): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 259 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(263) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(263): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 263 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(267) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(267): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 267 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(271) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(271): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 271 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(275) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(275): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 275 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(279) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(279): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 279 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101782 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Keyboard_Parser_Modifier.v(283) " "Verilog HDL Case Statement warning at Keyboard_Parser_Modifier.v(283): case item expression covers a value already covered by a previous case item" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 283 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101783 "|Keyboard_Reader|Keyboard_Parser_Modifier:i_Keyboard_Parser_Modifier|next_level:i_next_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_3s timer_3s:i_timer_3s " "Elaborating entity \"timer_3s\" for hierarchy \"timer_3s:i_timer_3s\"" {  } { { "../Keyboard_Reader.v" "i_timer_3s" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level_counter timer_3s.v(12) " "Verilog HDL or VHDL warning at timer_3s.v(12): object \"level_counter\" assigned a value but never read" {  } { { "../timer_3s.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/timer_3s.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511842101802 "|Keyboard_Reader|timer_3s:i_timer_3s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 6 timer_3s.v(17) " "Verilog HDL assignment warning at timer_3s.v(17): truncated value with size 27 to match size of target (6)" {  } { { "../timer_3s.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/timer_3s.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101802 "|Keyboard_Reader|timer_3s:i_timer_3s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer_3s.v(39) " "Verilog HDL assignment warning at timer_3s.v(39): truncated value with size 32 to match size of target (28)" {  } { { "../timer_3s.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/timer_3s.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101802 "|Keyboard_Reader|timer_3s:i_timer_3s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sequence_drawing VGA_sequence_drawing:i_VGA_sequence_drawing " "Elaborating entity \"VGA_sequence_drawing\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\"" {  } { { "../Keyboard_Reader.v" "i_VGA_sequence_drawing" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SEQUENCE_DATAPATH VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_SEQUENCE_DATAPATH:i_VGA_SEQUENCE_DATAPATH " "Elaborating entity \"VGA_SEQUENCE_DATAPATH\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_SEQUENCE_DATAPATH:i_VGA_SEQUENCE_DATAPATH\"" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "i_VGA_SEQUENCE_DATAPATH" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SEQUENCE_CONTROL VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL " "Elaborating entity \"VGA_SEQUENCE_CONTROL\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL\"" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "i_VGA_SEQUENCE_CONTROL" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101832 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_sequence_drawing.v(192) " "Verilog HDL Case Statement warning at VGA_sequence_drawing.v(192): incomplete case statement has no default case item" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 192 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101853 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_sequence_drawing.v(192) " "Verilog HDL Case Statement information at VGA_sequence_drawing.v(192): all case item expressions in this case statement are onehot" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 192 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1511842101853 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_sequence_drawing.v(226) " "Verilog HDL assignment warning at VGA_sequence_drawing.v(226): truncated value with size 32 to match size of target (8)" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101853 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_SEQUENCE_CONTROL:i_VGA_SEQUENCE_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_character_drawing VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing " "Elaborating entity \"VGA_character_drawing\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\"" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "i_VGA_character_drawing" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_draw VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|control_draw:i_control_draw " "Elaborating entity \"control_draw\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|control_draw:i_control_draw\"" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "i_control_draw" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_draw VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_draw:i_datapath_draw " "Elaborating entity \"datapath_draw\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_draw:i_datapath_draw\"" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "i_datapath_draw" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 datapath_draw.v(59) " "Verilog HDL assignment warning at datapath_draw.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../sequence_drawing_module/datapath_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_draw.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101899 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_draw:i_datapath_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath_draw.v(67) " "Verilog HDL assignment warning at datapath_draw.v(67): truncated value with size 32 to match size of target (7)" {  } { { "../sequence_drawing_module/datapath_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_draw.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101899 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_draw:i_datapath_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 datapath_draw.v(71) " "Verilog HDL assignment warning at datapath_draw.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../sequence_drawing_module/datapath_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_draw.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842101899 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_draw:i_datapath_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sequence VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|control_sequence:i_control_sequence " "Elaborating entity \"control_sequence\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|control_sequence:i_control_sequence\"" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "i_control_sequence" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101901 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_sequence.v(89) " "Verilog HDL Case Statement warning at control_sequence.v(89): incomplete case statement has no default case item" {  } { { "../sequence_drawing_module/control_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_sequence.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511842101907 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|control_sequence:i_control_sequence"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_sequence.v(89) " "Verilog HDL Case Statement information at control_sequence.v(89): all case item expressions in this case statement are onehot" {  } { { "../sequence_drawing_module/control_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_sequence.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1511842101907 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|control_sequence:i_control_sequence"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_sequence VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence " "Elaborating entity \"datapath_sequence\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\"" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "i_datapath_sequence" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_colour VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|char_colour:i_char_colour " "Elaborating entity \"char_colour\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|char_colour:i_char_colour\"" {  } { { "../sequence_drawing_module/datapath_sequence.v" "i_char_colour" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_coordinate VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|char_coordinate:i_char_coordinate " "Elaborating entity \"char_coordinate\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|char_coordinate:i_char_coordinate\"" {  } { { "../sequence_drawing_module/datapath_sequence.v" "i_char_coordinate" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842101960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath_sequence.v(81) " "Verilog HDL assignment warning at datapath_sequence.v(81): truncated value with size 32 to match size of target (3)" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842102012 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_coordinate:i_char_coordinate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 datapath_sequence.v(84) " "Verilog HDL assignment warning at datapath_sequence.v(84): truncated value with size 32 to match size of target (6)" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842102012 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_coordinate:i_char_coordinate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath_sequence.v(85) " "Verilog HDL assignment warning at datapath_sequence.v(85): truncated value with size 32 to match size of target (9)" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842102012 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_coordinate:i_char_coordinate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath_sequence.v(86) " "Verilog HDL assignment warning at datapath_sequence.v(86): truncated value with size 32 to match size of target (9)" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511842102013 "|Keyboard_Reader|VGA_sequence_drawing:i_VGA_sequence_drawing|VGA_character_drawing:i_VGA_character_drawing|datapath_sequence:i_datapath_sequence|char_coordinate:i_char_coordinate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_decoder VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|pixel_decoder:i_pixel_decoder " "Elaborating entity \"pixel_decoder\" for hierarchy \"VGA_sequence_drawing:i_VGA_sequence_drawing\|VGA_character_drawing:i_VGA_character_drawing\|datapath_sequence:i_datapath_sequence\|pixel_decoder:i_pixel_decoder\"" {  } { { "../sequence_drawing_module/datapath_sequence.v" "i_pixel_decoder" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "../Keyboard_Reader.v" "VGA" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vga_start.mif " "Parameter \"INIT_FILE\" = \"vga_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842102460 ""}  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511842102460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mm1 " "Found entity 1: altsyncram_0mm1" {  } { { "db/altsyncram_0mm1.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altsyncram_0mm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842102593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842102593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated " "Elaborating entity \"altsyncram_0mm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842102593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842103036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842103036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_0mm1.tdf" "decode2" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altsyncram_0mm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842103119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842103119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_0mm1.tdf" "rden_decode_b" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altsyncram_0mm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842103219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842103219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_0mm1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_0mm1.tdf" "mux3" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altsyncram_0mm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_pll.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511842103463 ""}  } { { "../sequence_drawing_module/vga_adapter/vga_pll.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511842103463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511842103569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842103569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:i_hex_decoder0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:i_hex_decoder0\"" {  } { { "../Keyboard_Reader.v" "i_hex_decoder0" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842103626 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511842105576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511842106275 "|Keyboard_Reader|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511842106275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511842106537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511842107216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511842107911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511842107911 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1511842108414 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/QuartusProject/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1511842108414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511842108738 "|Keyboard_Reader|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511842108738 "|Keyboard_Reader|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511842108738 "|Keyboard_Reader|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511842108738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "953 " "Implemented 953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "820 " "Implemented 820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511842108741 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1511842108741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511842108741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511842108821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:08:28 2017 " "Processing ended: Mon Nov 27 23:08:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511842108821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511842108821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511842108821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511842108821 ""}
