#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000105a3c0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v00000000010c91a0_0 .var "clk", 0 0;
S_000000000105a550 .scope module, "DUT" "chip" 2 14, 3 9 0, S_000000000105a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v00000000010c7e40_0 .net "alu_op", 1 0, v00000000010633e0_0;  1 drivers
v00000000010c92e0_0 .net "alu_src", 0 0, v0000000001062bc0_0;  1 drivers
v00000000010c88e0_0 .net "beq", 0 0, v0000000001062760_0;  1 drivers
v00000000010c7bc0_0 .net "bne", 0 0, v0000000001062260_0;  1 drivers
v00000000010c8f20_0 .net "clk", 0 0, v00000000010c91a0_0;  1 drivers
v00000000010c79e0_0 .net "j", 0 0, v0000000001062c60_0;  1 drivers
v00000000010c8de0_0 .net "mem_r", 0 0, v0000000001062a80_0;  1 drivers
v00000000010c8fc0_0 .net "mem_to_reg", 0 0, v0000000001063480_0;  1 drivers
v00000000010c7ee0_0 .net "mem_w", 0 0, v0000000001062800_0;  1 drivers
v00000000010c8980_0 .net "opcode", 3 0, L_00000000010c7f80;  1 drivers
v00000000010c82a0_0 .net "reg_dst", 0 0, v0000000001062f80_0;  1 drivers
v00000000010c7c60_0 .net "reg_w", 0 0, v00000000010630c0_0;  1 drivers
S_0000000001049640 .scope module, "chip_connect" "chipcontrol" 3 16, 4 1 0, S_000000000105a550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_w";
    .port_info 5 /OUTPUT 1 "mem_r";
    .port_info 6 /OUTPUT 1 "mem_w";
    .port_info 7 /OUTPUT 1 "beq";
    .port_info 8 /OUTPUT 1 "bne";
    .port_info 9 /OUTPUT 1 "j";
    .port_info 10 /OUTPUT 2 "alu_op";
v00000000010633e0_0 .var "alu_op", 1 0;
v0000000001062bc0_0 .var "alu_src", 0 0;
v0000000001062760_0 .var "beq", 0 0;
v0000000001062260_0 .var "bne", 0 0;
v0000000001062c60_0 .var "j", 0 0;
v0000000001062a80_0 .var "mem_r", 0 0;
v0000000001063480_0 .var "mem_to_reg", 0 0;
v0000000001062800_0 .var "mem_w", 0 0;
v0000000001061f40_0 .net "opcode", 3 0, L_00000000010c7f80;  alias, 1 drivers
v0000000001062f80_0 .var "reg_dst", 0 0;
v00000000010630c0_0 .var "reg_w", 0 0;
E_0000000001067a90 .event edge, v0000000001061f40_0;
S_00000000010497d0 .scope module, "datapath_connect" "datapath" 3 23, 5 1 0, S_000000000105a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /INPUT 1 "reg_dst";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "mem_to_reg";
    .port_info 5 /INPUT 1 "reg_w";
    .port_info 6 /INPUT 1 "mem_r";
    .port_info 7 /INPUT 1 "mem_w";
    .port_info 8 /INPUT 1 "beq";
    .port_info 9 /INPUT 1 "bne";
    .port_info 10 /INPUT 1 "j";
    .port_info 11 /INPUT 2 "alu_op";
L_000000000105dbc0 .functor AND 1, v0000000001062760_0, L_00000000010db5f0, C4<1>, C4<1>;
L_000000000105d760 .functor NOT 1, L_00000000010db5f0, C4<0>, C4<0>, C4<0>;
L_000000000105db50 .functor AND 1, v0000000001062260_0, L_000000000105d760, C4<1>, C4<1>;
L_000000000105dae0 .functor OR 1, L_000000000105dbc0, L_000000000105db50, C4<0>, C4<0>;
L_00000000014a0088 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000010c5080_0 .net/2u *"_s0", 15 0, L_00000000014a0088;  1 drivers
v00000000010c6840_0 .net *"_s11", 2 0, L_00000000010c8160;  1 drivers
v00000000010c6020_0 .net *"_s13", 2 0, L_00000000010c7d00;  1 drivers
v00000000010c68e0_0 .net *"_s19", 0 0, L_00000000010c96a0;  1 drivers
v00000000010c6700_0 .net *"_s20", 9 0, L_00000000010c8c00;  1 drivers
v00000000010c5580_0 .net *"_s23", 5 0, L_00000000010c9740;  1 drivers
v00000000010c6a20_0 .net *"_s31", 2 0, L_00000000010c7940;  1 drivers
v00000000010c5260_0 .net *"_s33", 11 0, L_00000000010c7b20;  1 drivers
L_00000000014a00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c60c0_0 .net/2u *"_s34", 0 0, L_00000000014a00d0;  1 drivers
v00000000010c59e0_0 .net *"_s38", 0 0, L_000000000105dbc0;  1 drivers
v00000000010c5620_0 .net *"_s40", 0 0, L_000000000105d760;  1 drivers
v00000000010c6d40_0 .net *"_s42", 0 0, L_000000000105db50;  1 drivers
v00000000010c5ee0_0 .net *"_s44", 0 0, L_000000000105dae0;  1 drivers
v00000000010c58a0_0 .net *"_s46", 15 0, L_00000000010c8480;  1 drivers
v00000000010c51c0_0 .net "alu_cnt", 2 0, v0000000001062080_0;  1 drivers
v00000000010c5940_0 .net "alu_op", 1 0, v00000000010633e0_0;  alias, 1 drivers
v00000000010c6f20_0 .net "alu_out", 15 0, v0000000001061fe0_0;  1 drivers
v00000000010c56c0_0 .net "alu_src", 0 0, v0000000001062bc0_0;  alias, 1 drivers
v00000000010c5300_0 .net "b", 15 0, L_00000000010c7a80;  1 drivers
v00000000010c5f80_0 .net "beq", 0 0, v0000000001062760_0;  alias, 1 drivers
v00000000010c53a0_0 .net "bne", 0 0, v0000000001062260_0;  alias, 1 drivers
v00000000010c5800_0 .net "clk", 0 0, v00000000010c91a0_0;  alias, 1 drivers
v00000000010c67a0_0 .net "immext", 15 0, L_00000000010c83e0;  1 drivers
v00000000010c5a80_0 .net "instruction", 15 0, L_000000000105d370;  1 drivers
v00000000010c5c60_0 .net "iszero", 0 0, L_00000000010db5f0;  1 drivers
v00000000010c5d00_0 .net "j", 0 0, v0000000001062c60_0;  alias, 1 drivers
v00000000010c5da0_0 .net "mem_r", 0 0, v0000000001062a80_0;  alias, 1 drivers
v00000000010c6200_0 .net "mem_read_data", 15 0, L_00000000010dadd0;  1 drivers
v00000000010c5e40_0 .net "mem_to_reg", 0 0, v0000000001063480_0;  alias, 1 drivers
v00000000010c62a0_0 .net "mem_w", 0 0, v0000000001062800_0;  alias, 1 drivers
v00000000010c9060_0 .net "opcode", 3 0, L_00000000010c7f80;  alias, 1 drivers
v00000000010c9560_0 .var "pc", 15 0;
v00000000010c7da0_0 .net "pc_branch", 15 0, L_00000000010c8200;  1 drivers
v00000000010c8d40_0 .net "pc_jump", 15 0, L_00000000010c8340;  1 drivers
v00000000010c8ca0_0 .net "pc_next", 15 0, L_00000000010c85c0;  1 drivers
v00000000010c8a20_0 .net "pc_plus2", 15 0, L_00000000010c9380;  1 drivers
v00000000010c8b60_0 .net "rd1", 15 0, L_000000000105d920;  1 drivers
v00000000010c9240_0 .net "rd2", 15 0, L_000000000105dc30;  1 drivers
v00000000010c8ac0_0 .net "reg_dst", 0 0, v0000000001062f80_0;  alias, 1 drivers
v00000000010c9600_0 .net "reg_w", 0 0, v00000000010630c0_0;  alias, 1 drivers
v00000000010c8840_0 .net "rs1", 2 0, L_00000000010c9420;  1 drivers
v00000000010c9100_0 .net "rs2", 2 0, L_00000000010c94c0;  1 drivers
v00000000010c80c0_0 .net "wd", 15 0, L_00000000010c8020;  1 drivers
v00000000010c8e80_0 .net "ws", 2 0, L_00000000010c78a0;  1 drivers
L_00000000010c9380 .arith/sum 16, v00000000010c9560_0, L_00000000014a0088;
L_00000000010c7f80 .part L_000000000105d370, 12, 4;
L_00000000010c9420 .part L_000000000105d370, 9, 3;
L_00000000010c94c0 .part L_000000000105d370, 6, 3;
L_00000000010c8160 .part L_000000000105d370, 3, 3;
L_00000000010c7d00 .part L_000000000105d370, 6, 3;
L_00000000010c78a0 .functor MUXZ 3, L_00000000010c7d00, L_00000000010c8160, v0000000001062f80_0, C4<>;
L_00000000010c8020 .functor MUXZ 16, v0000000001061fe0_0, L_00000000010dadd0, v0000000001063480_0, C4<>;
L_00000000010c96a0 .part L_000000000105d370, 5, 1;
LS_00000000010c8c00_0_0 .concat [ 1 1 1 1], L_00000000010c96a0, L_00000000010c96a0, L_00000000010c96a0, L_00000000010c96a0;
LS_00000000010c8c00_0_4 .concat [ 1 1 1 1], L_00000000010c96a0, L_00000000010c96a0, L_00000000010c96a0, L_00000000010c96a0;
LS_00000000010c8c00_0_8 .concat [ 1 1 0 0], L_00000000010c96a0, L_00000000010c96a0;
L_00000000010c8c00 .concat [ 4 4 2 0], LS_00000000010c8c00_0_0, LS_00000000010c8c00_0_4, LS_00000000010c8c00_0_8;
L_00000000010c9740 .part L_000000000105d370, 0, 6;
L_00000000010c83e0 .concat [ 6 10 0 0], L_00000000010c9740, L_00000000010c8c00;
L_00000000010c7a80 .functor MUXZ 16, L_000000000105dc30, L_00000000010c83e0, v0000000001062bc0_0, C4<>;
L_00000000010c8200 .arith/sum 16, L_00000000010c9380, L_00000000010c83e0;
L_00000000010c7940 .part L_00000000010c9380, 13, 3;
L_00000000010c7b20 .part L_000000000105d370, 0, 12;
L_00000000010c8340 .concat [ 1 12 3 0], L_00000000014a00d0, L_00000000010c7b20, L_00000000010c7940;
L_00000000010c8480 .functor MUXZ 16, L_00000000010c9380, L_00000000010c8200, L_000000000105dae0, C4<>;
L_00000000010c85c0 .functor MUXZ 16, L_00000000010c8480, L_00000000010c8340, v0000000001062c60_0, C4<>;
S_00000000010420e0 .scope module, "alu_connect" "alu" 5 54, 6 1 0, S_00000000010497d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "alu_cnt";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "iszero";
L_00000000014a01a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001063160_0 .net/2u *"_s0", 15 0, L_00000000014a01a8;  1 drivers
v0000000001061a40_0 .net *"_s2", 0 0, L_00000000010db910;  1 drivers
L_00000000014a01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001063520_0 .net/2u *"_s4", 0 0, L_00000000014a01f0;  1 drivers
L_00000000014a0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010632a0_0 .net/2u *"_s6", 0 0, L_00000000014a0238;  1 drivers
v0000000001061ae0_0 .net "a", 15 0, L_000000000105d920;  alias, 1 drivers
v0000000001063660_0 .net "alu_cnt", 2 0, v0000000001062080_0;  alias, 1 drivers
v00000000010623a0_0 .net "b", 15 0, L_00000000010c7a80;  alias, 1 drivers
v0000000001061b80_0 .net "iszero", 0 0, L_00000000010db5f0;  alias, 1 drivers
v0000000001061fe0_0 .var "result", 15 0;
E_00000000010676d0 .event edge, v0000000001063660_0, v0000000001061ae0_0, v00000000010623a0_0;
L_00000000010db910 .cmp/eq 16, v0000000001061fe0_0, L_00000000014a01a8;
L_00000000010db5f0 .functor MUXZ 1, L_00000000014a0238, L_00000000014a01f0, L_00000000010db910, C4<>;
S_0000000001042270 .scope module, "alucontrol_connect" "alucontrol" 5 58, 7 1 0, S_00000000010497d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "alu_cnt";
v00000000010626c0_0 .net *"_s1", 5 0, L_00000000010dbd70;  1 drivers
v0000000001062080_0 .var "alu_cnt", 2 0;
v0000000001063200_0 .net "alu_op", 1 0, v00000000010633e0_0;  alias, 1 drivers
v0000000001062120_0 .net "opcode", 3 0, L_00000000010c7f80;  alias, 1 drivers
E_0000000001067090 .event edge, L_00000000010dbd70;
L_00000000010dbd70 .concat [ 4 2 0 0], L_00000000010c7f80, v00000000010633e0_0;
S_000000000104ce40 .scope module, "dm_connect" "datamemory" 5 48, 8 1 0, S_00000000010497d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "mem_address";
    .port_info 2 /INPUT 16 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_enable";
    .port_info 4 /INPUT 1 "mem_read_enable";
    .port_info 5 /OUTPUT 16 "mem_read_data";
v0000000001062300_0 .net *"_s0", 15 0, L_00000000010db550;  1 drivers
L_00000000014a0160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001062d00_0 .net/2u *"_s2", 15 0, L_00000000014a0160;  1 drivers
v0000000001062440_0 .net "clk", 0 0, v00000000010c91a0_0;  alias, 1 drivers
v0000000001062da0_0 .var/i "i", 31 0;
v00000000010635c0_0 .net "mem_address", 15 0, v0000000001061fe0_0;  alias, 1 drivers
v00000000010624e0_0 .net "mem_read_data", 15 0, L_00000000010dadd0;  alias, 1 drivers
v00000000010617c0_0 .net "mem_read_enable", 0 0, v0000000001062a80_0;  alias, 1 drivers
v0000000001061860_0 .net "mem_write_data", 15 0, L_000000000105dc30;  alias, 1 drivers
v0000000001061c20_0 .net "mem_write_enable", 0 0, v0000000001062800_0;  alias, 1 drivers
v0000000001061cc0 .array "memory", 0 7, 15 0;
E_0000000001067c50 .event posedge, v0000000001062440_0;
L_00000000010db550 .array/port v0000000001061cc0, v0000000001061fe0_0;
L_00000000010dadd0 .functor MUXZ 16, L_00000000014a0160, L_00000000010db550, v0000000001062a80_0, C4<>;
S_000000000104cfd0 .scope module, "gpr_connect" "gpr" 5 62, 9 1 0, S_00000000010497d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs1";
    .port_info 3 /INPUT 3 "rs2";
    .port_info 4 /INPUT 3 "ws";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /OUTPUT 16 "wd";
L_000000000105d920 .functor BUFZ 16, L_00000000010dad30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000105dc30 .functor BUFZ 16, L_00000000010db190, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000001061d60_0 .net *"_s0", 15 0, L_00000000010dad30;  1 drivers
v0000000001062580_0 .net *"_s10", 4 0, L_00000000010da970;  1 drivers
L_00000000014a02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010629e0_0 .net *"_s13", 1 0, L_00000000014a02c8;  1 drivers
v00000000010c6ac0_0 .net *"_s2", 4 0, L_00000000010db410;  1 drivers
L_00000000014a0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010c6480_0 .net *"_s5", 1 0, L_00000000014a0280;  1 drivers
v00000000010c65c0_0 .net *"_s8", 15 0, L_00000000010db190;  1 drivers
v00000000010c5b20_0 .net "clk", 0 0, v00000000010c91a0_0;  alias, 1 drivers
v00000000010c6c00 .array "gprarray", 0 7, 15 0;
v00000000010c5440_0 .var/i "i", 31 0;
v00000000010c6b60_0 .net "rd1", 15 0, L_000000000105d920;  alias, 1 drivers
v00000000010c6520_0 .net "rd2", 15 0, L_000000000105dc30;  alias, 1 drivers
v00000000010c6660_0 .net "rs1", 2 0, L_00000000010c9420;  alias, 1 drivers
v00000000010c6340_0 .net "rs2", 2 0, L_00000000010c94c0;  alias, 1 drivers
v00000000010c6de0_0 .net "wd", 15 0, L_00000000010c8020;  alias, 1 drivers
v00000000010c5760_0 .net "we", 0 0, v00000000010630c0_0;  alias, 1 drivers
v00000000010c54e0_0 .net "ws", 2 0, L_00000000010c78a0;  alias, 1 drivers
L_00000000010dad30 .array/port v00000000010c6c00, L_00000000010db410;
L_00000000010db410 .concat [ 3 2 0 0], L_00000000010c9420, L_00000000014a0280;
L_00000000010db190 .array/port v00000000010c6c00, L_00000000010da970;
L_00000000010da970 .concat [ 3 2 0 0], L_00000000010c94c0, L_00000000014a02c8;
S_00000000010457c0 .scope module, "im_connect" "instructionmemory" 5 44, 10 1 0, S_00000000010497d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_000000000105d370 .functor BUFZ 16, L_00000000010c8520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000010c6ca0_0 .net *"_s0", 15 0, L_00000000010c8520;  1 drivers
L_00000000014a0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010c6160_0 .net/2u *"_s2", 0 0, L_00000000014a0118;  1 drivers
v00000000010c5bc0_0 .net *"_s5", 14 0, L_00000000010c8700;  1 drivers
v00000000010c6980_0 .net *"_s6", 15 0, L_00000000010c87a0;  1 drivers
v00000000010c5120_0 .net "instruction", 15 0, L_000000000105d370;  alias, 1 drivers
v00000000010c6e80 .array "memory", 0 5, 15 0;
v00000000010c63e0_0 .net "pc", 15 0, v00000000010c9560_0;  1 drivers
L_00000000010c8520 .array/port v00000000010c6e80, L_00000000010c87a0;
L_00000000010c8700 .part v00000000010c9560_0, 1, 15;
L_00000000010c87a0 .concat [ 15 1 0 0], L_00000000010c8700, L_00000000014a0118;
    .scope S_0000000001049640;
T_0 ;
    %wait E_0000000001067a90;
    %load/vec4 v0000000001061f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1152, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 964, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 548, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 18, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 10, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001062c60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000010633e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001062260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062a80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010630c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001063480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001062bc0_0, 0, 1;
    %store/vec4 v0000000001062f80_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000010457c0;
T_1 ;
    %vpi_call 10 11 "$readmemb", "./memory/instructionmemory.txt", v00000000010c6e80 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000104ce40;
T_2 ;
    %vpi_call 8 11 "$readmemb", "./memory/datamemory.txt", v0000000001061cc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000104ce40;
T_3 ;
    %wait E_0000000001067c50;
    %load/vec4 v0000000001061c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000001061860_0;
    %ix/getv 3, v00000000010635c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001061cc0, 0, 4;
T_3.0 ;
    %vpi_call 8 20 "$display", &A<v0000000001061cc0, v0000000001062da0_0 > {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010420e0;
T_4 ;
    %wait E_00000000010676d0;
    %load/vec4 v0000000001063660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %add;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %add;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %sub;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000000001061ae0_0;
    %inv;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000000001061ae0_0;
    %ix/getv 4, v00000000010623a0_0;
    %shiftl 4;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000000001061ae0_0;
    %ix/getv 4, v00000000010623a0_0;
    %shiftr 4;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %and;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %or;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000000001061ae0_0;
    %load/vec4 v00000000010623a0_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000000001061fe0_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001061fe0_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001042270;
T_5 ;
    %wait E_0000000001067090;
    %load/vec4 v0000000001063200_0;
    %load/vec4 v0000000001062120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001062080_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000104cfd0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010c5440_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000010c5440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000000010c5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c6c00, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000010c5440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000010c5440_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000000000104cfd0;
T_7 ;
    %wait E_0000000001067c50;
    %load/vec4 v00000000010c5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000010c6de0_0;
    %load/vec4 v00000000010c54e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c6c00, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010497d0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010c9560_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000010497d0;
T_9 ;
    %wait E_0000000001067c50;
    %load/vec4 v00000000010c8ca0_0;
    %assign/vec4 v00000000010c9560_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000105a3c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c91a0_0, 0, 1;
    %vpi_call 2 6 "$dumpfile", "16bitRISC.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000105a3c0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000000010c91a0_0;
    %inv;
    %store/vec4 v00000000010c91a0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "chip.v";
    "./chipcontrol.v";
    "./datapath.v";
    "./alu.v";
    "./alucontrol.v";
    "./datamemory.v";
    "./gpr.v";
    "./instructionmemory.v";
