library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity controlUnit is
  Port ( 
    enable                   : in std_logic;
    reset                    : in std_logic;
    clk                      : in std_logic;
    alteredClock             : in std_logic;
  );
end controlUnit;

architecture Behavioral of controlUnit is

begin


end Behavioral;
