ISim log file
Running: C:\Users\martijn\Documents\GitHub\Computation-2\Work_Folder_Mips\mMips\mmips_3\workspace\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/testbench_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/verilog/mmips.v" Line 360.  For instance mMIPS/branch_ctrl/, width 2 of formal port BranchOp is not equal to width 1 of actual signal bus_ctrl_mem_branch.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 99774951 ns : File "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/verilog/testbench.v" Line 63
