#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 29 15:22:38 2026
# Process ID: 3052
# Current directory: D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1
# Command line: vivado.exe -log spatial_audio_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spatial_audio_top.tcl
# Log file: D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/spatial_audio_top.vds
# Journal file: D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spatial_audio_top.tcl -notrace
Command: synth_design -top spatial_audio_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 374.094 ; gain = 103.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spatial_audio_top' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/spatial_audio_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_audio' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/clk_wiz_audio_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_audio' (1#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/clk_wiz_audio_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_gen' of module 'clk_wiz_audio' requires 4 connections, but only 3 given [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/spatial_audio_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'i2s_controller' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/i2s_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i2s_controller' (2#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/i2s_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'hrtf_address_generator' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/hrtf_address_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hrtf_address_generator' (3#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/hrtf_address_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom_hrtf_left' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/rom_hrtf_left_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_hrtf_left' (4#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/rom_hrtf_left_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dsp_fir_folded' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/dsp_fir_folded.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dsp_fir_folded' (5#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/dsp_fir_folded.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom_hrtf_right' [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/rom_hrtf_right_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_hrtf_right' (6#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/.Xil/Vivado-3052-Brett_PC/realtime/rom_hrtf_right_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spatial_audio_top' (7#1) [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/spatial_audio_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.449 ; gain = 159.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.449 ; gain = 159.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.449 ; gain = 159.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/clk_wiz_audio/clk_wiz_audio/clk_wiz_audio_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/clk_wiz_audio/clk_wiz_audio/clk_wiz_audio_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/rom_hrtf_left/rom_hrtf_left/rom_hrtf_left_in_context.xdc] for cell 'rom_l'
Finished Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/rom_hrtf_left/rom_hrtf_left/rom_hrtf_left_in_context.xdc] for cell 'rom_l'
Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/rom_hrtf_right/rom_hrtf_right/rom_hrtf_right_in_context.xdc] for cell 'rom_r'
Finished Parsing XDC File [d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/rom_hrtf_right/rom_hrtf_right/rom_hrtf_right_in_context.xdc] for cell 'rom_r'
Parsing XDC File [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spatial_audio_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spatial_audio_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.762 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.762 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 780.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 780.762 ; gain = 510.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 780.762 ; gain = 510.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/clk_wiz_audio/clk_wiz_audio/clk_wiz_audio_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/ip/clk_wiz_audio/clk_wiz_audio/clk_wiz_audio_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom_l. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom_r. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 780.762 ; gain = 510.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "l_data_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "conv_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6430] The Block RAM audio_history_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 780.762 ; gain = 510.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module hrtf_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dsp_fir_folded 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	                7 Bit    Registers := 3     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_gen/bram_addr_reg' and it is trimmed from '16' to '14' bits. [D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.srcs/sources_1/new/hrtf_address_generator.v:23]
INFO: [Synth 8-5546] ROM "i2s/l_data_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2s/r_data_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_gen/state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP fir_right/accumulator_reg, operation Mode is: (P+A2*B)'.
DSP Report: register fir_right/audio_pipe_reg is absorbed into DSP fir_right/accumulator_reg.
DSP Report: register fir_right/accumulator_reg is absorbed into DSP fir_right/accumulator_reg.
DSP Report: operator fir_right/accumulator0 is absorbed into DSP fir_right/accumulator_reg.
DSP Report: operator fir_right/accumulator1 is absorbed into DSP fir_right/accumulator_reg.
DSP Report: Generating DSP fir_left/accumulator_reg, operation Mode is: (P+A2*B)'.
DSP Report: register fir_left/audio_pipe_reg is absorbed into DSP fir_left/accumulator_reg.
DSP Report: register fir_left/accumulator_reg is absorbed into DSP fir_left/accumulator_reg.
DSP Report: operator fir_left/accumulator0 is absorbed into DSP fir_left/accumulator_reg.
DSP Report: operator fir_left/accumulator1 is absorbed into DSP fir_left/accumulator_reg.
WARNING: [Synth 8-3331] design spatial_audio_top has unconnected port target_angle[7]
RAM Pipeline Warning: Read Address Register Found For RAM fir_left/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fir_left/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM fir_left/audio_history_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM fir_right/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fir_right/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM fir_right/audio_history_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM fir_left/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fir_right/audio_history_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr_gen/state_reg[1] )
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[16]' (FDE) to 'i2s/l_data_rx_reg[16]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[17]' (FDE) to 'i2s/l_data_rx_reg[17]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[18]' (FDE) to 'i2s/l_data_rx_reg[18]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[19]' (FDE) to 'i2s/l_data_rx_reg[19]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[20]' (FDE) to 'i2s/l_data_rx_reg[20]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[21]' (FDE) to 'i2s/l_data_rx_reg[21]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[22]' (FDE) to 'i2s/l_data_rx_reg[22]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[23]' (FDE) to 'i2s/l_data_rx_reg[23]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[0]' (FDE) to 'i2s/l_data_rx_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[1]' (FDE) to 'i2s/l_data_rx_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[2]' (FDE) to 'i2s/l_data_rx_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[3]' (FDE) to 'i2s/l_data_rx_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[4]' (FDE) to 'i2s/l_data_rx_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[5]' (FDE) to 'i2s/l_data_rx_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[6]' (FDE) to 'i2s/l_data_rx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[7]' (FDE) to 'i2s/l_data_rx_reg[7]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[8]' (FDE) to 'i2s/l_data_rx_reg[8]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[9]' (FDE) to 'i2s/l_data_rx_reg[9]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[10]' (FDE) to 'i2s/l_data_rx_reg[10]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[11]' (FDE) to 'i2s/l_data_rx_reg[11]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[12]' (FDE) to 'i2s/l_data_rx_reg[12]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[13]' (FDE) to 'i2s/l_data_rx_reg[13]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[14]' (FDE) to 'i2s/l_data_rx_reg[14]'
INFO: [Synth 8-3886] merging instance 'i2s/r_data_rx_reg[15]' (FDE) to 'i2s/l_data_rx_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/l_data_rx_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 780.762 ; gain = 510.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dsp_fir_folded: | audio_history_reg | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dsp_fir_folded: | audio_history_reg | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_fir_folded | (P+A2*B)'   | 24     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_fir_folded | (P+A2*B)'   | 24     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/fir_left/audio_history_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/fir_right/audio_history_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out1' to pin 'clk_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 806.559 ; gain = 535.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 807.078 ; gain = 536.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dsp_fir_folded: | audio_history_reg | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dsp_fir_folded: | audio_history_reg | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_188' (FDE) to 'i_187'
INFO: [Synth 8-3886] merging instance 'i_20' (FDE) to 'i_7'
INFO: [Synth 8-3886] merging instance 'i_21' (FDE) to 'i_8'
INFO: [Synth 8-3886] merging instance 'i_22' (FDE) to 'i_9'
INFO: [Synth 8-3886] merging instance 'i_23' (FDE) to 'i_10'
INFO: [Synth 8-3886] merging instance 'i_24' (FDE) to 'i_11'
INFO: [Synth 8-3886] merging instance 'i_25' (FDE) to 'i_12'
INFO: [Synth 8-3886] merging instance 'i_187' (FDE) to 'fir_left/read_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7' (FDE) to 'fir_left/read_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8' (FDE) to 'fir_left/read_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9' (FDE) to 'fir_left/read_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_10' (FDE) to 'fir_left/read_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_11' (FDE) to 'fir_left/read_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'fir_left/read_ptr_reg[6]' (FDE) to 'i_12'
INFO: [Synth 8-223] decloning instance 'fir_left/audio_history_reg' (RAMB18E1) to 'fir_right/audio_history_reg'
INFO: [Synth 8-6837] The timing for the instance fir_right/audio_history_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_audio  |         1|
|2     |rom_hrtf_left  |         1|
|3     |rom_hrtf_right |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_audio  |     1|
|2     |rom_hrtf_left  |     1|
|3     |rom_hrtf_right |     1|
|4     |CARRY4         |     2|
|5     |DSP48E1        |     2|
|6     |LUT1           |     3|
|7     |LUT2           |     7|
|8     |LUT3           |    10|
|9     |LUT4           |    10|
|10    |LUT5           |    18|
|11    |LUT6           |    26|
|12    |RAMB18E1       |     1|
|13    |FDRE           |   145|
|14    |IBUF           |     8|
|15    |OBUF           |     4|
+------+---------------+------+

Report Instance Areas: 
+------+------------+-----------------------+------+
|      |Instance    |Module                 |Cells |
+------+------------+-----------------------+------+
|1     |top         |                       |   270|
|2     |  addr_gen  |hrtf_address_generator |    42|
|3     |  fir_left  |dsp_fir_folded         |    63|
|4     |  fir_right |dsp_fir_folded_0       |    26|
|5     |  i2s       |i2s_controller         |    92|
+------+------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 826.516 ; gain = 205.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 826.516 ; gain = 555.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 826.516 ; gain = 567.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 826.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ECE532/532_spatial_test/spacial_test_proj/spacial_test_proj.runs/synth_1/spatial_audio_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spatial_audio_top_utilization_synth.rpt -pb spatial_audio_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:23:05 2026...
