

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Apr 25 14:56:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_test_matmul
* Solution:       solution2_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.522 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       11|       11|         4|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      0|       0|     259|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      45|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        0|      -|     215|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     215|     429|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U3  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  45|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U5  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_588_p2                     |     *    |      0|  0|  41|           8|           8|
    |add_ln63_1_fu_194_p2              |     +    |      0|  0|  10|           2|           1|
    |add_ln63_fu_174_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_234_p2                       |     +    |      0|  0|  10|           2|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln63_fu_168_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_180_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln70_fu_228_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_1_fu_206_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_fu_200_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln77_fu_325_p2               |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |b_copy_0_2_5_fu_412_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_6_fu_419_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_427_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_8_fu_434_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_fu_404_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_375_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_6_fu_382_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_390_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_8_fu_397_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_fu_367_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_338_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_6_fu_345_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_353_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_8_fu_360_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_fu_330_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln63_fu_220_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln75_1_fu_212_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln75_fu_186_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 259|          54|         151|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |b_blk_n                  |   9|          2|    1|          2|
    |i_0_reg_146              |   9|          2|    2|          4|
    |indvar_flatten_reg_135   |   9|          2|    4|          8|
    |j_0_reg_157              |   9|          2|    2|          4|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   14|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_729                  |   8|   0|    8|          0|
    |a_row_0_fu_68                      |   8|   0|    8|          0|
    |a_row_1_1_fu_72                    |   8|   0|    8|          0|
    |a_row_2_1_fu_76                    |   8|   0|    8|          0|
    |add_ln82_reg_739                   |  16|   0|   16|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |b_copy_0_2_1_fu_88                 |   8|   0|    8|          0|
    |b_copy_0_2_2_fu_80                 |   8|   0|    8|          0|
    |b_copy_0_2_3_fu_84                 |   8|   0|    8|          0|
    |b_copy_1_2_1_fu_100                |   8|   0|    8|          0|
    |b_copy_1_2_2_fu_92                 |   8|   0|    8|          0|
    |b_copy_1_2_3_fu_96                 |   8|   0|    8|          0|
    |b_copy_2_2_1_fu_112                |   8|   0|    8|          0|
    |b_copy_2_2_2_fu_104                |   8|   0|    8|          0|
    |b_copy_2_2_3_fu_108                |   8|   0|    8|          0|
    |i_0_reg_146                        |   2|   0|    2|          0|
    |icmp_ln63_reg_685                  |   1|   0|    1|          0|
    |icmp_ln70_reg_711                  |   1|   0|    1|          0|
    |icmp_ln70_reg_711_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_135             |   4|   0|    4|          0|
    |j_0_reg_157                        |   2|   0|    2|          0|
    |select_ln75_1_reg_702              |   1|   0|    1|          0|
    |select_ln75_reg_694                |   2|   0|    2|          0|
    |select_ln75_reg_694_pp0_iter1_reg  |   2|   0|    2|          0|
    |tmp_1_reg_734                      |   8|   0|    8|          0|
    |icmp_ln63_reg_685                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 215|  32|  152|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_dout      |  in |   24|   ap_fifo  |       a      |    pointer   |
|a_empty_n   |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read      | out |    1|   ap_fifo  |       a      |    pointer   |
|b_dout      |  in |   24|   ap_fifo  |       b      |    pointer   |
|b_empty_n   |  in |    1|   ap_fifo  |       b      |    pointer   |
|b_read      | out |    1|   ap_fifo  |       b      |    pointer   |
|res_din     | out |   16|   ap_fifo  |      res     |    pointer   |
|res_full_n  |  in |    1|   ap_fifo  |      res     |    pointer   |
|res_write   | out |    1|   ap_fifo  |      res     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_row_0 = alloca i8"   --->   Operation 7 'alloca' 'a_row_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_row_1_1 = alloca i8"   --->   Operation 8 'alloca' 'a_row_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_row_2_1 = alloca i8"   --->   Operation 9 'alloca' 'a_row_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_copy_0_2_2 = alloca i8"   --->   Operation 10 'alloca' 'b_copy_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_copy_0_2_3 = alloca i8"   --->   Operation 11 'alloca' 'b_copy_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_copy_0_2_1 = alloca i8"   --->   Operation 12 'alloca' 'b_copy_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_copy_1_2_2 = alloca i8"   --->   Operation 13 'alloca' 'b_copy_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_copy_1_2_3 = alloca i8"   --->   Operation 14 'alloca' 'b_copy_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_copy_1_2_1 = alloca i8"   --->   Operation 15 'alloca' 'b_copy_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_copy_2_2_2 = alloca i8"   --->   Operation 16 'alloca' 'b_copy_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_copy_2_2_3 = alloca i8"   --->   Operation 17 'alloca' 'b_copy_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_copy_2_2_1 = alloca i8"   --->   Operation 18 'alloca' 'b_copy_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %a), !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %b), !map !24"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %res), !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %a, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %b, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul.cpp:57]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.18ns)   --->   "br label %1" [matrixmul.cpp:63]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln63, %Col_end ]" [matrixmul.cpp:63]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln63, %Col_end ]" [matrixmul.cpp:63]   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %Col_end ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.12ns)   --->   "%icmp_ln63 = icmp eq i4 %indvar_flatten, -7" [matrixmul.cpp:63]   --->   Operation 30 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%add_ln63 = add i4 %indvar_flatten, 1" [matrixmul.cpp:63]   --->   Operation 31 'add' 'add_ln63' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %2, label %Col_begin" [matrixmul.cpp:63]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln65 = icmp eq i2 %j_0, -1" [matrixmul.cpp:65]   --->   Operation 33 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln75 = select i1 %icmp_ln65, i2 0, i2 %j_0" [matrixmul.cpp:75]   --->   Operation 34 'select' 'select_ln75' <Predicate = (!icmp_ln63)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%add_ln63_1 = add i2 %i_0, 1" [matrixmul.cpp:63]   --->   Operation 35 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln75 = icmp eq i2 %add_ln63_1, 0" [matrixmul.cpp:75]   --->   Operation 36 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln63)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln75_1 = icmp eq i2 %i_0, 0" [matrixmul.cpp:75]   --->   Operation 37 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln63)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln75_1 = select i1 %icmp_ln65, i1 %icmp_ln75, i1 %icmp_ln75_1" [matrixmul.cpp:75]   --->   Operation 38 'select' 'select_ln75_1' <Predicate = (!icmp_ln63)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.62ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i2 %add_ln63_1, i2 %i_0" [matrixmul.cpp:63]   --->   Operation 39 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln70 = icmp eq i2 %select_ln75, 0" [matrixmul.cpp:70]   --->   Operation 40 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %select_ln75_1, label %.preheader.preheader_ifconv, label %Col_end" [matrixmul.cpp:75]   --->   Operation 41 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%j = add i2 %select_ln75, 1" [matrixmul.cpp:65]   --->   Operation 42 'add' 'j' <Predicate = (!icmp_ln63)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader1.0, label %.loopexit2" [matrixmul.cpp:70]   --->   Operation 43 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.93ns)   --->   "%a_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %a)" [matrixmul.cpp:72]   --->   Operation 44 'read' 'a_read' <Predicate = (icmp_ln70)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%a_row_0_1 = trunc i24 %a_read to i8" [matrixmul.cpp:72]   --->   Operation 45 'trunc' 'a_row_0_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_row_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 8, i32 15)" [matrixmul.cpp:72]   --->   Operation 46 'partselect' 'a_row_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%a_row_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 16, i32 23)" [matrixmul.cpp:72]   --->   Operation 47 'partselect' 'a_row_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store i8 %a_row_2, i8* %a_row_2_1" [matrixmul.cpp:72]   --->   Operation 48 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %a_row_1, i8* %a_row_1_1" [matrixmul.cpp:72]   --->   Operation 49 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load = load i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 50 'load' 'b_copy_0_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load = load i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 51 'load' 'b_copy_0_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load = load i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 52 'load' 'b_copy_0_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load = load i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 53 'load' 'b_copy_1_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load = load i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 54 'load' 'b_copy_1_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load = load i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 55 'load' 'b_copy_1_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load = load i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 56 'load' 'b_copy_2_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load = load i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 57 'load' 'b_copy_2_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load = load i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 58 'load' 'b_copy_2_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.93ns)   --->   "%b_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %b)" [matrixmul.cpp:77]   --->   Operation 59 'read' 'b_read' <Predicate = (select_ln75_1)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%b_copy_0_2_9 = trunc i24 %b_read to i8" [matrixmul.cpp:77]   --->   Operation 60 'trunc' 'b_copy_0_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%b_copy_1_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 8, i32 15)" [matrixmul.cpp:77]   --->   Operation 61 'partselect' 'b_copy_1_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%b_copy_2_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 16, i32 23)" [matrixmul.cpp:77]   --->   Operation 62 'partselect' 'b_copy_2_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln77 = icmp eq i2 %select_ln75, 1" [matrixmul.cpp:77]   --->   Operation 63 'icmp' 'icmp_ln77' <Predicate = (select_ln75_1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_5)   --->   "%b_copy_2_2 = select i1 %icmp_ln77, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2_9" [matrixmul.cpp:77]   --->   Operation 64 'select' 'b_copy_2_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_2_2_5 = select i1 %icmp_ln70, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2" [matrixmul.cpp:77]   --->   Operation 65 'select' 'b_copy_2_2_5' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_7)   --->   "%b_copy_2_2_6 = select i1 %icmp_ln77, i8 %b_copy_2_2_9, i8 %b_copy_2_2_3_load" [matrixmul.cpp:77]   --->   Operation 66 'select' 'b_copy_2_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_2_2_7 = select i1 %icmp_ln70, i8 %b_copy_2_2_3_load, i8 %b_copy_2_2_6" [matrixmul.cpp:77]   --->   Operation 67 'select' 'b_copy_2_2_7' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.47ns)   --->   "%b_copy_2_2_8 = select i1 %icmp_ln70, i8 %b_copy_2_2_9, i8 %b_copy_2_2_2_load" [matrixmul.cpp:77]   --->   Operation 68 'select' 'b_copy_2_2_8' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_5)   --->   "%b_copy_1_2 = select i1 %icmp_ln77, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2_9" [matrixmul.cpp:77]   --->   Operation 69 'select' 'b_copy_1_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_1_2_5 = select i1 %icmp_ln70, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2" [matrixmul.cpp:77]   --->   Operation 70 'select' 'b_copy_1_2_5' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_7)   --->   "%b_copy_1_2_6 = select i1 %icmp_ln77, i8 %b_copy_1_2_9, i8 %b_copy_1_2_3_load" [matrixmul.cpp:77]   --->   Operation 71 'select' 'b_copy_1_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_1_2_7 = select i1 %icmp_ln70, i8 %b_copy_1_2_3_load, i8 %b_copy_1_2_6" [matrixmul.cpp:77]   --->   Operation 72 'select' 'b_copy_1_2_7' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.47ns)   --->   "%b_copy_1_2_8 = select i1 %icmp_ln70, i8 %b_copy_1_2_9, i8 %b_copy_1_2_2_load" [matrixmul.cpp:77]   --->   Operation 73 'select' 'b_copy_1_2_8' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_5)   --->   "%b_copy_0_2 = select i1 %icmp_ln77, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2_9" [matrixmul.cpp:77]   --->   Operation 74 'select' 'b_copy_0_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_0_2_5 = select i1 %icmp_ln70, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2" [matrixmul.cpp:77]   --->   Operation 75 'select' 'b_copy_0_2_5' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_7)   --->   "%b_copy_0_2_6 = select i1 %icmp_ln77, i8 %b_copy_0_2_9, i8 %b_copy_0_2_3_load" [matrixmul.cpp:77]   --->   Operation 76 'select' 'b_copy_0_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.47ns) (out node of the LUT)   --->   "%b_copy_0_2_7 = select i1 %icmp_ln70, i8 %b_copy_0_2_3_load, i8 %b_copy_0_2_6" [matrixmul.cpp:77]   --->   Operation 77 'select' 'b_copy_0_2_7' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.47ns)   --->   "%b_copy_0_2_8 = select i1 %icmp_ln70, i8 %b_copy_0_2_9, i8 %b_copy_0_2_2_load" [matrixmul.cpp:77]   --->   Operation 78 'select' 'b_copy_0_2_8' <Predicate = (select_ln75_1)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_5, i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 79 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_7, i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 80 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_8, i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 81 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_5, i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 82 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_7, i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 83 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_8, i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 84 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_5, i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 85 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_7, i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 86 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_8, i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 87 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %Col_end"   --->   Operation 88 'br' <Predicate = (select_ln75_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.07>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %a_row_0_1, i8* %a_row_0" [matrixmul.cpp:72]   --->   Operation 89 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 90 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%a_row_1_1_load = load i8* %a_row_1_1" [matrixmul.cpp:82]   --->   Operation 91 'load' 'a_row_1_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%a_row_2_1_load = load i8* %a_row_2_1" [matrixmul.cpp:82]   --->   Operation 92 'load' 'a_row_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load_1 = load i8* %b_copy_0_2_2" [matrixmul.cpp:80]   --->   Operation 93 'load' 'b_copy_0_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load_1 = load i8* %b_copy_0_2_3" [matrixmul.cpp:80]   --->   Operation 94 'load' 'b_copy_0_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load_1 = load i8* %b_copy_0_2_1" [matrixmul.cpp:80]   --->   Operation 95 'load' 'b_copy_0_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load_1 = load i8* %b_copy_1_2_2" [matrixmul.cpp:80]   --->   Operation 96 'load' 'b_copy_1_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load_1 = load i8* %b_copy_1_2_3" [matrixmul.cpp:80]   --->   Operation 97 'load' 'b_copy_1_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load_1 = load i8* %b_copy_1_2_1" [matrixmul.cpp:80]   --->   Operation 98 'load' 'b_copy_1_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load_1 = load i8* %b_copy_2_2_2" [matrixmul.cpp:80]   --->   Operation 99 'load' 'b_copy_2_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load_1 = load i8* %b_copy_2_2_3" [matrixmul.cpp:80]   --->   Operation 100 'load' 'b_copy_2_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load_1 = load i8* %b_copy_2_2_1" [matrixmul.cpp:80]   --->   Operation 101 'load' 'b_copy_2_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.15ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_0_2_2_load_1, i8 %b_copy_0_2_3_load_1, i8 %b_copy_0_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 102 'mux' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_1_1_load to i16" [matrixmul.cpp:82]   --->   Operation 103 'sext' 'sext_ln82_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.15ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_1_2_2_load_1, i8 %b_copy_1_2_3_load_1, i8 %b_copy_1_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 104 'mux' 'tmp_2' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %tmp_2 to i16" [matrixmul.cpp:82]   --->   Operation 105 'sext' 'sext_ln82_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.17ns)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_2, %sext_ln82_3" [matrixmul.cpp:82]   --->   Operation 106 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_2_1_load to i16" [matrixmul.cpp:82]   --->   Operation 107 'sext' 'sext_ln82_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.15ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_2_2_2_load_1, i8 %b_copy_2_2_3_load_1, i8 %b_copy_2_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 108 'mux' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %tmp_4 to i16" [matrixmul.cpp:82]   --->   Operation 109 'sext' 'sext_ln82_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.84ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_4, %sext_ln82_5" [matrixmul.cpp:82]   --->   Operation 110 'mul' 'mul_ln82_2' <Predicate = (!icmp_ln63)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (2.75ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82_1, %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 111 'add' 'add_ln82' <Predicate = (!icmp_ln63)> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.52>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 113 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 115 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:66]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%a_row_0_load = load i8* %a_row_0" [matrixmul.cpp:82]   --->   Operation 117 'load' 'a_row_0_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_0_load to i16" [matrixmul.cpp:82]   --->   Operation 118 'sext' 'sext_ln82' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %tmp_1 to i16" [matrixmul.cpp:82]   --->   Operation 119 'sext' 'sext_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (2.84ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82 = mul i16 %sext_ln82, %sext_ln82_1" [matrixmul.cpp:82]   --->   Operation 120 'mul' 'mul_ln82' <Predicate = (!icmp_ln63)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (2.75ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, %mul_ln82" [matrixmul.cpp:82]   --->   Operation 121 'add' 'add_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res, i16 %add_ln82_1)" [matrixmul.cpp:82]   --->   Operation 122 'write' <Predicate = (!icmp_ln63)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3) nounwind" [matrixmul.cpp:83]   --->   Operation 123 'specregionend' 'empty' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 124 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:85]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0             (alloca           ) [ 0011110]
a_row_1_1           (alloca           ) [ 0011110]
a_row_2_1           (alloca           ) [ 0011110]
b_copy_0_2_2        (alloca           ) [ 0011110]
b_copy_0_2_3        (alloca           ) [ 0011110]
b_copy_0_2_1        (alloca           ) [ 0011110]
b_copy_1_2_2        (alloca           ) [ 0011110]
b_copy_1_2_3        (alloca           ) [ 0011110]
b_copy_1_2_1        (alloca           ) [ 0011110]
b_copy_2_2_2        (alloca           ) [ 0011110]
b_copy_2_2_3        (alloca           ) [ 0011110]
b_copy_2_2_1        (alloca           ) [ 0011110]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln57  (specinterface    ) [ 0000000]
br_ln63             (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
i_0                 (phi              ) [ 0010000]
j_0                 (phi              ) [ 0010000]
icmp_ln63           (icmp             ) [ 0011110]
add_ln63            (add              ) [ 0111110]
br_ln63             (br               ) [ 0000000]
icmp_ln65           (icmp             ) [ 0000000]
select_ln75         (select           ) [ 0011100]
add_ln63_1          (add              ) [ 0000000]
icmp_ln75           (icmp             ) [ 0000000]
icmp_ln75_1         (icmp             ) [ 0000000]
select_ln75_1       (select           ) [ 0011000]
select_ln63         (select           ) [ 0111110]
icmp_ln70           (icmp             ) [ 0011100]
br_ln75             (br               ) [ 0000000]
j                   (add              ) [ 0111110]
br_ln70             (br               ) [ 0000000]
a_read              (read             ) [ 0000000]
a_row_0_1           (trunc            ) [ 0010100]
a_row_1             (partselect       ) [ 0000000]
a_row_2             (partselect       ) [ 0000000]
store_ln72          (store            ) [ 0000000]
store_ln72          (store            ) [ 0000000]
b_copy_0_2_2_load   (load             ) [ 0000000]
b_copy_0_2_3_load   (load             ) [ 0000000]
b_copy_0_2_1_load   (load             ) [ 0000000]
b_copy_1_2_2_load   (load             ) [ 0000000]
b_copy_1_2_3_load   (load             ) [ 0000000]
b_copy_1_2_1_load   (load             ) [ 0000000]
b_copy_2_2_2_load   (load             ) [ 0000000]
b_copy_2_2_3_load   (load             ) [ 0000000]
b_copy_2_2_1_load   (load             ) [ 0000000]
b_read              (read             ) [ 0000000]
b_copy_0_2_9        (trunc            ) [ 0000000]
b_copy_1_2_9        (partselect       ) [ 0000000]
b_copy_2_2_9        (partselect       ) [ 0000000]
icmp_ln77           (icmp             ) [ 0000000]
b_copy_2_2          (select           ) [ 0000000]
b_copy_2_2_5        (select           ) [ 0000000]
b_copy_2_2_6        (select           ) [ 0000000]
b_copy_2_2_7        (select           ) [ 0000000]
b_copy_2_2_8        (select           ) [ 0000000]
b_copy_1_2          (select           ) [ 0000000]
b_copy_1_2_5        (select           ) [ 0000000]
b_copy_1_2_6        (select           ) [ 0000000]
b_copy_1_2_7        (select           ) [ 0000000]
b_copy_1_2_8        (select           ) [ 0000000]
b_copy_0_2          (select           ) [ 0000000]
b_copy_0_2_5        (select           ) [ 0000000]
b_copy_0_2_6        (select           ) [ 0000000]
b_copy_0_2_7        (select           ) [ 0000000]
b_copy_0_2_8        (select           ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
store_ln77          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
store_ln72          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
a_row_1_1_load      (load             ) [ 0000000]
a_row_2_1_load      (load             ) [ 0000000]
b_copy_0_2_2_load_1 (load             ) [ 0000000]
b_copy_0_2_3_load_1 (load             ) [ 0000000]
b_copy_0_2_1_load_1 (load             ) [ 0000000]
b_copy_1_2_2_load_1 (load             ) [ 0000000]
b_copy_1_2_3_load_1 (load             ) [ 0000000]
b_copy_1_2_1_load_1 (load             ) [ 0000000]
b_copy_2_2_2_load_1 (load             ) [ 0000000]
b_copy_2_2_3_load_1 (load             ) [ 0000000]
b_copy_2_2_1_load_1 (load             ) [ 0000000]
tmp_1               (mux              ) [ 0010010]
sext_ln82_2         (sext             ) [ 0000000]
tmp_2               (mux              ) [ 0000000]
sext_ln82_3         (sext             ) [ 0000000]
mul_ln82_1          (mul              ) [ 0000000]
sext_ln82_4         (sext             ) [ 0000000]
tmp_4               (mux              ) [ 0000000]
sext_ln82_5         (sext             ) [ 0000000]
mul_ln82_2          (mul              ) [ 0000000]
add_ln82            (add              ) [ 0010010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_6             (speclooptripcount) [ 0000000]
specloopname_ln65   (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0000000]
specpipeline_ln66   (specpipeline     ) [ 0000000]
a_row_0_load        (load             ) [ 0000000]
sext_ln82           (sext             ) [ 0000000]
sext_ln82_1         (sext             ) [ 0000000]
mul_ln82            (mul              ) [ 0000000]
add_ln82_1          (add              ) [ 0000000]
write_ln82          (write            ) [ 0000000]
empty               (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0111110]
ret_ln85            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="a_row_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_row_1_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_row_2_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_copy_0_2_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_copy_0_2_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_copy_0_2_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_copy_1_2_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_copy_1_2_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_copy_1_2_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_copy_2_2_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_copy_2_2_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_copy_2_2_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln82_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/5 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln63_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln63_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln65_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln75_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln63_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln75_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln75_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln75_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln63_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln70_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_row_0_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_0_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="a_row_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="5" slack="0"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="a_row_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln72_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln72_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="b_copy_0_2_2_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="2"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="b_copy_0_2_3_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="b_copy_0_2_1_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="b_copy_1_2_2_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="b_copy_1_2_3_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="b_copy_1_2_1_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="2"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="b_copy_2_2_2_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="2"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="b_copy_2_2_3_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="b_copy_2_2_1_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="2"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="b_copy_0_2_9_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_copy_0_2_9/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="b_copy_1_2_9_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="24" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_1_2_9/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="b_copy_2_2_9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_2_2_9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln77_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="b_copy_2_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="b_copy_2_2_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_5/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="b_copy_2_2_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_6/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="b_copy_2_2_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_7/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="b_copy_2_2_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_8/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="b_copy_1_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="b_copy_1_2_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_5/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="b_copy_1_2_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_6/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="b_copy_1_2_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_7/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="b_copy_1_2_8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_8/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="b_copy_0_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="b_copy_0_2_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_5/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="b_copy_0_2_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="8" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_6/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="b_copy_0_2_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_7/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="b_copy_0_2_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_8/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln77_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln77_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln77_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="2"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln77_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln77_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln77_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="2"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln77_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="2"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln77_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln77_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="2"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln72_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="0" index="1" bw="8" slack="3"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="a_row_1_1_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="3"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_1_load/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="a_row_2_1_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="3"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_1_load/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="b_copy_0_2_2_load_1_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="3"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="b_copy_0_2_3_load_1_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="3"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="b_copy_0_2_1_load_1_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="3"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="b_copy_1_2_2_load_1_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="3"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="b_copy_1_2_3_load_1_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="3"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="b_copy_1_2_1_load_1_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="3"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="b_copy_2_2_2_load_1_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="3"/>
<pin id="516" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="b_copy_2_2_3_load_1_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="3"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="b_copy_2_2_1_load_1_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="3"/>
<pin id="522" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="0" index="3" bw="8" slack="0"/>
<pin id="528" dir="0" index="4" bw="2" slack="2"/>
<pin id="529" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln82_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="0" index="3" bw="8" slack="0"/>
<pin id="543" dir="0" index="4" bw="2" slack="2"/>
<pin id="544" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln82_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="mul_ln82_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82_1/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sext_ln82_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_4_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="0" index="3" bw="8" slack="0"/>
<pin id="568" dir="0" index="4" bw="2" slack="2"/>
<pin id="569" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln82_5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="a_row_0_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="4"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_load/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln82_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln82_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/5 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/4 add_ln82/4 "/>
</bind>
</comp>

<comp id="596" class="1007" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="600" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82/5 add_ln82_1/5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="a_row_0_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="3"/>
<pin id="606" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="610" class="1005" name="a_row_1_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="2"/>
<pin id="612" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="a_row_2_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="2"/>
<pin id="618" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="b_copy_0_2_2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2"/>
<pin id="624" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="b_copy_0_2_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="2"/>
<pin id="631" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="b_copy_0_2_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="2"/>
<pin id="638" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="b_copy_1_2_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="2"/>
<pin id="645" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="b_copy_1_2_3_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="2"/>
<pin id="652" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="b_copy_1_2_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="2"/>
<pin id="659" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="b_copy_2_2_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="2"/>
<pin id="666" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="b_copy_2_2_3_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="2"/>
<pin id="673" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="b_copy_2_2_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="2"/>
<pin id="680" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln63_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln63_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="694" class="1005" name="select_ln75_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="1"/>
<pin id="696" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="702" class="1005" name="select_ln75_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="select_ln63_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln70_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="724" class="1005" name="j_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="729" class="1005" name="a_row_0_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="add_ln82_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="139" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="139" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="161" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="161" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="150" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="150" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="180" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="180" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="194" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="186" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="186" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="116" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="116" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="244" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="304"><net_src comp="122" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="122" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="122" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="298" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="315" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="298" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="330" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="325" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="315" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="295" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="295" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="315" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="292" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="325" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="289" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="305" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="289" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="367" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="325" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="305" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="286" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="286" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="382" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="305" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="283" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="325" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="280" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="301" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="280" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="404" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="325" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="301" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="277" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="277" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="419" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="301" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="274" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="338" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="353" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="360" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="375" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="390" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="397" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="412" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="427" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="434" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="496" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="499" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="502" pin="1"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="490" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="46" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="505" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="508" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="548"><net_src comp="511" pin="1"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="538" pin="5"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="534" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="493" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="46" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="514" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="517" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="520" pin="1"/><net_sink comp="563" pin=3"/></net>

<net id="577"><net_src comp="563" pin="5"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="593"><net_src comp="559" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="574" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="553" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="581" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="596" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="607"><net_src comp="68" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="613"><net_src comp="72" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="619"><net_src comp="76" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="625"><net_src comp="80" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="632"><net_src comp="84" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="639"><net_src comp="88" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="646"><net_src comp="92" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="653"><net_src comp="96" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="660"><net_src comp="100" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="667"><net_src comp="104" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="674"><net_src comp="108" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="681"><net_src comp="112" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="688"><net_src comp="168" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="174" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="697"><net_src comp="186" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="523" pin=4"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="538" pin=4"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="563" pin=4"/></net>

<net id="705"><net_src comp="212" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="220" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="714"><net_src comp="228" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="723"><net_src comp="711" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="727"><net_src comp="234" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="732"><net_src comp="240" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="737"><net_src comp="523" pin="5"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="742"><net_src comp="588" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="596" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {3 }
	Port: matrixmul : b | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		icmp_ln65 : 1
		select_ln75 : 2
		add_ln63_1 : 1
		icmp_ln75 : 2
		icmp_ln75_1 : 1
		select_ln75_1 : 3
		select_ln63 : 2
		icmp_ln70 : 3
		br_ln75 : 4
		j : 3
	State 3
		store_ln72 : 1
		store_ln72 : 1
		b_copy_2_2 : 1
		b_copy_2_2_5 : 2
		b_copy_2_2_6 : 1
		b_copy_2_2_7 : 2
		b_copy_2_2_8 : 1
		b_copy_1_2 : 1
		b_copy_1_2_5 : 2
		b_copy_1_2_6 : 1
		b_copy_1_2_7 : 2
		b_copy_1_2_8 : 1
		b_copy_0_2 : 1
		b_copy_0_2_5 : 2
		b_copy_0_2_6 : 1
		b_copy_0_2_7 : 2
		b_copy_0_2_8 : 1
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
	State 4
		tmp_1 : 1
		sext_ln82_2 : 1
		tmp_2 : 1
		sext_ln82_3 : 2
		mul_ln82_1 : 3
		sext_ln82_4 : 1
		tmp_4 : 1
		sext_ln82_5 : 2
		mul_ln82_2 : 3
		add_ln82 : 4
	State 5
		sext_ln82 : 1
		mul_ln82 : 2
		add_ln82_1 : 3
		write_ln82 : 4
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln75_fu_186   |    0    |    0    |    2    |
|          |   select_ln75_1_fu_212  |    0    |    0    |    2    |
|          |    select_ln63_fu_220   |    0    |    0    |    2    |
|          |    b_copy_2_2_fu_330    |    0    |    0    |    8    |
|          |   b_copy_2_2_5_fu_338   |    0    |    0    |    8    |
|          |   b_copy_2_2_6_fu_345   |    0    |    0    |    8    |
|          |   b_copy_2_2_7_fu_353   |    0    |    0    |    8    |
|          |   b_copy_2_2_8_fu_360   |    0    |    0    |    8    |
|  select  |    b_copy_1_2_fu_367    |    0    |    0    |    8    |
|          |   b_copy_1_2_5_fu_375   |    0    |    0    |    8    |
|          |   b_copy_1_2_6_fu_382   |    0    |    0    |    8    |
|          |   b_copy_1_2_7_fu_390   |    0    |    0    |    8    |
|          |   b_copy_1_2_8_fu_397   |    0    |    0    |    8    |
|          |    b_copy_0_2_fu_404    |    0    |    0    |    8    |
|          |   b_copy_0_2_5_fu_412   |    0    |    0    |    8    |
|          |   b_copy_0_2_6_fu_419   |    0    |    0    |    8    |
|          |   b_copy_0_2_7_fu_427   |    0    |    0    |    8    |
|          |   b_copy_0_2_8_fu_434   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln63_fu_168    |    0    |    0    |    9    |
|          |     icmp_ln65_fu_180    |    0    |    0    |    8    |
|   icmp   |     icmp_ln75_fu_200    |    0    |    0    |    8    |
|          |    icmp_ln75_1_fu_206   |    0    |    0    |    8    |
|          |     icmp_ln70_fu_228    |    0    |    0    |    8    |
|          |     icmp_ln77_fu_325    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_523      |    0    |    0    |    15   |
|    mux   |       tmp_2_fu_538      |    0    |    0    |    15   |
|          |       tmp_4_fu_563      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln82_1_fu_553    |    0    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln63_fu_174     |    0    |    0    |    13   |
|    add   |    add_ln63_1_fu_194    |    0    |    0    |    10   |
|          |         j_fu_234        |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_588       |    1    |    0    |    0    |
|          |        grp_fu_596       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_116   |    0    |    0    |    0    |
|          |    b_read_read_fu_122   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_128 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     a_row_0_1_fu_240    |    0    |    0    |    0    |
|          |   b_copy_0_2_9_fu_301   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      a_row_1_fu_244     |    0    |    0    |    0    |
|partselect|      a_row_2_fu_254     |    0    |    0    |    0    |
|          |   b_copy_1_2_9_fu_305   |    0    |    0    |    0    |
|          |   b_copy_2_2_9_fu_315   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln82_2_fu_534   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_549   |    0    |    0    |    0    |
|   sext   |    sext_ln82_4_fu_559   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_574   |    0    |    0    |    0    |
|          |     sext_ln82_fu_581    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_585   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   294   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_row_0_1_reg_729  |    8   |
|    a_row_0_reg_604   |    8   |
|   a_row_1_1_reg_610  |    8   |
|   a_row_2_1_reg_616  |    8   |
|   add_ln63_reg_689   |    4   |
|   add_ln82_reg_739   |   16   |
| b_copy_0_2_1_reg_636 |    8   |
| b_copy_0_2_2_reg_622 |    8   |
| b_copy_0_2_3_reg_629 |    8   |
| b_copy_1_2_1_reg_657 |    8   |
| b_copy_1_2_2_reg_643 |    8   |
| b_copy_1_2_3_reg_650 |    8   |
| b_copy_2_2_1_reg_678 |    8   |
| b_copy_2_2_2_reg_664 |    8   |
| b_copy_2_2_3_reg_671 |    8   |
|      i_0_reg_146     |    2   |
|   icmp_ln63_reg_685  |    1   |
|   icmp_ln70_reg_711  |    1   |
|indvar_flatten_reg_135|    4   |
|      j_0_reg_157     |    2   |
|       j_reg_724      |    2   |
|  select_ln63_reg_706 |    2   |
| select_ln75_1_reg_702|    1   |
|  select_ln75_reg_694 |    2   |
|     tmp_1_reg_734    |    8   |
+----------------------+--------+
|         Total        |   149  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_596 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.183  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   294  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   149  |   303  |
+-----------+--------+--------+--------+--------+
