Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1gHxOE-0004G3-0n
	for mharc-qemu-riscv@gnu.org; Wed, 31 Oct 2018 16:46:58 -0400
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41689)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gHxOB-0004E1-AS
	for qemu-riscv@nongnu.org; Wed, 31 Oct 2018 16:46:56 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gHxOA-0001gu-6Y
	for qemu-riscv@nongnu.org; Wed, 31 Oct 2018 16:46:55 -0400
Received: from mail-pl1-x644.google.com ([2607:f8b0:4864:20::644]:37836)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1gHxO4-0001e4-G3; Wed, 31 Oct 2018 16:46:48 -0400
Received: by mail-pl1-x644.google.com with SMTP id bh10-v6so7848713plb.4;
	Wed, 31 Oct 2018 13:46:48 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=subject:to:cc:references:from:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=BfeBj41VZidvQVj1fNv0156oqQ5wlXeVR4oCtJKlP8s=;
	b=gLo9Qq4aLzHMh3PDjKV1h5NQVHBNT2GvT/e3z9imff2ofDTkOmr2N25qwH2utUeQHS
	Gr36byndX64zLR1uuMcCJwqyObw4c++BqmwNDl2Ow7xYFrDPJqkWA6ktX333vCK3eRx4
	/4EXK377+8WFHhEsXzemVpQREf5cfRQFp9xcmZOBjOtmz8rMn1jVz5wADjkO3tQk416v
	iHxqZPhJy9aB9SjWZ8oPVZb7Fgc/qPwOLy273eF/AgXczayYGBTS+J0KniCfyMhpf3ih
	W4I0v9i6W0ubG+B5tFbbFCTwg3xPT7dnPZ/yMinCQbef72vUo0sE/sX04y/vOjbJJsQQ
	Oq1w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:message-id:date
	:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=BfeBj41VZidvQVj1fNv0156oqQ5wlXeVR4oCtJKlP8s=;
	b=QC4ucszvBt2Bk7bNeWNkOMxhRkhF+EhbyTqsuJ7+Q+/5gcEdp40wngpfRUnMdn0icb
	aK9CDIENNTKFUCorPFvTSWxBn3+ou891FLTupon4ptimQrCjZPxHufEFqFX6y89nPLNx
	hvzPOilP5US4h7spwVd7+fehBsPq1qJnAwZAj2bkoEGNLtNL80Xuaj1qLxG5uKPnJLmo
	EClSUreaDwVoLf+45Hl+qZ/TZ8rT0E1Jx3DYAa5V+fpj+xiO//GwGlV9m41di1dkqVxm
	I4EgwUAwCmjF4vLbfH7SlFN5L6/C3tOX3AZLCWlAcMMhaLiG8JEXakkUrVK4P2NR4UUW
	JXeA==
X-Gm-Message-State: AGRZ1gKWv+Odu53tZSut5egNDaGm8BWl3/UuzlmfHy8vgAVE+u+/+eOw
	beNd4a/dV1YzDU/exBR9UXXnj5Pd
X-Google-Smtp-Source: AJdET5f/l8uVzTxdFB3YhaETUrWzAqA2RNziWT4vfvXSzeQCGO0kSApCTCCeuLO32687uvTXlSLJdw==
X-Received: by 2002:a17:902:24a5:: with SMTP id
	w34-v6mr4832837pla.91.1541018806896; 
	Wed, 31 Oct 2018 13:46:46 -0700 (PDT)
Received: from [10.196.159.185] (rap-us.hgst.com. [199.255.44.250])
	by smtp.gmail.com with ESMTPSA id
	b16-v6sm30604461pgl.66.2018.10.31.13.46.44
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Wed, 31 Oct 2018 13:46:45 -0700 (PDT)
To: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>, mjc@sifive.com,
	sagark@eecs.berkeley.edu, palmer@sifive.com, Alistair.Francis@wdc.com
Cc: qemu-riscv@nongnu.org, peer.adelt@hni.uni-paderborn.de,
	richard.henderson@linaro.org, qemu-devel@nongnu.org
References: <20181031132029.4887-1-kbastian@mail.uni-paderborn.de>
	<20181031132029.4887-9-kbastian@mail.uni-paderborn.de>
From: Alistair <alistair23@gmail.com>
Message-ID: <aae98bd3-64e8-12e3-4461-125d4606a707@gmail.com>
Date: Wed, 31 Oct 2018 13:46:44 -0700
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20181031132029.4887-9-kbastian@mail.uni-paderborn.de>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::644
Subject: Re: [Qemu-riscv] [Qemu-devel] [PATCH v3 08/35] target/riscv:
 Convert RVXI csr insns to decodetree
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-riscv/>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Wed, 31 Oct 2018 20:46:56 -0000

On 10/31/18 6:20 AM, Bastian Koppelmann wrote:
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
> Signed-off-by: Peer Adelt <peer.adelt@hni.uni-paderborn.de>

Acked-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
> v2 -> v3:
>      - dropped insn argument of trans_foo functions
> 
>   target/riscv/insn32.decode              |  8 +++
>   target/riscv/insn_trans/trans_rvi.inc.c | 79 +++++++++++++++++++++++++
>   target/riscv/translate.c                | 43 +-------------
>   3 files changed, 88 insertions(+), 42 deletions(-)
> 
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index 6d750b4c5a..b67d3a9437 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -22,6 +22,7 @@
>   %rd        7:5
>   
>   %sh6    20:6
> +%csr    20:12
>   
>   # immediates:
>   %imm_i    20:s12
> @@ -43,6 +44,7 @@
>   @j       ....................      ..... .......         imm=%imm_j          %rd
>   
>   @sh6     ......  ...... .....  ... ..... ....... &shift  shamt=%sh6      %rs1 %rd
> +@csr     ............   .....  ... ..... .......               %csr     %rs1 %rd
>   
>   # *** RV32I Base Instruction Set ***
>   lui      ....................       ..... 0110111 @u
> @@ -84,3 +86,9 @@ or       0000000 .....    ..... 110 ..... 0110011 @r
>   and      0000000 .....    ..... 111 ..... 0110011 @r
>   fence    ---- pred:4 succ:4 ----- 000 ----- 0001111
>   fence_i  ---- ----   ----   ----- 001 ----- 0001111
> +csrrw    ............     ..... 001 ..... 1110011 @csr
> +csrrs    ............     ..... 010 ..... 1110011 @csr
> +csrrc    ............     ..... 011 ..... 1110011 @csr
> +csrrwi   ............     ..... 101 ..... 1110011 @csr
> +csrrsi   ............     ..... 110 ..... 1110011 @csr
> +csrrci   ............     ..... 111 ..... 1110011 @csr
> diff --git a/target/riscv/insn_trans/trans_rvi.inc.c b/target/riscv/insn_trans/trans_rvi.inc.c
> index a149e913b1..09e7a0052a 100644
> --- a/target/riscv/insn_trans/trans_rvi.inc.c
> +++ b/target/riscv/insn_trans/trans_rvi.inc.c
> @@ -339,3 +339,82 @@ static bool trans_fence_i(DisasContext *ctx, arg_fence_i *a)
>   #endif
>       return true;
>   }
> +
> +#define RISCV_OP_CSR_PRE do {\
> +    source1 = tcg_temp_new(); \
> +    csr_store = tcg_temp_new(); \
> +    dest = tcg_temp_new(); \
> +    rs1_pass = tcg_temp_new(); \
> +    gen_get_gpr(source1, a->rs1); \
> +    tcg_gen_movi_tl(cpu_pc, ctx->base.pc_next); \
> +    tcg_gen_movi_tl(rs1_pass, a->rs1); \
> +    tcg_gen_movi_tl(csr_store, a->csr); \
> +    gen_io_start();\
> +} while (0)
> +
> +#define RISCV_OP_CSR_POST do {\
> +    gen_io_end(); \
> +    gen_set_gpr(a->rd, dest); \
> +    tcg_gen_movi_tl(cpu_pc, ctx->pc_succ_insn); \
> +    tcg_gen_exit_tb(NULL, 0); \
> +    ctx->base.is_jmp = DISAS_NORETURN; \
> +    tcg_temp_free(source1); \
> +    tcg_temp_free(csr_store); \
> +    tcg_temp_free(dest); \
> +    tcg_temp_free(rs1_pass); \
> +} while (0)
> +
> +
> +static bool trans_csrrw(DisasContext *ctx, arg_csrrw *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrw(dest, cpu_env, source1, csr_store);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> +
> +static bool trans_csrrs(DisasContext *ctx, arg_csrrs *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrs(dest, cpu_env, source1, csr_store, rs1_pass);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> +
> +static bool trans_csrrc(DisasContext *ctx, arg_csrrc *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrc(dest, cpu_env, source1, csr_store, rs1_pass);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> +
> +static bool trans_csrrwi(DisasContext *ctx, arg_csrrwi *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrw(dest, cpu_env, rs1_pass, csr_store);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> +
> +static bool trans_csrrsi(DisasContext *ctx, arg_csrrsi *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrs(dest, cpu_env, rs1_pass, csr_store, rs1_pass);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> +
> +static bool trans_csrrci(DisasContext *ctx, arg_csrrci *a)
> +{
> +    TCGv source1, csr_store, dest, rs1_pass;
> +    RISCV_OP_CSR_PRE;
> +    gen_helper_csrrc(dest, cpu_env, rs1_pass, csr_store, rs1_pass);
> +    RISCV_OP_CSR_POST;
> +    return true;
> +}
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 80f18fb6aa..be03acd066 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -1277,16 +1277,11 @@ static void gen_fp_arith(DisasContext *ctx, uint32_t opc, int rd,
>   static void gen_system(CPURISCVState *env, DisasContext *ctx, uint32_t opc,
>                         int rd, int rs1, int csr)
>   {
> -    TCGv source1, csr_store, dest, rs1_pass, imm_rs1;
> +    TCGv source1, dest;
>       source1 = tcg_temp_new();
> -    csr_store = tcg_temp_new();
>       dest = tcg_temp_new();
> -    rs1_pass = tcg_temp_new();
> -    imm_rs1 = tcg_temp_new();
>       gen_get_gpr(source1, rs1);
>       tcg_gen_movi_tl(cpu_pc, ctx->base.pc_next);
> -    tcg_gen_movi_tl(rs1_pass, rs1);
> -    tcg_gen_movi_tl(csr_store, csr); /* copy into temp reg to feed to helper */
>   
>   #ifndef CONFIG_USER_ONLY
>       /* Extract funct7 value and check whether it matches SFENCE.VMA */
> @@ -1349,45 +1344,9 @@ static void gen_system(CPURISCVState *env, DisasContext *ctx, uint32_t opc,
>               break;
>           }
>           break;
> -    default:
> -        tcg_gen_movi_tl(imm_rs1, rs1);
> -        gen_io_start();
> -        switch (opc) {
> -        case OPC_RISC_CSRRW:
> -            gen_helper_csrrw(dest, cpu_env, source1, csr_store);
> -            break;
> -        case OPC_RISC_CSRRS:
> -            gen_helper_csrrs(dest, cpu_env, source1, csr_store, rs1_pass);
> -            break;
> -        case OPC_RISC_CSRRC:
> -            gen_helper_csrrc(dest, cpu_env, source1, csr_store, rs1_pass);
> -            break;
> -        case OPC_RISC_CSRRWI:
> -            gen_helper_csrrw(dest, cpu_env, imm_rs1, csr_store);
> -            break;
> -        case OPC_RISC_CSRRSI:
> -            gen_helper_csrrs(dest, cpu_env, imm_rs1, csr_store, rs1_pass);
> -            break;
> -        case OPC_RISC_CSRRCI:
> -            gen_helper_csrrc(dest, cpu_env, imm_rs1, csr_store, rs1_pass);
> -            break;
> -        default:
> -            gen_exception_illegal(ctx);
> -            return;
> -        }
> -        gen_io_end();
> -        gen_set_gpr(rd, dest);
> -        /* end tb since we may be changing priv modes, to get mmu_index right */
> -        tcg_gen_movi_tl(cpu_pc, ctx->pc_succ_insn);
> -        tcg_gen_exit_tb(NULL, 0); /* no chaining */
> -        ctx->base.is_jmp = DISAS_NORETURN;
> -        break;
>       }
>       tcg_temp_free(source1);
> -    tcg_temp_free(csr_store);
>       tcg_temp_free(dest);
> -    tcg_temp_free(rs1_pass);
> -    tcg_temp_free(imm_rs1);
>   }
>   
>   static void decode_RV32_64C0(DisasContext *ctx)
> 

