# Netlist Viewer TCL File
set_family -name PolarFire
top_module -name top
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/CLK_DIV.V}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/dual_port_ram.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/ADC_ADS8864_IF.v}
addfile -view RTL -lib work -type VLOG -mode VLOG_INC_DIR -name {C:\repo2\gpb\dmd\P1060973_FPGA\hdl}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/ADDR_DECODER.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/CLK_GEN.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/afifo.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/DAC_DACx0504_IF.v}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/serial_eeprom_if.vhd}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/EEPROM_OPB_IF.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/FPGA_WD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/GPIO.v}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmn_uart.vhd}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/MSSB_IF.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/OSCILLATOR_COUNTER.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/ScratchPadRegister.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/msg_buffer.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/msg_read.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/msg_write.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/opb_emu_target.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmd_server.v}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/PH_PWM.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmn_deadband.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmn_debouncer.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmn_pwm.vhd}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/cmn_pwm_wrapper.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/hdl/top.v}
addfile -view HIER -lib work -type VLOG -mode system_verilog -name {C:/repo2/gpb/dmd/P1060973_FPGA/synthesis/top.vm}
addfile -view FLAT -lib work -type AFL -mode NONE -name {C:/repo2/gpb/dmd/P1060973_FPGA/designer/top/COMPILE/top.afl}