// ============================================================
// Generates VGA-style 640x480 @ 60Hz timing signals.
// Pixel clock must be ~25.2MHz for this to be a real 60Hz signal.
// ============================================================
module video_timing (
    input  wire       pixel_clk,
    input  wire       rst_n,
    output wire       hsync,
    output wire       vsync,
    output wire       active,   // high while x,y are valid visible pixels
    output reg  [9:0] x,        
    output reg  [9:0] y         
);

    localparam H_ACTIVE = 640;
    localparam H_FP     = 16;
    localparam H_SYNC   = 96;
    localparam H_BP     = 48;
    localparam H_TOTAL  = H_ACTIVE + H_FP + H_SYNC + H_BP; // 800

    localparam V_ACTIVE = 480;
    localparam V_FP     = 10;
    localparam V_SYNC   = 2;
    localparam V_BP     = 33;
    localparam V_TOTAL  = V_ACTIVE + V_FP + V_SYNC + V_BP; // 525

    reg [9:0] h_count = 0;
    reg [9:0] v_count = 0;

    always @(posedge pixel_clk or negedge rst_n) begin
        if (!rst_n) begin
            h_count <= 0;
            v_count <= 0;
        end else if (h_count == H_TOTAL - 1) begin
            h_count <= 0;
            v_count <= (v_count == V_TOTAL - 1) ? 10'd0 : v_count + 10'd1;
        end else begin
            h_count <= h_count + 10'd1;
        end
    end

    // Sync pulses are active-low for this timing (standard for 640x480@60)
    assign hsync  = ~((h_count >= H_ACTIVE + H_FP) && (h_count < H_ACTIVE + H_FP + H_SYNC));
    assign vsync  = ~((v_count >= V_ACTIVE + V_FP) && (v_count < V_ACTIVE + V_FP + V_SYNC));
    assign active = (h_count < H_ACTIVE) && (v_count < V_ACTIVE);

    always @(posedge pixel_clk) begin
        x <= (h_count < H_ACTIVE) ? h_count : 10'd0;
        y <= (v_count < V_ACTIVE) ? v_count : 10'd0;
    end

endmodule