{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 11:59:22 2009 " "Info: Processing started: Fri Jun 05 11:59:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[12\] register DATA_PATH:DP\|Registrador:CPP\|guarda\[11\] 45.83 MHz 21.822 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.83 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[12\]\" and destination register \"DATA_PATH:DP\|Registrador:CPP\|guarda\[11\]\" (period= 21.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.720 ns + Longest register register " "Info: + Longest register to register delay is 10.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 1 REG LCFF_X18_Y15_N1 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 99; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.346 ns) 1.026 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6284 2 COMB LCCOMB_X21_Y15_N26 1 " "Info: 2: + IC(0.680 ns) + CELL(0.346 ns) = 1.026 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 1; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6284'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.228 ns) 2.814 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6287 3 COMB LCCOMB_X18_Y15_N30 2 " "Info: 3: + IC(1.560 ns) + CELL(0.228 ns) = 2.814 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6287'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.088 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6288 4 COMB LCCOMB_X18_Y15_N28 5 " "Info: 4: + IC(0.221 ns) + CELL(0.053 ns) = 3.088 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 5; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6288'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.371 ns) 4.081 ns DATA_PATH:DP\|ALU:ULA\|Add0~469 5 COMB LCCOMB_X18_Y13_N10 2 " "Info: 5: + IC(0.622 ns) + CELL(0.371 ns) = 4.081 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~469'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.228 ns) 4.972 ns DATA_PATH:DP\|ALU:ULA\|Add1~9125 6 COMB LCCOMB_X19_Y14_N0 2 " "Info: 6: + IC(0.663 ns) + CELL(0.228 ns) = 4.972 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.309 ns) 6.343 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 7 COMB LCCOMB_X14_Y16_N12 2 " "Info: 7: + IC(1.062 ns) + CELL(0.309 ns) = 6.343 ns; Loc. = LCCOMB_X14_Y16_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.439 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 8 COMB LCCOMB_X14_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.439 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.474 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 9 COMB LCCOMB_X14_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.474 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.509 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 10 COMB LCCOMB_X14_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.509 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.544 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 11 COMB LCCOMB_X14_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.544 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.579 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 12 COMB LCCOMB_X14_Y16_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.579 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.704 ns DATA_PATH:DP\|ALU:ULA\|Add1~9181 13 COMB LCCOMB_X14_Y16_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 6.704 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9181'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9181 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.053 ns) 7.599 ns DATA_PATH:DP\|ALU:ULA\|R\[11\]~14161 14 COMB LCCOMB_X14_Y12_N16 3 " "Info: 14: + IC(0.842 ns) + CELL(0.053 ns) = 7.599 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 3; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[11\]~14161'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { DATA_PATH:DP|ALU:ULA|Add1~9181 DATA_PATH:DP|ALU:ULA|R[11]~14161 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.228 ns) 8.490 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector19~94 15 COMB LCCOMB_X13_Y16_N6 5 " "Info: 15: + IC(0.663 ns) + CELL(0.228 ns) = 8.490 ns; Loc. = LCCOMB_X13_Y16_N6; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector19~94'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { DATA_PATH:DP|ALU:ULA|R[11]~14161 DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.053 ns) 9.350 ns DATA_PATH:DP\|Registrador:H\|guarda~1209 16 COMB LCCOMB_X15_Y13_N2 7 " "Info: 16: + IC(0.807 ns) + CELL(0.053 ns) = 9.350 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 DATA_PATH:DP|Registrador:H|guarda~1209 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.309 ns) 10.720 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[11\] 17 REG LCFF_X18_Y17_N25 2 " "Info: 17: + IC(1.061 ns) + CELL(0.309 ns) = 10.720 ns; Loc. = LCFF_X18_Y17_N25; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[11\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { DATA_PATH:DP|Registrador:H|guarda~1209 DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.539 ns ( 23.68 % ) " "Info: Total cell delay = 2.539 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.181 ns ( 76.32 % ) " "Info: Total interconnect delay = 8.181 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9181 DATA_PATH:DP|ALU:ULA|R[11]~14161 DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 DATA_PATH:DP|Registrador:H|guarda~1209 DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[5]~6284 {} DATA_PATH:DP|PC:pc|B[5]~6287 {} DATA_PATH:DP|PC:pc|B[5]~6288 {} DATA_PATH:DP|ALU:ULA|Add0~469 {} DATA_PATH:DP|ALU:ULA|Add1~9125 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9181 {} DATA_PATH:DP|ALU:ULA|R[11]~14161 {} DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 {} DATA_PATH:DP|Registrador:H|guarda~1209 {} DATA_PATH:DP|Registrador:CPP|guarda[11] {} } { 0.000ns 0.680ns 1.560ns 0.221ns 0.622ns 0.663ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.842ns 0.663ns 0.807ns 1.061ns } { 0.000ns 0.346ns 0.228ns 0.053ns 0.371ns 0.228ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.456 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1506 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1506; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[11\] 3 REG LCFF_X18_Y17_N25 2 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N25; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[11\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[11] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1506 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1506; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 3 REG LCFF_X18_Y15_N1 99 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 99; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[11] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9181 DATA_PATH:DP|ALU:ULA|R[11]~14161 DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 DATA_PATH:DP|Registrador:H|guarda~1209 DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[5]~6284 {} DATA_PATH:DP|PC:pc|B[5]~6287 {} DATA_PATH:DP|PC:pc|B[5]~6288 {} DATA_PATH:DP|ALU:ULA|Add0~469 {} DATA_PATH:DP|ALU:ULA|Add1~9125 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9181 {} DATA_PATH:DP|ALU:ULA|R[11]~14161 {} DATA_PATH:DP|Deslocador:DESLOC|Selector19~94 {} DATA_PATH:DP|Registrador:H|guarda~1209 {} DATA_PATH:DP|Registrador:CPP|guarda[11] {} } { 0.000ns 0.680ns 1.560ns 0.221ns 0.622ns 0.663ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.842ns 0.663ns 0.807ns 1.061ns } { 0.000ns 0.346ns 0.228ns 0.053ns 0.371ns 0.228ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[11] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[11] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:TOS\|guarda\[25\] reset clk 14.033 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:TOS\|guarda\[25\]\" (data pin = \"reset\", clock pin = \"clk\") is 14.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.415 ns + Longest pin register " "Info: + Longest pin to register delay is 16.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M3 182 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.405 ns) + CELL(0.228 ns) 6.497 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X18_Y14_N26 32 " "Info: 2: + IC(5.405 ns) + CELL(0.228 ns) = 6.497 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 32; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.346 ns) 7.570 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5703 3 COMB LCCOMB_X22_Y14_N12 1 " "Info: 3: + IC(0.727 ns) + CELL(0.346 ns) = 7.570 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5703'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[14]~5703 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 8.002 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5706 4 COMB LCCOMB_X22_Y14_N20 2 " "Info: 4: + IC(0.207 ns) + CELL(0.225 ns) = 8.002 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5706'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5703 DATA_PATH:DP|MDR:mdr|A[14]~5706 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.053 ns) 9.038 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5707 5 COMB LCCOMB_X15_Y15_N4 7 " "Info: 5: + IC(0.983 ns) + CELL(0.053 ns) = 9.038 ns; Loc. = LCCOMB_X15_Y15_N4; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5707'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5706 DATA_PATH:DP|MDR:mdr|A[14]~5707 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.309 ns) 10.146 ns DATA_PATH:DP\|ALU:ULA\|Add0~506 6 COMB LCCOMB_X18_Y13_N28 2 " "Info: 6: + IC(0.799 ns) + CELL(0.309 ns) = 10.146 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~506'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5707 DATA_PATH:DP|ALU:ULA|Add0~506 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 10.314 ns DATA_PATH:DP\|ALU:ULA\|Add0~510 7 COMB LCCOMB_X18_Y13_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.168 ns) = 10.314 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.349 ns DATA_PATH:DP\|ALU:ULA\|Add0~514 8 COMB LCCOMB_X18_Y12_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 10.349 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~514'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.384 ns DATA_PATH:DP\|ALU:ULA\|Add0~518 9 COMB LCCOMB_X18_Y12_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.384 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.419 ns DATA_PATH:DP\|ALU:ULA\|Add0~522 10 COMB LCCOMB_X18_Y12_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.419 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~522'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.454 ns DATA_PATH:DP\|ALU:ULA\|Add0~526 11 COMB LCCOMB_X18_Y12_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.454 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~526'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.489 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 12 COMB LCCOMB_X18_Y12_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.489 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.524 ns DATA_PATH:DP\|ALU:ULA\|Add0~534 13 COMB LCCOMB_X18_Y12_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.524 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~534'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~534 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.649 ns DATA_PATH:DP\|ALU:ULA\|Add0~537 14 COMB LCCOMB_X18_Y12_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 10.649 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~537'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~534 DATA_PATH:DP|ALU:ULA|Add0~537 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.053 ns) 11.798 ns DATA_PATH:DP\|ALU:ULA\|Add1~9108 15 COMB LCCOMB_X17_Y18_N4 2 " "Info: 15: + IC(1.096 ns) + CELL(0.053 ns) = 11.798 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9108'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { DATA_PATH:DP|ALU:ULA|Add0~537 DATA_PATH:DP|ALU:ULA|Add1~9108 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.537 ns) 13.102 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 16 COMB LCCOMB_X14_Y15_N14 2 " "Info: 16: + IC(0.767 ns) + CELL(0.537 ns) = 13.102 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { DATA_PATH:DP|ALU:ULA|Add1~9108 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.137 ns DATA_PATH:DP\|ALU:ULA\|Add1~9230 17 COMB LCCOMB_X14_Y14_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 13.137 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.172 ns DATA_PATH:DP\|ALU:ULA\|Add1~9234 18 COMB LCCOMB_X14_Y14_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 13.172 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9234'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.207 ns DATA_PATH:DP\|ALU:ULA\|Add1~9238 19 COMB LCCOMB_X14_Y14_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 13.207 ns; Loc. = LCCOMB_X14_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9238'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.332 ns DATA_PATH:DP\|ALU:ULA\|Add1~9241 20 COMB LCCOMB_X14_Y14_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.125 ns) = 13.332 ns; Loc. = LCCOMB_X14_Y14_N6; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9241'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9241 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.053 ns) 14.036 ns DATA_PATH:DP\|ALU:ULA\|R\[26\]~14069 21 COMB LCCOMB_X14_Y12_N6 3 " "Info: 21: + IC(0.651 ns) + CELL(0.053 ns) = 14.036 ns; Loc. = LCCOMB_X14_Y12_N6; Fanout = 3; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[26\]~14069'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { DATA_PATH:DP|ALU:ULA|Add1~9241 DATA_PATH:DP|ALU:ULA|R[26]~14069 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.053 ns) 14.931 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector5~28 22 COMB LCCOMB_X15_Y16_N18 5 " "Info: 22: + IC(0.842 ns) + CELL(0.053 ns) = 14.931 ns; Loc. = LCCOMB_X15_Y16_N18; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector5~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { DATA_PATH:DP|ALU:ULA|R[26]~14069 DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 15.354 ns DATA_PATH:DP\|Registrador:H\|guarda~1195 23 COMB LCCOMB_X15_Y16_N30 7 " "Info: 23: + IC(0.370 ns) + CELL(0.053 ns) = 15.354 ns; Loc. = LCCOMB_X15_Y16_N30; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 DATA_PATH:DP|Registrador:H|guarda~1195 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.309 ns) 16.415 ns DATA_PATH:DP\|Registrador:TOS\|guarda\[25\] 24 REG LCFF_X21_Y16_N23 2 " "Info: 24: + IC(0.752 ns) + CELL(0.309 ns) = 16.415 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:TOS\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.816 ns ( 23.25 % ) " "Info: Total cell delay = 3.816 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.599 ns ( 76.75 % ) " "Info: Total interconnect delay = 12.599 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.415 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[14]~5703 DATA_PATH:DP|MDR:mdr|A[14]~5706 DATA_PATH:DP|MDR:mdr|A[14]~5707 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~534 DATA_PATH:DP|ALU:ULA|Add0~537 DATA_PATH:DP|ALU:ULA|Add1~9108 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9241 DATA_PATH:DP|ALU:ULA|R[26]~14069 DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.415 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[14]~5703 {} DATA_PATH:DP|MDR:mdr|A[14]~5706 {} DATA_PATH:DP|MDR:mdr|A[14]~5707 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~534 {} DATA_PATH:DP|ALU:ULA|Add0~537 {} DATA_PATH:DP|ALU:ULA|Add1~9108 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9230 {} DATA_PATH:DP|ALU:ULA|Add1~9234 {} DATA_PATH:DP|ALU:ULA|Add1~9238 {} DATA_PATH:DP|ALU:ULA|Add1~9241 {} DATA_PATH:DP|ALU:ULA|R[26]~14069 {} DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 {} DATA_PATH:DP|Registrador:H|guarda~1195 {} DATA_PATH:DP|Registrador:TOS|guarda[25] {} } { 0.000ns 0.000ns 5.405ns 0.727ns 0.207ns 0.983ns 0.799ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.767ns 0.000ns 0.000ns 0.000ns 0.000ns 0.651ns 0.842ns 0.370ns 0.752ns } { 0.000ns 0.864ns 0.228ns 0.346ns 0.225ns 0.053ns 0.309ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.537ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1506 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1506; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns DATA_PATH:DP\|Registrador:TOS\|guarda\[25\] 3 REG LCFF_X21_Y16_N23 2 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:TOS\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:TOS|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.415 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[14]~5703 DATA_PATH:DP|MDR:mdr|A[14]~5706 DATA_PATH:DP|MDR:mdr|A[14]~5707 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~534 DATA_PATH:DP|ALU:ULA|Add0~537 DATA_PATH:DP|ALU:ULA|Add1~9108 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9241 DATA_PATH:DP|ALU:ULA|R[26]~14069 DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.415 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[14]~5703 {} DATA_PATH:DP|MDR:mdr|A[14]~5706 {} DATA_PATH:DP|MDR:mdr|A[14]~5707 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~534 {} DATA_PATH:DP|ALU:ULA|Add0~537 {} DATA_PATH:DP|ALU:ULA|Add1~9108 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9230 {} DATA_PATH:DP|ALU:ULA|Add1~9234 {} DATA_PATH:DP|ALU:ULA|Add1~9238 {} DATA_PATH:DP|ALU:ULA|Add1~9241 {} DATA_PATH:DP|ALU:ULA|R[26]~14069 {} DATA_PATH:DP|Deslocador:DESLOC|Selector5~28 {} DATA_PATH:DP|Registrador:H|guarda~1195 {} DATA_PATH:DP|Registrador:TOS|guarda[25] {} } { 0.000ns 0.000ns 5.405ns 0.727ns 0.207ns 0.983ns 0.799ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.767ns 0.000ns 0.000ns 0.000ns 0.000ns 0.651ns 0.842ns 0.370ns 0.752ns } { 0.000ns 0.864ns 0.228ns 0.346ns 0.225ns 0.053ns 0.309ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.537ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:TOS|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:TOS|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z ROM:inst3\|NEXT_INSTRUCT\[12\] 16.429 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"ROM:inst3\|NEXT_INSTRUCT\[12\]\" is 16.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1506 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1506; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 3 REG LCFF_X18_Y15_N1 99 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 99; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.872 ns + Longest register pin " "Info: + Longest register to pin delay is 13.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 1 REG LCFF_X18_Y15_N1 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 99; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.346 ns) 1.026 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6284 2 COMB LCCOMB_X21_Y15_N26 1 " "Info: 2: + IC(0.680 ns) + CELL(0.346 ns) = 1.026 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 1; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6284'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.228 ns) 2.814 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6287 3 COMB LCCOMB_X18_Y15_N30 2 " "Info: 3: + IC(1.560 ns) + CELL(0.228 ns) = 2.814 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6287'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.088 ns DATA_PATH:DP\|PC:pc\|B\[5\]~6288 4 COMB LCCOMB_X18_Y15_N28 5 " "Info: 4: + IC(0.221 ns) + CELL(0.053 ns) = 3.088 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 5; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[5\]~6288'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.371 ns) 4.081 ns DATA_PATH:DP\|ALU:ULA\|Add0~469 5 COMB LCCOMB_X18_Y13_N10 2 " "Info: 5: + IC(0.622 ns) + CELL(0.371 ns) = 4.081 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~469'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.228 ns) 4.972 ns DATA_PATH:DP\|ALU:ULA\|Add1~9125 6 COMB LCCOMB_X19_Y14_N0 2 " "Info: 6: + IC(0.663 ns) + CELL(0.228 ns) = 4.972 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.309 ns) 6.343 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 7 COMB LCCOMB_X14_Y16_N12 2 " "Info: 7: + IC(1.062 ns) + CELL(0.309 ns) = 6.343 ns; Loc. = LCCOMB_X14_Y16_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.439 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 8 COMB LCCOMB_X14_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.439 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.474 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 9 COMB LCCOMB_X14_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.474 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.509 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 10 COMB LCCOMB_X14_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.509 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.544 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 11 COMB LCCOMB_X14_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.544 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.579 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 12 COMB LCCOMB_X14_Y16_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.579 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.614 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 13 COMB LCCOMB_X14_Y16_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.614 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.649 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 14 COMB LCCOMB_X14_Y16_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.649 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.684 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 15 COMB LCCOMB_X14_Y16_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.684 ns; Loc. = LCCOMB_X14_Y16_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 6.884 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 16 COMB LCCOMB_X14_Y16_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.200 ns) = 6.884 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.009 ns DATA_PATH:DP\|ALU:ULA\|Add1~9197 17 COMB LCCOMB_X14_Y15_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 7.009 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.228 ns) 8.068 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 18 COMB LCCOMB_X17_Y17_N0 1 " "Info: 18: + IC(0.831 ns) + CELL(0.228 ns) = 8.068 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.053 ns) 9.599 ns DATA_PATH:DP\|ALU:ULA\|Equal0~153 19 COMB LCCOMB_X14_Y12_N24 1 " "Info: 19: + IC(1.478 ns) + CELL(0.053 ns) = 9.599 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 10.066 ns DATA_PATH:DP\|ALU:ULA\|Equal0~156 20 COMB LCCOMB_X14_Y12_N10 1 " "Info: 20: + IC(0.239 ns) + CELL(0.228 ns) = 10.066 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~156'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 10.321 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 21 COMB LCCOMB_X14_Y12_N20 2 " "Info: 21: + IC(0.202 ns) + CELL(0.053 ns) = 10.321 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(1.952 ns) 13.872 ns Z 22 PIN PIN_V16 0 " "Info: 22: + IC(1.599 ns) + CELL(1.952 ns) = 13.872 ns; Loc. = PIN_V16; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.715 ns ( 33.99 % ) " "Info: Total cell delay = 4.715 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.157 ns ( 66.01 % ) " "Info: Total interconnect delay = 9.157 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.872 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.872 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[5]~6284 {} DATA_PATH:DP|PC:pc|B[5]~6287 {} DATA_PATH:DP|PC:pc|B[5]~6288 {} DATA_PATH:DP|ALU:ULA|Add0~469 {} DATA_PATH:DP|ALU:ULA|Add1~9125 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~153 {} DATA_PATH:DP|ALU:ULA|Equal0~156 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 0.680ns 1.560ns 0.221ns 0.622ns 0.663ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.831ns 1.478ns 0.239ns 0.202ns 1.599ns } { 0.000ns 0.346ns 0.228ns 0.053ns 0.371ns 0.228ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.125ns 0.228ns 0.053ns 0.228ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.872 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[5]~6284 DATA_PATH:DP|PC:pc|B[5]~6287 DATA_PATH:DP|PC:pc|B[5]~6288 DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.872 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[5]~6284 {} DATA_PATH:DP|PC:pc|B[5]~6287 {} DATA_PATH:DP|PC:pc|B[5]~6288 {} DATA_PATH:DP|ALU:ULA|Add0~469 {} DATA_PATH:DP|ALU:ULA|Add1~9125 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~153 {} DATA_PATH:DP|ALU:ULA|Equal0~156 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 0.680ns 1.560ns 0.221ns 0.622ns 0.663ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.831ns 1.478ns 0.239ns 0.202ns 1.599ns } { 0.000ns 0.346ns 0.228ns 0.053ns 0.371ns 0.228ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.125ns 0.228ns 0.053ns 0.228ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Z 19.415 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Z\" is 19.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M3 182 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.405 ns) + CELL(0.228 ns) 6.497 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X18_Y14_N26 32 " "Info: 2: + IC(5.405 ns) + CELL(0.228 ns) = 6.497 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 32; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.228 ns) 7.982 ns DATA_PATH:DP\|MDR:mdr\|A\[4\]~5748 3 COMB LCCOMB_X18_Y16_N18 2 " "Info: 3: + IC(1.257 ns) + CELL(0.228 ns) = 7.982 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[4\]~5748'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[4]~5748 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 8.341 ns DATA_PATH:DP\|MDR:mdr\|A\[4\]~5751 4 COMB LCCOMB_X17_Y16_N18 7 " "Info: 4: + IC(0.306 ns) + CELL(0.053 ns) = 8.341 ns; Loc. = LCCOMB_X17_Y16_N18; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[4\]~5751'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { DATA_PATH:DP|MDR:mdr|A[4]~5748 DATA_PATH:DP|MDR:mdr|A[4]~5751 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.309 ns) 9.499 ns DATA_PATH:DP\|ALU:ULA\|Add0~466 5 COMB LCCOMB_X18_Y13_N8 2 " "Info: 5: + IC(0.849 ns) + CELL(0.309 ns) = 9.499 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~466'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { DATA_PATH:DP|MDR:mdr|A[4]~5751 DATA_PATH:DP|ALU:ULA|Add0~466 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.624 ns DATA_PATH:DP\|ALU:ULA\|Add0~469 6 COMB LCCOMB_X18_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 9.624 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~469'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~469 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.228 ns) 10.515 ns DATA_PATH:DP\|ALU:ULA\|Add1~9125 7 COMB LCCOMB_X19_Y14_N0 2 " "Info: 7: + IC(0.663 ns) + CELL(0.228 ns) = 10.515 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.309 ns) 11.886 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 8 COMB LCCOMB_X14_Y16_N12 2 " "Info: 8: + IC(1.062 ns) + CELL(0.309 ns) = 11.886 ns; Loc. = LCCOMB_X14_Y16_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.982 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 9 COMB LCCOMB_X14_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 11.982 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.017 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 10 COMB LCCOMB_X14_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 12.017 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.052 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 11 COMB LCCOMB_X14_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 12.052 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.087 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 12 COMB LCCOMB_X14_Y16_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 12.087 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.122 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 13 COMB LCCOMB_X14_Y16_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 12.122 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.157 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 14 COMB LCCOMB_X14_Y16_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.157 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.192 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 15 COMB LCCOMB_X14_Y16_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.192 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.227 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 16 COMB LCCOMB_X14_Y16_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 12.227 ns; Loc. = LCCOMB_X14_Y16_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 12.427 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 17 COMB LCCOMB_X14_Y16_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 12.427 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.552 ns DATA_PATH:DP\|ALU:ULA\|Add1~9197 18 COMB LCCOMB_X14_Y15_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 12.552 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.228 ns) 13.611 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 19 COMB LCCOMB_X17_Y17_N0 1 " "Info: 19: + IC(0.831 ns) + CELL(0.228 ns) = 13.611 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.053 ns) 15.142 ns DATA_PATH:DP\|ALU:ULA\|Equal0~153 20 COMB LCCOMB_X14_Y12_N24 1 " "Info: 20: + IC(1.478 ns) + CELL(0.053 ns) = 15.142 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 15.609 ns DATA_PATH:DP\|ALU:ULA\|Equal0~156 21 COMB LCCOMB_X14_Y12_N10 1 " "Info: 21: + IC(0.239 ns) + CELL(0.228 ns) = 15.609 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~156'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 15.864 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 22 COMB LCCOMB_X14_Y12_N20 2 " "Info: 22: + IC(0.202 ns) + CELL(0.053 ns) = 15.864 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(1.952 ns) 19.415 ns Z 23 PIN PIN_V16 0 " "Info: 23: + IC(1.599 ns) + CELL(1.952 ns) = 19.415 ns; Loc. = PIN_V16; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.551 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.524 ns ( 28.45 % ) " "Info: Total cell delay = 5.524 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.891 ns ( 71.55 % ) " "Info: Total interconnect delay = 13.891 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.415 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[4]~5748 DATA_PATH:DP|MDR:mdr|A[4]~5751 DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~469 DATA_PATH:DP|ALU:ULA|Add1~9125 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.415 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[4]~5748 {} DATA_PATH:DP|MDR:mdr|A[4]~5751 {} DATA_PATH:DP|ALU:ULA|Add0~466 {} DATA_PATH:DP|ALU:ULA|Add0~469 {} DATA_PATH:DP|ALU:ULA|Add1~9125 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~153 {} DATA_PATH:DP|ALU:ULA|Equal0~156 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 0.000ns 5.405ns 1.257ns 0.306ns 0.849ns 0.000ns 0.663ns 1.062ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.831ns 1.478ns 0.239ns 0.202ns 1.599ns } { 0.000ns 0.864ns 0.228ns 0.228ns 0.053ns 0.309ns 0.125ns 0.228ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.125ns 0.228ns 0.053ns 0.228ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\] reset clk -2.679 ns register " "Info: th for register \"DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1506 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1506; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\] 3 REG LCFF_X18_Y16_N23 3 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 3; REG Node = 'DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MBR:mbr|MBR_Reg[4] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.287 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M3 182 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.053 ns) 5.132 ns FETCH_MEM:inst4\|out_MBR\[4\]~82 2 COMB LCCOMB_X18_Y16_N22 2 " "Info: 2: + IC(4.215 ns) + CELL(0.053 ns) = 5.132 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'FETCH_MEM:inst4\|out_MBR\[4\]~82'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { reset FETCH_MEM:inst4|out_MBR[4]~82 } "NODE_NAME" } } { "FETCH_MEM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/FETCH_MEM.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.287 ns DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\] 3 REG LCFF_X18_Y16_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.287 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 3; REG Node = 'DATA_PATH:DP\|MBR:mbr\|MBR_Reg\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FETCH_MEM:inst4|out_MBR[4]~82 DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.28 % ) " "Info: Total cell delay = 1.072 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 79.72 % ) " "Info: Total interconnect delay = 4.215 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { reset FETCH_MEM:inst4|out_MBR[4]~82 DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { reset {} reset~combout {} FETCH_MEM:inst4|out_MBR[4]~82 {} DATA_PATH:DP|MBR:mbr|MBR_Reg[4] {} } { 0.000ns 0.000ns 4.215ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MBR:mbr|MBR_Reg[4] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { reset FETCH_MEM:inst4|out_MBR[4]~82 DATA_PATH:DP|MBR:mbr|MBR_Reg[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { reset {} reset~combout {} FETCH_MEM:inst4|out_MBR[4]~82 {} DATA_PATH:DP|MBR:mbr|MBR_Reg[4] {} } { 0.000ns 0.000ns 4.215ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 11:59:25 2009 " "Info: Processing ended: Fri Jun 05 11:59:25 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
