

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling0bb218c2bc9eaed2b522a2c4d8ed43c9  /home/pars/Documents/sim_7/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/spmv_base
self exe links to: /home/pars/Documents/sim_7/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/spmv_base "
self exe links to: /home/pars/Documents/sim_7/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x563b0cca9df6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/lp1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 534388 |E| 554516
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (2088 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2e9c3bec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e9c3be0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e9c3bd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e9c3bd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e9c3bc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2e9c3bc0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563b0cca9df6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (2088,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 61963117
gpu_sim_insn = 22308915
gpu_ipc =       0.3600
gpu_tot_sim_cycle = 61963117
gpu_tot_sim_insn = 22308915
gpu_tot_ipc =       0.3600
gpu_tot_issued_cta = 2088
gpu_occupancy = 5.1357% 
gpu_tot_occupancy = 5.1357% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0089
partiton_level_parallism_total  =       0.0089
partiton_level_parallism_util =       2.8599
partiton_level_parallism_util_total  =       2.8599
L2_BW  =       0.3907 GB/Sec
L2_BW_total  =       0.3907 GB/Sec
gpu_total_sim_rate=393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 770266, Miss = 139234, Miss_rate = 0.181, Pending_hits = 5265, Reservation_fails = 7625
	L1D_cache_core[1]: Access = 26569, Miss = 12971, Miss_rate = 0.488, Pending_hits = 6504, Reservation_fails = 9435
	L1D_cache_core[2]: Access = 23266, Miss = 11251, Miss_rate = 0.484, Pending_hits = 5579, Reservation_fails = 8014
	L1D_cache_core[3]: Access = 23342, Miss = 11226, Miss_rate = 0.481, Pending_hits = 5580, Reservation_fails = 8970
	L1D_cache_core[4]: Access = 20386, Miss = 9839, Miss_rate = 0.483, Pending_hits = 4882, Reservation_fails = 8432
	L1D_cache_core[5]: Access = 21667, Miss = 10782, Miss_rate = 0.498, Pending_hits = 5274, Reservation_fails = 8487
	L1D_cache_core[6]: Access = 19034, Miss = 8483, Miss_rate = 0.446, Pending_hits = 4051, Reservation_fails = 5939
	L1D_cache_core[7]: Access = 24731, Miss = 12017, Miss_rate = 0.486, Pending_hits = 6022, Reservation_fails = 8814
	L1D_cache_core[8]: Access = 24925, Miss = 12090, Miss_rate = 0.485, Pending_hits = 6032, Reservation_fails = 9247
	L1D_cache_core[9]: Access = 24871, Miss = 12100, Miss_rate = 0.487, Pending_hits = 6020, Reservation_fails = 9863
	L1D_cache_core[10]: Access = 26099, Miss = 12771, Miss_rate = 0.489, Pending_hits = 6463, Reservation_fails = 9461
	L1D_cache_core[11]: Access = 26217, Miss = 12936, Miss_rate = 0.493, Pending_hits = 6545, Reservation_fails = 9839
	L1D_cache_core[12]: Access = 26513, Miss = 12282, Miss_rate = 0.463, Pending_hits = 6044, Reservation_fails = 8501
	L1D_cache_core[13]: Access = 21637, Miss = 10431, Miss_rate = 0.482, Pending_hits = 5144, Reservation_fails = 7546
	L1D_cache_core[14]: Access = 25614, Miss = 12118, Miss_rate = 0.473, Pending_hits = 6008, Reservation_fails = 9001
	L1D_cache_core[15]: Access = 27877, Miss = 13797, Miss_rate = 0.495, Pending_hits = 6969, Reservation_fails = 11951
	L1D_cache_core[16]: Access = 25549, Miss = 12472, Miss_rate = 0.488, Pending_hits = 6222, Reservation_fails = 10392
	L1D_cache_core[17]: Access = 27351, Miss = 13349, Miss_rate = 0.488, Pending_hits = 6761, Reservation_fails = 11596
	L1D_cache_core[18]: Access = 25739, Miss = 12643, Miss_rate = 0.491, Pending_hits = 6298, Reservation_fails = 9223
	L1D_cache_core[19]: Access = 23842, Miss = 11548, Miss_rate = 0.484, Pending_hits = 5713, Reservation_fails = 8767
	L1D_cache_core[20]: Access = 25084, Miss = 12107, Miss_rate = 0.483, Pending_hits = 6062, Reservation_fails = 9194
	L1D_cache_core[21]: Access = 25591, Miss = 12359, Miss_rate = 0.483, Pending_hits = 6163, Reservation_fails = 9837
	L1D_cache_core[22]: Access = 25970, Miss = 12635, Miss_rate = 0.487, Pending_hits = 6362, Reservation_fails = 11199
	L1D_cache_core[23]: Access = 24701, Miss = 11729, Miss_rate = 0.475, Pending_hits = 5871, Reservation_fails = 9007
	L1D_cache_core[24]: Access = 24870, Miss = 12055, Miss_rate = 0.485, Pending_hits = 6022, Reservation_fails = 9371
	L1D_cache_core[25]: Access = 26438, Miss = 13087, Miss_rate = 0.495, Pending_hits = 6681, Reservation_fails = 10377
	L1D_cache_core[26]: Access = 24667, Miss = 11971, Miss_rate = 0.485, Pending_hits = 6074, Reservation_fails = 8957
	L1D_cache_core[27]: Access = 23555, Miss = 11465, Miss_rate = 0.487, Pending_hits = 5732, Reservation_fails = 9585
	L1D_cache_core[28]: Access = 26718, Miss = 13125, Miss_rate = 0.491, Pending_hits = 6603, Reservation_fails = 10577
	L1D_cache_core[29]: Access = 26065, Miss = 12790, Miss_rate = 0.491, Pending_hits = 6472, Reservation_fails = 11579
	L1D_total_cache_accesses = 1489154
	L1D_total_cache_misses = 487663
	L1D_total_cache_miss_rate = 0.3275
	L1D_total_cache_pending_hits = 179418
	L1D_total_cache_reservation_fails = 280786
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 755486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 179418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 280629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 353709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 179418
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1422355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 66799

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 229810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50819
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 157
ctas_completed 2088, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1809971, 65, 65, 98, 127, 98, 65, 98, 1423, 1490, 1477, 1447, 1366, 1348, 1378, 1420, 1494, 1363, 1357, 1432, 1567, 1572, 1393, 1336, 1669, 1276, 1619, 1378, 1392, 1449, 1408, 1309, 
gpgpu_n_tot_thrd_icount = 96984448
gpgpu_n_tot_w_icount = 3030764
gpgpu_n_stall_shd_mem = 124531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 487451
gpgpu_n_mem_write_global = 66799
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3266712
gpgpu_n_store_insn = 534388
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3207168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 67845
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 56686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:445249	W0_Idle:186007645	W0_Scoreboard:66078430	W1:2030452	W2:68354	W3:27642	W4:11433	W5:3064	W6:1770	W7:1000	W8:880	W9:875	W10:1782	W11:3637	W12:9053	W13:26846	W14:73911	W15:158318	W16:111593	W17:21633	W18:6078	W19:1861	W20:764	W21:445	W22:307	W23:155	W24:125	W25:219	W26:116	W27:109	W28:43	W29:0	W30:78	W31:175	W32:468046
single_issue_nums: WS0:2115467	WS1:304057	WS2:306858	WS3:304382	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3899608 {8:487451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2671960 {40:66799,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19498040 {40:487451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 534392 {8:66799,}
maxmflatency = 1736 
max_icnt2mem_latency = 724 
maxmrqlatency = 1324 
max_icnt2sh_latency = 150 
averagemflatency = 412 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 6 
mrq_lat_table:236287 	11736 	15320 	24583 	45972 	48603 	48224 	35292 	17977 	2482 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62075 	402582 	86181 	3412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	460168 	80361 	3144 	8407 	2170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	379797 	63409 	47220 	37829 	21953 	4026 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	61949 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   7338473   7334095   9869486   9873738  11501650  11501116  11064700  11064718  10119068  10114723   8762200   9447626   9960389   9956704   8940115   8936285 
dram[1]:   7329936   7325665   7595104   9882330  11501123  11501235  11064515  11065323  10110638  10105433   9004932   9448596   9953374   9949599   8931408   8926426 
dram[2]:   6883254   7316993   9885247   9890710  11500925  11501150  11065210  11065026  10100635  10096108   9449328   9275319   7845581   9941973   8921351   8916992 
dram[3]:   7312280   7307461   9895770   9900441  11500527  11500142  11064498  11063784  10091839  10087662   9448961   9449326   9712617   9712307   8913475   8908508 
dram[4]:   7302736   7297604   9904582   9907915  11499936  11499240  11063692  11063806  10083464  10079599   8760990   9448846   9928712   9924572   8904369   8719230 
dram[5]:   7294343   7291371   9913068   9917320  11498320  11497992  11064001  11063562  10075018  10070821   8761302   9449104   9920524   9904737   8895976   8892238 
dram[6]:   7287379   7283123   9923174   9928250  11498417  11498530  11062755  11062755  10066552  10062374   9449214   8762858   9912428  10092894   8888097   8884049 
dram[7]:   6886487   7275244   9932297   9936953  11497909  11497617  11062642  11063066  10058290  10054310   9448794   9448284  10092875  10088932   8879797   8875657 
dram[8]:   7271084   6887364   9941168   9945328  11497638  11496829  11063383  11062650  10049729  10045531   8763793   8763794  10084151  10080011   8871609   8867356 
dram[9]:   7262422   7258977   9949375   9953112  11495907  11496918  11062668  11062444  10041208  10037047   8826721   8763172   7786313   7782173   8863527   8858763 
dram[10]:   7255388   6887289   9958299   9962383  11496935  11497652  11062554  10974433  10031973  10027209   8827452   8827695  10069100   9711454   8855227   8851179 
dram[11]:   7248237   7245067   9966871   9971069  11497968  11497968  10974544  10973424  10023069  10019021   9536107   9535928  10061036  10058082   8847131   8842568 
average row accesses per activate:
dram[0]: 10.104000 11.919047 10.418033 10.652719 10.970339 12.480769 10.156250  9.977012 10.062745 10.839663 11.362386 11.158371 11.098214 10.995575 10.712446 12.165854 
dram[1]: 11.774648 12.072115 10.629167 10.375510 10.941176 12.093458 11.233767 10.406375 10.931915 10.708333 10.973568 11.451612 10.847826 11.635514 11.604651 13.267380 
dram[2]: 11.608294 12.303922  9.725191  9.319853 11.444934 11.746606 10.100775 10.618853 10.572017 10.417004 10.834061 13.535520 12.048544 11.423964 11.497696 12.220589 
dram[3]: 11.127753 11.017467 10.816239  9.830770 11.725225 12.027778 10.370518 10.755187 10.277108 10.309237 11.304545 10.748918 11.615024 11.615024 11.290909 13.052356 
dram[4]: 10.603375 11.070484  9.788462 10.341463 11.141026 12.069767 10.116279 10.520162  9.957364 10.961702 10.585470 10.632479 11.022124 11.272727 12.415000 11.947115 
dram[5]: 10.592437 11.843602  9.678030 10.825532 11.711712 11.347826  9.568266 10.124514 10.301205 10.078431 10.830435 11.058036 10.453781 11.909091 11.842857 12.415000 
dram[6]: 10.669492 11.359091  9.462687 10.825532 10.739670 11.786364 10.573171 11.482301 10.815126  9.775665 12.078049 10.912281 10.585470 10.582978 11.212669 11.026548 
dram[7]: 10.398340 11.741784  9.899614 10.982759 11.981482 12.107476 10.911765 10.140078 10.465306 10.906383 10.641026 10.294606 10.134694 11.093750 11.527778 11.518349 
dram[8]: 11.245536 11.663551 10.693277 11.463964 11.593750 11.831050  9.774436 10.727273 10.776371 11.251101 10.881579 11.066964 11.121077 10.678112 11.272727 11.880383 
dram[9]: 11.456621 12.872449  9.941406  9.513108 10.608163 11.336245 10.577236 10.565041 10.314516 10.772152 10.820961 11.638497 12.768042 11.389908 11.810427 11.918660 
dram[10]: 11.333333 11.467890  9.081851  9.640152 12.366667 12.980000 10.639344 10.023077 10.373983 10.495902 11.013392 11.961352 11.579439 12.063107 10.877729 11.923445 
dram[11]: 12.038462 11.626728 10.734178 11.131004 11.270742 13.152285 10.421687 10.605691 11.346666 10.418699 11.562791 10.907895 11.772511 11.880383 12.215686 11.704226 
average row locality = 486551/44153 = 11.019659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2442      2419      2462      2466      2509      2516      2520      2524      2482      2485      2381      2370      2390      2389      2400      2398 
dram[1]:      2424      2427      2471      2462      2524      2508      2515      2532      2485      2486      2395      2389      2399      2394      2399      2385 
dram[2]:      2435      2426      2468      2455      2518      2516      2526      2511      2485      2489      2385      2381      2386      2383      2399      2397 
dram[3]:      2442      2439      2451      2476      2523      2518      2523      2512      2475      2483      2391      2387      2378      2378      2388      2397 
dram[4]:      2429      2429      2465      2464      2527      2515      2530      2529      2485      2492      2381      2392      2395      2384      2387      2389 
dram[5]:      2437      2415      2475      2464      2520      2530      2513      2522      2481      2486      2395      2381      2392      2393      2391      2387 
dram[6]:      2435      2416      2456      2464      2519      2513      2521      2515      2490      2487      2380      2392      2381      2391      2382      2396 
dram[7]:      2423      2418      2484      2468      2508      2511      2517      2526      2480      2479      2394      2385      2387      2389      2394      2415 
dram[8]:      2436      2413      2465      2465      2517      2511      2520      2516      2470      2469      2385      2383      2384      2392      2384      2387 
dram[9]:      2426      2440      2465      2460      2519      2516      2522      2519      2473      2468      2382      2383      2381      2387      2396      2395 
dram[10]:      2433      2417      2472      2465      2517      2516      2516      2526      2467      2476      2371      2380      2382      2389      2395      2396 
dram[11]:      2421      2440      2464      2469      2501      2511      2515      2529      2468      2478      2390      2391      2388      2387      2396      2397 
total dram reads = 469852
bank skew: 2532/2370 = 1.07
chip skew: 39195/39097 = 1.00
number of total write accesses:
dram[0]:       336       336       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[1]:       336       336       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[2]:       336       336       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[3]:       336       336       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[4]:       336       336       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[5]:       336       335       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[6]:       332       332       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[7]:       332       332       320       320       320       320       320       320       336       336       384       384       384       384       384       384 
dram[8]:       332       332       320       320       320       320       320       320       336       340       384       384       384       384       384       384 
dram[9]:       332       332       320       320       320       320       320       320       340       340       384       384       384       384       384       384 
dram[10]:       332       332       320       320       320       320       320       320       340       340       384       384       384       384       384       384 
dram[11]:       332       332       320       320       320       320       320       320       340       340       384       384       384       384       384       384 
total dram writes = 66795
bank skew: 384/320 = 1.20
chip skew: 5568/5560 = 1.00
average mf latency per bank:
dram[0]:        429       423       439       430       435       432       448       440       433       424       425       426       424       412       424       424
dram[1]:        418       425       412       430       419       437       434       438       414       423       409       415       415       415       412       425
dram[2]:        422       428       439       427       434       432       447       439       423       420       413       432       411       408       408       424
dram[3]:        415       434       438       434       426       436       432       438       423       433       422       411       413       419       411       417
dram[4]:        436       431       428       414       435       435       446       436       439       418       425       410       429       425       428       415
dram[5]:        419       429       422       428       426       440       426       442       422       438       424       408       412       419       418       421
dram[6]:        424       429       434       425       448       435       447       441       427       437       421       416       424       417       432       418
dram[7]:        419       420       423       427       422       438       428       431       426       427       415       420       413       423       413       413
dram[8]:        420       424       433       425       434       443       429       432       423       414       430       407       424       413       427       406
dram[9]:        425       427       419       419       427       442       421       438       415       432       419       422       410       422       408       413
dram[10]:        416       421       431       428       436       448       449       442       429       433       417       427       423       416       414       422
dram[11]:        423       432       426       443       423       433       423       446       428       430       412       417       408       418       405       423
maximum mf latency per bank:
dram[0]:       1101      1223      1116      1092      1178      1220      1331      1276      1211      1261      1327      1225      1039      1225       946      1484
dram[1]:        978      1153      1162      1172      1289      1317      1177      1184      1420      1573      1014      1512       962      1016      1419      1155
dram[2]:       1239      1225      1152      1207      1387      1363      1552      1129      1479      1630       982      1411      1043       947      1268      1134
dram[3]:       1162      1256      1736      1031      1490      1143      1116      1112      1451      1547      1573       967      1105       996      1341       972
dram[4]:       1283      1178      1205      1179      1188      1078      1163      1230      1260      1262      1253      1284      1335      1259       877      1110
dram[5]:       1306      1586      1148      1152      1156      1276      1176      1178      1427      1547      1420       944      1166      1138       989      1127
dram[6]:       1343      1352       966       984      1256      1373      1150      1213      1516      1637      1123      1419      1122      1104      1081      1181
dram[7]:       1124      1129      1034       936      1188      1152      1162      1350      1411      1562      1268      1271      1031      1039      1169       978
dram[8]:       1063      1035      1567      1512      1431      1428      1116      1287      1099      1167      1103      1147      1230      1097      1423      1057
dram[9]:       1156      1168      1164      1190      1359      1345      1300      1274      1480      1565      1264      1350      1217      1166      1226       980
dram[10]:       1042      1060      1158      1152      1626      1104      1316      1326      1385      1536      1018      1230      1228      1210      1071      1136
dram[11]:       1499      1238      1444      1040      1184      1101      1176      1179      1431      1645      1245      1220      1106      1019       935      1121

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850743 n_act=3734 n_pre=3718 n_ref_event=0 n_req=40545 n_rd=39153 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001126
n_activity=463281 dram_eff=0.3861
bk0: 2442a 158848610i bk1: 2419a 158848652i bk2: 2462a 158850587i bk3: 2466a 158850240i bk4: 2509a 158851647i bk5: 2516a 158847458i bk6: 2520a 158847997i bk7: 2524a 158844763i bk8: 2482a 158847976i bk9: 2485a 158847038i bk10: 2381a 158849504i bk11: 2370a 158847410i bk12: 2390a 158852809i bk13: 2389a 158852203i bk14: 2400a 158851342i bk15: 2398a 158849070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908176
Row_Buffer_Locality_read = 0.915460
Row_Buffer_Locality_write = 0.703305
Bank_Level_Parallism = 4.210130
Bank_Level_Parallism_Col = 4.067747
Bank_Level_Parallism_Ready = 1.977255
write_to_read_ratio_blp_rw_average = 0.296854
GrpLevelPara = 2.621674 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178884 
Wasted_Col = 47239 
Wasted_Row = 19437 
Idle = 158656922 

BW Util Bottlenecks: 
RCDc_limit = 32399 
RCDWRc_limit = 1992 
WTRc_limit = 16368 
RTWc_limit = 27005 
CCDLc_limit = 14933 
rwq = 0 
CCDLc_limit_alone = 11899 
WTRc_limit_alone = 15262 
RTWc_limit_alone = 25077 

Commands details: 
total_CMD = 158902482 
n_nop = 158850743 
Read = 39153 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3734 
n_pre = 3718 
n_ref = 0 
n_req = 40545 
total_req = 44721 

Dual Bus Interface Util: 
issued_total_row = 7452 
issued_total_col = 44721 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008388 
queue_avg = 0.030064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850898 n_act=3615 n_pre=3599 n_ref_event=0 n_req=40587 n_rd=39195 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001127
n_activity=463208 dram_eff=0.3865
bk0: 2424a 158848166i bk1: 2427a 158847467i bk2: 2471a 158851544i bk3: 2462a 158849125i bk4: 2524a 158849186i bk5: 2508a 158851498i bk6: 2515a 158846834i bk7: 2532a 158844606i bk8: 2485a 158848919i bk9: 2486a 158844234i bk10: 2395a 158846228i bk11: 2389a 158846426i bk12: 2399a 158850884i bk13: 2394a 158850097i bk14: 2399a 158843443i bk15: 2385a 158849585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911178
Row_Buffer_Locality_read = 0.918765
Row_Buffer_Locality_write = 0.697557
Bank_Level_Parallism = 4.299196
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.044648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001127 
total_CMD = 158902482 
util_bw = 179052 
Wasted_Col = 46695 
Wasted_Row = 19955 
Idle = 158656780 

BW Util Bottlenecks: 
RCDc_limit = 31885 
RCDWRc_limit = 2005 
WTRc_limit = 16448 
RTWc_limit = 27145 
CCDLc_limit = 15598 
rwq = 0 
CCDLc_limit_alone = 12232 
WTRc_limit_alone = 15270 
RTWc_limit_alone = 24957 

Commands details: 
total_CMD = 158902482 
n_nop = 158850898 
Read = 39195 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3615 
n_pre = 3599 
n_ref = 0 
n_req = 40587 
total_req = 44763 

Dual Bus Interface Util: 
issued_total_row = 7214 
issued_total_col = 44763 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007619 
queue_avg = 0.030539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850871 n_act=3661 n_pre=3645 n_ref_event=0 n_req=40552 n_rd=39160 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001126
n_activity=463808 dram_eff=0.3857
bk0: 2435a 158846409i bk1: 2426a 158849552i bk2: 2468a 158846828i bk3: 2455a 158847517i bk4: 2518a 158850503i bk5: 2516a 158851681i bk6: 2526a 158846048i bk7: 2511a 158843125i bk8: 2485a 158849258i bk9: 2489a 158849576i bk10: 2385a 158849482i bk11: 2381a 158850238i bk12: 2386a 158854694i bk13: 2383a 158853272i bk14: 2399a 158850458i bk15: 2397a 158848199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909967
Row_Buffer_Locality_read = 0.917314
Row_Buffer_Locality_write = 0.703305
Bank_Level_Parallism = 4.200605
Bank_Level_Parallism_Col = 4.080467
Bank_Level_Parallism_Ready = 1.998423
write_to_read_ratio_blp_rw_average = 0.296289
GrpLevelPara = 2.608115 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178912 
Wasted_Col = 47685 
Wasted_Row = 19677 
Idle = 158656208 

BW Util Bottlenecks: 
RCDc_limit = 32585 
RCDWRc_limit = 2064 
WTRc_limit = 17401 
RTWc_limit = 25685 
CCDLc_limit = 14845 
rwq = 0 
CCDLc_limit_alone = 11787 
WTRc_limit_alone = 16042 
RTWc_limit_alone = 23986 

Commands details: 
total_CMD = 158902482 
n_nop = 158850871 
Read = 39160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3661 
n_pre = 3645 
n_ref = 0 
n_req = 40552 
total_req = 44728 

Dual Bus Interface Util: 
issued_total_row = 7306 
issued_total_col = 44728 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008196 
queue_avg = 0.029370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850862 n_act=3676 n_pre=3660 n_ref_event=0 n_req=40553 n_rd=39161 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001126
n_activity=463919 dram_eff=0.3857
bk0: 2442a 158847481i bk1: 2439a 158841539i bk2: 2451a 158846787i bk3: 2476a 158844610i bk4: 2523a 158851374i bk5: 2518a 158846507i bk6: 2523a 158848457i bk7: 2512a 158844588i bk8: 2475a 158848627i bk9: 2483a 158845220i bk10: 2391a 158846997i bk11: 2387a 158846427i bk12: 2378a 158853041i bk13: 2378a 158850201i bk14: 2388a 158850064i bk15: 2397a 158849687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909600
Row_Buffer_Locality_read = 0.917367
Row_Buffer_Locality_write = 0.691092
Bank_Level_Parallism = 4.311118
Bank_Level_Parallism_Col = 4.206373
Bank_Level_Parallism_Ready = 2.027289
write_to_read_ratio_blp_rw_average = 0.301495
GrpLevelPara = 2.625611 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178916 
Wasted_Col = 47456 
Wasted_Row = 20230 
Idle = 158655880 

BW Util Bottlenecks: 
RCDc_limit = 32514 
RCDWRc_limit = 2105 
WTRc_limit = 16978 
RTWc_limit = 29381 
CCDLc_limit = 14893 
rwq = 0 
CCDLc_limit_alone = 11766 
WTRc_limit_alone = 15829 
RTWc_limit_alone = 27403 

Commands details: 
total_CMD = 158902482 
n_nop = 158850862 
Read = 39161 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3676 
n_pre = 3660 
n_ref = 0 
n_req = 40553 
total_req = 44729 

Dual Bus Interface Util: 
issued_total_row = 7336 
issued_total_col = 44729 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008621 
queue_avg = 0.030443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0304428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850681 n_act=3750 n_pre=3734 n_ref_event=0 n_req=40585 n_rd=39193 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001127
n_activity=464657 dram_eff=0.3853
bk0: 2429a 158845831i bk1: 2429a 158845183i bk2: 2465a 158848810i bk3: 2464a 158851396i bk4: 2527a 158847044i bk5: 2515a 158844199i bk6: 2530a 158848988i bk7: 2529a 158846050i bk8: 2485a 158845739i bk9: 2492a 158849537i bk10: 2381a 158849501i bk11: 2392a 158849099i bk12: 2395a 158849667i bk13: 2384a 158848761i bk14: 2387a 158851843i bk15: 2389a 158850391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907848
Row_Buffer_Locality_read = 0.915776
Row_Buffer_Locality_write = 0.684626
Bank_Level_Parallism = 4.251862
Bank_Level_Parallism_Col = 4.115494
Bank_Level_Parallism_Ready = 1.990955
write_to_read_ratio_blp_rw_average = 0.297819
GrpLevelPara = 2.607913 

BW Util details:
bwutil = 0.001127 
total_CMD = 158902482 
util_bw = 179044 
Wasted_Col = 48235 
Wasted_Row = 19760 
Idle = 158655443 

BW Util Bottlenecks: 
RCDc_limit = 32961 
RCDWRc_limit = 2047 
WTRc_limit = 16606 
RTWc_limit = 27434 
CCDLc_limit = 15215 
rwq = 0 
CCDLc_limit_alone = 12280 
WTRc_limit_alone = 15503 
RTWc_limit_alone = 25602 

Commands details: 
total_CMD = 158902482 
n_nop = 158850681 
Read = 39193 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3750 
n_pre = 3734 
n_ref = 0 
n_req = 40585 
total_req = 44761 

Dual Bus Interface Util: 
issued_total_row = 7484 
issued_total_col = 44761 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008571 
queue_avg = 0.029306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293064
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850676 n_act=3753 n_pre=3737 n_ref_event=0 n_req=40574 n_rd=39182 n_rd_L2_A=0 n_write=0 n_wr_bk=5567 bw_util=0.001126
n_activity=463507 dram_eff=0.3862
bk0: 2437a 158843412i bk1: 2415a 158844497i bk2: 2475a 158848580i bk3: 2464a 158846229i bk4: 2520a 158849834i bk5: 2530a 158848178i bk6: 2513a 158847300i bk7: 2522a 158842081i bk8: 2481a 158845158i bk9: 2486a 158846231i bk10: 2395a 158847611i bk11: 2381a 158848916i bk12: 2392a 158849617i bk13: 2393a 158850283i bk14: 2391a 158847978i bk15: 2387a 158849260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907749
Row_Buffer_Locality_read = 0.915191
Row_Buffer_Locality_write = 0.698276
Bank_Level_Parallism = 4.346633
Bank_Level_Parallism_Col = 4.223246
Bank_Level_Parallism_Ready = 1.994966
write_to_read_ratio_blp_rw_average = 0.302439
GrpLevelPara = 2.616982 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178996 
Wasted_Col = 47324 
Wasted_Row = 19896 
Idle = 158656266 

BW Util Bottlenecks: 
RCDc_limit = 33000 
RCDWRc_limit = 1960 
WTRc_limit = 17644 
RTWc_limit = 28310 
CCDLc_limit = 15706 
rwq = 0 
CCDLc_limit_alone = 12415 
WTRc_limit_alone = 16417 
RTWc_limit_alone = 26246 

Commands details: 
total_CMD = 158902482 
n_nop = 158850676 
Read = 39182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5567 
n_act = 3753 
n_pre = 3737 
n_ref = 0 
n_req = 40574 
total_req = 44749 

Dual Bus Interface Util: 
issued_total_row = 7490 
issued_total_col = 44749 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008358 
queue_avg = 0.030169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030169
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850751 n_act=3753 n_pre=3737 n_ref_event=0 n_req=40528 n_rd=39138 n_rd_L2_A=0 n_write=0 n_wr_bk=5560 bw_util=0.001125
n_activity=461986 dram_eff=0.387
bk0: 2435a 158845973i bk1: 2416a 158845137i bk2: 2456a 158847608i bk3: 2464a 158851734i bk4: 2519a 158844062i bk5: 2513a 158851197i bk6: 2521a 158848553i bk7: 2515a 158843433i bk8: 2490a 158847620i bk9: 2487a 158843091i bk10: 2380a 158852534i bk11: 2392a 158850522i bk12: 2381a 158849427i bk13: 2391a 158848553i bk14: 2382a 158850456i bk15: 2396a 158846347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907644
Row_Buffer_Locality_read = 0.914891
Row_Buffer_Locality_write = 0.703597
Bank_Level_Parallism = 4.312814
Bank_Level_Parallism_Col = 4.164480
Bank_Level_Parallism_Ready = 2.007834
write_to_read_ratio_blp_rw_average = 0.302826
GrpLevelPara = 2.625585 

BW Util details:
bwutil = 0.001125 
total_CMD = 158902482 
util_bw = 178792 
Wasted_Col = 47231 
Wasted_Row = 19286 
Idle = 158657173 

BW Util Bottlenecks: 
RCDc_limit = 32266 
RCDWRc_limit = 1905 
WTRc_limit = 17225 
RTWc_limit = 27644 
CCDLc_limit = 15315 
rwq = 0 
CCDLc_limit_alone = 12131 
WTRc_limit_alone = 16137 
RTWc_limit_alone = 25548 

Commands details: 
total_CMD = 158902482 
n_nop = 158850751 
Read = 39138 
Write = 0 
L2_Alloc = 0 
L2_WB = 5560 
n_act = 3753 
n_pre = 3737 
n_ref = 0 
n_req = 40528 
total_req = 44698 

Dual Bus Interface Util: 
issued_total_row = 7490 
issued_total_col = 44698 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008834 
queue_avg = 0.029916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850687 n_act=3738 n_pre=3722 n_ref_event=0 n_req=40568 n_rd=39178 n_rd_L2_A=0 n_write=0 n_wr_bk=5560 bw_util=0.001126
n_activity=463773 dram_eff=0.3859
bk0: 2423a 158847326i bk1: 2418a 158846858i bk2: 2484a 158849812i bk3: 2468a 158850951i bk4: 2508a 158849386i bk5: 2511a 158848422i bk6: 2517a 158848667i bk7: 2526a 158847844i bk8: 2480a 158847016i bk9: 2479a 158848758i bk10: 2394a 158849756i bk11: 2385a 158846051i bk12: 2387a 158850174i bk13: 2389a 158846925i bk14: 2394a 158848554i bk15: 2415a 158849303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908105
Row_Buffer_Locality_read = 0.915693
Row_Buffer_Locality_write = 0.694245
Bank_Level_Parallism = 4.238428
Bank_Level_Parallism_Col = 4.113914
Bank_Level_Parallism_Ready = 2.024437
write_to_read_ratio_blp_rw_average = 0.292989
GrpLevelPara = 2.620712 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178952 
Wasted_Col = 47678 
Wasted_Row = 20160 
Idle = 158655692 

BW Util Bottlenecks: 
RCDc_limit = 32911 
RCDWRc_limit = 2006 
WTRc_limit = 16302 
RTWc_limit = 26097 
CCDLc_limit = 14456 
rwq = 0 
CCDLc_limit_alone = 11851 
WTRc_limit_alone = 15350 
RTWc_limit_alone = 24444 

Commands details: 
total_CMD = 158902482 
n_nop = 158850687 
Read = 39178 
Write = 0 
L2_Alloc = 0 
L2_WB = 5560 
n_act = 3738 
n_pre = 3722 
n_ref = 0 
n_req = 40568 
total_req = 44738 

Dual Bus Interface Util: 
issued_total_row = 7460 
issued_total_col = 44738 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.007781 
queue_avg = 0.029168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0291676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850914 n_act=3660 n_pre=3644 n_ref_event=0 n_req=40488 n_rd=39097 n_rd_L2_A=0 n_write=0 n_wr_bk=5564 bw_util=0.001124
n_activity=464663 dram_eff=0.3845
bk0: 2436a 158849563i bk1: 2413a 158845834i bk2: 2465a 158851287i bk3: 2465a 158849072i bk4: 2517a 158848691i bk5: 2511a 158846277i bk6: 2520a 158849634i bk7: 2516a 158845145i bk8: 2470a 158848756i bk9: 2469a 158851564i bk10: 2385a 158846897i bk11: 2383a 158851280i bk12: 2384a 158852676i bk13: 2392a 158848232i bk14: 2384a 158847465i bk15: 2387a 158849419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909850
Row_Buffer_Locality_read = 0.917283
Row_Buffer_Locality_write = 0.700935
Bank_Level_Parallism = 4.217119
Bank_Level_Parallism_Col = 4.107825
Bank_Level_Parallism_Ready = 2.022380
write_to_read_ratio_blp_rw_average = 0.290519
GrpLevelPara = 2.599689 

BW Util details:
bwutil = 0.001124 
total_CMD = 158902482 
util_bw = 178644 
Wasted_Col = 47650 
Wasted_Row = 20033 
Idle = 158656155 

BW Util Bottlenecks: 
RCDc_limit = 32540 
RCDWRc_limit = 2119 
WTRc_limit = 17896 
RTWc_limit = 25321 
CCDLc_limit = 15345 
rwq = 0 
CCDLc_limit_alone = 12210 
WTRc_limit_alone = 16439 
RTWc_limit_alone = 23643 

Commands details: 
total_CMD = 158902482 
n_nop = 158850914 
Read = 39097 
Write = 0 
L2_Alloc = 0 
L2_WB = 5564 
n_act = 3660 
n_pre = 3644 
n_ref = 0 
n_req = 40488 
total_req = 44661 

Dual Bus Interface Util: 
issued_total_row = 7304 
issued_total_col = 44661 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007699 
queue_avg = 0.029728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0297285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850871 n_act=3673 n_pre=3657 n_ref_event=0 n_req=40524 n_rd=39132 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001125
n_activity=464719 dram_eff=0.3847
bk0: 2426a 158842590i bk1: 2440a 158844084i bk2: 2465a 158848486i bk3: 2460a 158849076i bk4: 2519a 158848360i bk5: 2516a 158846085i bk6: 2522a 158850032i bk7: 2519a 158844872i bk8: 2473a 158848650i bk9: 2468a 158844932i bk10: 2382a 158850607i bk11: 2383a 158846036i bk12: 2381a 158853339i bk13: 2387a 158849294i bk14: 2396a 158847398i bk15: 2395a 158848011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909609
Row_Buffer_Locality_read = 0.917306
Row_Buffer_Locality_write = 0.693247
Bank_Level_Parallism = 4.302186
Bank_Level_Parallism_Col = 4.203667
Bank_Level_Parallism_Ready = 2.016250
write_to_read_ratio_blp_rw_average = 0.296185
GrpLevelPara = 2.614602 

BW Util details:
bwutil = 0.001125 
total_CMD = 158902482 
util_bw = 178800 
Wasted_Col = 47849 
Wasted_Row = 20160 
Idle = 158655673 

BW Util Bottlenecks: 
RCDc_limit = 32314 
RCDWRc_limit = 2063 
WTRc_limit = 18151 
RTWc_limit = 26817 
CCDLc_limit = 15244 
rwq = 0 
CCDLc_limit_alone = 11806 
WTRc_limit_alone = 16797 
RTWc_limit_alone = 24733 

Commands details: 
total_CMD = 158902482 
n_nop = 158850871 
Read = 39132 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3673 
n_pre = 3657 
n_ref = 0 
n_req = 40524 
total_req = 44700 

Dual Bus Interface Util: 
issued_total_row = 7330 
issued_total_col = 44700 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008118 
queue_avg = 0.029267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292666
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158850830 n_act=3689 n_pre=3673 n_ref_event=0 n_req=40510 n_rd=39118 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001125
n_activity=464494 dram_eff=0.3848
bk0: 2433a 158849518i bk1: 2417a 158846790i bk2: 2472a 158848396i bk3: 2465a 158847201i bk4: 2517a 158848896i bk5: 2516a 158850403i bk6: 2516a 158846993i bk7: 2526a 158844209i bk8: 2467a 158849679i bk9: 2476a 158848025i bk10: 2371a 158848826i bk11: 2380a 158848089i bk12: 2382a 158850523i bk13: 2389a 158851294i bk14: 2395a 158850513i bk15: 2396a 158846117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909208
Row_Buffer_Locality_read = 0.916841
Row_Buffer_Locality_write = 0.694684
Bank_Level_Parallism = 4.246692
Bank_Level_Parallism_Col = 4.141674
Bank_Level_Parallism_Ready = 2.025429
write_to_read_ratio_blp_rw_average = 0.298312
GrpLevelPara = 2.631569 

BW Util details:
bwutil = 0.001125 
total_CMD = 158902482 
util_bw = 178744 
Wasted_Col = 47036 
Wasted_Row = 20619 
Idle = 158656083 

BW Util Bottlenecks: 
RCDc_limit = 32173 
RCDWRc_limit = 2157 
WTRc_limit = 16245 
RTWc_limit = 27322 
CCDLc_limit = 14962 
rwq = 0 
CCDLc_limit_alone = 11639 
WTRc_limit_alone = 15006 
RTWc_limit_alone = 25238 

Commands details: 
total_CMD = 158902482 
n_nop = 158850830 
Read = 39118 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3689 
n_pre = 3673 
n_ref = 0 
n_req = 40510 
total_req = 44686 

Dual Bus Interface Util: 
issued_total_row = 7362 
issued_total_col = 44686 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007667 
queue_avg = 0.030025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300246
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158902482 n_nop=158851079 n_act=3573 n_pre=3557 n_ref_event=0 n_req=40537 n_rd=39145 n_rd_L2_A=0 n_write=0 n_wr_bk=5568 bw_util=0.001126
n_activity=460687 dram_eff=0.3882
bk0: 2421a 158847956i bk1: 2440a 158844325i bk2: 2464a 158850562i bk3: 2469a 158849474i bk4: 2501a 158849270i bk5: 2511a 158848662i bk6: 2515a 158851611i bk7: 2529a 158843063i bk8: 2468a 158848750i bk9: 2478a 158846994i bk10: 2390a 158849492i bk11: 2391a 158847192i bk12: 2388a 158852170i bk13: 2387a 158849977i bk14: 2396a 158853576i bk15: 2397a 158847374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912105
Row_Buffer_Locality_read = 0.919377
Row_Buffer_Locality_write = 0.707615
Bank_Level_Parallism = 4.289478
Bank_Level_Parallism_Col = 4.171225
Bank_Level_Parallism_Ready = 2.034815
write_to_read_ratio_blp_rw_average = 0.292695
GrpLevelPara = 2.612720 

BW Util details:
bwutil = 0.001126 
total_CMD = 158902482 
util_bw = 178852 
Wasted_Col = 45558 
Wasted_Row = 18991 
Idle = 158659081 

BW Util Bottlenecks: 
RCDc_limit = 31233 
RCDWRc_limit = 1814 
WTRc_limit = 15581 
RTWc_limit = 25911 
CCDLc_limit = 14256 
rwq = 0 
CCDLc_limit_alone = 11209 
WTRc_limit_alone = 14372 
RTWc_limit_alone = 24073 

Commands details: 
total_CMD = 158902482 
n_nop = 158851079 
Read = 39145 
Write = 0 
L2_Alloc = 0 
L2_WB = 5568 
n_act = 3573 
n_pre = 3557 
n_ref = 0 
n_req = 40537 
total_req = 44713 

Dual Bus Interface Util: 
issued_total_row = 7130 
issued_total_col = 44713 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.008560 
queue_avg = 0.030151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0301512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23660, Miss = 19586, Miss_rate = 0.828, Pending_hits = 719, Reservation_fails = 0
L2_cache_bank[1]: Access = 22957, Miss = 19575, Miss_rate = 0.853, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[2]: Access = 22955, Miss = 19612, Miss_rate = 0.854, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[3]: Access = 22950, Miss = 19587, Miss_rate = 0.853, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[4]: Access = 23354, Miss = 19602, Miss_rate = 0.839, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[5]: Access = 22929, Miss = 19558, Miss_rate = 0.853, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[6]: Access = 22952, Miss = 19575, Miss_rate = 0.853, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[7]: Access = 22971, Miss = 19590, Miss_rate = 0.853, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[8]: Access = 23672, Miss = 19599, Miss_rate = 0.828, Pending_hits = 733, Reservation_fails = 0
L2_cache_bank[9]: Access = 22973, Miss = 19602, Miss_rate = 0.853, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[10]: Access = 23003, Miss = 19612, Miss_rate = 0.853, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[11]: Access = 23008, Miss = 19578, Miss_rate = 0.851, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[12]: Access = 23315, Miss = 19568, Miss_rate = 0.839, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[13]: Access = 22981, Miss = 19574, Miss_rate = 0.852, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[14]: Access = 22945, Miss = 19595, Miss_rate = 0.854, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[15]: Access = 22966, Miss = 19595, Miss_rate = 0.853, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[16]: Access = 23627, Miss = 19573, Miss_rate = 0.828, Pending_hits = 712, Reservation_fails = 0
L2_cache_bank[17]: Access = 22972, Miss = 19540, Miss_rate = 0.851, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[18]: Access = 22941, Miss = 19576, Miss_rate = 0.853, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[19]: Access = 22961, Miss = 19572, Miss_rate = 0.852, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[20]: Access = 23283, Miss = 19561, Miss_rate = 0.840, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[21]: Access = 22959, Miss = 19569, Miss_rate = 0.852, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[22]: Access = 22934, Miss = 19543, Miss_rate = 0.852, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 22982, Miss = 19602, Miss_rate = 0.853, Pending_hits = 122, Reservation_fails = 0
L2_total_cache_accesses = 554250
L2_total_cache_misses = 469944
L2_total_cache_miss_rate = 0.8479
L2_total_cache_pending_hits = 5300
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 120232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 349620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5300
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 66799
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=554250
icnt_total_pkts_simt_to_mem=554250
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 554250
Req_Network_cycles = 61963117
Req_Network_injected_packets_per_cycle =       0.0089 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.5776
Req_Bank_Level_Parallism =       2.8599
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 554250
Reply_Network_cycles = 61963117
Reply_Network_injected_packets_per_cycle =        0.0089
Reply_Network_conflicts_per_cycle =        0.0068
Reply_Network_conflicts_per_cycle_util =       2.1672
Reply_Bank_Level_Parallism =       2.8575
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0018
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 45 min, 56 sec (56756 sec)
gpgpu_simulation_rate = 393 (inst/sec)
gpgpu_simulation_rate = 1091 (cycle/sec)
gpgpu_silicon_slowdown = 1251145x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 56752126.1740 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 14.941000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
