CAPI=1
[main]
description = Xilinx Coregen generated MII to RMII adapter core

[verilog]
src_files =
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rmii_rx_agile.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/mii_to_rmii.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rmii_rx_fixed.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rmii_tx_agile.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rmii_tx_fixed.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rx_fifo.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rx_fifo_disposer.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/rx_fifo_loader.vhd
 mii_to_rmii_v2_0_11/hdl/src/vhdl/srl_fifo.vhd

[provider]
name = logicore
script_file = xilinx_mii_to_rmii.tcl
project_file = xilinx_mii_to_rmii.xci
