
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010e1c <.init>:
   10e1c:	push	{r3, lr}
   10e20:	bl	11e24 <fputs@plt+0xcdc>
   10e24:	pop	{r3, pc}

Disassembly of section .plt:

00010e28 <rb_sleep@plt-0x14>:
   10e28:	push	{lr}		; (str lr, [sp, #-4]!)
   10e2c:	ldr	lr, [pc, #4]	; 10e38 <rb_sleep@plt-0x4>
   10e30:	add	lr, pc, lr
   10e34:	ldr	pc, [lr, #8]!
   10e38:	andeq	sl, r7, r8, asr #3

00010e3c <rb_sleep@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #499712	; 0x7a000
   10e44:	ldr	pc, [ip, #456]!	; 0x1c8

00010e48 <strerror@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #499712	; 0x7a000
   10e50:	ldr	pc, [ip, #448]!	; 0x1c0

00010e54 <mkdir@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #499712	; 0x7a000
   10e5c:	ldr	pc, [ip, #440]!	; 0x1b8

00010e60 <geteuid@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #499712	; 0x7a000
   10e68:	ldr	pc, [ip, #432]!	; 0x1b0

00010e6c <abort@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #499712	; 0x7a000
   10e74:	ldr	pc, [ip, #424]!	; 0x1a8

00010e78 <localtime@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #499712	; 0x7a000
   10e80:	ldr	pc, [ip, #416]!	; 0x1a0

00010e84 <memcmp@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #499712	; 0x7a000
   10e8c:	ldr	pc, [ip, #408]!	; 0x198

00010e90 <sysconf@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #499712	; 0x7a000
   10e98:	ldr	pc, [ip, #400]!	; 0x190

00010e9c <__libc_start_main@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #499712	; 0x7a000
   10ea4:	ldr	pc, [ip, #392]!	; 0x188

00010ea8 <mremap@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #499712	; 0x7a000
   10eb0:	ldr	pc, [ip, #384]!	; 0x180

00010eb4 <__gmon_start__@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #499712	; 0x7a000
   10ebc:	ldr	pc, [ip, #376]!	; 0x178

00010ec0 <vsnprintf@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #499712	; 0x7a000
   10ec8:	ldr	pc, [ip, #368]!	; 0x170

00010ecc <fclose@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #499712	; 0x7a000
   10ed4:	ldr	pc, [ip, #360]!	; 0x168

00010ed8 <fgets@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #499712	; 0x7a000
   10ee0:	ldr	pc, [ip, #352]!	; 0x160

00010ee4 <getenv@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #499712	; 0x7a000
   10eec:	ldr	pc, [ip, #344]!	; 0x158

00010ef0 <strchr@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #499712	; 0x7a000
   10ef8:	ldr	pc, [ip, #336]!	; 0x150

00010efc <fchown@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #499712	; 0x7a000
   10f04:	ldr	pc, [ip, #328]!	; 0x148

00010f08 <calloc@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #499712	; 0x7a000
   10f10:	ldr	pc, [ip, #320]!	; 0x140

00010f14 <fopen@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #499712	; 0x7a000
   10f1c:	ldr	pc, [ip, #312]!	; 0x138

00010f20 <memset@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #499712	; 0x7a000
   10f28:	ldr	pc, [ip, #304]!	; 0x130

00010f2c <fsync@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #499712	; 0x7a000
   10f34:	ldr	pc, [ip, #296]!	; 0x128

00010f38 <__fxstat64@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #499712	; 0x7a000
   10f40:	ldr	pc, [ip, #288]!	; 0x120

00010f44 <rb_strlcpy@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #499712	; 0x7a000
   10f4c:	ldr	pc, [ip, #280]!	; 0x118

00010f50 <free@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #499712	; 0x7a000
   10f58:	ldr	pc, [ip, #272]!	; 0x110

00010f5c <read@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #499712	; 0x7a000
   10f64:	ldr	pc, [ip, #264]!	; 0x108

00010f68 <write@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #499712	; 0x7a000
   10f70:	ldr	pc, [ip, #256]!	; 0x100

00010f74 <access@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #499712	; 0x7a000
   10f7c:	ldr	pc, [ip, #248]!	; 0xf8

00010f80 <gettimeofday@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #499712	; 0x7a000
   10f88:	ldr	pc, [ip, #240]!	; 0xf0

00010f8c <fflush@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #499712	; 0x7a000
   10f94:	ldr	pc, [ip, #232]!	; 0xe8

00010f98 <strlen@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #499712	; 0x7a000
   10fa0:	ldr	pc, [ip, #224]!	; 0xe0

00010fa4 <unlink@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #499712	; 0x7a000
   10fac:	ldr	pc, [ip, #216]!	; 0xd8

00010fb0 <getopt@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #499712	; 0x7a000
   10fb8:	ldr	pc, [ip, #208]!	; 0xd0

00010fbc <memcpy@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #499712	; 0x7a000
   10fc4:	ldr	pc, [ip, #200]!	; 0xc8

00010fc8 <strtol@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #499712	; 0x7a000
   10fd0:	ldr	pc, [ip, #192]!	; 0xc0

00010fd4 <open64@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #499712	; 0x7a000
   10fdc:	ldr	pc, [ip, #184]!	; 0xb8

00010fe0 <raise@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #499712	; 0x7a000
   10fe8:	ldr	pc, [ip, #176]!	; 0xb0

00010fec <fcntl64@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #499712	; 0x7a000
   10ff4:	ldr	pc, [ip, #168]!	; 0xa8

00010ff8 <strstr@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #499712	; 0x7a000
   11000:	ldr	pc, [ip, #160]!	; 0xa0

00011004 <close@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #499712	; 0x7a000
   1100c:	ldr	pc, [ip, #152]!	; 0x98

00011010 <rb_outofmemory@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #499712	; 0x7a000
   11018:	ldr	pc, [ip, #144]!	; 0x90

0001101c <time@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #499712	; 0x7a000
   11024:	ldr	pc, [ip, #136]!	; 0x88

00011028 <__xstat64@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #499712	; 0x7a000
   11030:	ldr	pc, [ip, #128]!	; 0x80

00011034 <fprintf@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #499712	; 0x7a000
   1103c:	ldr	pc, [ip, #120]!	; 0x78

00011040 <lseek64@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #499712	; 0x7a000
   11048:	ldr	pc, [ip, #112]!	; 0x70

0001104c <malloc@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #499712	; 0x7a000
   11054:	ldr	pc, [ip, #104]!	; 0x68

00011058 <mmap64@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #499712	; 0x7a000
   11060:	ldr	pc, [ip, #96]!	; 0x60

00011064 <getcwd@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #499712	; 0x7a000
   1106c:	ldr	pc, [ip, #88]!	; 0x58

00011070 <rmdir@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #499712	; 0x7a000
   11078:	ldr	pc, [ip, #80]!	; 0x50

0001107c <sleep@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #499712	; 0x7a000
   11084:	ldr	pc, [ip, #72]!	; 0x48

00011088 <memmove@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #499712	; 0x7a000
   11090:	ldr	pc, [ip, #64]!	; 0x40

00011094 <getpid@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #499712	; 0x7a000
   1109c:	ldr	pc, [ip, #56]!	; 0x38

000110a0 <readlink@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #499712	; 0x7a000
   110a8:	ldr	pc, [ip, #48]!	; 0x30

000110ac <munmap@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #499712	; 0x7a000
   110b4:	ldr	pc, [ip, #40]!	; 0x28

000110b8 <__lxstat64@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #499712	; 0x7a000
   110c0:	ldr	pc, [ip, #32]!

000110c4 <snprintf@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #499712	; 0x7a000
   110cc:	ldr	pc, [ip, #24]!

000110d0 <strncmp@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #499712	; 0x7a000
   110d8:	ldr	pc, [ip, #16]!

000110dc <gmtime@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #499712	; 0x7a000
   110e4:	ldr	pc, [ip, #8]!

000110e8 <utimes@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #499712	; 0x7a000
   110f0:	ldr	pc, [ip, #0]!

000110f4 <realloc@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #495616	; 0x79000
   110fc:	ldr	pc, [ip, #4088]!	; 0xff8

00011100 <ftruncate64@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #495616	; 0x79000
   11108:	ldr	pc, [ip, #4080]!	; 0xff0

0001110c <strpbrk@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #495616	; 0x79000
   11114:	ldr	pc, [ip, #4072]!	; 0xfe8

00011118 <fchmod@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #495616	; 0x79000
   11120:	ldr	pc, [ip, #4064]!	; 0xfe0

00011124 <strcmp@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #495616	; 0x79000
   1112c:	ldr	pc, [ip, #4056]!	; 0xfd8

00011130 <exit@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #495616	; 0x79000
   11138:	ldr	pc, [ip, #4048]!	; 0xfd0

0001113c <__errno_location@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #495616	; 0x79000
   11144:	ldr	pc, [ip, #4040]!	; 0xfc8

00011148 <fputs@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #495616	; 0x79000
   11150:	ldr	pc, [ip, #4032]!	; 0xfc0

Disassembly of section .text:

00011158 <.text>:
   11158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1115c:	sub	sp, sp, #9024	; 0x2340
   11160:	mov	r7, r0
   11164:	mov	r6, r1
   11168:	sub	sp, sp, #4
   1116c:	mov	r2, #4096	; 0x1000
   11170:	mov	r5, #1
   11174:	ldr	r0, [pc, #2924]	; 11ce8 <fputs@plt+0xba0>
   11178:	ldr	r1, [r1]
   1117c:	ldr	r8, [pc, #2920]	; 11cec <fputs@plt+0xba4>
   11180:	ldr	r4, [pc, #2920]	; 11cf0 <fputs@plt+0xba8>
   11184:	bl	10f44 <rb_strlcpy@plt>
   11188:	mov	r2, r8
   1118c:	mov	r1, r6
   11190:	mov	r0, r7
   11194:	bl	10fb0 <getopt@plt>
   11198:	cmn	r0, #1
   1119c:	bne	111b4 <fputs@plt+0x6c>
   111a0:	ldrb	r3, [r4]
   111a4:	cmp	r3, #0
   111a8:	beq	1127c <fputs@plt+0x134>
   111ac:	mov	r0, #1
   111b0:	b	11218 <fputs@plt+0xd0>
   111b4:	sub	r0, r0, #100	; 0x64
   111b8:	cmp	r0, #19
   111bc:	ldrls	pc, [pc, r0, lsl #2]
   111c0:	b	111ac <fputs@plt+0x64>
   111c4:	andeq	r1, r1, r4, ror r2
   111c8:	andeq	r1, r1, ip, lsr #4
   111cc:	andeq	r1, r1, ip, lsr #3
   111d0:	andeq	r1, r1, ip, lsr #3
   111d4:	andeq	r1, r1, r4, lsl r2
   111d8:	andeq	r1, r1, ip, lsl r2
   111dc:	andeq	r1, r1, ip, lsr #3
   111e0:	andeq	r1, r1, ip, lsr #3
   111e4:	andeq	r1, r1, ip, lsr #3
   111e8:	andeq	r1, r1, ip, lsr #3
   111ec:	andeq	r1, r1, ip, lsr #3
   111f0:	andeq	r1, r1, ip, lsr #3
   111f4:	andeq	r1, r1, ip, asr r2
   111f8:	andeq	r1, r1, ip, lsr #3
   111fc:	andeq	r1, r1, ip, lsr #3
   11200:	andeq	r1, r1, ip, asr #4
   11204:	andeq	r1, r1, ip, lsr #3
   11208:	andeq	r1, r1, ip, lsr r2
   1120c:	andeq	r1, r1, r4, ror #4
   11210:	andeq	r1, r1, ip, ror #4
   11214:	mov	r0, #0
   11218:	bl	11edc <fputs@plt+0xd94>
   1121c:	mov	r3, #0
   11220:	strb	r3, [r4]
   11224:	strb	r5, [r4, #2]
   11228:	b	11188 <fputs@plt+0x40>
   1122c:	mov	r3, #0
   11230:	strb	r3, [r4]
   11234:	strb	r5, [r4, #1]
   11238:	b	11188 <fputs@plt+0x40>
   1123c:	mov	r3, #0
   11240:	strb	r3, [r4]
   11244:	strb	r5, [r4, #3]
   11248:	b	11188 <fputs@plt+0x40>
   1124c:	mov	r3, #0
   11250:	strb	r3, [r4]
   11254:	strb	r5, [r4, #4]
   11258:	b	11188 <fputs@plt+0x40>
   1125c:	strb	r5, [r4, #5]
   11260:	b	11188 <fputs@plt+0x40>
   11264:	strb	r5, [r4, #6]
   11268:	b	11188 <fputs@plt+0x40>
   1126c:	strb	r5, [r4, #7]
   11270:	b	11188 <fputs@plt+0x40>
   11274:	strb	r5, [r4, #8]
   11278:	b	11188 <fputs@plt+0x40>
   1127c:	ldrb	r2, [r4, #2]
   11280:	ldrb	r3, [r4, #1]
   11284:	cmp	r2, #0
   11288:	beq	112f8 <fputs@plt+0x1b0>
   1128c:	cmp	r3, #0
   11290:	bne	112ac <fputs@plt+0x164>
   11294:	ldrb	r2, [r4, #3]
   11298:	cmp	r2, #0
   1129c:	beq	1130c <fputs@plt+0x1c4>
   112a0:	ldrb	r3, [r4, #5]
   112a4:	cmp	r3, #0
   112a8:	beq	11314 <fputs@plt+0x1cc>
   112ac:	ldr	r5, [pc, #2624]	; 11cf4 <fputs@plt+0xbac>
   112b0:	ldr	r0, [pc, #2624]	; 11cf8 <fputs@plt+0xbb0>
   112b4:	ldr	r1, [r5]
   112b8:	bl	11148 <fputs@plt>
   112bc:	ldrb	r3, [r4, #1]
   112c0:	cmp	r3, #0
   112c4:	beq	112e0 <fputs@plt+0x198>
   112c8:	ldrb	r3, [r4, #5]
   112cc:	cmp	r3, #0
   112d0:	beq	112e0 <fputs@plt+0x198>
   112d4:	ldr	r0, [pc, #2592]	; 11cfc <fputs@plt+0xbb4>
   112d8:	ldr	r1, [r5]
   112dc:	bl	11148 <fputs@plt>
   112e0:	ldr	r2, [pc, #2560]	; 11ce8 <fputs@plt+0xba0>
   112e4:	ldr	r1, [pc, #2580]	; 11d00 <fputs@plt+0xbb8>
   112e8:	ldr	r0, [r5]
   112ec:	bl	11034 <fprintf@plt>
   112f0:	mov	r0, #1
   112f4:	bl	11130 <exit@plt>
   112f8:	cmp	r3, #0
   112fc:	beq	11294 <fputs@plt+0x14c>
   11300:	ldrb	r2, [r4, #7]
   11304:	cmp	r2, #0
   11308:	b	11290 <fputs@plt+0x148>
   1130c:	cmp	r3, #0
   11310:	bne	112a0 <fputs@plt+0x158>
   11314:	ldr	r3, [pc, #2536]	; 11d04 <fputs@plt+0xbbc>
   11318:	add	r0, sp, #832	; 0x340
   1131c:	ldr	r5, [pc, #2532]	; 11d08 <fputs@plt+0xbc0>
   11320:	ldr	r3, [r3]
   11324:	ldr	r1, [r6, r3, lsl #2]
   11328:	cmp	r1, #0
   1132c:	movne	r2, #4096	; 0x1000
   11330:	moveq	r2, #18
   11334:	ldreq	r1, [pc, #2512]	; 11d0c <fputs@plt+0xbc4>
   11338:	bl	10f44 <rb_strlcpy@plt>
   1133c:	ldr	r2, [pc, #2508]	; 11d10 <fputs@plt+0xbc8>
   11340:	ldr	r1, [pc, #2508]	; 11d14 <fputs@plt+0xbcc>
   11344:	ldr	r0, [r5]
   11348:	bl	11034 <fprintf@plt>
   1134c:	ldrb	r6, [r4, #5]
   11350:	cmp	r6, #0
   11354:	bne	11468 <fputs@plt+0x320>
   11358:	ldr	r0, [pc, #2488]	; 11d18 <fputs@plt+0xbd0>
   1135c:	bl	123a0 <fputs@plt+0x1258>
   11360:	cmn	r0, #1
   11364:	bne	1137c <fputs@plt+0x234>
   11368:	ldr	r3, [pc, #2436]	; 11cf4 <fputs@plt+0xbac>
   1136c:	ldr	r0, [pc, #2472]	; 11d1c <fputs@plt+0xbd4>
   11370:	ldr	r1, [r3]
   11374:	bl	11148 <fputs@plt>
   11378:	b	112f0 <fputs@plt+0x1a8>
   1137c:	bl	12034 <fputs@plt+0xeec>
   11380:	ldrb	r3, [r4, #4]
   11384:	cmp	r3, #0
   11388:	beq	113a4 <fputs@plt+0x25c>
   1138c:	ldr	r0, [pc, #2444]	; 11d20 <fputs@plt+0xbd8>
   11390:	ldr	r1, [r5]
   11394:	bl	11148 <fputs@plt>
   11398:	ldr	r1, [pc, #2436]	; 11d24 <fputs@plt+0xbdc>
   1139c:	mov	r0, r6
   113a0:	bl	124c0 <fputs@plt+0x1378>
   113a4:	ldrb	r3, [r4, #2]
   113a8:	cmp	r3, #0
   113ac:	beq	11468 <fputs@plt+0x320>
   113b0:	ldrb	r3, [r4, #7]
   113b4:	cmp	r3, #0
   113b8:	beq	11468 <fputs@plt+0x320>
   113bc:	mov	r6, #1
   113c0:	ldr	r0, [pc, #2400]	; 11d28 <fputs@plt+0xbe0>
   113c4:	ldr	r1, [r5]
   113c8:	strb	r6, [r4, #8]
   113cc:	bl	11148 <fputs@plt>
   113d0:	ldr	r0, [pc, #2384]	; 11d28 <fputs@plt+0xbe0>
   113d4:	ldr	r1, [r5]
   113d8:	bl	11148 <fputs@plt>
   113dc:	ldr	r0, [pc, #2372]	; 11d28 <fputs@plt+0xbe0>
   113e0:	ldr	r1, [r5]
   113e4:	bl	11148 <fputs@plt>
   113e8:	ldr	r0, [pc, #2364]	; 11d2c <fputs@plt+0xbe4>
   113ec:	ldr	r1, [r5]
   113f0:	bl	11148 <fputs@plt>
   113f4:	ldr	r0, [r5]
   113f8:	bl	10f8c <fflush@plt>
   113fc:	mov	r1, #0
   11400:	mov	r0, #10
   11404:	bl	10e3c <rb_sleep@plt>
   11408:	ldr	r0, [pc, #2336]	; 11d30 <fputs@plt+0xbe8>
   1140c:	ldr	r1, [r5]
   11410:	bl	11148 <fputs@plt>
   11414:	mov	r0, #0
   11418:	bl	12758 <fputs@plt+0x1610>
   1141c:	ldr	r2, [pc, #2320]	; 11d34 <fputs@plt+0xbec>
   11420:	mov	r0, #0
   11424:	ldr	r1, [pc, #2316]	; 11d38 <fputs@plt+0xbf0>
   11428:	bl	124c0 <fputs@plt+0x1378>
   1142c:	ldr	r2, [pc, #2312]	; 11d3c <fputs@plt+0xbf4>
   11430:	mov	r0, #0
   11434:	ldr	r1, [pc, #2300]	; 11d38 <fputs@plt+0xbf0>
   11438:	bl	124c0 <fputs@plt+0x1378>
   1143c:	ldr	r2, [pc, #2300]	; 11d40 <fputs@plt+0xbf8>
   11440:	mov	r0, #0
   11444:	ldr	r1, [pc, #2284]	; 11d38 <fputs@plt+0xbf0>
   11448:	bl	124c0 <fputs@plt+0x1378>
   1144c:	ldr	r2, [pc, #2288]	; 11d44 <fputs@plt+0xbfc>
   11450:	mov	r0, #0
   11454:	ldr	r1, [pc, #2268]	; 11d38 <fputs@plt+0xbf0>
   11458:	bl	124c0 <fputs@plt+0x1378>
   1145c:	mov	r0, r6
   11460:	bl	12758 <fputs@plt+0x1610>
   11464:	bl	12034 <fputs@plt+0xeec>
   11468:	ldrb	r3, [r4, #6]
   1146c:	cmp	r3, #0
   11470:	beq	1148c <fputs@plt+0x344>
   11474:	ldrb	r3, [r4, #8]
   11478:	cmp	r3, #0
   1147c:	beq	1148c <fputs@plt+0x344>
   11480:	ldr	r0, [pc, #2240]	; 11d48 <fputs@plt+0xc00>
   11484:	ldr	r1, [r5]
   11488:	bl	11148 <fputs@plt>
   1148c:	ldr	r3, [pc, #2232]	; 11d4c <fputs@plt+0xc04>
   11490:	ldr	r4, [pc, #2136]	; 11cf0 <fputs@plt+0xba8>
   11494:	str	r3, [sp, #32]
   11498:	add	r3, r3, #32
   1149c:	str	r3, [sp, #36]	; 0x24
   114a0:	mov	r3, #0
   114a4:	str	r3, [sp, #28]
   114a8:	ldr	r2, [sp, #32]
   114ac:	mov	r1, #4096	; 0x1000
   114b0:	add	r0, sp, #4928	; 0x1340
   114b4:	ldr	r3, [r2], #4
   114b8:	str	r2, [sp, #32]
   114bc:	ldr	r2, [sp, #36]	; 0x24
   114c0:	ldr	r5, [r2], #4
   114c4:	stm	sp, {r3, r5}
   114c8:	add	r3, sp, #832	; 0x340
   114cc:	str	r2, [sp, #36]	; 0x24
   114d0:	ldr	r2, [pc, #2168]	; 11d50 <fputs@plt+0xc08>
   114d4:	bl	110c4 <snprintf@plt>
   114d8:	cmp	r0, #4096	; 0x1000
   114dc:	bcc	114f0 <fputs@plt+0x3a8>
   114e0:	ldr	r3, [pc, #2060]	; 11cf4 <fputs@plt+0xbac>
   114e4:	ldr	r0, [pc, #2152]	; 11d54 <fputs@plt+0xc0c>
   114e8:	ldr	r1, [r3]
   114ec:	b	11374 <fputs@plt+0x22c>
   114f0:	ldrb	r3, [r4, #2]
   114f4:	cmp	r3, #0
   114f8:	beq	11594 <fputs@plt+0x44c>
   114fc:	ldrb	r0, [r4, #5]
   11500:	cmp	r0, #0
   11504:	beq	11584 <fputs@plt+0x43c>
   11508:	ldrb	r3, [r4, #6]
   1150c:	cmp	r3, #0
   11510:	beq	11528 <fputs@plt+0x3e0>
   11514:	ldr	r3, [pc, #2028]	; 11d08 <fputs@plt+0xbc0>
   11518:	add	r2, sp, #4928	; 0x1340
   1151c:	ldr	r1, [pc, #2100]	; 11d58 <fputs@plt+0xc10>
   11520:	ldr	r0, [r3]
   11524:	bl	11034 <fprintf@plt>
   11528:	ldr	r1, [pc, #2092]	; 11d5c <fputs@plt+0xc14>
   1152c:	add	r0, sp, #4928	; 0x1340
   11530:	bl	10f14 <fopen@plt>
   11534:	subs	r3, r0, #0
   11538:	str	r3, [sp, #40]	; 0x28
   1153c:	bne	116dc <fputs@plt+0x594>
   11540:	ldrb	r3, [r4, #6]
   11544:	cmp	r3, #0
   11548:	beq	11570 <fputs@plt+0x428>
   1154c:	ldrb	r3, [r5]
   11550:	ldr	r0, [pc, #1968]	; 11d08 <fputs@plt+0xbc0>
   11554:	ldr	r1, [pc, #2052]	; 11d60 <fputs@plt+0xc18>
   11558:	cmp	r3, #0
   1155c:	movne	r2, #10
   11560:	ldr	r3, [pc, #2044]	; 11d64 <fputs@plt+0xc1c>
   11564:	moveq	r2, #15
   11568:	ldr	r0, [r0]
   1156c:	bl	11034 <fprintf@plt>
   11570:	ldr	r2, [pc, #2032]	; 11d68 <fputs@plt+0xc20>
   11574:	ldr	r3, [r2, #3140]	; 0xc44
   11578:	add	r3, r3, #1
   1157c:	str	r3, [r2, #3140]	; 0xc44
   11580:	b	11594 <fputs@plt+0x44c>
   11584:	bl	12758 <fputs@plt+0x1610>
   11588:	ldrb	r3, [r4, #2]
   1158c:	cmp	r3, #0
   11590:	bne	11508 <fputs@plt+0x3c0>
   11594:	ldrb	r3, [r4, #1]
   11598:	cmp	r3, #0
   1159c:	beq	11614 <fputs@plt+0x4cc>
   115a0:	ldr	r3, [sp, #32]
   115a4:	add	r0, sp, #320	; 0x140
   115a8:	ldr	r1, [pc, #1980]	; 11d6c <fputs@plt+0xc24>
   115ac:	ldr	r5, [r3, #-4]
   115b0:	mov	r2, r5
   115b4:	bl	125a4 <fputs@plt+0x145c>
   115b8:	add	r0, sp, #320	; 0x140
   115bc:	bl	12710 <fputs@plt+0x15c8>
   115c0:	ldr	r3, [sp, #324]	; 0x144
   115c4:	cmp	r3, #0
   115c8:	beq	11614 <fputs@plt+0x4cc>
   115cc:	ldr	r1, [pc, #1948]	; 11d70 <fputs@plt+0xc28>
   115d0:	add	r0, sp, #4928	; 0x1340
   115d4:	bl	10ff8 <strstr@plt>
   115d8:	cmp	r0, #0
   115dc:	mov	r3, r5
   115e0:	ldr	r0, [pc, #1932]	; 11d74 <fputs@plt+0xc2c>
   115e4:	mov	r1, #1024	; 0x400
   115e8:	ldrne	r2, [pc, #1928]	; 11d78 <fputs@plt+0xc30>
   115ec:	ldreq	r2, [pc, #1928]	; 11d7c <fputs@plt+0xc34>
   115f0:	bl	110c4 <snprintf@plt>
   115f4:	ldr	r1, [pc, #1912]	; 11d74 <fputs@plt+0xc2c>
   115f8:	add	r0, sp, #320	; 0x140
   115fc:	bl	125a4 <fputs@plt+0x145c>
   11600:	ldr	r3, [sp, #324]	; 0x144
   11604:	cmp	r3, #0
   11608:	bgt	11a9c <fputs@plt+0x954>
   1160c:	add	r0, sp, #320	; 0x140
   11610:	bl	12710 <fputs@plt+0x15c8>
   11614:	ldrb	r3, [r4, #2]
   11618:	cmp	r3, #0
   1161c:	beq	11634 <fputs@plt+0x4ec>
   11620:	ldrb	r3, [r4, #5]
   11624:	cmp	r3, #0
   11628:	bne	11634 <fputs@plt+0x4ec>
   1162c:	mov	r0, #1
   11630:	bl	12758 <fputs@plt+0x1610>
   11634:	ldr	r3, [sp, #28]
   11638:	add	r3, r3, #1
   1163c:	cmp	r3, #8
   11640:	str	r3, [sp, #28]
   11644:	bne	114a8 <fputs@plt+0x360>
   11648:	ldrb	r3, [r4, #2]
   1164c:	cmp	r3, #0
   11650:	beq	116cc <fputs@plt+0x584>
   11654:	ldr	r5, [pc, #1804]	; 11d68 <fputs@plt+0xc20>
   11658:	ldr	r2, [r5, #3140]	; 0xc44
   1165c:	cmp	r2, #0
   11660:	beq	11680 <fputs@plt+0x538>
   11664:	ldrb	r3, [r4, #6]
   11668:	cmp	r3, #0
   1166c:	beq	11680 <fputs@plt+0x538>
   11670:	ldr	r3, [pc, #1660]	; 11cf4 <fputs@plt+0xbac>
   11674:	ldr	r1, [pc, #1796]	; 11d80 <fputs@plt+0xc38>
   11678:	ldr	r0, [r3]
   1167c:	bl	11034 <fprintf@plt>
   11680:	ldr	r3, [r5, #3136]	; 0xc40
   11684:	ldr	r6, [pc, #1660]	; 11d08 <fputs@plt+0xbc0>
   11688:	ldr	r1, [pc, #1780]	; 11d84 <fputs@plt+0xc3c>
   1168c:	str	r3, [sp, #4]
   11690:	ldr	r3, [r5, #3132]	; 0xc3c
   11694:	str	r3, [sp]
   11698:	ldr	r0, [r6]
   1169c:	ldr	r2, [r5, #3124]	; 0xc34
   116a0:	ldr	r3, [r5, #3128]	; 0xc38
   116a4:	bl	11034 <fprintf@plt>
   116a8:	ldr	r0, [pc, #1752]	; 11d88 <fputs@plt+0xc40>
   116ac:	ldr	r1, [r6]
   116b0:	bl	11148 <fputs@plt>
   116b4:	ldrb	r3, [r4, #5]
   116b8:	cmp	r3, #0
   116bc:	beq	116cc <fputs@plt+0x584>
   116c0:	ldr	r0, [pc, #1732]	; 11d8c <fputs@plt+0xc44>
   116c4:	ldr	r1, [r6]
   116c8:	bl	11148 <fputs@plt>
   116cc:	mov	r0, #0
   116d0:	add	sp, sp, #9024	; 0x2340
   116d4:	add	sp, sp, #4
   116d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116dc:	ldr	r1, [pc, #1676]	; 11d70 <fputs@plt+0xc28>
   116e0:	add	r0, sp, #4928	; 0x1340
   116e4:	mov	r9, #0
   116e8:	bl	10ff8 <strstr@plt>
   116ec:	ldr	r2, [sp, #28]
   116f0:	adds	r3, r0, #0
   116f4:	mov	r8, r9
   116f8:	movne	r3, #1
   116fc:	mov	fp, r9
   11700:	str	r3, [sp, #48]	; 0x30
   11704:	mov	r3, #1
   11708:	lsl	r3, r3, r2
   1170c:	and	r2, r3, #204	; 0xcc
   11710:	and	r3, r3, #48	; 0x30
   11714:	str	r3, [sp, #44]	; 0x2c
   11718:	str	r2, [sp, #52]	; 0x34
   1171c:	mov	r1, #512	; 0x200
   11720:	add	r0, sp, #320	; 0x140
   11724:	ldr	r2, [sp, #40]	; 0x28
   11728:	bl	10ed8 <fgets@plt>
   1172c:	cmp	r0, #0
   11730:	bne	11798 <fputs@plt+0x650>
   11734:	ldr	r3, [pc, #1620]	; 11d90 <fputs@plt+0xc48>
   11738:	ldr	r2, [sp, #28]
   1173c:	ldrb	r3, [r3, r2]
   11740:	cmp	r3, #75	; 0x4b
   11744:	beq	11a60 <fputs@plt+0x918>
   11748:	bhi	11a3c <fputs@plt+0x8f4>
   1174c:	cmp	r3, #68	; 0x44
   11750:	beq	11a74 <fputs@plt+0x92c>
   11754:	ldrb	r3, [r4, #6]
   11758:	cmp	r3, #0
   1175c:	beq	1178c <fputs@plt+0x644>
   11760:	ldr	r3, [sp, #36]	; 0x24
   11764:	ldr	r0, [pc, #1436]	; 11d08 <fputs@plt+0xbc0>
   11768:	ldr	r1, [pc, #1572]	; 11d94 <fputs@plt+0xc4c>
   1176c:	ldr	r3, [r3, #-4]
   11770:	ldr	r0, [r0]
   11774:	ldrb	r3, [r3]
   11778:	cmp	r3, #0
   1177c:	ldr	r3, [pc, #1556]	; 11d98 <fputs@plt+0xc50>
   11780:	movne	r2, #10
   11784:	moveq	r2, #15
   11788:	bl	11034 <fprintf@plt>
   1178c:	ldr	r0, [sp, #40]	; 0x28
   11790:	bl	10ecc <fclose@plt>
   11794:	b	11594 <fputs@plt+0x44c>
   11798:	ldr	r1, [pc, #1532]	; 11d9c <fputs@plt+0xc54>
   1179c:	add	r0, sp, #320	; 0x140
   117a0:	bl	1110c <strpbrk@plt>
   117a4:	cmp	r0, #0
   117a8:	movne	r3, #0
   117ac:	strbne	r3, [r0]
   117b0:	ldrb	r3, [sp, #320]	; 0x140
   117b4:	cmp	r3, #35	; 0x23
   117b8:	cmpne	r3, #0
   117bc:	beq	1171c <fputs@plt+0x5d4>
   117c0:	add	r0, sp, #320	; 0x140
   117c4:	bl	12180 <fputs@plt+0x1038>
   117c8:	subs	r5, r0, #0
   117cc:	beq	1171c <fputs@plt+0x5d4>
   117d0:	ldrb	r3, [r5]
   117d4:	cmp	r3, #0
   117d8:	beq	1171c <fputs@plt+0x5d4>
   117dc:	ldr	r3, [sp, #52]	; 0x34
   117e0:	cmp	r3, #0
   117e4:	bne	11828 <fputs@plt+0x6e0>
   117e8:	ldr	r3, [sp, #44]	; 0x2c
   117ec:	cmp	r3, #0
   117f0:	beq	11900 <fputs@plt+0x7b8>
   117f4:	ldr	r3, [pc, #1444]	; 11da0 <fputs@plt+0xc58>
   117f8:	sub	r5, r5, #1
   117fc:	mov	r2, #92	; 0x5c
   11800:	mov	r1, #115	; 0x73
   11804:	ldrb	r6, [r5, #1]!
   11808:	cmp	r6, #0
   1180c:	bne	118e4 <fputs@plt+0x79c>
   11810:	ldr	r0, [pc, #1416]	; 11da0 <fputs@plt+0xc58>
   11814:	strb	r6, [r3]
   11818:	bl	12290 <fputs@plt+0x1148>
   1181c:	mov	r5, r0
   11820:	mov	r0, r6
   11824:	bl	12180 <fputs@plt+0x1038>
   11828:	mov	r0, #0
   1182c:	bl	12180 <fputs@plt+0x1038>
   11830:	subs	sl, r0, #0
   11834:	beq	1171c <fputs@plt+0x5d4>
   11838:	ldrb	r3, [sl]
   1183c:	cmp	r3, #0
   11840:	beq	1171c <fputs@plt+0x5d4>
   11844:	ldr	r3, [sp, #28]
   11848:	cmp	r3, #3
   1184c:	bgt	11864 <fputs@plt+0x71c>
   11850:	mov	r0, #0
   11854:	bl	12180 <fputs@plt+0x1038>
   11858:	mov	r9, r0
   1185c:	mov	r0, #0
   11860:	bl	12180 <fputs@plt+0x1038>
   11864:	mov	r0, #0
   11868:	bl	12180 <fputs@plt+0x1038>
   1186c:	mov	r7, r0
   11870:	bl	10f98 <strlen@plt>
   11874:	add	r0, r0, #2
   11878:	adds	r6, r7, r0
   1187c:	subne	r6, r6, #1
   11880:	ldrne	r3, [pc, #1308]	; 11da4 <fputs@plt+0xc5c>
   11884:	bne	11928 <fputs@plt+0x7e0>
   11888:	ldrb	r3, [r7]
   1188c:	ldr	r2, [pc, #1300]	; 11da8 <fputs@plt+0xc60>
   11890:	cmp	r3, #0
   11894:	ldr	r3, [sp, #28]
   11898:	moveq	r7, r2
   1189c:	cmp	r3, #1
   118a0:	bgt	11940 <fputs@plt+0x7f8>
   118a4:	mov	r1, #33	; 0x21
   118a8:	mov	r0, r5
   118ac:	bl	10ef0 <strchr@plt>
   118b0:	cmp	r0, #0
   118b4:	beq	11940 <fputs@plt+0x7f8>
   118b8:	ldr	r6, [pc, #1076]	; 11cf4 <fputs@plt+0xbac>
   118bc:	mov	r3, r8
   118c0:	mov	r2, r5
   118c4:	str	r7, [sp]
   118c8:	ldr	r1, [pc, #1244]	; 11dac <fputs@plt+0xc64>
   118cc:	ldr	r0, [r6]
   118d0:	bl	11034 <fprintf@plt>
   118d4:	ldr	r0, [pc, #1236]	; 11db0 <fputs@plt+0xc68>
   118d8:	ldr	r1, [r6]
   118dc:	bl	11148 <fputs@plt>
   118e0:	b	1171c <fputs@plt+0x5d4>
   118e4:	cmp	r6, #32
   118e8:	moveq	r0, r3
   118ec:	strbne	r6, [r3], #1
   118f0:	strbeq	r2, [r0], #2
   118f4:	strbeq	r1, [r3, #1]
   118f8:	moveq	r3, r0
   118fc:	b	11804 <fputs@plt+0x6bc>
   11900:	ldr	r0, [sp, #44]	; 0x2c
   11904:	bl	12180 <fputs@plt+0x1038>
   11908:	subs	r8, r0, #0
   1190c:	beq	1171c <fputs@plt+0x5d4>
   11910:	ldrb	r3, [r8]
   11914:	cmp	r3, #0
   11918:	bne	11828 <fputs@plt+0x6e0>
   1191c:	b	1171c <fputs@plt+0x5d4>
   11920:	cmp	r2, #34	; 0x22
   11924:	strbne	r2, [r3], #1
   11928:	ldrb	r2, [r6, #1]!
   1192c:	cmp	r2, #0
   11930:	bne	11920 <fputs@plt+0x7d8>
   11934:	ldr	r6, [pc, #1128]	; 11da4 <fputs@plt+0xc5c>
   11938:	strb	r2, [r3]
   1193c:	b	11888 <fputs@plt+0x740>
   11940:	cmp	r9, #0
   11944:	beq	119b8 <fputs@plt+0x870>
   11948:	ldrb	r3, [r9]
   1194c:	cmp	r3, #0
   11950:	beq	119b8 <fputs@plt+0x870>
   11954:	mov	r3, sl
   11958:	ldr	r2, [pc, #1108]	; 11db4 <fputs@plt+0xc6c>
   1195c:	mov	r1, #260	; 0x104
   11960:	add	r0, sp, #60	; 0x3c
   11964:	str	r9, [sp]
   11968:	bl	110c4 <snprintf@plt>
   1196c:	ldrb	r3, [r4, #5]
   11970:	cmp	r3, #0
   11974:	beq	119d0 <fputs@plt+0x888>
   11978:	ldrb	r3, [r4, #6]
   1197c:	cmp	r3, #0
   11980:	beq	11a34 <fputs@plt+0x8ec>
   11984:	ldr	r0, [pc, #892]	; 11d08 <fputs@plt+0xbc0>
   11988:	add	r3, sp, #60	; 0x3c
   1198c:	stm	sp, {r5, r8}
   11990:	ldr	r2, [sp, #32]
   11994:	str	r7, [sp, #8]
   11998:	ldr	r1, [pc, #1048]	; 11db8 <fputs@plt+0xc70>
   1199c:	str	r3, [sp, #12]
   119a0:	str	r6, [sp, #16]
   119a4:	ldr	r2, [r2, #-4]
   119a8:	ldr	r0, [r0]
   119ac:	ldr	r3, [sp, #48]	; 0x30
   119b0:	bl	11034 <fprintf@plt>
   119b4:	b	11a34 <fputs@plt+0x8ec>
   119b8:	mov	r3, sl
   119bc:	ldr	r2, [pc, #1016]	; 11dbc <fputs@plt+0xc74>
   119c0:	mov	r1, #260	; 0x104
   119c4:	add	r0, sp, #60	; 0x3c
   119c8:	bl	110c4 <snprintf@plt>
   119cc:	b	1196c <fputs@plt+0x824>
   119d0:	ldrb	r0, [r4, #8]
   119d4:	ldr	r3, [sp, #32]
   119d8:	cmp	r0, #0
   119dc:	ldr	sl, [r3, #-4]
   119e0:	bne	119f8 <fputs@plt+0x8b0>
   119e4:	mov	r3, r5
   119e8:	mov	r2, sl
   119ec:	str	r8, [sp]
   119f0:	ldr	r1, [pc, #968]	; 11dc0 <fputs@plt+0xc78>
   119f4:	bl	124c0 <fputs@plt+0x1378>
   119f8:	add	r3, sp, #60	; 0x3c
   119fc:	mov	r2, sl
   11a00:	ldr	r1, [pc, #956]	; 11dc4 <fputs@plt+0xc7c>
   11a04:	mov	r0, #0
   11a08:	str	r8, [sp]
   11a0c:	str	r7, [sp, #4]
   11a10:	str	r3, [sp, #16]
   11a14:	ldr	r3, [sp, #48]	; 0x30
   11a18:	str	r6, [sp, #8]
   11a1c:	str	r3, [sp, #12]
   11a20:	mov	r3, r5
   11a24:	bl	124c0 <fputs@plt+0x1378>
   11a28:	ldrb	r3, [r4, #5]
   11a2c:	cmp	r3, #0
   11a30:	bne	11978 <fputs@plt+0x830>
   11a34:	add	fp, fp, #1
   11a38:	b	1171c <fputs@plt+0x5d4>
   11a3c:	cmp	r3, #82	; 0x52
   11a40:	beq	11a88 <fputs@plt+0x940>
   11a44:	cmp	r3, #88	; 0x58
   11a48:	bne	11754 <fputs@plt+0x60c>
   11a4c:	ldr	r2, [pc, #788]	; 11d68 <fputs@plt+0xc20>
   11a50:	ldr	r3, [r2, #3132]	; 0xc3c
   11a54:	add	fp, r3, fp
   11a58:	str	fp, [r2, #3132]	; 0xc3c
   11a5c:	b	11754 <fputs@plt+0x60c>
   11a60:	ldr	r2, [pc, #768]	; 11d68 <fputs@plt+0xc20>
   11a64:	ldr	r3, [r2, #3124]	; 0xc34
   11a68:	add	fp, r3, fp
   11a6c:	str	fp, [r2, #3124]	; 0xc34
   11a70:	b	11754 <fputs@plt+0x60c>
   11a74:	ldr	r2, [pc, #748]	; 11d68 <fputs@plt+0xc20>
   11a78:	ldr	r3, [r2, #3128]	; 0xc38
   11a7c:	add	fp, r3, fp
   11a80:	str	fp, [r2, #3128]	; 0xc38
   11a84:	b	11754 <fputs@plt+0x60c>
   11a88:	ldr	r2, [pc, #728]	; 11d68 <fputs@plt+0xc20>
   11a8c:	ldr	r3, [r2, #3136]	; 0xc40
   11a90:	add	fp, r3, fp
   11a94:	str	fp, [r2, #3136]	; 0xc40
   11a98:	b	11754 <fputs@plt+0x60c>
   11a9c:	ldrb	r3, [r4, #6]
   11aa0:	cmp	r3, #0
   11aa4:	beq	11abc <fputs@plt+0x974>
   11aa8:	ldr	r3, [pc, #600]	; 11d08 <fputs@plt+0xbc0>
   11aac:	add	r2, sp, #4928	; 0x1340
   11ab0:	ldr	r1, [pc, #672]	; 11d58 <fputs@plt+0xc10>
   11ab4:	ldr	r0, [r3]
   11ab8:	bl	11034 <fprintf@plt>
   11abc:	ldr	r1, [pc, #772]	; 11dc8 <fputs@plt+0xc80>
   11ac0:	add	r0, sp, #4928	; 0x1340
   11ac4:	bl	10f14 <fopen@plt>
   11ac8:	subs	r9, r0, #0
   11acc:	beq	11b30 <fputs@plt+0x9e8>
   11ad0:	ldr	r3, [sp, #28]
   11ad4:	mov	r5, #1
   11ad8:	mov	r7, #0
   11adc:	lsl	r5, r5, r3
   11ae0:	and	r3, r5, #192	; 0xc0
   11ae4:	str	r3, [sp, #40]	; 0x28
   11ae8:	and	r3, r5, #48	; 0x30
   11aec:	and	r5, r5, #12
   11af0:	str	r3, [sp, #44]	; 0x2c
   11af4:	ldr	r3, [sp, #324]	; 0x144
   11af8:	cmp	r7, r3
   11afc:	blt	11b60 <fputs@plt+0xa18>
   11b00:	add	r0, sp, #320	; 0x140
   11b04:	bl	12710 <fputs@plt+0x15c8>
   11b08:	ldrb	r3, [r4, #6]
   11b0c:	cmp	r3, #0
   11b10:	beq	11b24 <fputs@plt+0x9dc>
   11b14:	ldr	r3, [pc, #492]	; 11d08 <fputs@plt+0xbc0>
   11b18:	ldr	r0, [pc, #684]	; 11dcc <fputs@plt+0xc84>
   11b1c:	ldr	r1, [r3]
   11b20:	bl	11148 <fputs@plt>
   11b24:	mov	r0, r9
   11b28:	bl	10ecc <fclose@plt>
   11b2c:	b	11614 <fputs@plt+0x4cc>
   11b30:	ldrb	r3, [r4, #6]
   11b34:	cmp	r3, #0
   11b38:	beq	11b4c <fputs@plt+0xa04>
   11b3c:	ldr	r3, [pc, #452]	; 11d08 <fputs@plt+0xbc0>
   11b40:	ldr	r0, [pc, #648]	; 11dd0 <fputs@plt+0xc88>
   11b44:	ldr	r1, [r3]
   11b48:	bl	11148 <fputs@plt>
   11b4c:	ldr	r2, [pc, #532]	; 11d68 <fputs@plt+0xc20>
   11b50:	ldr	r3, [r2, #3140]	; 0xc44
   11b54:	add	r3, r3, #1
   11b58:	str	r3, [r2, #3140]	; 0xc44
   11b5c:	b	11614 <fputs@plt+0x4cc>
   11b60:	ldr	r3, [sp, #320]	; 0x140
   11b64:	lsl	r6, r7, #2
   11b68:	ldr	r2, [r3, r7, lsl #2]
   11b6c:	ldr	r3, [sp, #40]	; 0x28
   11b70:	ldr	r8, [r2]
   11b74:	cmp	r3, #0
   11b78:	bne	11c50 <fputs@plt+0xb08>
   11b7c:	ldr	r3, [sp, #44]	; 0x2c
   11b80:	cmp	r3, #0
   11b84:	bne	11bfc <fputs@plt+0xab4>
   11b88:	cmp	r5, #0
   11b8c:	ldr	sl, [r2, #8]
   11b90:	beq	11c84 <fputs@plt+0xb3c>
   11b94:	cmp	sl, #0
   11b98:	beq	11ba8 <fputs@plt+0xa60>
   11b9c:	mov	r0, sl
   11ba0:	bl	122dc <fputs@plt+0x1194>
   11ba4:	mov	sl, r0
   11ba8:	ldr	r2, [sp, #320]	; 0x140
   11bac:	ldr	r2, [r2, r6]
   11bb0:	ldr	r0, [r2, #16]
   11bb4:	bl	12218 <fputs@plt+0x10d0>
   11bb8:	ldr	r2, [sp, #320]	; 0x140
   11bbc:	mov	r3, r8
   11bc0:	ldr	r2, [r2, r6]
   11bc4:	ldr	r1, [r2, #16]
   11bc8:	str	r1, [sp, #12]
   11bcc:	mov	r1, #512	; 0x200
   11bd0:	ldr	r2, [r2, #12]
   11bd4:	str	sl, [sp]
   11bd8:	stmib	sp, {r0, r2}
   11bdc:	ldr	r2, [pc, #496]	; 11dd4 <fputs@plt+0xc8c>
   11be0:	ldr	r0, [pc, #496]	; 11dd8 <fputs@plt+0xc90>
   11be4:	bl	110c4 <snprintf@plt>
   11be8:	mov	r1, r9
   11bec:	ldr	r0, [pc, #484]	; 11dd8 <fputs@plt+0xc90>
   11bf0:	add	r7, r7, #1
   11bf4:	bl	11148 <fputs@plt>
   11bf8:	b	11af4 <fputs@plt+0x9ac>
   11bfc:	mov	r0, r8
   11c00:	bl	12290 <fputs@plt+0x1148>
   11c04:	ldr	r3, [sp, #320]	; 0x140
   11c08:	mov	r8, r0
   11c0c:	ldr	r3, [r3, r6]
   11c10:	ldr	r0, [r3, #8]
   11c14:	cmp	r0, #0
   11c18:	beq	11c20 <fputs@plt+0xad8>
   11c1c:	bl	122dc <fputs@plt+0x1194>
   11c20:	ldr	r3, [sp, #320]	; 0x140
   11c24:	ldr	r2, [r3, r6]
   11c28:	ldr	r3, [r2, #16]
   11c2c:	str	r3, [sp, #8]
   11c30:	ldr	r3, [r2, #12]
   11c34:	ldr	r2, [pc, #416]	; 11ddc <fputs@plt+0xc94>
   11c38:	stm	sp, {r0, r3}
   11c3c:	mov	r3, r8
   11c40:	mov	r1, #512	; 0x200
   11c44:	ldr	r0, [pc, #396]	; 11dd8 <fputs@plt+0xc90>
   11c48:	bl	110c4 <snprintf@plt>
   11c4c:	b	11be8 <fputs@plt+0xaa0>
   11c50:	ldr	r0, [r2, #8]
   11c54:	cmp	r0, #0
   11c58:	beq	11c60 <fputs@plt+0xb18>
   11c5c:	bl	122dc <fputs@plt+0x1194>
   11c60:	ldr	r3, [sp, #320]	; 0x140
   11c64:	ldr	r3, [r3, r6]
   11c68:	ldr	r2, [r3, #16]
   11c6c:	str	r2, [sp, #8]
   11c70:	ldr	r3, [r3, #12]
   11c74:	ldr	r2, [pc, #356]	; 11de0 <fputs@plt+0xc98>
   11c78:	stm	sp, {r0, r3}
   11c7c:	mov	r3, r8
   11c80:	b	11c40 <fputs@plt+0xaf8>
   11c84:	cmp	sl, #0
   11c88:	ldr	fp, [r2, #4]
   11c8c:	beq	11c9c <fputs@plt+0xb54>
   11c90:	mov	r0, sl
   11c94:	bl	122dc <fputs@plt+0x1194>
   11c98:	mov	sl, r0
   11c9c:	ldr	r2, [sp, #320]	; 0x140
   11ca0:	ldr	r2, [r2, r6]
   11ca4:	ldr	r0, [r2, #16]
   11ca8:	bl	12218 <fputs@plt+0x10d0>
   11cac:	ldr	r2, [sp, #320]	; 0x140
   11cb0:	mov	r3, r8
   11cb4:	ldr	r2, [r2, r6]
   11cb8:	ldr	r1, [r2, #16]
   11cbc:	str	r1, [sp, #16]
   11cc0:	mov	r1, #512	; 0x200
   11cc4:	ldr	r2, [r2, #12]
   11cc8:	str	fp, [sp]
   11ccc:	str	sl, [sp, #4]
   11cd0:	str	r0, [sp, #8]
   11cd4:	ldr	r0, [pc, #252]	; 11dd8 <fputs@plt+0xc90>
   11cd8:	str	r2, [sp, #12]
   11cdc:	ldr	r2, [pc, #256]	; 11de4 <fputs@plt+0xc9c>
   11ce0:	bl	110c4 <snprintf@plt>
   11ce4:	b	11be8 <fputs@plt+0xaa0>
   11ce8:			; <UNDEFINED> instruction: 0x0008cfb8
   11cec:	strdeq	r0, [r7], -r5
   11cf0:	andeq	fp, r8, r0, lsr #2
   11cf4:	andeq	fp, r8, r8, ror #26
   11cf8:	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11cfc:	andeq	r0, r7, ip, lsl r5
   11d00:	andeq	r0, r7, sp, asr #10
   11d04:	andeq	fp, r8, r0, ror #26
   11d08:	andeq	fp, r8, r4, ror #26
   11d0c:	andeq	r0, r7, fp, ror r5
   11d10:	andeq	pc, r6, r8, lsl #29
   11d14:	andeq	r0, r7, sp, lsl #11
   11d18:	ldrdeq	r1, [r1], -r8
   11d1c:	andeq	r0, r7, r7, lsr #11
   11d20:	andeq	r0, r7, r9, asr #11
   11d24:	andeq	r0, r7, r3, ror #11
   11d28:	andeq	r0, r7, sl, ror #11
   11d2c:	andeq	r0, r7, fp, lsl r6
   11d30:	andeq	r0, r7, r1, lsr r6
   11d34:	andeq	r0, r7, r1, asr #12
   11d38:	andeq	r0, r7, r7, asr #12
   11d3c:	andeq	r0, r7, r5, asr r6
   11d40:	andeq	r0, r7, fp, asr r6
   11d44:	andeq	r0, r7, r1, ror #12
   11d48:	andeq	r0, r7, r6, ror #12
   11d4c:	andeq	pc, r6, r0, asr #28
   11d50:	andeq	r0, r7, r4, lsl #13
   11d54:	muleq	r7, r1, r6
   11d58:			; <UNDEFINED> instruction: 0x000706b4
   11d5c:	andeq	r9, r7, sl, lsl #27
   11d60:	andeq	r0, r7, r8, asr #13
   11d64:	andeq	r0, r7, r2, asr #17
   11d68:	andeq	fp, r8, r0, ror sp
   11d6c:	andeq	r0, r7, ip, lsl #16
   11d70:	andeq	r0, r7, ip, asr #13
   11d74:			; <UNDEFINED> instruction: 0x0008c9b8
   11d78:	andeq	r0, r7, sp, lsl r8
   11d7c:	andeq	r0, r7, pc, ror #16
   11d80:	andeq	r0, r7, r1, lsr #18
   11d84:	andeq	r0, r7, r6, asr r9
   11d88:	muleq	r7, r6, r9
   11d8c:	andeq	r0, r7, r0, lsr #20
   11d90:	andeq	pc, r6, r0, lsl #29
   11d94:	andeq	r0, r7, r7, lsl #16
   11d98:	strdeq	r0, [r7], -sp
   11d9c:	ldrdeq	r0, [r7], -r2
   11da0:	muleq	r8, r4, r5
   11da4:	muleq	r8, r4, r9
   11da8:	andeq	r0, r7, sp, ror #9
   11dac:	ldrdeq	r0, [r7], -r5
   11db0:	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11db4:	andeq	r0, r7, r9, lsr #14
   11db8:			; <UNDEFINED> instruction: 0x000707be
   11dbc:	andeq	r6, r7, ip, asr #10
   11dc0:	andeq	r0, r7, r1, lsr r7
   11dc4:	andeq	r0, r7, r0, ror #14
   11dc8:	andeq	r9, r7, pc, asr #4
   11dcc:	andeq	r0, r7, r6, lsl r9
   11dd0:	andeq	r0, r7, r1, asr #17
   11dd4:	strdeq	r0, [r7], -fp
   11dd8:			; <UNDEFINED> instruction: 0x0008cdb8
   11ddc:	andeq	r0, r7, ip, asr #17
   11de0:	andeq	r0, r7, r3, ror #17
   11de4:	strdeq	r0, [r7], -r6
   11de8:	mov	fp, #0
   11dec:	mov	lr, #0
   11df0:	pop	{r1}		; (ldr r1, [sp], #4)
   11df4:	mov	r2, sp
   11df8:	push	{r2}		; (str r2, [sp, #-4]!)
   11dfc:	push	{r0}		; (str r0, [sp, #-4]!)
   11e00:	ldr	ip, [pc, #16]	; 11e18 <fputs@plt+0xcd0>
   11e04:	push	{ip}		; (str ip, [sp, #-4]!)
   11e08:	ldr	r0, [pc, #12]	; 11e1c <fputs@plt+0xcd4>
   11e0c:	ldr	r3, [pc, #12]	; 11e20 <fputs@plt+0xcd8>
   11e10:	bl	10e9c <__libc_start_main@plt>
   11e14:	bl	10e6c <abort@plt>
   11e18:	andeq	pc, r6, r0, ror #27
   11e1c:	andeq	r1, r1, r8, asr r1
   11e20:	andeq	pc, r6, r0, lsl #27
   11e24:	ldr	r3, [pc, #20]	; 11e40 <fputs@plt+0xcf8>
   11e28:	ldr	r2, [pc, #20]	; 11e44 <fputs@plt+0xcfc>
   11e2c:	add	r3, pc, r3
   11e30:	ldr	r2, [r3, r2]
   11e34:	cmp	r2, #0
   11e38:	bxeq	lr
   11e3c:	b	10eb4 <__gmon_start__@plt>
   11e40:	andeq	r9, r7, ip, asr #3
   11e44:	andeq	r0, r0, r4, lsl r1
   11e48:	ldr	r0, [pc, #24]	; 11e68 <fputs@plt+0xd20>
   11e4c:	ldr	r3, [pc, #24]	; 11e6c <fputs@plt+0xd24>
   11e50:	cmp	r3, r0
   11e54:	bxeq	lr
   11e58:	ldr	r3, [pc, #16]	; 11e70 <fputs@plt+0xd28>
   11e5c:	cmp	r3, #0
   11e60:	bxeq	lr
   11e64:	bx	r3
   11e68:	andeq	fp, r8, r0, ror #26
   11e6c:	andeq	fp, r8, r0, ror #26
   11e70:	andeq	r0, r0, r0
   11e74:	ldr	r0, [pc, #36]	; 11ea0 <fputs@plt+0xd58>
   11e78:	ldr	r1, [pc, #36]	; 11ea4 <fputs@plt+0xd5c>
   11e7c:	sub	r1, r1, r0
   11e80:	asr	r1, r1, #2
   11e84:	add	r1, r1, r1, lsr #31
   11e88:	asrs	r1, r1, #1
   11e8c:	bxeq	lr
   11e90:	ldr	r3, [pc, #16]	; 11ea8 <fputs@plt+0xd60>
   11e94:	cmp	r3, #0
   11e98:	bxeq	lr
   11e9c:	bx	r3
   11ea0:	andeq	fp, r8, r0, ror #26
   11ea4:	andeq	fp, r8, r0, ror #26
   11ea8:	andeq	r0, r0, r0
   11eac:	push	{r4, lr}
   11eb0:	ldr	r4, [pc, #24]	; 11ed0 <fputs@plt+0xd88>
   11eb4:	ldrb	r3, [r4]
   11eb8:	cmp	r3, #0
   11ebc:	popne	{r4, pc}
   11ec0:	bl	11e48 <fputs@plt+0xd00>
   11ec4:	mov	r3, #1
   11ec8:	strb	r3, [r4]
   11ecc:	pop	{r4, pc}
   11ed0:	andeq	fp, r8, ip, ror #26
   11ed4:	b	11e74 <fputs@plt+0xd2c>
   11ed8:	bx	lr
   11edc:	push	{r4, lr}
   11ee0:	mov	r5, r0
   11ee4:	ldr	r4, [pc, #240]	; 11fdc <fputs@plt+0xe94>
   11ee8:	ldr	r2, [pc, #240]	; 11fe0 <fputs@plt+0xe98>
   11eec:	ldr	r1, [pc, #240]	; 11fe4 <fputs@plt+0xe9c>
   11ef0:	ldr	r0, [r4]
   11ef4:	bl	11034 <fprintf@plt>
   11ef8:	ldr	r0, [pc, #232]	; 11fe8 <fputs@plt+0xea0>
   11efc:	ldr	r1, [r4]
   11f00:	bl	11148 <fputs@plt>
   11f04:	ldr	r0, [pc, #224]	; 11fec <fputs@plt+0xea4>
   11f08:	ldr	r1, [r4]
   11f0c:	bl	11148 <fputs@plt>
   11f10:	ldr	r2, [pc, #216]	; 11ff0 <fputs@plt+0xea8>
   11f14:	ldr	r1, [pc, #216]	; 11ff4 <fputs@plt+0xeac>
   11f18:	ldr	r0, [r4]
   11f1c:	bl	11034 <fprintf@plt>
   11f20:	ldr	r0, [pc, #208]	; 11ff8 <fputs@plt+0xeb0>
   11f24:	ldr	r1, [r4]
   11f28:	bl	11148 <fputs@plt>
   11f2c:	ldr	r0, [pc, #200]	; 11ffc <fputs@plt+0xeb4>
   11f30:	ldr	r1, [r4]
   11f34:	bl	11148 <fputs@plt>
   11f38:	ldr	r0, [pc, #192]	; 12000 <fputs@plt+0xeb8>
   11f3c:	ldr	r1, [r4]
   11f40:	bl	11148 <fputs@plt>
   11f44:	ldr	r0, [pc, #184]	; 12004 <fputs@plt+0xebc>
   11f48:	ldr	r1, [r4]
   11f4c:	bl	11148 <fputs@plt>
   11f50:	ldr	r0, [pc, #176]	; 12008 <fputs@plt+0xec0>
   11f54:	ldr	r1, [r4]
   11f58:	bl	11148 <fputs@plt>
   11f5c:	ldr	r0, [pc, #168]	; 1200c <fputs@plt+0xec4>
   11f60:	ldr	r1, [r4]
   11f64:	bl	11148 <fputs@plt>
   11f68:	ldr	r0, [pc, #160]	; 12010 <fputs@plt+0xec8>
   11f6c:	ldr	r1, [r4]
   11f70:	bl	11148 <fputs@plt>
   11f74:	ldr	r0, [pc, #152]	; 12014 <fputs@plt+0xecc>
   11f78:	ldr	r1, [r4]
   11f7c:	bl	11148 <fputs@plt>
   11f80:	ldr	r0, [pc, #144]	; 12018 <fputs@plt+0xed0>
   11f84:	ldr	r1, [r4]
   11f88:	bl	11148 <fputs@plt>
   11f8c:	ldr	r0, [pc, #136]	; 1201c <fputs@plt+0xed4>
   11f90:	ldr	r1, [r4]
   11f94:	bl	11148 <fputs@plt>
   11f98:	ldr	r0, [pc, #128]	; 12020 <fputs@plt+0xed8>
   11f9c:	ldr	r1, [r4]
   11fa0:	bl	11148 <fputs@plt>
   11fa4:	ldr	r0, [pc, #120]	; 12024 <fputs@plt+0xedc>
   11fa8:	ldr	r1, [r4]
   11fac:	bl	11148 <fputs@plt>
   11fb0:	ldr	r0, [pc, #112]	; 12028 <fputs@plt+0xee0>
   11fb4:	ldr	r1, [r4]
   11fb8:	bl	11148 <fputs@plt>
   11fbc:	ldr	r0, [pc, #104]	; 1202c <fputs@plt+0xee4>
   11fc0:	ldr	r1, [r4]
   11fc4:	bl	11148 <fputs@plt>
   11fc8:	ldr	r0, [pc, #96]	; 12030 <fputs@plt+0xee8>
   11fcc:	ldr	r1, [r4]
   11fd0:	bl	11148 <fputs@plt>
   11fd4:	mov	r0, r5
   11fd8:	bl	11130 <exit@plt>
   11fdc:	andeq	fp, r8, r8, ror #26
   11fe0:	andeq	pc, r6, r8, lsl #29
   11fe4:	andeq	pc, r6, lr, lsl #29
   11fe8:			; <UNDEFINED> instruction: 0x0006febb
   11fec:	strdeq	pc, [r6], -r1
   11ff0:			; <UNDEFINED> instruction: 0x0008cfb8
   11ff4:	ldrdeq	pc, [r6], -sp
   11ff8:	andeq	r0, r7, r0, lsl r0
   11ffc:	andeq	r0, r7, r0, asr #32
   12000:	andeq	r0, r7, r9, ror r0
   12004:	strheq	r0, [r7], -r4
   12008:	andeq	r0, r7, r9, lsl #2
   1200c:	andeq	r0, r7, pc, asr #2
   12010:	muleq	r7, r4, r1
   12014:	ldrdeq	r0, [r7], -lr
   12018:	andeq	r0, r7, ip, lsl r2
   1201c:	andeq	r0, r7, r7, ror r2
   12020:	andeq	r0, r7, r6, lsr #5
   12024:	strdeq	r0, [r7], -r4
   12028:	andeq	r0, r7, r8, lsr #6
   1202c:	andeq	r0, r7, pc, ror #6
   12030:	andeq	r0, r7, r7, asr #7
   12034:	ldr	r3, [pc, #276]	; 12150 <fputs@plt+0x1008>
   12038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1203c:	sub	sp, sp, #68	; 0x44
   12040:	ldrb	r2, [r3, #3]
   12044:	cmp	r2, #0
   12048:	bne	12058 <fputs@plt+0xf10>
   1204c:	ldrb	r3, [r3, #6]
   12050:	cmp	r3, #0
   12054:	beq	12068 <fputs@plt+0xf20>
   12058:	ldr	r3, [pc, #244]	; 12154 <fputs@plt+0x100c>
   1205c:	ldr	r0, [pc, #244]	; 12158 <fputs@plt+0x1010>
   12060:	ldr	r1, [r3]
   12064:	bl	11148 <fputs@plt>
   12068:	ldr	r4, [pc, #236]	; 1215c <fputs@plt+0x1014>
   1206c:	add	ip, sp, #36	; 0x24
   12070:	mov	r5, #0
   12074:	ldm	r4!, {r0, r1, r2, r3}
   12078:	stmia	ip!, {r0, r1, r2, r3}
   1207c:	ldm	r4, {r0, r1, r2}
   12080:	add	r4, r4, #12
   12084:	stm	ip, {r0, r1, r2}
   12088:	add	r0, sp, #20
   1208c:	ldr	r6, [r4, r5, lsl #2]
   12090:	ldr	r1, [pc, #200]	; 12160 <fputs@plt+0x1018>
   12094:	mov	r2, r6
   12098:	bl	125a4 <fputs@plt+0x145c>
   1209c:	add	r0, sp, #20
   120a0:	bl	12710 <fputs@plt+0x15c8>
   120a4:	ldr	r0, [sp, #24]
   120a8:	cmp	r0, #0
   120ac:	beq	12130 <fputs@plt+0xfe8>
   120b0:	ldr	r9, [pc, #172]	; 12164 <fputs@plt+0x101c>
   120b4:	add	r8, sp, #36	; 0x24
   120b8:	ldr	sl, [pc, #168]	; 12168 <fputs@plt+0x1020>
   120bc:	ldr	fp, [pc, #168]	; 1216c <fputs@plt+0x1024>
   120c0:	ldr	r6, [r8], #4
   120c4:	cmp	r6, #0
   120c8:	beq	1213c <fputs@plt+0xff4>
   120cc:	mov	r1, r9
   120d0:	mov	r0, r6
   120d4:	bl	11124 <strcmp@plt>
   120d8:	cmp	r0, #0
   120dc:	add	r7, sp, #12
   120e0:	bne	12100 <fputs@plt+0xfb8>
   120e4:	mov	r1, fp
   120e8:	mov	r0, r6
   120ec:	bl	11124 <strcmp@plt>
   120f0:	cmp	r0, #0
   120f4:	moveq	r2, #8
   120f8:	ldreq	r1, [pc, #112]	; 12170 <fputs@plt+0x1028>
   120fc:	beq	12108 <fputs@plt+0xfc0>
   12100:	mov	r2, #8
   12104:	mov	r1, sl
   12108:	mov	r0, r7
   1210c:	bl	10f44 <rb_strlcpy@plt>
   12110:	ldr	r2, [pc, #92]	; 12174 <fputs@plt+0x102c>
   12114:	mov	r3, r6
   12118:	mov	r0, #0
   1211c:	str	r7, [sp]
   12120:	ldr	r1, [pc, #80]	; 12178 <fputs@plt+0x1030>
   12124:	ldr	r2, [r2, r5, lsl #2]
   12128:	bl	124c0 <fputs@plt+0x1378>
   1212c:	b	120c0 <fputs@plt+0xf78>
   12130:	mov	r2, r6
   12134:	ldr	r1, [pc, #64]	; 1217c <fputs@plt+0x1034>
   12138:	bl	124c0 <fputs@plt+0x1378>
   1213c:	add	r5, r5, #2
   12140:	cmp	r5, #8
   12144:	bne	12088 <fputs@plt+0xf40>
   12148:	add	sp, sp, #68	; 0x44
   1214c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12150:	andeq	fp, r8, r0, lsr #2
   12154:	andeq	fp, r8, r4, ror #26
   12158:	strdeq	r0, [r7], -lr
   1215c:	andeq	pc, r6, r4, lsr #28
   12160:	andeq	r0, r7, r5, lsl r4
   12164:			; <UNDEFINED> instruction: 0x000708bc
   12168:	andeq	sl, r7, r0, lsr r1
   1216c:	andeq	r0, r7, sp, asr #13
   12170:			; <UNDEFINED> instruction: 0x000704b2
   12174:	andeq	pc, r6, r0, asr #28
   12178:			; <UNDEFINED> instruction: 0x000704ba
   1217c:	andeq	r0, r7, r5, asr r4
   12180:	push	{r4, r5, r6, r7, r8, lr}
   12184:	cmp	r0, #0
   12188:	ldr	r6, [pc, #132]	; 12214 <fputs@plt+0x10cc>
   1218c:	strne	r0, [r6]
   12190:	ldr	r5, [r6]
   12194:	cmp	r5, #0
   12198:	beq	121e0 <fputs@plt+0x1098>
   1219c:	ldrb	r3, [r5]
   121a0:	cmp	r3, #34	; 0x22
   121a4:	bne	121e0 <fputs@plt+0x1098>
   121a8:	add	r7, r5, #1
   121ac:	mov	r1, #44	; 0x2c
   121b0:	mov	r0, r5
   121b4:	bl	10ef0 <strchr@plt>
   121b8:	cmp	r0, #0
   121bc:	mov	r4, r0
   121c0:	bne	121e8 <fputs@plt+0x10a0>
   121c4:	mov	r0, r5
   121c8:	bl	10f98 <strlen@plt>
   121cc:	ldrb	r3, [r5, r0]
   121d0:	str	r4, [r6]
   121d4:	cmp	r3, #34	; 0x22
   121d8:	strbeq	r4, [r5, r0]
   121dc:	beq	12204 <fputs@plt+0x10bc>
   121e0:	mov	r7, #0
   121e4:	b	12204 <fputs@plt+0x10bc>
   121e8:	ldrb	r3, [r4, #-1]
   121ec:	add	r0, r0, #1
   121f0:	cmp	r3, #34	; 0x22
   121f4:	bne	1220c <fputs@plt+0x10c4>
   121f8:	mov	r3, #0
   121fc:	str	r0, [r6]
   12200:	strb	r3, [r4, #-1]
   12204:	mov	r0, r7
   12208:	pop	{r4, r5, r6, r7, r8, pc}
   1220c:	mov	r1, #44	; 0x2c
   12210:	b	121b4 <fputs@plt+0x106c>
   12214:	andeq	fp, r8, r0, ror sp
   12218:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1221c:	mov	r2, #10
   12220:	mov	r1, #0
   12224:	bl	10fc8 <strtol@plt>
   12228:	str	r0, [sp, #20]
   1222c:	add	r0, sp, #20
   12230:	bl	110dc <gmtime@plt>
   12234:	cmp	r0, #0
   12238:	beq	12280 <fputs@plt+0x1138>
   1223c:	ldr	r2, [r0, #4]
   12240:	mov	r1, #32
   12244:	ldr	r3, [r0, #20]
   12248:	str	r2, [sp, #12]
   1224c:	ldr	r2, [r0, #8]
   12250:	add	r3, r3, #1888	; 0x760
   12254:	add	r3, r3, #12
   12258:	str	r2, [sp, #8]
   1225c:	ldr	r2, [r0, #12]
   12260:	str	r2, [sp, #4]
   12264:	ldr	r2, [r0, #16]
   12268:	ldr	r0, [pc, #24]	; 12288 <fputs@plt+0x1140>
   1226c:	add	r2, r2, #1
   12270:	str	r2, [sp]
   12274:	ldr	r2, [pc, #16]	; 1228c <fputs@plt+0x1144>
   12278:	bl	110c4 <snprintf@plt>
   1227c:	ldr	r0, [pc, #4]	; 12288 <fputs@plt+0x1140>
   12280:	add	sp, sp, #28
   12284:	pop	{pc}		; (ldr pc, [sp], #4)
   12288:	andeq	fp, r8, r4, ror sp
   1228c:	ldrdeq	r0, [r7], -sl
   12290:	cmp	r0, #0
   12294:	bxeq	lr
   12298:	sub	r0, r0, #1
   1229c:	mov	ip, #92	; 0x5c
   122a0:	ldr	r3, [pc, #48]	; 122d8 <fputs@plt+0x1190>
   122a4:	ldrb	r2, [r0, #1]!
   122a8:	cmp	r2, #0
   122ac:	bne	122bc <fputs@plt+0x1174>
   122b0:	ldr	r0, [pc, #32]	; 122d8 <fputs@plt+0x1190>
   122b4:	strb	r2, [r3]
   122b8:	bx	lr
   122bc:	cmp	r2, #34	; 0x22
   122c0:	moveq	r1, r3
   122c4:	strbne	r2, [r3], #1
   122c8:	strbeq	ip, [r1], #2
   122cc:	strbeq	r2, [r3, #1]
   122d0:	moveq	r3, r1
   122d4:	b	122a4 <fputs@plt+0x115c>
   122d8:	muleq	r8, r4, sp
   122dc:	ldr	r3, [pc, #64]	; 12324 <fputs@plt+0x11dc>
   122e0:	sub	r0, r0, #1
   122e4:	mov	r1, #39	; 0x27
   122e8:	mov	ip, #32
   122ec:	ldrb	r2, [r0, #1]!
   122f0:	cmp	r2, #0
   122f4:	bne	12304 <fputs@plt+0x11bc>
   122f8:	ldr	r0, [pc, #36]	; 12324 <fputs@plt+0x11dc>
   122fc:	strb	r2, [r3]
   12300:	bx	lr
   12304:	cmp	r2, #34	; 0x22
   12308:	strbeq	r1, [r3]
   1230c:	beq	1231c <fputs@plt+0x11d4>
   12310:	cmp	r2, #58	; 0x3a
   12314:	strbeq	ip, [r3]
   12318:	strbne	r2, [r3]
   1231c:	add	r3, r3, #1
   12320:	b	122ec <fputs@plt+0x11a4>
   12324:	muleq	r8, r4, r1
   12328:	mov	r3, r0
   1232c:	push	{r4, lr}
   12330:	mov	r0, r1
   12334:	mov	r1, r2
   12338:	blx	r3
   1233c:	mov	r0, #0
   12340:	pop	{r4, pc}
   12344:	push	{r0, r1, r2, r3}
   12348:	push	{r4, lr}
   1234c:	sub	sp, sp, #264	; 0x108
   12350:	ldr	r4, [pc, #68]	; 1239c <fputs@plt+0x1254>
   12354:	ldr	r3, [r4]
   12358:	cmp	r3, #0
   1235c:	beq	12394 <fputs@plt+0x124c>
   12360:	add	r3, sp, #276	; 0x114
   12364:	mov	r1, #256	; 0x100
   12368:	ldr	r2, [sp, #272]	; 0x110
   1236c:	add	r0, sp, #8
   12370:	str	r3, [sp, #4]
   12374:	bl	10ec0 <vsnprintf@plt>
   12378:	ldr	r3, [r4]
   1237c:	add	r0, sp, #8
   12380:	blx	r3
   12384:	add	sp, sp, #264	; 0x108
   12388:	pop	{r4, lr}
   1238c:	add	sp, sp, #16
   12390:	bx	lr
   12394:	mov	r0, #1
   12398:	bl	11130 <exit@plt>
   1239c:	andeq	pc, r8, r4, asr fp	; <UNPREDICTABLE>
   123a0:	ldr	r3, [pc, #152]	; 12440 <fputs@plt+0x12f8>
   123a4:	push	{r4, lr}
   123a8:	sub	sp, sp, #4224	; 0x1080
   123ac:	ldr	r4, [pc, #144]	; 12444 <fputs@plt+0x12fc>
   123b0:	str	r0, [r3]
   123b4:	ldr	r0, [pc, #140]	; 12448 <fputs@plt+0x1300>
   123b8:	bl	10ee4 <getenv@plt>
   123bc:	subs	r1, r0, #0
   123c0:	mov	r2, #4096	; 0x1000
   123c4:	ldreq	r1, [pc, #128]	; 1244c <fputs@plt+0x1304>
   123c8:	add	r0, sp, #128	; 0x80
   123cc:	bl	10f44 <rb_strlcpy@plt>
   123d0:	mov	r1, r4
   123d4:	add	r0, sp, #128	; 0x80
   123d8:	bl	6f5ac <fputs@plt+0x5e464>
   123dc:	cmp	r0, #0
   123e0:	beq	12414 <fputs@plt+0x12cc>
   123e4:	ldr	r0, [r4]
   123e8:	bl	47a70 <fputs@plt+0x36928>
   123ec:	ldr	r2, [pc, #92]	; 12450 <fputs@plt+0x1308>
   123f0:	mov	r3, r0
   123f4:	mov	r1, #128	; 0x80
   123f8:	mov	r0, sp
   123fc:	bl	110c4 <snprintf@plt>
   12400:	mov	r0, sp
   12404:	bl	12344 <fputs@plt+0x11fc>
   12408:	mvn	r0, #0
   1240c:	add	sp, sp, #4224	; 0x1080
   12410:	pop	{r4, pc}
   12414:	mov	r1, #2
   12418:	add	r0, sp, #128	; 0x80
   1241c:	bl	10f74 <access@plt>
   12420:	cmp	r0, #0
   12424:	beq	1240c <fputs@plt+0x12c4>
   12428:	bl	1113c <__errno_location@plt>
   1242c:	ldr	r0, [r0]
   12430:	bl	10e48 <strerror@plt>
   12434:	mov	r3, r0
   12438:	ldr	r2, [pc, #20]	; 12454 <fputs@plt+0x130c>
   1243c:	b	123f4 <fputs@plt+0x12ac>
   12440:	andeq	pc, r8, r4, asr fp	; <UNPREDICTABLE>
   12444:	andeq	pc, r8, r0, asr fp	; <UNPREDICTABLE>
   12448:	andeq	r0, r7, r1, lsl #21
   1244c:	andeq	r0, r7, lr, lsl #21
   12450:	andeq	r0, r7, r7, lsr #21
   12454:	andeq	r0, r7, sl, asr #21
   12458:	ldr	r3, [pc, #12]	; 1246c <fputs@plt+0x1324>
   1245c:	ldr	r0, [r3]
   12460:	cmp	r0, #0
   12464:	bxeq	lr
   12468:	b	47640 <fputs@plt+0x364f8>
   1246c:	andeq	pc, r8, r0, asr fp	; <UNPREDICTABLE>
   12470:	push	{r4, lr}
   12474:	mov	r4, r0
   12478:	bl	10f98 <strlen@plt>
   1247c:	cmp	r0, #1024	; 0x400
   12480:	subcc	r0, r4, #1
   12484:	ldrcc	r3, [pc, #48]	; 124bc <fputs@plt+0x1374>
   12488:	bcc	124a4 <fputs@plt+0x135c>
   1248c:	mov	r0, #0
   12490:	pop	{r4, pc}
   12494:	cmp	r2, #39	; 0x27
   12498:	strbeq	r2, [r3], #1
   1249c:	ldrb	r2, [r0]
   124a0:	strb	r2, [r3], #1
   124a4:	ldrb	r2, [r0, #1]!
   124a8:	cmp	r2, #0
   124ac:	bne	12494 <fputs@plt+0x134c>
   124b0:	ldr	r0, [pc, #4]	; 124bc <fputs@plt+0x1374>
   124b4:	strb	r2, [r3]
   124b8:	pop	{r4, pc}
   124bc:			; <UNDEFINED> instruction: 0x0008dfb8
   124c0:	push	{r1, r2, r3}
   124c4:	mov	r1, #2048	; 0x800
   124c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   124cc:	sub	sp, sp, #20
   124d0:	mov	r6, r0
   124d4:	add	r3, sp, #56	; 0x38
   124d8:	ldr	r0, [pc, #172]	; 1258c <fputs@plt+0x1444>
   124dc:	str	r3, [sp, #8]
   124e0:	ldr	r2, [sp, #52]	; 0x34
   124e4:	bl	12780 <fputs@plt+0x1638>
   124e8:	cmp	r0, #2048	; 0x800
   124ec:	bcc	124f8 <fputs@plt+0x13b0>
   124f0:	ldr	r0, [pc, #152]	; 12590 <fputs@plt+0x1448>
   124f4:	bl	12344 <fputs@plt+0x11fc>
   124f8:	ldr	r5, [pc, #148]	; 12594 <fputs@plt+0x144c>
   124fc:	cmp	r6, #0
   12500:	add	r7, sp, #12
   12504:	moveq	r5, #0
   12508:	mov	r3, r6
   1250c:	ldr	r8, [pc, #132]	; 12598 <fputs@plt+0x1450>
   12510:	str	r7, [sp]
   12514:	ldr	r1, [pc, #112]	; 1258c <fputs@plt+0x1444>
   12518:	mov	r2, r5
   1251c:	ldr	r0, [r8]
   12520:	bl	5cb2c <fputs@plt+0x4b9e4>
   12524:	subs	r4, r0, #0
   12528:	beq	1257c <fputs@plt+0x1434>
   1252c:	cmp	r4, #5
   12530:	bne	12570 <fputs@plt+0x1428>
   12534:	ldr	r9, [pc, #96]	; 1259c <fputs@plt+0x1454>
   12538:	ldr	sl, [pc, #76]	; 1258c <fputs@plt+0x1444>
   1253c:	mov	r1, r9
   12540:	mov	r0, #0
   12544:	bl	10e3c <rb_sleep@plt>
   12548:	mov	r3, r6
   1254c:	mov	r2, r5
   12550:	str	r7, [sp]
   12554:	mov	r1, sl
   12558:	ldr	r0, [r8]
   1255c:	bl	5cb2c <fputs@plt+0x4b9e4>
   12560:	cmp	r0, #0
   12564:	beq	1257c <fputs@plt+0x1434>
   12568:	subs	r4, r4, #1
   1256c:	bne	1253c <fputs@plt+0x13f4>
   12570:	ldr	r0, [pc, #40]	; 125a0 <fputs@plt+0x1458>
   12574:	ldr	r1, [sp, #12]
   12578:	bl	12344 <fputs@plt+0x11fc>
   1257c:	add	sp, sp, #20
   12580:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12584:	add	sp, sp, #12
   12588:	bx	lr
   1258c:			; <UNDEFINED> instruction: 0x0008e7b8
   12590:	strdeq	r0, [r7], -r7
   12594:	andeq	r2, r1, r8, lsr #6
   12598:	andeq	pc, r8, r0, asr fp	; <UNPREDICTABLE>
   1259c:	andeq	sl, r7, r0, lsr #2
   125a0:	andeq	r0, r7, r6, lsr #22
   125a4:	push	{r1, r2, r3}
   125a8:	mov	r1, #2048	; 0x800
   125ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125b0:	sub	sp, sp, #24
   125b4:	mov	r4, r0
   125b8:	add	r3, sp, #64	; 0x40
   125bc:	ldr	r0, [pc, #312]	; 126fc <fputs@plt+0x15b4>
   125c0:	str	r3, [sp, #12]
   125c4:	ldr	r2, [sp, #60]	; 0x3c
   125c8:	bl	12780 <fputs@plt+0x1638>
   125cc:	cmp	r0, #2048	; 0x800
   125d0:	bcc	125dc <fputs@plt+0x1494>
   125d4:	ldr	r0, [pc, #292]	; 12700 <fputs@plt+0x15b8>
   125d8:	bl	12344 <fputs@plt+0x11fc>
   125dc:	ldr	r6, [pc, #280]	; 126fc <fputs@plt+0x15b4>
   125e0:	add	r9, r4, #8
   125e4:	add	sl, sp, #16
   125e8:	add	r8, r4, #4
   125ec:	add	r2, sp, #20
   125f0:	ldr	r7, [pc, #268]	; 12704 <fputs@plt+0x15bc>
   125f4:	mov	r3, r8
   125f8:	stm	sp, {r9, sl}
   125fc:	mov	r1, r6
   12600:	ldr	r0, [r7]
   12604:	bl	6ea10 <fputs@plt+0x5d8c8>
   12608:	subs	r5, r0, #0
   1260c:	beq	1265c <fputs@plt+0x1514>
   12610:	cmp	r5, #5
   12614:	bne	12650 <fputs@plt+0x1508>
   12618:	ldr	fp, [pc, #232]	; 12708 <fputs@plt+0x15c0>
   1261c:	mov	r1, fp
   12620:	mov	r0, #0
   12624:	bl	10e3c <rb_sleep@plt>
   12628:	mov	r3, r8
   1262c:	add	r2, sp, #20
   12630:	stm	sp, {r9, sl}
   12634:	mov	r1, r6
   12638:	ldr	r0, [r7]
   1263c:	bl	6ea10 <fputs@plt+0x5d8c8>
   12640:	cmp	r0, #0
   12644:	beq	1265c <fputs@plt+0x1514>
   12648:	subs	r5, r5, #1
   1264c:	bne	1261c <fputs@plt+0x14d4>
   12650:	ldr	r0, [pc, #180]	; 1270c <fputs@plt+0x15c4>
   12654:	ldr	r1, [sp, #16]
   12658:	bl	12344 <fputs@plt+0x11fc>
   1265c:	ldr	r5, [r4, #4]
   12660:	ldr	r8, [sp, #20]
   12664:	cmp	r5, #0
   12668:	streq	r5, [r4]
   1266c:	str	r8, [r4, #12]
   12670:	beq	126ac <fputs@plt+0x1564>
   12674:	lsl	r1, r5, #2
   12678:	mov	r0, #1
   1267c:	ldr	r6, [r4, #8]
   12680:	bl	10f08 <calloc@plt>
   12684:	subs	r9, r0, #0
   12688:	bne	12690 <fputs@plt+0x1548>
   1268c:	bl	11010 <rb_outofmemory@plt>
   12690:	lsl	sl, r6, #2
   12694:	mov	r7, r6
   12698:	str	r9, [r4]
   1269c:	bic	fp, r6, r6, asr #31
   126a0:	mov	r4, #0
   126a4:	cmp	r5, r4
   126a8:	bgt	126bc <fputs@plt+0x1574>
   126ac:	add	sp, sp, #24
   126b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126b4:	add	sp, sp, #12
   126b8:	bx	lr
   126bc:	mov	r1, sl
   126c0:	mov	r0, #1
   126c4:	bl	10f08 <calloc@plt>
   126c8:	cmp	r0, #0
   126cc:	beq	1268c <fputs@plt+0x1544>
   126d0:	add	r2, r8, r7, lsl #2
   126d4:	mov	r3, #0
   126d8:	str	r0, [r9, r4, lsl #2]
   126dc:	cmp	r3, r6
   126e0:	addge	r7, r7, fp
   126e4:	addge	r4, r4, #1
   126e8:	bge	126a4 <fputs@plt+0x155c>
   126ec:	ldr	r1, [r2], #4
   126f0:	str	r1, [r0, r3, lsl #2]
   126f4:	add	r3, r3, #1
   126f8:	b	126dc <fputs@plt+0x1594>
   126fc:			; <UNDEFINED> instruction: 0x0008efb8
   12700:	strdeq	r0, [r7], -r7
   12704:	andeq	pc, r8, r0, asr fp	; <UNPREDICTABLE>
   12708:	andeq	sl, r7, r0, lsr #2
   1270c:	andeq	r0, r7, r6, lsr #22
   12710:	push	{r4, r5, r6, lr}
   12714:	mov	r5, r0
   12718:	mov	r4, #0
   1271c:	ldm	r5, {r0, r3}
   12720:	cmp	r3, r4
   12724:	bgt	12740 <fputs@plt+0x15f8>
   12728:	cmp	r0, #0
   1272c:	beq	12734 <fputs@plt+0x15ec>
   12730:	bl	10f50 <free@plt>
   12734:	ldr	r0, [r5, #12]
   12738:	pop	{r4, r5, r6, lr}
   1273c:	b	249b8 <fputs@plt+0x13870>
   12740:	ldr	r0, [r0, r4, lsl #2]
   12744:	cmp	r0, #0
   12748:	beq	12750 <fputs@plt+0x1608>
   1274c:	bl	10f50 <free@plt>
   12750:	add	r4, r4, #1
   12754:	b	1271c <fputs@plt+0x15d4>
   12758:	subs	r3, r0, #0
   1275c:	ldreq	r1, [pc, #20]	; 12778 <fputs@plt+0x1630>
   12760:	beq	12774 <fputs@plt+0x162c>
   12764:	cmp	r3, #1
   12768:	bxne	lr
   1276c:	mov	r0, #0
   12770:	ldr	r1, [pc, #4]	; 1277c <fputs@plt+0x1634>
   12774:	b	124c0 <fputs@plt+0x1378>
   12778:	andeq	r0, r7, ip, asr #22
   1277c:	andeq	r0, r7, lr, asr fp
   12780:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12784:	mov	r4, r0
   12788:	sub	r7, r1, #1
   1278c:	mov	r5, #0
   12790:	ldr	r8, [pc, #976]	; 12b68 <fputs@plt+0x1a20>
   12794:	cmp	r5, r7
   12798:	ldrb	r1, [r2]
   1279c:	movge	r0, #0
   127a0:	movlt	r0, #1
   127a4:	cmp	r1, #0
   127a8:	moveq	r0, #0
   127ac:	cmp	r0, #0
   127b0:	bne	127c4 <fputs@plt+0x167c>
   127b4:	strb	r0, [r4]
   127b8:	mov	r0, r5
   127bc:	add	sp, sp, #4
   127c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127c4:	cmp	r1, #37	; 0x25
   127c8:	addne	r9, r2, #1
   127cc:	bne	12b58 <fputs@plt+0x1a10>
   127d0:	ldrb	r1, [r2, #1]
   127d4:	add	r9, r2, #2
   127d8:	cmp	r1, #115	; 0x73
   127dc:	bne	12820 <fputs@plt+0x16d8>
   127e0:	mov	r6, r3
   127e4:	mov	r3, r4
   127e8:	ldr	r2, [r6], #4
   127ec:	sub	r2, r2, #1
   127f0:	ldrb	r1, [r2, #1]!
   127f4:	mov	r4, r3
   127f8:	cmp	r1, #0
   127fc:	strb	r1, [r3], #1
   12800:	beq	12814 <fputs@plt+0x16cc>
   12804:	add	r5, r5, #1
   12808:	mov	r4, r3
   1280c:	cmp	r7, r5
   12810:	bgt	127f0 <fputs@plt+0x16a8>
   12814:	mov	r3, r6
   12818:	mov	r2, r9
   1281c:	b	12794 <fputs@plt+0x164c>
   12820:	cmp	r1, #100	; 0x64
   12824:	bne	128e8 <fputs@plt+0x17a0>
   12828:	mov	r6, r3
   1282c:	ldr	r2, [r6], #4
   12830:	cmp	r2, #0
   12834:	bne	12848 <fputs@plt+0x1700>
   12838:	mov	r3, #48	; 0x30
   1283c:	add	r5, r5, #1
   12840:	strb	r3, [r4], #1
   12844:	b	12814 <fputs@plt+0x16cc>
   12848:	bge	12864 <fputs@plt+0x171c>
   1284c:	mov	r3, #45	; 0x2d
   12850:	add	r5, r5, #1
   12854:	cmp	r7, r5
   12858:	strb	r3, [r4], #1
   1285c:	ble	12814 <fputs@plt+0x16cc>
   12860:	rsb	r2, r2, #0
   12864:	ldr	fp, [pc, #768]	; 12b6c <fputs@plt+0x1a24>
   12868:	mov	ip, r8
   1286c:	mov	sl, #1000	; 0x3e8
   12870:	udiv	r1, r2, sl
   12874:	ldr	r3, [pc, #756]	; 12b70 <fputs@plt+0x1a28>
   12878:	mla	r2, fp, r1, r2
   1287c:	ldr	r2, [r3, r2, lsl #2]
   12880:	mov	r3, ip
   12884:	sub	r2, r2, #1
   12888:	ldrb	lr, [r2, #1]!
   1288c:	mov	r0, r3
   12890:	mov	ip, r3
   12894:	cmp	lr, #0
   12898:	strb	lr, [r0], #1
   1289c:	bne	128d8 <fputs@plt+0x1790>
   128a0:	subs	r2, r1, #0
   128a4:	bne	12870 <fputs@plt+0x1728>
   128a8:	ldrb	r2, [r3, #-1]
   128ac:	sub	r1, r3, #1
   128b0:	cmp	r2, #48	; 0x30
   128b4:	beq	128e0 <fputs@plt+0x1798>
   128b8:	cmp	r8, r3
   128bc:	beq	12814 <fputs@plt+0x16cc>
   128c0:	ldrb	r2, [r3, #-1]!
   128c4:	add	r5, r5, #1
   128c8:	cmp	r7, r5
   128cc:	strb	r2, [r4], #1
   128d0:	bgt	128b8 <fputs@plt+0x1770>
   128d4:	b	12814 <fputs@plt+0x16cc>
   128d8:	mov	r3, r0
   128dc:	b	12888 <fputs@plt+0x1740>
   128e0:	mov	r3, r1
   128e4:	b	128a8 <fputs@plt+0x1760>
   128e8:	cmp	r1, #99	; 0x63
   128ec:	moveq	r6, r3
   128f0:	ldreq	r3, [r6], #4
   128f4:	beq	1283c <fputs@plt+0x16f4>
   128f8:	cmp	r1, #117	; 0x75
   128fc:	bne	12998 <fputs@plt+0x1850>
   12900:	mov	r6, r3
   12904:	ldr	r2, [r6], #4
   12908:	cmp	r2, #0
   1290c:	beq	12838 <fputs@plt+0x16f0>
   12910:	mov	r0, r8
   12914:	mov	lr, #1000	; 0x3e8
   12918:	udiv	ip, r2, lr
   1291c:	ldr	r1, [pc, #588]	; 12b70 <fputs@plt+0x1a28>
   12920:	mls	r3, lr, ip, r2
   12924:	ldr	r1, [r1, r3, lsl #2]
   12928:	mov	r3, r0
   1292c:	sub	r1, r1, #1
   12930:	ldrb	sl, [r1, #1]!
   12934:	mov	r0, r3
   12938:	add	fp, r3, #1
   1293c:	cmp	sl, #0
   12940:	strb	sl, [r3]
   12944:	bne	12988 <fputs@plt+0x1840>
   12948:	cmp	r2, #1000	; 0x3e8
   1294c:	bcs	12980 <fputs@plt+0x1838>
   12950:	ldrb	r2, [r3, #-1]
   12954:	sub	r1, r3, #1
   12958:	cmp	r2, #48	; 0x30
   1295c:	beq	12990 <fputs@plt+0x1848>
   12960:	cmp	r8, r3
   12964:	beq	12814 <fputs@plt+0x16cc>
   12968:	ldrb	r2, [r3, #-1]!
   1296c:	add	r5, r5, #1
   12970:	cmp	r7, r5
   12974:	strb	r2, [r4], #1
   12978:	bgt	12960 <fputs@plt+0x1818>
   1297c:	b	12814 <fputs@plt+0x16cc>
   12980:	mov	r2, ip
   12984:	b	12918 <fputs@plt+0x17d0>
   12988:	mov	r3, fp
   1298c:	b	12930 <fputs@plt+0x17e8>
   12990:	mov	r3, r1
   12994:	b	12950 <fputs@plt+0x1808>
   12998:	cmp	r1, #81	; 0x51
   1299c:	bne	129e4 <fputs@plt+0x189c>
   129a0:	mov	r6, r3
   129a4:	ldr	r0, [r6], #4
   129a8:	cmp	r0, #0
   129ac:	beq	12814 <fputs@plt+0x16cc>
   129b0:	bl	12470 <fputs@plt+0x1328>
   129b4:	sub	r0, r0, #1
   129b8:	mov	r3, r4
   129bc:	ldrb	r2, [r0, #1]!
   129c0:	mov	r4, r3
   129c4:	cmp	r2, #0
   129c8:	strb	r2, [r3], #1
   129cc:	beq	12814 <fputs@plt+0x16cc>
   129d0:	add	r5, r5, #1
   129d4:	mov	r4, r3
   129d8:	cmp	r7, r5
   129dc:	bgt	129bc <fputs@plt+0x1874>
   129e0:	b	12814 <fputs@plt+0x16cc>
   129e4:	cmp	r1, #108	; 0x6c
   129e8:	bne	12b48 <fputs@plt+0x1a00>
   129ec:	ldrb	r1, [r2, #2]
   129f0:	add	r6, r3, #4
   129f4:	add	r9, r2, #3
   129f8:	cmp	r1, #117	; 0x75
   129fc:	bne	12a94 <fputs@plt+0x194c>
   12a00:	ldr	r1, [r3]
   12a04:	cmp	r1, #0
   12a08:	beq	12838 <fputs@plt+0x16f0>
   12a0c:	mov	r0, r8
   12a10:	mov	lr, #1000	; 0x3e8
   12a14:	udiv	ip, r1, lr
   12a18:	ldr	r2, [pc, #336]	; 12b70 <fputs@plt+0x1a28>
   12a1c:	mls	r3, lr, ip, r1
   12a20:	ldr	r2, [r2, r3, lsl #2]
   12a24:	mov	r3, r0
   12a28:	sub	r2, r2, #1
   12a2c:	ldrb	sl, [r2, #1]!
   12a30:	mov	r0, r3
   12a34:	add	fp, r3, #1
   12a38:	cmp	sl, #0
   12a3c:	strb	sl, [r3]
   12a40:	bne	12a84 <fputs@plt+0x193c>
   12a44:	cmp	r1, #1000	; 0x3e8
   12a48:	bcs	12a7c <fputs@plt+0x1934>
   12a4c:	ldrb	r2, [r3, #-1]
   12a50:	sub	r1, r3, #1
   12a54:	cmp	r2, #48	; 0x30
   12a58:	beq	12a8c <fputs@plt+0x1944>
   12a5c:	cmp	r3, r8
   12a60:	beq	12814 <fputs@plt+0x16cc>
   12a64:	ldrb	r2, [r3, #-1]!
   12a68:	add	r5, r5, #1
   12a6c:	cmp	r7, r5
   12a70:	strb	r2, [r4], #1
   12a74:	bgt	12a5c <fputs@plt+0x1914>
   12a78:	b	12814 <fputs@plt+0x16cc>
   12a7c:	mov	r1, ip
   12a80:	b	12a14 <fputs@plt+0x18cc>
   12a84:	mov	r3, fp
   12a88:	b	12a2c <fputs@plt+0x18e4>
   12a8c:	mov	r3, r1
   12a90:	b	12a4c <fputs@plt+0x1904>
   12a94:	cmp	r1, #100	; 0x64
   12a98:	bne	12b50 <fputs@plt+0x1a08>
   12a9c:	ldr	r0, [r3]
   12aa0:	cmp	r0, #0
   12aa4:	beq	12838 <fputs@plt+0x16f0>
   12aa8:	bge	12ac4 <fputs@plt+0x197c>
   12aac:	mov	r3, #45	; 0x2d
   12ab0:	add	r5, r5, #1
   12ab4:	cmp	r7, r5
   12ab8:	strb	r3, [r4], #1
   12abc:	ble	12814 <fputs@plt+0x16cc>
   12ac0:	rsb	r0, r0, #0
   12ac4:	ldr	fp, [pc, #160]	; 12b6c <fputs@plt+0x1a24>
   12ac8:	mov	ip, r8
   12acc:	mov	sl, #1000	; 0x3e8
   12ad0:	udiv	r1, r0, sl
   12ad4:	ldr	r3, [pc, #148]	; 12b70 <fputs@plt+0x1a28>
   12ad8:	mla	r0, fp, r1, r0
   12adc:	ldr	r2, [r3, r0, lsl #2]
   12ae0:	mov	r3, ip
   12ae4:	sub	r2, r2, #1
   12ae8:	ldrb	lr, [r2, #1]!
   12aec:	mov	r0, r3
   12af0:	mov	ip, r3
   12af4:	cmp	lr, #0
   12af8:	strb	lr, [r0], #1
   12afc:	bne	12b38 <fputs@plt+0x19f0>
   12b00:	subs	r0, r1, #0
   12b04:	bne	12ad0 <fputs@plt+0x1988>
   12b08:	ldrb	r2, [r3, #-1]
   12b0c:	sub	r1, r3, #1
   12b10:	cmp	r2, #48	; 0x30
   12b14:	beq	12b40 <fputs@plt+0x19f8>
   12b18:	cmp	r3, r8
   12b1c:	beq	12814 <fputs@plt+0x16cc>
   12b20:	ldrb	r2, [r3, #-1]!
   12b24:	add	r5, r5, #1
   12b28:	cmp	r7, r5
   12b2c:	strb	r2, [r4], #1
   12b30:	bgt	12b18 <fputs@plt+0x19d0>
   12b34:	b	12814 <fputs@plt+0x16cc>
   12b38:	mov	r3, r0
   12b3c:	b	12ae8 <fputs@plt+0x19a0>
   12b40:	mov	r3, r1
   12b44:	b	12b08 <fputs@plt+0x19c0>
   12b48:	cmp	r1, #37	; 0x25
   12b4c:	beq	12b58 <fputs@plt+0x1a10>
   12b50:	mov	r0, #1
   12b54:	bl	11130 <exit@plt>
   12b58:	add	r5, r5, #1
   12b5c:	mov	r6, r3
   12b60:	strb	r1, [r4], #1
   12b64:	b	12814 <fputs@plt+0x16cc>
   12b68:			; <UNDEFINED> instruction: 0x0008f7b8
   12b6c:			; <UNDEFINED> instruction: 0xfffffc18
   12b70:	andeq	r0, r7, r4, ror fp
   12b74:	push	{r2, r3}
   12b78:	push	{r0, r1, r2, lr}
   12b7c:	add	r3, sp, #20
   12b80:	ldr	r2, [sp, #16]
   12b84:	str	r3, [sp, #4]
   12b88:	bl	12780 <fputs@plt+0x1638>
   12b8c:	add	sp, sp, #12
   12b90:	pop	{lr}		; (ldr lr, [sp], #4)
   12b94:	add	sp, sp, #8
   12b98:	bx	lr
   12b9c:	andeq	r0, r0, r0
   12ba0:	ldr	r2, [pc, #28]	; 12bc4 <fputs@plt+0x1a7c>
   12ba4:	ldr	r3, [r2, r0, lsl #2]
   12ba8:	add	r1, r1, r3
   12bac:	str	r1, [r2, r0, lsl #2]
   12bb0:	add	r0, r0, #10
   12bb4:	ldr	r3, [r2, r0, lsl #2]
   12bb8:	cmp	r1, r3
   12bbc:	strhi	r1, [r2, r0, lsl #2]
   12bc0:	bx	lr
   12bc4:	ldrdeq	pc, [r8], -r0
   12bc8:	ldr	r3, [r0]
   12bcc:	cmp	r3, #0
   12bd0:	beq	12bf0 <fputs@plt+0x1aa8>
   12bd4:	push	{r4, lr}
   12bd8:	mov	r4, r0
   12bdc:	ldr	r3, [r3, #4]
   12be0:	blx	r3
   12be4:	mov	r3, #0
   12be8:	str	r3, [r4]
   12bec:	pop	{r4, pc}
   12bf0:	mov	r0, r3
   12bf4:	bx	lr
   12bf8:	ldr	r3, [r0]
   12bfc:	ldr	r3, [r3, #8]
   12c00:	bx	r3
   12c04:	ldr	r3, [r0]
   12c08:	ldr	r3, [r3, #12]
   12c0c:	bx	r3
   12c10:	ldr	r1, [r0]
   12c14:	ldr	r1, [r1, #16]
   12c18:	bx	r1
   12c1c:	ldr	r3, [r0]
   12c20:	ldr	r3, [r3, #20]
   12c24:	bx	r3
   12c28:	ldr	r3, [r0]
   12c2c:	ldr	r3, [r3, #24]
   12c30:	bx	r3
   12c34:	ldr	r3, [r0]
   12c38:	ldr	r3, [r3, #40]	; 0x28
   12c3c:	bx	r3
   12c40:	ldr	r3, [r0]
   12c44:	ldr	r3, [r3, #40]	; 0x28
   12c48:	bx	r3
   12c4c:	ldr	r3, [r0]
   12c50:	ldr	r3, [r3, #48]	; 0x30
   12c54:	bx	r3
   12c58:	ldr	ip, [r0]
   12c5c:	push	{lr}		; (str lr, [sp, #-4]!)
   12c60:	ldr	lr, [ip, #56]	; 0x38
   12c64:	mov	ip, lr
   12c68:	pop	{lr}		; (ldr lr, [sp], #4)
   12c6c:	bx	ip
   12c70:	ldr	r1, [r0]
   12c74:	ldr	r1, [r1, #72]	; 0x48
   12c78:	bx	r1
   12c7c:	bic	r3, r3, #-16777216	; 0xff000000
   12c80:	ldr	ip, [r0, #24]
   12c84:	bic	r3, r3, #16187392	; 0xf70000
   12c88:	bic	r3, r3, #32768	; 0x8000
   12c8c:	bic	r3, r3, #128	; 0x80
   12c90:	bx	ip
   12c94:	ldr	r3, [r0, #28]
   12c98:	bx	r3
   12c9c:	ldr	ip, [r0, #32]
   12ca0:	bx	ip
   12ca4:	ldr	r3, [r0, #60]	; 0x3c
   12ca8:	bx	r3
   12cac:	cmp	r0, #0
   12cb0:	bxeq	lr
   12cb4:	ldr	r2, [pc, #68]	; 12d00 <fputs@plt+0x1bb8>
   12cb8:	ldr	r3, [r2, #80]	; 0x50
   12cbc:	cmp	r3, r0
   12cc0:	bne	12cd0 <fputs@plt+0x1b88>
   12cc4:	ldr	r3, [r3, #12]
   12cc8:	str	r3, [r2, #80]	; 0x50
   12ccc:	bx	lr
   12cd0:	cmp	r3, #0
   12cd4:	bxeq	lr
   12cd8:	ldr	r2, [r3, #12]
   12cdc:	cmp	r2, #0
   12ce0:	bxeq	lr
   12ce4:	cmp	r2, r0
   12ce8:	bne	12cf8 <fputs@plt+0x1bb0>
   12cec:	ldr	r2, [r0, #12]
   12cf0:	str	r2, [r3, #12]
   12cf4:	bx	lr
   12cf8:	mov	r3, r2
   12cfc:	b	12cd8 <fputs@plt+0x1b90>
   12d00:	ldrdeq	pc, [r8], -r0
   12d04:	ldr	r3, [pc, #12]	; 12d18 <fputs@plt+0x1bd0>
   12d08:	ldr	r3, [r3, #84]	; 0x54
   12d0c:	cmp	r3, #0
   12d10:	bxeq	lr
   12d14:	bx	r3
   12d18:	ldrdeq	pc, [r8], -r0
   12d1c:	ldr	r3, [pc, #12]	; 12d30 <fputs@plt+0x1be8>
   12d20:	ldr	r3, [r3, #88]	; 0x58
   12d24:	cmp	r3, #0
   12d28:	bxeq	lr
   12d2c:	bx	r3
   12d30:	ldrdeq	pc, [r8], -r0
   12d34:	ldr	r0, [r0, #-8]
   12d38:	bx	lr
   12d3c:	add	r0, r0, #7
   12d40:	bic	r0, r0, #7
   12d44:	bx	lr
   12d48:	mov	r0, #0
   12d4c:	bx	lr
   12d50:	bx	lr
   12d54:	ldr	r3, [pc, #4]	; 12d60 <fputs@plt+0x1c18>
   12d58:	ldr	r3, [r3, #52]	; 0x34
   12d5c:	bx	r3
   12d60:	andeq	fp, r8, r0, lsr r1
   12d64:	ldr	r3, [r0]
   12d68:	add	r2, r3, #1
   12d6c:	str	r2, [r0]
   12d70:	ldrb	r3, [r3]
   12d74:	cmp	r3, #191	; 0xbf
   12d78:	bls	12dc8 <fputs@plt+0x1c80>
   12d7c:	ldr	r2, [pc, #108]	; 12df0 <fputs@plt+0x1ca8>
   12d80:	add	r3, r2, r3
   12d84:	ldrb	r3, [r3, #-192]	; 0xffffff40
   12d88:	ldr	r1, [r0]
   12d8c:	ldrb	r2, [r1]
   12d90:	and	r2, r2, #192	; 0xc0
   12d94:	cmp	r2, #128	; 0x80
   12d98:	beq	12dd0 <fputs@plt+0x1c88>
   12d9c:	cmp	r3, #127	; 0x7f
   12da0:	bls	12de8 <fputs@plt+0x1ca0>
   12da4:	bic	r2, r3, #2032	; 0x7f0
   12da8:	bic	r2, r2, #15
   12dac:	cmp	r2, #55296	; 0xd800
   12db0:	beq	12de8 <fputs@plt+0x1ca0>
   12db4:	bic	r0, r3, #1
   12db8:	movw	r1, #65534	; 0xfffe
   12dbc:	movw	r2, #65533	; 0xfffd
   12dc0:	cmp	r0, r1
   12dc4:	moveq	r3, r2
   12dc8:	mov	r0, r3
   12dcc:	bx	lr
   12dd0:	add	r2, r1, #1
   12dd4:	str	r2, [r0]
   12dd8:	ldrb	r2, [r1]
   12ddc:	and	r2, r2, #63	; 0x3f
   12de0:	add	r3, r2, r3, lsl #6
   12de4:	b	12d88 <fputs@plt+0x1c40>
   12de8:	movw	r3, #65533	; 0xfffd
   12dec:	b	12dc8 <fputs@plt+0x1c80>
   12df0:			; <UNDEFINED> instruction: 0x00072ab0
   12df4:	cmp	r1, #0
   12df8:	mov	r3, r0
   12dfc:	addge	r1, r0, r1
   12e00:	mvnlt	r1, #0
   12e04:	mov	r0, #0
   12e08:	b	12e38 <fputs@plt+0x1cf0>
   12e0c:	cmp	r2, #191	; 0xbf
   12e10:	add	r3, r3, #1
   12e14:	bls	12e34 <fputs@plt+0x1cec>
   12e18:	mov	ip, r3
   12e1c:	mov	r3, ip
   12e20:	add	ip, ip, #1
   12e24:	ldrb	r2, [r3]
   12e28:	and	r2, r2, #192	; 0xc0
   12e2c:	cmp	r2, #128	; 0x80
   12e30:	beq	12e1c <fputs@plt+0x1cd4>
   12e34:	add	r0, r0, #1
   12e38:	ldrb	r2, [r3]
   12e3c:	cmp	r2, #0
   12e40:	cmpne	r3, r1
   12e44:	bcc	12e0c <fputs@plt+0x1cc4>
   12e48:	bx	lr
   12e4c:	ldr	r3, [pc, #20]	; 12e68 <fputs@plt+0x1d20>
   12e50:	ldr	r3, [r3, #264]	; 0x108
   12e54:	cmp	r3, #0
   12e58:	beq	12e60 <fputs@plt+0x1d18>
   12e5c:	bx	r3
   12e60:	mov	r0, r3
   12e64:	bx	lr
   12e68:	andeq	fp, r8, r0, lsr r1
   12e6c:	sub	sp, sp, #16
   12e70:	vstr	d0, [sp]
   12e74:	ldrd	r2, [sp]
   12e78:	strd	r2, [sp, #8]
   12e7c:	vldr	d6, [sp]
   12e80:	vldr	d7, [sp, #8]
   12e84:	vcmp.f64	d6, d7
   12e88:	vmrs	APSR_nzcv, fpscr
   12e8c:	movne	r0, #1
   12e90:	moveq	r0, #0
   12e94:	add	sp, sp, #16
   12e98:	bx	lr
   12e9c:	subs	ip, r0, #0
   12ea0:	beq	12f24 <fputs@plt+0x1ddc>
   12ea4:	ldrb	r3, [ip]
   12ea8:	cmp	r3, #39	; 0x27
   12eac:	beq	12ebc <fputs@plt+0x1d74>
   12eb0:	bhi	12f04 <fputs@plt+0x1dbc>
   12eb4:	cmp	r3, #34	; 0x22
   12eb8:	bne	12f24 <fputs@plt+0x1ddc>
   12ebc:	mov	r2, #0
   12ec0:	mov	r1, #1
   12ec4:	push	{r4, lr}
   12ec8:	mov	r0, r2
   12ecc:	add	r4, ip, r2
   12ed0:	ldrb	lr, [ip, r1]
   12ed4:	cmp	lr, r3
   12ed8:	strbne	lr, [ip, r2]
   12edc:	bne	12ef8 <fputs@plt+0x1db0>
   12ee0:	add	lr, ip, r1
   12ee4:	ldrb	lr, [lr, #1]
   12ee8:	cmp	lr, r3
   12eec:	bne	12f18 <fputs@plt+0x1dd0>
   12ef0:	add	r1, r1, #1
   12ef4:	strb	r3, [ip, r2]
   12ef8:	add	r1, r1, #1
   12efc:	add	r2, r2, #1
   12f00:	b	12ec8 <fputs@plt+0x1d80>
   12f04:	cmp	r3, #91	; 0x5b
   12f08:	moveq	r3, #93	; 0x5d
   12f0c:	beq	12ebc <fputs@plt+0x1d74>
   12f10:	cmp	r3, #96	; 0x60
   12f14:	b	12eb8 <fputs@plt+0x1d70>
   12f18:	mov	r3, #0
   12f1c:	strb	r3, [r4]
   12f20:	pop	{r4, pc}
   12f24:	mvn	r0, #0
   12f28:	bx	lr
   12f2c:	push	{r4, lr}
   12f30:	sub	r1, r1, #1
   12f34:	sub	lr, r0, #1
   12f38:	ldr	r4, [pc, #40]	; 12f68 <fputs@plt+0x1e20>
   12f3c:	ldrb	ip, [lr, #1]!
   12f40:	ldrb	r2, [r1, #1]!
   12f44:	add	r3, r4, ip
   12f48:	ldrb	r3, [r3, #64]	; 0x40
   12f4c:	add	r2, r4, r2
   12f50:	ldrb	r0, [r2, #64]	; 0x40
   12f54:	subs	r0, r3, r0
   12f58:	popne	{r4, pc}
   12f5c:	cmp	ip, #0
   12f60:	bne	12f3c <fputs@plt+0x1df4>
   12f64:	pop	{r4, pc}
   12f68:			; <UNDEFINED> instruction: 0x00072ab0
   12f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f70:	cmp	r3, #1
   12f74:	mov	r4, r1
   12f78:	vpush	{d8}
   12f7c:	sub	sp, sp, #20
   12f80:	vldr	d8, [pc, #984]	; 13360 <fputs@plt+0x2218>
   12f84:	str	r0, [sp, #4]
   12f88:	vstr	d8, [r1]
   12f8c:	rsbne	r1, r3, #3
   12f90:	bne	12fac <fputs@plt+0x1e64>
   12f94:	ldr	r1, [sp, #4]
   12f98:	add	r5, r1, r2
   12f9c:	mov	r2, #0
   12fa0:	str	r2, [sp, #8]
   12fa4:	b	12ff4 <fputs@plt+0x1eac>
   12fa8:	add	r1, r1, #2
   12fac:	cmp	r1, r2
   12fb0:	bge	12fc4 <fputs@plt+0x1e7c>
   12fb4:	ldr	r0, [sp, #4]
   12fb8:	ldrb	r0, [r0, r1]
   12fbc:	cmp	r0, #0
   12fc0:	beq	12fa8 <fputs@plt+0x1e60>
   12fc4:	cmp	r1, r2
   12fc8:	sub	r5, r3, #3
   12fcc:	movge	r2, #0
   12fd0:	movlt	r2, #1
   12fd4:	and	r3, r3, #1
   12fd8:	add	r5, r5, r1
   12fdc:	str	r2, [sp, #8]
   12fe0:	ldr	r2, [sp, #4]
   12fe4:	add	r3, r2, r3
   12fe8:	add	r5, r2, r5
   12fec:	str	r3, [sp, #4]
   12ff0:	mov	r3, #2
   12ff4:	ldr	lr, [pc, #892]	; 13378 <fputs@plt+0x2230>
   12ff8:	b	13008 <fputs@plt+0x1ec0>
   12ffc:	ldr	r2, [sp, #4]
   13000:	add	r2, r2, r3
   13004:	str	r2, [sp, #4]
   13008:	ldr	r2, [sp, #4]
   1300c:	cmp	r2, r5
   13010:	bcs	13350 <fputs@plt+0x2208>
   13014:	ldrb	r2, [r2]
   13018:	add	r1, lr, r2
   1301c:	ldrb	r1, [r1, #320]	; 0x140
   13020:	tst	r1, #1
   13024:	bne	12ffc <fputs@plt+0x1eb4>
   13028:	cmp	r2, #45	; 0x2d
   1302c:	bne	13048 <fputs@plt+0x1f00>
   13030:	ldr	r2, [sp, #4]
   13034:	mvn	sl, #0
   13038:	add	r2, r2, r3
   1303c:	str	r2, [sp, #4]
   13040:	mov	r2, #0
   13044:	b	13070 <fputs@plt+0x1f28>
   13048:	cmp	r2, #43	; 0x2b
   1304c:	mov	sl, #1
   13050:	ldreq	r2, [sp, #4]
   13054:	addeq	r2, r2, r3
   13058:	streq	r2, [sp, #4]
   1305c:	b	13040 <fputs@plt+0x1ef8>
   13060:	ldr	r1, [sp, #4]
   13064:	add	r2, r2, #1
   13068:	add	r1, r1, r3
   1306c:	str	r1, [sp, #4]
   13070:	ldr	r1, [sp, #4]
   13074:	cmp	r1, r5
   13078:	bcs	131b4 <fputs@plt+0x206c>
   1307c:	ldrb	r1, [r1]
   13080:	cmp	r1, #48	; 0x30
   13084:	beq	13060 <fputs@plt+0x1f18>
   13088:	add	r9, pc, #728	; 0x2d8
   1308c:	ldrd	r8, [r9]
   13090:	mov	r6, #0
   13094:	mov	r7, #0
   13098:	mov	fp, #10
   1309c:	ldr	r1, [sp, #4]
   130a0:	cmp	r1, r5
   130a4:	bcs	130cc <fputs@plt+0x1f84>
   130a8:	ldrb	ip, [r1]
   130ac:	cmp	r8, r6
   130b0:	add	r1, lr, ip
   130b4:	ldrb	r0, [r1, #320]	; 0x140
   130b8:	sbcs	r1, r9, r7
   130bc:	movge	r1, #1
   130c0:	movlt	r1, #0
   130c4:	ands	r1, r1, r0, lsr #2
   130c8:	bne	130d8 <fputs@plt+0x1f90>
   130cc:	mov	ip, #0
   130d0:	ldr	lr, [pc, #672]	; 13378 <fputs@plt+0x2230>
   130d4:	b	13110 <fputs@plt+0x1fc8>
   130d8:	umull	r0, r1, r6, fp
   130dc:	sub	ip, ip, #48	; 0x30
   130e0:	add	r2, r2, #1
   130e4:	mla	r1, fp, r7, r1
   130e8:	adds	r6, r0, ip
   130ec:	adc	r7, r1, ip, asr #31
   130f0:	ldr	r1, [sp, #4]
   130f4:	add	r1, r1, r3
   130f8:	str	r1, [sp, #4]
   130fc:	b	1309c <fputs@plt+0x1f54>
   13100:	ldr	r1, [sp, #4]
   13104:	add	ip, ip, #1
   13108:	add	r1, r1, r3
   1310c:	str	r1, [sp, #4]
   13110:	ldr	r1, [sp, #4]
   13114:	add	r9, r2, ip
   13118:	cmp	r1, r5
   1311c:	bcs	131a4 <fputs@plt+0x205c>
   13120:	ldrb	r1, [r1]
   13124:	add	r0, lr, r1
   13128:	ldrb	r0, [r0, #320]	; 0x140
   1312c:	tst	r0, #4
   13130:	bne	13100 <fputs@plt+0x1fb8>
   13134:	cmp	r1, #46	; 0x2e
   13138:	bne	13214 <fputs@plt+0x20cc>
   1313c:	ldr	r2, [sp, #4]
   13140:	add	fp, ip, r9
   13144:	mov	r8, #10
   13148:	ldr	lr, [pc, #552]	; 13378 <fputs@plt+0x2230>
   1314c:	add	r2, r2, r3
   13150:	str	r2, [sp, #4]
   13154:	ldr	r2, [sp, #4]
   13158:	sub	r9, fp, ip
   1315c:	cmp	r2, r5
   13160:	bcs	131a4 <fputs@plt+0x205c>
   13164:	ldrb	r2, [r2]
   13168:	add	r1, lr, r2
   1316c:	ldrb	r1, [r1, #320]	; 0x140
   13170:	str	r1, [sp, #12]
   13174:	add	r1, pc, #492	; 0x1ec
   13178:	ldrd	r0, [r1]
   1317c:	cmp	r0, r6
   13180:	ldr	r0, [sp, #12]
   13184:	sbcs	r1, r1, r7
   13188:	movge	r1, #1
   1318c:	movlt	r1, #0
   13190:	ands	r1, r1, r0, lsr #2
   13194:	bne	131c0 <fputs@plt+0x2078>
   13198:	ldr	r2, [sp, #4]
   1319c:	cmp	r2, r5
   131a0:	bcc	131fc <fputs@plt+0x20b4>
   131a4:	mov	r8, #1
   131a8:	mov	r2, #0
   131ac:	mov	r1, #1
   131b0:	b	132ec <fputs@plt+0x21a4>
   131b4:	mov	r6, #0
   131b8:	mov	r7, #0
   131bc:	b	130cc <fputs@plt+0x1f84>
   131c0:	umull	r0, r1, r6, r8
   131c4:	sub	r2, r2, #48	; 0x30
   131c8:	sub	ip, ip, #1
   131cc:	mla	r1, r8, r7, r1
   131d0:	adds	r6, r0, r2
   131d4:	adc	r7, r1, r2, asr #31
   131d8:	ldr	r2, [sp, #4]
   131dc:	add	r2, r2, r3
   131e0:	str	r2, [sp, #4]
   131e4:	b	13154 <fputs@plt+0x200c>
   131e8:	ldr	r2, [sp, #4]
   131ec:	add	r9, r9, #1
   131f0:	add	r2, r2, r3
   131f4:	str	r2, [sp, #4]
   131f8:	b	13198 <fputs@plt+0x2050>
   131fc:	ldr	r2, [sp, #4]
   13200:	ldrb	r2, [r2]
   13204:	add	r2, lr, r2
   13208:	ldrb	r2, [r2, #320]	; 0x140
   1320c:	tst	r2, #4
   13210:	bne	131e8 <fputs@plt+0x20a0>
   13214:	ldr	r2, [sp, #4]
   13218:	ldrb	r2, [r2]
   1321c:	and	r2, r2, #223	; 0xdf
   13220:	cmp	r2, #69	; 0x45
   13224:	movne	r8, #1
   13228:	movne	r2, #0
   1322c:	movne	r1, r8
   13230:	bne	132d4 <fputs@plt+0x218c>
   13234:	ldr	r2, [sp, #4]
   13238:	add	r2, r2, r3
   1323c:	cmp	r2, r5
   13240:	str	r2, [sp, #4]
   13244:	bcs	133b0 <fputs@plt+0x2268>
   13248:	ldrb	r2, [r2]
   1324c:	cmp	r2, #45	; 0x2d
   13250:	bne	13274 <fputs@plt+0x212c>
   13254:	ldr	r2, [sp, #4]
   13258:	mvn	r1, #0
   1325c:	add	r2, r2, r3
   13260:	str	r2, [sp, #4]
   13264:	mov	r8, #0
   13268:	mov	fp, #10
   1326c:	mov	r2, r8
   13270:	b	132b0 <fputs@plt+0x2168>
   13274:	cmp	r2, #43	; 0x2b
   13278:	mov	r1, #1
   1327c:	ldreq	r2, [sp, #4]
   13280:	addeq	r2, r2, r3
   13284:	streq	r2, [sp, #4]
   13288:	b	13264 <fputs@plt+0x211c>
   1328c:	movw	lr, #9999	; 0x270f
   13290:	mov	r8, #1
   13294:	cmp	r2, lr
   13298:	suble	r0, r0, #48	; 0x30
   1329c:	movwgt	r2, #10000	; 0x2710
   132a0:	mlale	r2, fp, r2, r0
   132a4:	ldr	r0, [sp, #4]
   132a8:	add	r0, r0, r3
   132ac:	str	r0, [sp, #4]
   132b0:	ldr	r0, [sp, #4]
   132b4:	cmp	r0, r5
   132b8:	bcs	132d4 <fputs@plt+0x218c>
   132bc:	ldrb	r0, [r0]
   132c0:	ldr	lr, [pc, #176]	; 13378 <fputs@plt+0x2230>
   132c4:	add	lr, lr, r0
   132c8:	ldrb	lr, [lr, #320]	; 0x140
   132cc:	tst	lr, #4
   132d0:	bne	1328c <fputs@plt+0x2144>
   132d4:	cmp	r9, #0
   132d8:	movne	r0, r8
   132dc:	moveq	r0, #0
   132e0:	cmp	r0, #0
   132e4:	ldrne	lr, [pc, #140]	; 13378 <fputs@plt+0x2230>
   132e8:	bne	13388 <fputs@plt+0x2240>
   132ec:	mlas	fp, r2, r1, ip
   132f0:	bpl	13558 <fputs@plt+0x2410>
   132f4:	orrs	r3, r6, r7
   132f8:	rsbne	fp, fp, #0
   132fc:	bne	13474 <fputs@plt+0x232c>
   13300:	vldr	d7, [pc, #104]	; 13370 <fputs@plt+0x2228>
   13304:	adds	r3, r9, #0
   13308:	movne	r3, #1
   1330c:	vldr	d6, [pc, #76]	; 13360 <fputs@plt+0x2218>
   13310:	ands	r3, r3, sl, lsr #31
   13314:	vmoveq.f64	d7, d6
   13318:	mov	r3, r4
   1331c:	ldr	r4, [sp, #4]
   13320:	vstr	d7, [r3]
   13324:	cmp	r4, r5
   13328:	movcc	r4, #0
   1332c:	movcs	r4, #1
   13330:	cmp	r9, #0
   13334:	movle	r4, #0
   13338:	cmp	r4, #0
   1333c:	beq	13350 <fputs@plt+0x2208>
   13340:	ldr	r3, [sp, #8]
   13344:	eor	r0, r3, #1
   13348:	ands	r0, r0, r8
   1334c:	bne	13354 <fputs@plt+0x220c>
   13350:	mov	r0, #0
   13354:	add	sp, sp, #20
   13358:	vpop	{d8}
   1335c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   13368:	stclgt	12, cr12, [ip], {202}	; 0xca
   1336c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13370:	andeq	r0, r0, r0
   13374:	andhi	r0, r0, r0
   13378:			; <UNDEFINED> instruction: 0x00072ab0
   1337c:	ldr	r0, [sp, #4]
   13380:	add	r0, r0, r3
   13384:	str	r0, [sp, #4]
   13388:	ldr	r0, [sp, #4]
   1338c:	cmp	r0, r5
   13390:	bcs	133a8 <fputs@plt+0x2260>
   13394:	ldrb	r0, [r0]
   13398:	add	r0, lr, r0
   1339c:	ldrb	r0, [r0, #320]	; 0x140
   133a0:	tst	r0, #1
   133a4:	bne	1337c <fputs@plt+0x2234>
   133a8:	mov	r8, #1
   133ac:	b	132ec <fputs@plt+0x21a4>
   133b0:	mov	r8, #0
   133b4:	mov	r2, r8
   133b8:	b	131ac <fputs@plt+0x2064>
   133bc:	mul	r3, r2, r7
   133c0:	sub	fp, fp, #1
   133c4:	umull	r6, r7, r6, r2
   133c8:	add	r7, r3, r7
   133cc:	cmp	r0, r6
   133d0:	sbcs	r3, r1, r7
   133d4:	movge	r3, #1
   133d8:	movlt	r3, #0
   133dc:	cmp	fp, #0
   133e0:	movle	r3, #0
   133e4:	andgt	r3, r3, #1
   133e8:	cmp	r3, #0
   133ec:	bne	133bc <fputs@plt+0x2274>
   133f0:	mov	r3, #1
   133f4:	cmn	sl, #1
   133f8:	bne	13404 <fputs@plt+0x22bc>
   133fc:	rsbs	r6, r6, #0
   13400:	rsc	r7, r7, #0
   13404:	cmp	fp, #0
   13408:	str	r3, [sp, #12]
   1340c:	beq	13544 <fputs@plt+0x23fc>
   13410:	mov	r0, r6
   13414:	mov	r1, r7
   13418:	bl	6fa68 <fputs@plt+0x5e920>
   1341c:	sub	r2, fp, #308	; 0x134
   13420:	vmov	d6, r0, r1
   13424:	cmp	r2, #33	; 0x21
   13428:	ldr	r3, [sp, #12]
   1342c:	bls	134e4 <fputs@plt+0x239c>
   13430:	movw	r2, #341	; 0x155
   13434:	cmp	fp, r2
   13438:	ble	13528 <fputs@plt+0x23e0>
   1343c:	cmn	r3, #1
   13440:	vldrne	d7, [pc, #296]	; 13570 <fputs@plt+0x2428>
   13444:	vmuleq.f64	d7, d6, d8
   13448:	vmulne.f64	d7, d7, d7
   1344c:	vmulne.f64	d7, d7, d6
   13450:	b	13318 <fputs@plt+0x21d0>
   13454:	mov	r0, r6
   13458:	mov	r1, r7
   1345c:	mov	r2, #10
   13460:	mov	r3, #0
   13464:	bl	6fac8 <fputs@plt+0x5e980>
   13468:	sub	fp, fp, #1
   1346c:	mov	r6, r0
   13470:	mov	r7, r1
   13474:	mov	r2, #10
   13478:	mov	r3, #0
   1347c:	mov	r0, r6
   13480:	mov	r1, r7
   13484:	bl	6fac8 <fputs@plt+0x5e980>
   13488:	orrs	r3, r2, r3
   1348c:	bne	134a8 <fputs@plt+0x2360>
   13490:	cmp	fp, #0
   13494:	bne	13454 <fputs@plt+0x230c>
   13498:	cmn	sl, #1
   1349c:	bne	13544 <fputs@plt+0x23fc>
   134a0:	mov	r3, sl
   134a4:	b	133fc <fputs@plt+0x22b4>
   134a8:	mvn	r3, #0
   134ac:	b	133f4 <fputs@plt+0x22ac>
   134b0:	vmul.f64	d7, d7, d5
   134b4:	sub	fp, fp, #1
   134b8:	sdiv	r2, fp, r1
   134bc:	mls	r2, r1, r2, fp
   134c0:	cmp	r2, #0
   134c4:	bne	134b0 <fputs@plt+0x2368>
   134c8:	cmn	r3, #1
   134cc:	vldr	d5, [pc, #156]	; 13570 <fputs@plt+0x2428>
   134d0:	vdiveq.f64	d4, d6, d7
   134d4:	vmulne.f64	d7, d7, d6
   134d8:	vmulne.f64	d7, d7, d5
   134dc:	vdiveq.f64	d7, d4, d5
   134e0:	b	13318 <fputs@plt+0x21d0>
   134e4:	vldr	d7, [pc, #140]	; 13578 <fputs@plt+0x2430>
   134e8:	mov	r1, #308	; 0x134
   134ec:	vldr	d5, [pc, #140]	; 13580 <fputs@plt+0x2438>
   134f0:	b	134b8 <fputs@plt+0x2370>
   134f4:	vmul.f64	d5, d5, d7
   134f8:	sub	fp, fp, #1
   134fc:	sdiv	r2, fp, r1
   13500:	mls	r2, r1, r2, fp
   13504:	cmp	r2, #0
   13508:	bne	134f4 <fputs@plt+0x23ac>
   1350c:	vldr	d7, [pc, #116]	; 13588 <fputs@plt+0x2440>
   13510:	cmp	fp, #0
   13514:	bgt	13538 <fputs@plt+0x23f0>
   13518:	cmn	r3, #1
   1351c:	vdiveq.f64	d7, d6, d5
   13520:	vmulne.f64	d7, d5, d6
   13524:	b	13318 <fputs@plt+0x21d0>
   13528:	vldr	d5, [pc, #72]	; 13578 <fputs@plt+0x2430>
   1352c:	mov	r1, #22
   13530:	vldr	d7, [pc, #72]	; 13580 <fputs@plt+0x2438>
   13534:	b	134fc <fputs@plt+0x23b4>
   13538:	vmul.f64	d5, d5, d7
   1353c:	sub	fp, fp, #22
   13540:	b	13510 <fputs@plt+0x23c8>
   13544:	mov	r0, r6
   13548:	mov	r1, r7
   1354c:	bl	6fa68 <fputs@plt+0x5e920>
   13550:	vmov	d7, r0, r1
   13554:	b	13318 <fputs@plt+0x21d0>
   13558:	orrs	r3, r6, r7
   1355c:	beq	13300 <fputs@plt+0x21b8>
   13560:	add	r1, pc, #40	; 0x28
   13564:	ldrd	r0, [r1]
   13568:	mov	r2, #10
   1356c:	b	133cc <fputs@plt+0x2284>
   13570:	strbhi	ip, [fp, #2208]!	; 0x8a0
   13574:	svcvc	0x00e1ccf3
   13578:	andeq	r0, r0, r0
   1357c:	svccc	0x00f00000	; IMB
   13580:	andeq	r0, r0, r0
   13584:	eormi	r0, r4, r0
   13588:			; <UNDEFINED> instruction: 0x064dd592
   1358c:	strmi	pc, [r0], #207	; 0xcf
   13590:	stclgt	12, cr12, [ip], {203}	; 0xcb
   13594:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13598:	cmp	r3, #1
   1359c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   135a0:	mov	ip, r0
   135a4:	mov	r5, r1
   135a8:	sub	sp, sp, #20
   135ac:	rsbne	r1, r3, #3
   135b0:	bne	135c4 <fputs@plt+0x247c>
   135b4:	add	r2, r0, r2
   135b8:	mov	sl, #0
   135bc:	b	135fc <fputs@plt+0x24b4>
   135c0:	add	r1, r1, #2
   135c4:	cmp	r1, r2
   135c8:	bge	135d8 <fputs@plt+0x2490>
   135cc:	ldrb	r0, [ip, r1]
   135d0:	cmp	r0, #0
   135d4:	beq	135c0 <fputs@plt+0x2478>
   135d8:	cmp	r1, r2
   135dc:	sub	r2, r3, #3
   135e0:	add	r2, r2, r1
   135e4:	and	r3, r3, #1
   135e8:	add	r2, ip, r2
   135ec:	movge	sl, #0
   135f0:	add	ip, ip, r3
   135f4:	movlt	sl, #1
   135f8:	mov	r3, #2
   135fc:	ldr	r4, [pc, #444]	; 137c0 <fputs@plt+0x2678>
   13600:	b	13608 <fputs@plt+0x24c0>
   13604:	add	ip, ip, r3
   13608:	cmp	ip, r2
   1360c:	bcs	13748 <fputs@plt+0x2600>
   13610:	ldrb	r1, [ip]
   13614:	add	r0, r4, r1
   13618:	ldrb	lr, [r0, #320]	; 0x140
   1361c:	ands	lr, lr, #1
   13620:	bne	13604 <fputs@plt+0x24bc>
   13624:	cmp	r1, #45	; 0x2d
   13628:	addeq	r6, ip, r3
   1362c:	moveq	lr, #1
   13630:	beq	13640 <fputs@plt+0x24f8>
   13634:	cmp	r1, #43	; 0x2b
   13638:	addeq	r6, ip, r3
   1363c:	movne	r6, ip
   13640:	mov	ip, r6
   13644:	cmp	ip, r2
   13648:	bcs	13658 <fputs@plt+0x2510>
   1364c:	ldrb	r1, [ip]
   13650:	cmp	r1, #48	; 0x30
   13654:	beq	13740 <fputs@plt+0x25f8>
   13658:	mov	r7, #0
   1365c:	mov	r8, #0
   13660:	mov	r4, r7
   13664:	mov	r9, #0
   13668:	mov	fp, #10
   1366c:	add	r1, r4, ip
   13670:	str	ip, [sp, #8]
   13674:	cmp	r2, r1
   13678:	str	r1, [sp, #12]
   1367c:	bls	13690 <fputs@plt+0x2548>
   13680:	ldrb	r7, [ip, r4]
   13684:	sub	r1, r7, #48	; 0x30
   13688:	cmp	r1, #9
   1368c:	bls	13754 <fputs@plt+0x260c>
   13690:	cmp	r8, #0
   13694:	sbcs	r1, r9, #0
   13698:	bge	13780 <fputs@plt+0x2638>
   1369c:	cmp	lr, #0
   136a0:	mvneq	r0, #0
   136a4:	mvneq	r1, #-2147483648	; 0x80000000
   136a8:	movne	r0, #0
   136ac:	movne	r1, #-2147483648	; 0x80000000
   136b0:	strd	r0, [r5]
   136b4:	ldr	r1, [sp, #12]
   136b8:	cmp	r7, #0
   136bc:	cmpne	r2, r1
   136c0:	bhi	137b8 <fputs@plt+0x2670>
   136c4:	cmp	r4, #0
   136c8:	cmpeq	ip, r6
   136cc:	beq	137b8 <fputs@plt+0x2670>
   136d0:	mov	r2, #19
   136d4:	mul	r2, r2, r3
   136d8:	cmp	r2, r4
   136dc:	movge	r0, sl
   136e0:	orrlt	r0, sl, #1
   136e4:	cmp	r0, #0
   136e8:	bne	137b8 <fputs@plt+0x2670>
   136ec:	cmp	r2, r4
   136f0:	bgt	13738 <fputs@plt+0x25f0>
   136f4:	ldr	r2, [pc, #200]	; 137c4 <fputs@plt+0x267c>
   136f8:	mov	sl, r0
   136fc:	mov	r4, #10
   13700:	cmp	sl, #17
   13704:	cmple	r0, #0
   13708:	beq	13798 <fputs@plt+0x2650>
   1370c:	cmp	r0, #0
   13710:	moveq	r2, #18
   13714:	muleq	r3, r2, r3
   13718:	ldrbeq	r0, [ip, r3]
   1371c:	subeq	r0, r0, #56	; 0x38
   13720:	cmp	r0, #0
   13724:	movlt	r0, #0
   13728:	blt	13738 <fputs@plt+0x25f0>
   1372c:	bne	137b8 <fputs@plt+0x2670>
   13730:	cmp	lr, #0
   13734:	moveq	r0, #2
   13738:	add	sp, sp, #20
   1373c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13740:	add	ip, ip, r3
   13744:	b	13644 <fputs@plt+0x24fc>
   13748:	mov	r6, ip
   1374c:	mov	lr, #0
   13750:	b	13658 <fputs@plt+0x2510>
   13754:	umull	r0, r1, r8, fp
   13758:	add	r4, r4, r3
   1375c:	mla	r1, fp, r9, r1
   13760:	subs	r8, r0, #48	; 0x30
   13764:	str	r8, [sp]
   13768:	sbc	r1, r1, #0
   1376c:	str	r1, [sp, #4]
   13770:	ldrd	r8, [sp]
   13774:	adds	r8, r8, r7
   13778:	adc	r9, r9, #0
   1377c:	b	1366c <fputs@plt+0x2524>
   13780:	cmp	lr, #0
   13784:	beq	13790 <fputs@plt+0x2648>
   13788:	rsbs	r8, r8, #0
   1378c:	rsc	r9, r9, #0
   13790:	strd	r8, [r5]
   13794:	b	136b4 <fputs@plt+0x256c>
   13798:	ldr	r0, [sp, #8]
   1379c:	ldrb	r1, [r0], r3
   137a0:	str	r0, [sp, #8]
   137a4:	ldrb	r0, [r2, sl]
   137a8:	add	sl, sl, #1
   137ac:	sub	r1, r1, r0
   137b0:	mul	r0, r4, r1
   137b4:	b	13700 <fputs@plt+0x25b8>
   137b8:	mov	r0, #1
   137bc:	b	13738 <fputs@plt+0x25f0>
   137c0:			; <UNDEFINED> instruction: 0x00072ab0
   137c4:	andeq	r6, r7, r0, lsr #5
   137c8:	mov	r1, #0
   137cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   137d0:	and	r5, r3, #-16777216	; 0xff000000
   137d4:	mov	r4, r1
   137d8:	sub	sp, sp, #20
   137dc:	mov	r9, r3
   137e0:	orrs	r3, r4, r5
   137e4:	addeq	r5, sp, #4
   137e8:	mov	ip, r0
   137ec:	mov	r8, r2
   137f0:	moveq	lr, r5
   137f4:	mvneq	r7, #127	; 0x7f
   137f8:	beq	13840 <fputs@plt+0x26f8>
   137fc:	mov	r1, r0
   13800:	lsr	r3, r9, #8
   13804:	mvn	lr, #127	; 0x7f
   13808:	strb	r2, [r1, #8]!
   1380c:	lsr	r2, r2, #8
   13810:	orr	r2, r2, r9, lsl #24
   13814:	orr	r0, lr, r2
   13818:	lsr	r2, r2, #7
   1381c:	strb	r0, [r1, #-1]!
   13820:	cmp	r1, ip
   13824:	orr	r2, r2, r3, lsl #25
   13828:	lsr	r3, r3, #7
   1382c:	bne	13814 <fputs@plt+0x26cc>
   13830:	mov	r0, #9
   13834:	add	sp, sp, #20
   13838:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1383c:	mov	r1, r0
   13840:	orr	r4, r7, r8
   13844:	lsr	r6, r9, #7
   13848:	add	r0, r1, #1
   1384c:	strb	r4, [r5], #1
   13850:	lsr	r4, r8, #7
   13854:	orr	r4, r4, r9, lsl #25
   13858:	mov	r9, r6
   1385c:	mov	r8, r4
   13860:	orrs	r3, r8, r9
   13864:	bne	1383c <fputs@plt+0x26f4>
   13868:	ldrb	r3, [sp, #4]
   1386c:	sub	r2, ip, #1
   13870:	and	r3, r3, #127	; 0x7f
   13874:	strb	r3, [sp, #4]
   13878:	add	r3, lr, r1
   1387c:	add	r1, ip, r1
   13880:	ldrb	ip, [r3], #-1
   13884:	strb	ip, [r2, #1]!
   13888:	cmp	r2, r1
   1388c:	bne	13880 <fputs@plt+0x2738>
   13890:	b	13834 <fputs@plt+0x26ec>
   13894:	ldrb	ip, [r0]
   13898:	tst	ip, #128	; 0x80
   1389c:	bne	138b4 <fputs@plt+0x276c>
   138a0:	uxtb	r2, ip
   138a4:	mov	r3, #0
   138a8:	mov	r0, #1
   138ac:	strd	r2, [r1]
   138b0:	bx	lr
   138b4:	ldrb	r2, [r0, #1]
   138b8:	tst	r2, #128	; 0x80
   138bc:	bne	138d8 <fputs@plt+0x2790>
   138c0:	and	ip, ip, #127	; 0x7f
   138c4:	mov	r3, #0
   138c8:	orr	r2, r2, ip, lsl #7
   138cc:	mov	r0, #2
   138d0:	strd	r2, [r1]
   138d4:	bx	lr
   138d8:	push	{r4, r5, r6, lr}
   138dc:	ldrb	lr, [r0, #2]
   138e0:	ldr	r4, [pc, #296]	; 13a10 <fputs@plt+0x28c8>
   138e4:	orr	lr, lr, ip, lsl #14
   138e8:	and	ip, lr, r4
   138ec:	ands	lr, lr, #128	; 0x80
   138f0:	bne	13908 <fputs@plt+0x27c0>
   138f4:	and	r2, r2, #127	; 0x7f
   138f8:	mov	r0, #3
   138fc:	orr	ip, ip, r2, lsl #7
   13900:	stm	r1, {ip, lr}
   13904:	pop	{r4, r5, r6, pc}
   13908:	ldrb	lr, [r0, #3]
   1390c:	orr	r2, lr, r2, lsl #14
   13910:	and	r3, r2, r4
   13914:	ands	r2, r2, #128	; 0x80
   13918:	bne	13930 <fputs@plt+0x27e8>
   1391c:	orr	r3, r3, ip, lsl #7
   13920:	mov	r0, #4
   13924:	str	r3, [r1]
   13928:	str	r2, [r1, #4]
   1392c:	pop	{r4, r5, r6, pc}
   13930:	ldrb	lr, [r0, #4]
   13934:	orr	r6, lr, ip, lsl #14
   13938:	tst	r6, #128	; 0x80
   1393c:	bne	13954 <fputs@plt+0x280c>
   13940:	lsr	ip, ip, #18
   13944:	mov	r0, #5
   13948:	orr	r3, r6, r3, lsl #7
   1394c:	stm	r1, {r3, ip}
   13950:	pop	{r4, r5, r6, pc}
   13954:	ldrb	r2, [r0, #5]
   13958:	orr	ip, r3, ip, lsl #7
   1395c:	orr	r5, r2, r3, lsl #14
   13960:	tst	r5, #128	; 0x80
   13964:	bne	13984 <fputs@plt+0x283c>
   13968:	ldr	r2, [pc, #164]	; 13a14 <fputs@plt+0x28cc>
   1396c:	lsr	ip, ip, #18
   13970:	mov	r0, #6
   13974:	and	r2, r2, r6, lsl #7
   13978:	orr	r2, r5, r2
   1397c:	stm	r1, {r2, ip}
   13980:	pop	{r4, r5, r6, pc}
   13984:	ldrb	r3, [r0, #6]
   13988:	orr	r3, r3, r6, lsl #14
   1398c:	tst	r3, #128	; 0x80
   13990:	bne	139b8 <fputs@plt+0x2870>
   13994:	ldr	r2, [pc, #120]	; 13a14 <fputs@plt+0x28cc>
   13998:	bic	r3, r3, #266338304	; 0xfe00000
   1399c:	lsr	ip, ip, #11
   139a0:	bic	r3, r3, #16256	; 0x3f80
   139a4:	mov	r0, #7
   139a8:	and	r2, r2, r5, lsl #7
   139ac:	orr	r3, r2, r3
   139b0:	stm	r1, {r3, ip}
   139b4:	pop	{r4, r5, r6, pc}
   139b8:	ldrb	r2, [r0, #7]
   139bc:	and	r3, r3, r4
   139c0:	orr	r2, r2, r5, lsl #14
   139c4:	tst	r2, #128	; 0x80
   139c8:	bne	139e8 <fputs@plt+0x28a0>
   139cc:	bic	r2, r2, #266338304	; 0xfe00000
   139d0:	lsr	ip, ip, #4
   139d4:	mov	r0, #8
   139d8:	bic	r2, r2, #16256	; 0x3f80
   139dc:	orr	r3, r2, r3, lsl #7
   139e0:	stm	r1, {r3, ip}
   139e4:	pop	{r4, r5, r6, pc}
   139e8:	ldr	r4, [pc, #40]	; 13a18 <fputs@plt+0x28d0>
   139ec:	ubfx	lr, lr, #3, #4
   139f0:	orr	ip, lr, ip, lsl #4
   139f4:	and	r2, r4, r2, lsl #8
   139f8:	orr	r3, r2, r3, lsl #15
   139fc:	ldrb	r2, [r0, #8]
   13a00:	mov	r0, #9
   13a04:	orr	r3, r2, r3
   13a08:	stm	r1, {r3, ip}
   13a0c:	pop	{r4, r5, r6, pc}
   13a10:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   13a14:	svceq	0x00e03f80
   13a18:	svcne	0x00c07f00
   13a1c:	ubfx	r3, r0, #6, #1
   13a20:	add	r0, r0, r3, lsl #3
   13a24:	add	r0, r0, r3
   13a28:	and	r0, r0, #15
   13a2c:	bx	lr
   13a30:	push	{r4, r5, r6, r7, r8, lr}
   13a34:	ldrb	r3, [r0]
   13a38:	cmp	r3, #45	; 0x2d
   13a3c:	addeq	r0, r0, #1
   13a40:	moveq	r3, #1
   13a44:	beq	13a88 <fputs@plt+0x2940>
   13a48:	cmp	r3, #43	; 0x2b
   13a4c:	addeq	r0, r0, #1
   13a50:	beq	13b4c <fputs@plt+0x2a04>
   13a54:	cmp	r3, #48	; 0x30
   13a58:	bne	13b4c <fputs@plt+0x2a04>
   13a5c:	ldrb	r3, [r0, #1]
   13a60:	and	r3, r3, #223	; 0xdf
   13a64:	cmp	r3, #88	; 0x58
   13a68:	bne	13b4c <fputs@plt+0x2a04>
   13a6c:	ldrb	r3, [r0, #2]
   13a70:	ldr	r5, [pc, #256]	; 13b78 <fputs@plt+0x2a30>
   13a74:	add	r3, r5, r3
   13a78:	ldrb	r3, [r3, #320]	; 0x140
   13a7c:	ands	r3, r3, #8
   13a80:	addne	r0, r0, #2
   13a84:	bne	13aec <fputs@plt+0x29a4>
   13a88:	mov	r2, r0
   13a8c:	ldrb	ip, [r2], #1
   13a90:	cmp	ip, #48	; 0x30
   13a94:	beq	13b54 <fputs@plt+0x2a0c>
   13a98:	sub	ip, r0, #1
   13a9c:	mov	r4, #0
   13aa0:	add	r0, r0, #10
   13aa4:	mov	r5, #0
   13aa8:	mov	lr, #10
   13aac:	ldrb	r2, [ip, #1]!
   13ab0:	sub	r2, r2, #48	; 0x30
   13ab4:	cmp	r2, #9
   13ab8:	bls	13b5c <fputs@plt+0x2a14>
   13abc:	subs	r6, r4, r3
   13ac0:	sbc	r7, r5, r3, asr #31
   13ac4:	cmp	r6, #-2147483648	; 0x80000000
   13ac8:	sbcs	r2, r7, #0
   13acc:	bge	13b24 <fputs@plt+0x29dc>
   13ad0:	cmp	r3, #0
   13ad4:	beq	13ae0 <fputs@plt+0x2998>
   13ad8:	rsbs	r4, r4, #0
   13adc:	rsc	r5, r5, #0
   13ae0:	str	r4, [r1]
   13ae4:	b	13b44 <fputs@plt+0x29fc>
   13ae8:	mov	r0, r3
   13aec:	mov	r3, r0
   13af0:	ldrb	r2, [r3], #1
   13af4:	cmp	r2, #48	; 0x30
   13af8:	beq	13ae8 <fputs@plt+0x29a0>
   13afc:	sub	r6, r0, #1
   13b00:	add	r2, r0, #8
   13b04:	mov	r4, #0
   13b08:	ldrb	r0, [r6, #1]!
   13b0c:	add	r3, r5, r0
   13b10:	ldrb	r3, [r3, #320]	; 0x140
   13b14:	ands	r3, r3, #8
   13b18:	beq	13b38 <fputs@plt+0x29f0>
   13b1c:	cmp	r2, r6
   13b20:	bne	13b2c <fputs@plt+0x29e4>
   13b24:	mov	r0, #0
   13b28:	pop	{r4, r5, r6, r7, r8, pc}
   13b2c:	bl	13a1c <fputs@plt+0x28d4>
   13b30:	add	r4, r0, r4, lsl #4
   13b34:	b	13b08 <fputs@plt+0x29c0>
   13b38:	cmp	r4, #0
   13b3c:	strge	r4, [r1]
   13b40:	blt	13b24 <fputs@plt+0x29dc>
   13b44:	mov	r0, #1
   13b48:	pop	{r4, r5, r6, r7, r8, pc}
   13b4c:	mov	r3, #0
   13b50:	b	13a88 <fputs@plt+0x2940>
   13b54:	mov	r0, r2
   13b58:	b	13a88 <fputs@plt+0x2940>
   13b5c:	umull	r6, r7, r4, lr
   13b60:	mla	r7, lr, r5, r7
   13b64:	adds	r4, r6, r2
   13b68:	adc	r5, r7, r2, asr #31
   13b6c:	cmp	r0, ip
   13b70:	bne	13aac <fputs@plt+0x2964>
   13b74:	b	13b24 <fputs@plt+0x29dc>
   13b78:			; <UNDEFINED> instruction: 0x00072ab0
   13b7c:	mov	r3, #0
   13b80:	push	{r0, r1, r2, lr}
   13b84:	cmp	r0, r3
   13b88:	str	r3, [sp, #4]
   13b8c:	beq	13b98 <fputs@plt+0x2a50>
   13b90:	add	r1, sp, #4
   13b94:	bl	13a30 <fputs@plt+0x28e8>
   13b98:	ldr	r0, [sp, #4]
   13b9c:	add	sp, sp, #12
   13ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ba4:	cmp	r2, #0
   13ba8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13bac:	strd	r2, [sp]
   13bb0:	sbcs	r3, r3, #0
   13bb4:	ldrd	r4, [r0]
   13bb8:	blt	13c0c <fputs@plt+0x2ac4>
   13bbc:	cmp	r4, #1
   13bc0:	sbcs	r3, r5, #0
   13bc4:	blt	13bec <fputs@plt+0x2aa4>
   13bc8:	mvn	r1, #0
   13bcc:	mvn	r3, #-2147483648	; 0x80000000
   13bd0:	subs	sl, r1, r4
   13bd4:	sbc	fp, r3, r5
   13bd8:	ldrd	r2, [sp]
   13bdc:	cmp	sl, r2
   13be0:	sbcs	r3, fp, r3
   13be4:	movlt	r0, #1
   13be8:	blt	13c04 <fputs@plt+0x2abc>
   13bec:	ldr	r3, [sp]
   13bf0:	adds	r2, r4, r3
   13bf4:	ldr	r3, [sp, #4]
   13bf8:	adc	r3, r5, r3
   13bfc:	strd	r2, [r0]
   13c00:	mov	r0, #0
   13c04:	add	sp, sp, #12
   13c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c0c:	cmp	r4, #0
   13c10:	sbcs	r3, r5, #0
   13c14:	bge	13bec <fputs@plt+0x2aa4>
   13c18:	ldr	r3, [sp]
   13c1c:	mov	r1, #1
   13c20:	subs	r6, r1, r4
   13c24:	rsc	r7, r5, #-2147483648	; 0x80000000
   13c28:	adds	r8, r3, r1
   13c2c:	ldr	r3, [sp, #4]
   13c30:	adc	r9, r3, #0
   13c34:	cmp	r8, r6
   13c38:	sbcs	r3, r9, r7
   13c3c:	b	13be4 <fputs@plt+0x2a9c>
   13c40:	cmp	r0, #0
   13c44:	bxge	lr
   13c48:	cmp	r0, #-2147483648	; 0x80000000
   13c4c:	rsbne	r0, r0, #0
   13c50:	mvneq	r0, #-2147483648	; 0x80000000
   13c54:	bx	lr
   13c58:	cmp	r1, #0
   13c5c:	cmpeq	r0, #7
   13c60:	bhi	13d04 <fputs@plt+0x2bbc>
   13c64:	cmp	r1, #0
   13c68:	cmpeq	r0, #1
   13c6c:	bls	13d0c <fputs@plt+0x2bc4>
   13c70:	mov	r3, #40	; 0x28
   13c74:	adds	r0, r0, r0
   13c78:	sub	r3, r3, #10
   13c7c:	adc	r1, r1, r1
   13c80:	sxth	r3, r3
   13c84:	cmp	r1, #0
   13c88:	cmpeq	r0, #7
   13c8c:	bls	13c74 <fputs@plt+0x2b2c>
   13c90:	ldr	r2, [pc, #124]	; 13d14 <fputs@plt+0x2bcc>
   13c94:	and	r0, r0, #7
   13c98:	sub	r3, r3, #10
   13c9c:	lsl	r0, r0, #1
   13ca0:	ldrh	r0, [r2, r0]
   13ca4:	add	r3, r0, r3
   13ca8:	sxth	r0, r3
   13cac:	bx	lr
   13cb0:	lsr	r2, r0, #4
   13cb4:	add	r3, r3, #40	; 0x28
   13cb8:	lsr	ip, r1, #4
   13cbc:	sxth	r3, r3
   13cc0:	orr	r2, r2, r1, lsl #28
   13cc4:	mov	r1, ip
   13cc8:	mov	r0, r2
   13ccc:	cmp	r1, #0
   13cd0:	cmpeq	r0, #255	; 0xff
   13cd4:	bhi	13cb0 <fputs@plt+0x2b68>
   13cd8:	cmp	r1, #0
   13cdc:	cmpeq	r0, #15
   13ce0:	bls	13c90 <fputs@plt+0x2b48>
   13ce4:	lsr	r2, r0, #1
   13ce8:	add	r3, r3, #10
   13cec:	lsr	ip, r1, #1
   13cf0:	sxth	r3, r3
   13cf4:	orr	r2, r2, r1, lsl #31
   13cf8:	mov	r1, ip
   13cfc:	mov	r0, r2
   13d00:	b	13cd8 <fputs@plt+0x2b90>
   13d04:	mov	r3, #40	; 0x28
   13d08:	b	13ccc <fputs@plt+0x2b84>
   13d0c:	mov	r0, #0
   13d10:	bx	lr
   13d14:	strdeq	r2, [r7], -r0
   13d18:	ldr	r1, [pc, #40]	; 13d48 <fputs@plt+0x2c00>
   13d1c:	mov	r3, #0
   13d20:	ldrb	r2, [r0], #1
   13d24:	cmp	r2, #0
   13d28:	bne	13d34 <fputs@plt+0x2bec>
   13d2c:	mov	r0, r3
   13d30:	bx	lr
   13d34:	add	r2, r1, r2
   13d38:	ldrb	r2, [r2, #64]	; 0x40
   13d3c:	eor	r2, r2, r3, lsl #3
   13d40:	eor	r3, r3, r2
   13d44:	b	13d20 <fputs@plt+0x2bd8>
   13d48:			; <UNDEFINED> instruction: 0x00072ab0
   13d4c:	push	{r4, r5, r6, r7, r8, lr}
   13d50:	mov	r4, r0
   13d54:	mov	r7, r1
   13d58:	mov	r8, r2
   13d5c:	ldr	r6, [r0, #12]
   13d60:	cmp	r6, #0
   13d64:	moveq	r0, r6
   13d68:	ldrdeq	r4, [r4, #4]
   13d6c:	beq	13d90 <fputs@plt+0x2c48>
   13d70:	mov	r0, r1
   13d74:	bl	13d18 <fputs@plt+0x2bd0>
   13d78:	ldr	r3, [r4]
   13d7c:	udiv	r2, r0, r3
   13d80:	mls	r0, r2, r3, r0
   13d84:	add	r3, r6, r0, lsl #3
   13d88:	ldr	r4, [r6, r0, lsl #3]
   13d8c:	ldr	r5, [r3, #4]
   13d90:	str	r0, [r8]
   13d94:	cmp	r4, #0
   13d98:	bne	13da8 <fputs@plt+0x2c60>
   13d9c:	mov	r5, r4
   13da0:	mov	r0, r5
   13da4:	pop	{r4, r5, r6, r7, r8, pc}
   13da8:	mov	r1, r7
   13dac:	ldr	r0, [r5, #12]
   13db0:	sub	r4, r4, #1
   13db4:	bl	12f2c <fputs@plt+0x1de4>
   13db8:	cmp	r0, #0
   13dbc:	beq	13da0 <fputs@plt+0x2c58>
   13dc0:	ldr	r5, [r5]
   13dc4:	b	13d94 <fputs@plt+0x2c4c>
   13dc8:	push	{r0, r1, r2, lr}
   13dcc:	add	r2, sp, #4
   13dd0:	bl	13d4c <fputs@plt+0x2c04>
   13dd4:	cmp	r0, #0
   13dd8:	ldrne	r0, [r0, #8]
   13ddc:	add	sp, sp, #12
   13de0:	pop	{pc}		; (ldr pc, [sp], #4)
   13de4:	ldr	r3, [r0, #8]
   13de8:	cmp	r3, #0
   13dec:	beq	13e40 <fputs@plt+0x2cf8>
   13df0:	ldr	r3, [pc, #80]	; 13e48 <fputs@plt+0x2d00>
   13df4:	push	{r4, lr}
   13df8:	sub	sp, sp, #104	; 0x68
   13dfc:	mov	r4, r0
   13e00:	mov	r1, sp
   13e04:	ldr	r0, [r0, #32]
   13e08:	ldr	r3, [r3, #324]	; 0x144
   13e0c:	blx	r3
   13e10:	cmp	r0, #0
   13e14:	movne	r0, #1
   13e18:	bne	13e38 <fputs@plt+0x2cf0>
   13e1c:	ldr	r3, [r4, #8]
   13e20:	ldrd	r0, [r3, #8]
   13e24:	ldrd	r2, [sp, #96]	; 0x60
   13e28:	cmp	r1, r3
   13e2c:	cmpeq	r0, r2
   13e30:	movne	r0, #1
   13e34:	moveq	r0, #0
   13e38:	add	sp, sp, #104	; 0x68
   13e3c:	pop	{r4, pc}
   13e40:	mov	r0, r3
   13e44:	bx	lr
   13e48:	andeq	fp, r8, r0, lsr r1
   13e4c:	mov	r0, #0
   13e50:	str	r0, [r1]
   13e54:	bx	lr
   13e58:	mov	r0, #0
   13e5c:	bx	lr
   13e60:	ldr	r3, [pc, #40]	; 13e90 <fputs@plt+0x2d48>
   13e64:	push	{r4, lr}
   13e68:	mov	r4, r1
   13e6c:	mov	r1, #0
   13e70:	ldr	r0, [r0, #24]
   13e74:	ldr	r3, [r3, #300]	; 0x12c
   13e78:	blx	r3
   13e7c:	clz	r0, r0
   13e80:	lsr	r0, r0, #5
   13e84:	str	r0, [r4]
   13e88:	mov	r0, #0
   13e8c:	pop	{r4, pc}
   13e90:	andeq	fp, r8, r0, lsr r1
   13e94:	mov	r0, #4096	; 0x1000
   13e98:	bx	lr
   13e9c:	ldrh	r3, [r0, #18]
   13ea0:	tst	r3, #16
   13ea4:	movne	r0, #4096	; 0x1000
   13ea8:	moveq	r0, #0
   13eac:	bx	lr
   13eb0:	ldr	r3, [pc, #24]	; 13ed0 <fputs@plt+0x2d88>
   13eb4:	push	{r4, lr}
   13eb8:	ldr	r3, [r3, #576]	; 0x240
   13ebc:	blx	r3
   13ec0:	cmp	r0, #32768	; 0x8000
   13ec4:	asrge	r0, r0, #15
   13ec8:	movlt	r0, #1
   13ecc:	pop	{r4, pc}
   13ed0:	andeq	fp, r8, r0, lsr r1
   13ed4:	push	{r4, lr}
   13ed8:	mov	r4, r0
   13edc:	ldr	r0, [r0, #72]	; 0x48
   13ee0:	cmp	r0, #0
   13ee4:	popeq	{r4, pc}
   13ee8:	ldr	r3, [pc, #36]	; 13f14 <fputs@plt+0x2dcc>
   13eec:	ldr	r1, [r4, #56]	; 0x38
   13ef0:	ldr	r3, [r3, #552]	; 0x228
   13ef4:	blx	r3
   13ef8:	mov	r3, #0
   13efc:	mov	r2, #0
   13f00:	str	r3, [r4, #72]	; 0x48
   13f04:	mov	r3, #0
   13f08:	strd	r2, [r4, #48]	; 0x30
   13f0c:	strd	r2, [r4, #56]	; 0x38
   13f10:	pop	{r4, pc}
   13f14:	andeq	fp, r8, r0, lsr r1
   13f18:	push	{r4, lr}
   13f1c:	ldr	r3, [sp, #8]
   13f20:	cmp	r3, #0
   13f24:	beq	13f3c <fputs@plt+0x2df4>
   13f28:	ldr	r3, [r0, #44]	; 0x2c
   13f2c:	sub	r3, r3, #1
   13f30:	str	r3, [r0, #44]	; 0x2c
   13f34:	mov	r0, #0
   13f38:	pop	{r4, pc}
   13f3c:	bl	13ed4 <fputs@plt+0x2d8c>
   13f40:	b	13f34 <fputs@plt+0x2dec>
   13f44:	ldr	r0, [pc]	; 13f4c <fputs@plt+0x2e04>
   13f48:	bx	lr
   13f4c:	andeq	r2, r7, r0, lsl #26
   13f50:	ldr	r0, [pc]	; 13f58 <fputs@plt+0x2e10>
   13f54:	bx	lr
   13f58:	andeq	r2, r7, ip, asr #26
   13f5c:	ldr	r0, [pc]	; 13f64 <fputs@plt+0x2e1c>
   13f60:	bx	lr
   13f64:	muleq	r7, r8, sp
   13f68:	ldr	r3, [r0]
   13f6c:	sub	r1, r1, #1
   13f70:	cmp	r3, r1
   13f74:	bhi	13f98 <fputs@plt+0x2e50>
   13f78:	mov	r0, #0
   13f7c:	bx	lr
   13f80:	udiv	r3, r1, r2
   13f84:	add	r0, r0, r3, lsl #2
   13f88:	mls	r1, r2, r3, r1
   13f8c:	ldr	r0, [r0, #12]
   13f90:	cmp	r0, #0
   13f94:	bxeq	lr
   13f98:	ldr	r2, [r0, #8]
   13f9c:	cmp	r2, #0
   13fa0:	bne	13f80 <fputs@plt+0x2e38>
   13fa4:	ldr	r3, [r0]
   13fa8:	cmp	r3, #4000	; 0xfa0
   13fac:	addhi	ip, r1, #1
   13fb0:	movhi	r2, #125	; 0x7d
   13fb4:	bhi	13fdc <fputs@plt+0x2e94>
   13fb8:	add	r0, r0, r1, lsr #3
   13fbc:	and	r1, r1, #7
   13fc0:	ldrb	r0, [r0, #12]
   13fc4:	asr	r0, r0, r1
   13fc8:	and	r0, r0, #1
   13fcc:	bx	lr
   13fd0:	cmp	r3, ip
   13fd4:	beq	13ff8 <fputs@plt+0x2eb0>
   13fd8:	add	r1, r1, #1
   13fdc:	udiv	r3, r1, r2
   13fe0:	mls	r1, r2, r3, r1
   13fe4:	add	r3, r0, r1, lsl #2
   13fe8:	ldr	r3, [r3, #12]
   13fec:	cmp	r3, #0
   13ff0:	bne	13fd0 <fputs@plt+0x2e88>
   13ff4:	b	13f78 <fputs@plt+0x2e30>
   13ff8:	mov	r0, #1
   13ffc:	bx	lr
   14000:	tst	r1, #1
   14004:	ldr	r3, [r0, #28]
   14008:	beq	14074 <fputs@plt+0x2f2c>
   1400c:	ldr	r2, [r3, #8]
   14010:	ldr	ip, [r0, #36]	; 0x24
   14014:	cmp	r2, r0
   14018:	bne	1402c <fputs@plt+0x2ee4>
   1401c:	cmp	ip, #0
   14020:	mov	r2, ip
   14024:	bne	14178 <fputs@plt+0x3030>
   14028:	str	ip, [r3, #8]
   1402c:	ldr	r2, [r0, #32]
   14030:	cmp	r2, #0
   14034:	strne	ip, [r2, #36]	; 0x24
   14038:	streq	ip, [r3, #4]
   1403c:	ldr	ip, [r0, #36]	; 0x24
   14040:	cmp	ip, #0
   14044:	strne	r2, [ip, #32]
   14048:	bne	14068 <fputs@plt+0x2f20>
   1404c:	cmp	r2, #0
   14050:	str	r2, [r3]
   14054:	bne	14068 <fputs@plt+0x2f20>
   14058:	ldrb	r2, [r3, #32]
   1405c:	cmp	r2, #0
   14060:	movne	r2, #2
   14064:	strbne	r2, [r3, #33]	; 0x21
   14068:	mov	r2, #0
   1406c:	str	r2, [r0, #32]
   14070:	str	r2, [r0, #36]	; 0x24
   14074:	tst	r1, #2
   14078:	bxeq	lr
   1407c:	ldr	r2, [r3]
   14080:	cmp	r2, #0
   14084:	str	r2, [r0, #32]
   14088:	strne	r0, [r2, #36]	; 0x24
   1408c:	bne	140a4 <fputs@plt+0x2f5c>
   14090:	ldrb	r2, [r3, #32]
   14094:	str	r0, [r3, #4]
   14098:	cmp	r2, #0
   1409c:	movne	r2, #1
   140a0:	strbne	r2, [r3, #33]	; 0x21
   140a4:	ldr	r2, [r3, #8]
   140a8:	str	r0, [r3]
   140ac:	cmp	r2, #0
   140b0:	bxne	lr
   140b4:	ldrh	r2, [r0, #24]
   140b8:	tst	r2, #8
   140bc:	streq	r0, [r3, #8]
   140c0:	bx	lr
   140c4:	ldr	r2, [r2, #36]	; 0x24
   140c8:	cmp	r2, #0
   140cc:	beq	140dc <fputs@plt+0x2f94>
   140d0:	ldrh	lr, [r2, #24]
   140d4:	tst	lr, #8
   140d8:	bne	140c4 <fputs@plt+0x2f7c>
   140dc:	str	r2, [r3, #8]
   140e0:	ldr	r2, [r0, #32]
   140e4:	cmp	r2, #0
   140e8:	strne	ip, [r2, #36]	; 0x24
   140ec:	streq	ip, [r3, #4]
   140f0:	ldr	ip, [r0, #36]	; 0x24
   140f4:	cmp	ip, #0
   140f8:	strne	r2, [ip, #32]
   140fc:	bne	1411c <fputs@plt+0x2fd4>
   14100:	cmp	r2, #0
   14104:	str	r2, [r3]
   14108:	bne	1411c <fputs@plt+0x2fd4>
   1410c:	ldrb	r2, [r3, #32]
   14110:	cmp	r2, #0
   14114:	movne	r2, #2
   14118:	strbne	r2, [r3, #33]	; 0x21
   1411c:	mov	r2, #0
   14120:	tst	r1, #2
   14124:	str	r2, [r0, #32]
   14128:	str	r2, [r0, #36]	; 0x24
   1412c:	popeq	{pc}		; (ldreq pc, [sp], #4)
   14130:	ldr	r2, [r3]
   14134:	cmp	r2, #0
   14138:	str	r2, [r0, #32]
   1413c:	strne	r0, [r2, #36]	; 0x24
   14140:	bne	14158 <fputs@plt+0x3010>
   14144:	ldrb	r2, [r3, #32]
   14148:	str	r0, [r3, #4]
   1414c:	cmp	r2, #0
   14150:	movne	r2, #1
   14154:	strbne	r2, [r3, #33]	; 0x21
   14158:	ldr	r2, [r3, #8]
   1415c:	str	r0, [r3]
   14160:	cmp	r2, #0
   14164:	popne	{pc}		; (ldrne pc, [sp], #4)
   14168:	ldrh	r2, [r0, #24]
   1416c:	tst	r2, #8
   14170:	streq	r0, [r3, #8]
   14174:	pop	{pc}		; (ldr pc, [sp], #4)
   14178:	push	{lr}		; (str lr, [sp, #-4]!)
   1417c:	b	140d0 <fputs@plt+0x2f88>
   14180:	ldr	r3, [r0, #28]
   14184:	ldrb	r2, [r3, #32]
   14188:	cmp	r2, #0
   1418c:	bxeq	lr
   14190:	push	{lr}		; (str lr, [sp, #-4]!)
   14194:	ldr	r2, [pc, #24]	; 141b4 <fputs@plt+0x306c>
   14198:	ldr	r1, [r0]
   1419c:	ldr	r0, [r3, #44]	; 0x2c
   141a0:	ldr	lr, [r2, #140]	; 0x8c
   141a4:	mov	r2, #0
   141a8:	mov	r3, lr
   141ac:	pop	{lr}		; (ldr lr, [sp], #4)
   141b0:	bx	r3
   141b4:	andeq	fp, r8, r0, lsr r1
   141b8:	mov	r3, r0
   141bc:	ldr	r0, [r0, #16]
   141c0:	cmp	r0, #0
   141c4:	bxge	lr
   141c8:	push	{r4, lr}
   141cc:	ldrd	r2, [r3, #24]
   141d0:	ldr	r1, [pc, #16]	; 141e8 <fputs@plt+0x30a0>
   141d4:	add	r2, r2, r3
   141d8:	asr	r3, r2, #31
   141dc:	smull	r0, r1, r0, r1
   141e0:	bl	6fac8 <fputs@plt+0x5e980>
   141e4:	pop	{r4, pc}
   141e8:			; <UNDEFINED> instruction: 0xfffffc00
   141ec:	ldr	r1, [r0, #28]
   141f0:	ldr	r3, [r1, #12]
   141f4:	sub	r3, r3, #1
   141f8:	str	r3, [r1, #12]
   141fc:	ldrh	r3, [r0, #26]
   14200:	sub	r3, r3, #1
   14204:	sxth	r3, r3
   14208:	cmp	r3, #0
   1420c:	strh	r3, [r0, #26]
   14210:	bxne	lr
   14214:	ldrh	r3, [r0, #24]
   14218:	tst	r3, #1
   1421c:	beq	14224 <fputs@plt+0x30dc>
   14220:	b	14180 <fputs@plt+0x3038>
   14224:	ldr	r3, [r0, #36]	; 0x24
   14228:	cmp	r3, #0
   1422c:	bxeq	lr
   14230:	mov	r1, #3
   14234:	b	14000 <fputs@plt+0x2eb8>
   14238:	ldrh	r3, [r0, #24]
   1423c:	push	{r4, lr}
   14240:	mov	r4, r0
   14244:	tst	r3, #2
   14248:	beq	14254 <fputs@plt+0x310c>
   1424c:	mov	r1, #1
   14250:	bl	14000 <fputs@plt+0x2eb8>
   14254:	ldr	r1, [r4]
   14258:	ldr	r3, [r4, #28]
   1425c:	ldr	r2, [r3, #12]
   14260:	ldr	r0, [r3, #44]	; 0x2c
   14264:	sub	r2, r2, #1
   14268:	str	r2, [r3, #12]
   1426c:	ldr	r2, [pc, #16]	; 14284 <fputs@plt+0x313c>
   14270:	ldr	lr, [r2, #140]	; 0x8c
   14274:	mov	r2, #1
   14278:	mov	r3, lr
   1427c:	pop	{r4, lr}
   14280:	bx	r3
   14284:	andeq	fp, r8, r0, lsr r1
   14288:	ldrh	r1, [r0, #24]
   1428c:	tst	r1, #33	; 0x21
   14290:	bxeq	lr
   14294:	bic	r3, r1, #32
   14298:	tst	r1, #1
   1429c:	uxth	r3, r3
   142a0:	bne	142ac <fputs@plt+0x3164>
   142a4:	strh	r3, [r0, #24]
   142a8:	bx	lr
   142ac:	eor	r3, r3, #3
   142b0:	mov	r1, #2
   142b4:	strh	r3, [r0, #24]
   142b8:	b	14000 <fputs@plt+0x2eb8>
   142bc:	push	{r4, r5, r6, lr}
   142c0:	mov	r4, r0
   142c4:	mov	r5, r1
   142c8:	ldr	r3, [pc, #60]	; 1430c <fputs@plt+0x31c4>
   142cc:	ldr	r0, [r0, #28]
   142d0:	ldr	r2, [r4, #20]
   142d4:	ldr	r6, [r3, #144]	; 0x90
   142d8:	mov	r3, r1
   142dc:	ldr	r1, [r4]
   142e0:	ldr	r0, [r0, #44]	; 0x2c
   142e4:	blx	r6
   142e8:	ldrh	r3, [r4, #24]
   142ec:	str	r5, [r4, #20]
   142f0:	and	r3, r3, #10
   142f4:	cmp	r3, #10
   142f8:	popne	{r4, r5, r6, pc}
   142fc:	mov	r0, r4
   14300:	mov	r1, #3
   14304:	pop	{r4, r5, r6, lr}
   14308:	b	14000 <fputs@plt+0x2eb8>
   1430c:	andeq	fp, r8, r0, lsr r1
   14310:	sub	sp, sp, #40	; 0x28
   14314:	mov	r3, sp
   14318:	cmp	r0, #0
   1431c:	cmpne	r1, #0
   14320:	bne	1433c <fputs@plt+0x31f4>
   14324:	cmp	r0, #0
   14328:	movne	r1, r0
   1432c:	str	r1, [r3, #12]
   14330:	ldr	r0, [sp, #12]
   14334:	add	sp, sp, #40	; 0x28
   14338:	bx	lr
   1433c:	ldr	ip, [r0, #20]
   14340:	ldr	r2, [r1, #20]
   14344:	cmp	ip, r2
   14348:	strcc	r0, [r3, #12]
   1434c:	movcc	r3, r0
   14350:	strcs	r1, [r3, #12]
   14354:	movcs	r3, r1
   14358:	ldrcc	r0, [r0, #12]
   1435c:	ldrcs	r1, [r1, #12]
   14360:	b	14318 <fputs@plt+0x31d0>
   14364:	ldr	r2, [r0, #20]
   14368:	ldr	r1, [r0, #24]
   1436c:	ldr	ip, [r0, #28]
   14370:	str	r1, [ip, #24]
   14374:	str	ip, [r1, #28]
   14378:	mov	r1, #0
   1437c:	str	r1, [r0, #24]
   14380:	str	r1, [r0, #28]
   14384:	mov	r1, #1
   14388:	strb	r1, [r0, #12]
   1438c:	ldr	r3, [r2, #36]	; 0x24
   14390:	sub	r3, r3, #1
   14394:	str	r3, [r2, #36]	; 0x24
   14398:	bx	lr
   1439c:	ldr	r0, [r0, #40]	; 0x28
   143a0:	bx	lr
   143a4:	push	{r4, lr}
   143a8:	ldr	lr, [r0, #44]	; 0x2c
   143ac:	ldr	r4, [r0, #48]	; 0x30
   143b0:	udiv	ip, r2, lr
   143b4:	mls	r2, ip, lr, r2
   143b8:	add	r2, r4, r2, lsl #2
   143bc:	ldr	ip, [r2]
   143c0:	cmp	ip, r1
   143c4:	bne	143f8 <fputs@plt+0x32b0>
   143c8:	ldr	ip, [r1, #16]
   143cc:	str	ip, [r2]
   143d0:	udiv	r2, r3, lr
   143d4:	str	r3, [r1, #8]
   143d8:	mls	r2, lr, r2, r3
   143dc:	ldr	ip, [r4, r2, lsl #2]
   143e0:	str	ip, [r1, #16]
   143e4:	str	r1, [r4, r2, lsl #2]
   143e8:	ldr	r2, [r0, #32]
   143ec:	cmp	r2, r3
   143f0:	strcc	r3, [r0, #32]
   143f4:	pop	{r4, pc}
   143f8:	add	r2, ip, #16
   143fc:	b	143bc <fputs@plt+0x3274>
   14400:	push	{r4, r5, r6, r7, lr}
   14404:	sub	sp, sp, #20
   14408:	mov	r3, sp
   1440c:	cmp	r0, #0
   14410:	cmpne	r1, #0
   14414:	bne	14430 <fputs@plt+0x32e8>
   14418:	cmp	r0, #0
   1441c:	moveq	r0, r1
   14420:	str	r0, [r3, #8]
   14424:	ldr	r0, [sp, #8]
   14428:	add	sp, sp, #20
   1442c:	pop	{r4, r5, r6, r7, pc}
   14430:	ldrd	r4, [r0]
   14434:	ldrd	r6, [r1]
   14438:	cmp	r4, r6
   1443c:	sbcs	r2, r5, r7
   14440:	strlt	r0, [r3, #8]
   14444:	movlt	r3, r0
   14448:	blt	14464 <fputs@plt+0x331c>
   1444c:	cmp	r6, r4
   14450:	sbcs	r2, r7, r5
   14454:	strlt	r1, [r3, #8]
   14458:	movlt	r3, r1
   1445c:	ldrlt	r1, [r1, #8]
   14460:	blt	1440c <fputs@plt+0x32c4>
   14464:	ldr	r0, [r0, #8]
   14468:	b	1440c <fputs@plt+0x32c4>
   1446c:	push	{r0, r1, r2, r4, r5, lr}
   14470:	mov	r4, r0
   14474:	mov	r5, r2
   14478:	ldr	r0, [r0, #12]
   1447c:	cmp	r0, #0
   14480:	moveq	r3, r1
   14484:	streq	r4, [r3]
   14488:	beq	1449c <fputs@plt+0x3354>
   1448c:	add	r2, sp, #4
   14490:	bl	1446c <fputs@plt+0x3324>
   14494:	ldr	r3, [sp, #4]
   14498:	str	r4, [r3, #8]
   1449c:	ldr	r0, [r4, #8]
   144a0:	cmp	r0, #0
   144a4:	streq	r4, [r5]
   144a8:	beq	144b8 <fputs@plt+0x3370>
   144ac:	mov	r2, r5
   144b0:	add	r1, r4, #8
   144b4:	bl	1446c <fputs@plt+0x3324>
   144b8:	add	sp, sp, #12
   144bc:	pop	{r4, r5, pc}
   144c0:	ldr	r3, [r0]
   144c4:	cmp	r3, #0
   144c8:	beq	14538 <fputs@plt+0x33f0>
   144cc:	cmp	r1, #1
   144d0:	push	{r4, r5, r6, lr}
   144d4:	mov	r4, r0
   144d8:	bne	144f8 <fputs@plt+0x33b0>
   144dc:	ldr	r2, [r3, #8]
   144e0:	str	r2, [r0]
   144e4:	mov	r2, #0
   144e8:	str	r2, [r3, #8]
   144ec:	str	r2, [r3, #12]
   144f0:	mov	r0, r3
   144f4:	pop	{r4, r5, r6, pc}
   144f8:	sub	r5, r1, #1
   144fc:	mov	r1, r5
   14500:	bl	144c0 <fputs@plt+0x3378>
   14504:	ldr	r6, [r4]
   14508:	mov	r3, r0
   1450c:	cmp	r6, #0
   14510:	beq	144f0 <fputs@plt+0x33a8>
   14514:	str	r3, [r6, #12]
   14518:	mov	r1, r5
   1451c:	mov	r0, r4
   14520:	ldr	r3, [r6, #8]
   14524:	str	r3, [r4]
   14528:	bl	144c0 <fputs@plt+0x3378>
   1452c:	mov	r3, r6
   14530:	str	r0, [r6, #8]
   14534:	b	144f0 <fputs@plt+0x33a8>
   14538:	mov	r0, r3
   1453c:	bx	lr
   14540:	ldr	r3, [r0, #8]
   14544:	push	{r0, r1, r2, r4, r5, lr}
   14548:	mov	r5, #1
   1454c:	str	r3, [sp, #4]
   14550:	mov	r3, #0
   14554:	str	r3, [r0, #8]
   14558:	str	r3, [r0, #12]
   1455c:	ldr	r4, [sp, #4]
   14560:	cmp	r4, #0
   14564:	bne	14570 <fputs@plt+0x3428>
   14568:	add	sp, sp, #12
   1456c:	pop	{r4, r5, pc}
   14570:	ldr	r3, [r4, #8]
   14574:	mov	r1, r5
   14578:	add	r5, r5, #1
   1457c:	str	r0, [r4, #12]
   14580:	add	r0, sp, #4
   14584:	str	r3, [sp, #4]
   14588:	bl	144c0 <fputs@plt+0x3378>
   1458c:	str	r0, [r4, #8]
   14590:	mov	r0, r4
   14594:	b	1455c <fputs@plt+0x3414>
   14598:	push	{r4, r5, r6, lr}
   1459c:	mov	r4, r0
   145a0:	ldr	r0, [r0, #64]	; 0x40
   145a4:	ldr	r3, [r0]
   145a8:	cmp	r3, #0
   145ac:	beq	145dc <fputs@plt+0x3494>
   145b0:	ldrb	r2, [r4, #14]
   145b4:	mov	r5, r1
   145b8:	cmp	r2, #0
   145bc:	movne	r0, #0
   145c0:	bne	145cc <fputs@plt+0x3484>
   145c4:	ldr	r3, [r3, #32]
   145c8:	blx	r3
   145cc:	ldrb	r3, [r4, #18]
   145d0:	cmp	r3, #5
   145d4:	strbne	r5, [r4, #18]
   145d8:	pop	{r4, r5, r6, pc}
   145dc:	mov	r0, r3
   145e0:	pop	{r4, r5, r6, pc}
   145e4:	push	{r4, r5, r6, lr}
   145e8:	ldrd	r4, [r0, #80]	; 0x50
   145ec:	orrs	r3, r4, r5
   145f0:	beq	1461c <fputs@plt+0x34d4>
   145f4:	ldr	r6, [r0, #156]	; 0x9c
   145f8:	subs	r0, r4, #1
   145fc:	mov	r3, #0
   14600:	sbc	r1, r5, #0
   14604:	mov	r2, r6
   14608:	bl	6fac8 <fputs@plt+0x5e980>
   1460c:	adds	r0, r0, #1
   14610:	adc	r1, r1, #0
   14614:	umull	r4, r5, r0, r6
   14618:	mla	r5, r6, r1, r5
   1461c:	mov	r0, r4
   14620:	mov	r1, r5
   14624:	pop	{r4, r5, r6, pc}
   14628:	uxtb	r3, r1
   1462c:	cmp	r3, #10
   14630:	cmpne	r3, #13
   14634:	moveq	r3, #6
   14638:	streq	r1, [r0, #44]	; 0x2c
   1463c:	strbeq	r3, [r0, #17]
   14640:	mov	r0, r1
   14644:	bx	lr
   14648:	push	{r0, r1, r2, r4, r5, lr}
   1464c:	mov	r3, r0
   14650:	ldr	r0, [r0, #64]	; 0x40
   14654:	ldr	r2, [r0]
   14658:	cmp	r2, #0
   1465c:	beq	14694 <fputs@plt+0x354c>
   14660:	ldr	r2, [r2]
   14664:	cmp	r2, #2
   14668:	ble	14694 <fputs@plt+0x354c>
   1466c:	ldrd	r4, [r3, #136]	; 0x88
   14670:	mov	r1, #18
   14674:	cmp	r4, #1
   14678:	strd	r4, [sp]
   1467c:	sbcs	r2, r5, #0
   14680:	movge	r2, #1
   14684:	movlt	r2, #0
   14688:	strb	r2, [r3, #23]
   1468c:	mov	r2, sp
   14690:	bl	12c40 <fputs@plt+0x1af8>
   14694:	add	sp, sp, #12
   14698:	pop	{r4, r5, pc}
   1469c:	ldrb	r3, [r0, #13]
   146a0:	cmp	r3, #0
   146a4:	beq	146f4 <fputs@plt+0x35ac>
   146a8:	mov	r3, #1
   146ac:	strb	r3, [r0, #7]
   146b0:	mov	r3, #0
   146b4:	strh	r3, [r0, #8]
   146b8:	mov	r3, #0
   146bc:	strb	r3, [r0, #12]
   146c0:	ldrb	r2, [r0, #8]
   146c4:	strb	r3, [r0, #10]
   146c8:	ldrb	r3, [r0, #12]
   146cc:	cmp	r2, #0
   146d0:	strb	r3, [r0, #11]
   146d4:	orrne	r3, r3, #32
   146d8:	strbne	r3, [r0, #11]
   146dc:	tst	r1, #32
   146e0:	ldrb	r3, [r0, #21]
   146e4:	andne	r3, r3, #254	; 0xfe
   146e8:	orreq	r3, r3, #1
   146ec:	strb	r3, [r0, #21]
   146f0:	bx	lr
   146f4:	and	r3, r1, #7
   146f8:	sub	r2, r3, #1
   146fc:	cmp	r3, #2
   14700:	clz	r2, r2
   14704:	lsr	r2, r2, #5
   14708:	strb	r2, [r0, #7]
   1470c:	movls	r2, #0
   14710:	movhi	r2, #1
   14714:	cmp	r3, #4
   14718:	strb	r2, [r0, #8]
   1471c:	movne	r2, #0
   14720:	moveq	r2, #1
   14724:	cmp	r3, #1
   14728:	strb	r2, [r0, #9]
   1472c:	beq	146b8 <fputs@plt+0x3570>
   14730:	tst	r1, #8
   14734:	movne	r3, #3
   14738:	bne	146bc <fputs@plt+0x3574>
   1473c:	mov	r3, #2
   14740:	tst	r1, #16
   14744:	strb	r3, [r0, #12]
   14748:	movne	r3, #3
   1474c:	b	146c0 <fputs@plt+0x3578>
   14750:	push	{r4, lr}
   14754:	mov	r4, r0
   14758:	ldrb	r3, [r0, #7]
   1475c:	cmp	r3, #0
   14760:	beq	14774 <fputs@plt+0x362c>
   14764:	add	r1, r4, #88	; 0x58
   14768:	ldr	r0, [r4, #68]	; 0x44
   1476c:	pop	{r4, lr}
   14770:	b	12c28 <fputs@plt+0x1ae0>
   14774:	mov	r1, #2
   14778:	ldr	r0, [r0, #68]	; 0x44
   1477c:	bl	12c1c <fputs@plt+0x1ad4>
   14780:	cmp	r0, #0
   14784:	popne	{r4, pc}
   14788:	b	14764 <fputs@plt+0x361c>
   1478c:	ldrb	r3, [r0, #14]
   14790:	cmp	r3, #0
   14794:	bne	147c8 <fputs@plt+0x3680>
   14798:	ldrb	r3, [r0, #4]
   1479c:	cmp	r3, #0
   147a0:	bne	147d0 <fputs@plt+0x3688>
   147a4:	ldr	r2, [r0, #64]	; 0x40
   147a8:	ldr	r2, [r2]
   147ac:	ldr	r1, [r2]
   147b0:	cmp	r1, #1
   147b4:	ble	147c8 <fputs@plt+0x3680>
   147b8:	ldr	r0, [r2, #52]	; 0x34
   147bc:	adds	r0, r0, #0
   147c0:	movne	r0, #1
   147c4:	bx	lr
   147c8:	mov	r0, #0
   147cc:	bx	lr
   147d0:	mov	r0, #1
   147d4:	bx	lr
   147d8:	cmp	r3, #0
   147dc:	push	{r4, r5, lr}
   147e0:	add	r2, r1, r2
   147e4:	moveq	lr, r3
   147e8:	ldrne	lr, [r3]
   147ec:	ldrne	r3, [r3, #4]
   147f0:	cmp	r0, #0
   147f4:	ldr	ip, [sp, #12]
   147f8:	beq	14828 <fputs@plt+0x36e0>
   147fc:	ldr	r0, [r1], #8
   14800:	add	r0, r3, r0
   14804:	cmp	r2, r1
   14808:	add	lr, lr, r0
   1480c:	ldr	r0, [r1, #-4]
   14810:	add	r0, lr, r0
   14814:	add	r3, r3, r0
   14818:	bhi	147fc <fputs@plt+0x36b4>
   1481c:	str	lr, [ip]
   14820:	str	r3, [ip, #4]
   14824:	pop	{r4, r5, pc}
   14828:	ldr	r4, [r1]
   1482c:	add	r1, r1, #8
   14830:	lsr	r0, r4, #24
   14834:	lsl	r5, r4, #8
   14838:	add	r0, r0, r4, lsl #24
   1483c:	lsr	r4, r4, #8
   14840:	and	r5, r5, #16711680	; 0xff0000
   14844:	add	r0, r0, r3
   14848:	and	r4, r4, #65280	; 0xff00
   1484c:	add	r0, r0, r5
   14850:	add	r0, r0, r4
   14854:	ldr	r4, [r1, #-4]
   14858:	cmp	r2, r1
   1485c:	add	lr, lr, r0
   14860:	lsr	r0, r4, #24
   14864:	add	r0, r0, r4, lsl #24
   14868:	add	r3, r0, r3
   1486c:	lsl	r0, r4, #8
   14870:	lsr	r4, r4, #8
   14874:	and	r0, r0, #16711680	; 0xff0000
   14878:	add	r3, r3, r0
   1487c:	and	r4, r4, #65280	; 0xff00
   14880:	add	r3, r3, r4
   14884:	add	r3, lr, r3
   14888:	bhi	14828 <fputs@plt+0x36e0>
   1488c:	b	1481c <fputs@plt+0x36d4>
   14890:	ldrb	r3, [r0, #43]	; 0x2b
   14894:	cmp	r3, #2
   14898:	bxeq	lr
   1489c:	ldr	r0, [r0, #4]
   148a0:	ldr	r3, [r0]
   148a4:	ldr	r3, [r3, #60]	; 0x3c
   148a8:	bx	r3
   148ac:	ldr	r3, [r0, #216]	; 0xd8
   148b0:	push	{r0, r1, r2, r4, r5, lr}
   148b4:	mov	r4, r0
   148b8:	mov	r5, r1
   148bc:	cmp	r3, #0
   148c0:	beq	148dc <fputs@plt+0x3794>
   148c4:	ldrsh	r2, [r3, #40]	; 0x28
   148c8:	cmp	r2, #0
   148cc:	blt	148dc <fputs@plt+0x3794>
   148d0:	ldr	r0, [r3, #72]	; 0x48
   148d4:	cmp	r0, #0
   148d8:	bne	14928 <fputs@plt+0x37e0>
   148dc:	ldr	r0, [r4, #64]	; 0x40
   148e0:	mov	r3, #0
   148e4:	mov	r2, #0
   148e8:	strd	r2, [sp]
   148ec:	ldr	r3, [r0]
   148f0:	cmp	r3, #0
   148f4:	beq	14908 <fputs@plt+0x37c0>
   148f8:	mov	r1, sp
   148fc:	bl	12c28 <fputs@plt+0x1ae0>
   14900:	cmp	r0, #0
   14904:	bne	1493c <fputs@plt+0x37f4>
   14908:	ldr	r2, [r4, #160]	; 0xa0
   1490c:	ldrd	r0, [sp]
   14910:	asr	r3, r2, #31
   14914:	adds	r0, r2, r0
   14918:	adc	r1, r3, r1
   1491c:	subs	r0, r0, #1
   14920:	sbc	r1, r1, #0
   14924:	bl	6fac8 <fputs@plt+0x5e980>
   14928:	ldr	r3, [r4, #164]	; 0xa4
   1492c:	cmp	r3, r0
   14930:	strcc	r0, [r4, #164]	; 0xa4
   14934:	str	r0, [r5]
   14938:	mov	r0, #0
   1493c:	add	sp, sp, #12
   14940:	pop	{r4, r5, pc}
   14944:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   14948:	mov	r7, r2
   1494c:	mov	r6, r0
   14950:	mov	sl, r1
   14954:	ldrd	r2, [r0, #8]
   14958:	ldrd	r4, [sp, #40]	; 0x28
   1495c:	cmp	r4, r2
   14960:	sbcs	r0, r5, r3
   14964:	bge	149d0 <fputs@plt+0x3888>
   14968:	adds	r8, r4, r7
   1496c:	adc	r9, r5, r7, asr #31
   14970:	cmp	r8, r2
   14974:	sbcs	r0, r9, r3
   14978:	blt	149d0 <fputs@plt+0x3888>
   1497c:	sub	r8, r2, r4
   14980:	ldr	r0, [r6, #4]
   14984:	mov	r2, r8
   14988:	strd	r4, [sp]
   1498c:	bl	12c04 <fputs@plt+0x1abc>
   14990:	cmp	r0, #0
   14994:	bne	149ec <fputs@plt+0x38a4>
   14998:	ldr	r0, [r6, #4]
   1499c:	sub	r7, r7, r8
   149a0:	ldr	r1, [r6, #16]
   149a4:	and	r1, r1, #19
   149a8:	bl	12c1c <fputs@plt+0x1ad4>
   149ac:	adds	r3, r0, #0
   149b0:	movne	r3, #1
   149b4:	cmp	r7, #0
   149b8:	moveq	r3, #1
   149bc:	cmp	r3, #0
   149c0:	bne	149ec <fputs@plt+0x38a4>
   149c4:	adds	r4, r4, r8
   149c8:	add	sl, sl, r8
   149cc:	adc	r5, r5, r8, asr #31
   149d0:	ldr	r0, [r6, #4]
   149d4:	mov	r2, r7
   149d8:	mov	r1, sl
   149dc:	strd	r4, [sp, #40]	; 0x28
   149e0:	add	sp, sp, #8
   149e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   149e8:	b	12c04 <fputs@plt+0x1abc>
   149ec:	add	sp, sp, #8
   149f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   149f4:	cmp	r1, #0
   149f8:	blt	14a24 <fputs@plt+0x38dc>
   149fc:	ldrb	r3, [r0, #13]
   14a00:	cmp	r3, #0
   14a04:	bne	14a24 <fputs@plt+0x38dc>
   14a08:	ldr	r3, [r0, #216]	; 0xd8
   14a0c:	cmp	r3, #0
   14a10:	beq	14a20 <fputs@plt+0x38d8>
   14a14:	ldrb	r3, [r3, #43]	; 0x2b
   14a18:	cmp	r3, #2
   14a1c:	beq	14a24 <fputs@plt+0x38dc>
   14a20:	strb	r1, [r0, #4]
   14a24:	ldrb	r0, [r0, #4]
   14a28:	bx	lr
   14a2c:	ldr	r1, [r0, #20]
   14a30:	mov	r3, #0
   14a34:	cmp	r1, r3
   14a38:	bxle	lr
   14a3c:	ldr	r2, [r0, #16]
   14a40:	add	r2, r2, r3, lsl #4
   14a44:	add	r3, r3, #1
   14a48:	ldr	r2, [r2, #4]
   14a4c:	cmp	r2, #0
   14a50:	ldmne	r2, {r2, ip}
   14a54:	strne	r2, [ip, #4]
   14a58:	b	14a34 <fputs@plt+0x38ec>
   14a5c:	ldrb	r3, [r0, #9]
   14a60:	cmp	r3, #0
   14a64:	beq	14a90 <fputs@plt+0x3948>
   14a68:	ldr	ip, [r0, #4]
   14a6c:	ldr	r3, [ip, #76]	; 0x4c
   14a70:	cmp	r3, r0
   14a74:	beq	14a84 <fputs@plt+0x393c>
   14a78:	ldrh	r3, [ip, #22]
   14a7c:	tst	r3, #32
   14a80:	bne	14aac <fputs@plt+0x3964>
   14a84:	ldr	r3, [ip, #72]	; 0x48
   14a88:	cmp	r3, #0
   14a8c:	bne	14ab4 <fputs@plt+0x396c>
   14a90:	mov	r0, r3
   14a94:	bx	lr
   14a98:	ldr	r3, [r3, #12]
   14a9c:	cmp	r3, #0
   14aa0:	bne	14ab8 <fputs@plt+0x3970>
   14aa4:	mov	r0, r3
   14aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   14aac:	movw	r0, #262	; 0x106
   14ab0:	bx	lr
   14ab4:	push	{lr}		; (str lr, [sp, #-4]!)
   14ab8:	ldr	lr, [r3]
   14abc:	cmp	lr, r0
   14ac0:	beq	14a98 <fputs@plt+0x3950>
   14ac4:	ldr	lr, [r3, #4]
   14ac8:	cmp	lr, r1
   14acc:	bne	14a98 <fputs@plt+0x3950>
   14ad0:	ldrb	lr, [r3, #8]
   14ad4:	cmp	lr, r2
   14ad8:	beq	14a98 <fputs@plt+0x3950>
   14adc:	cmp	r2, #2
   14ae0:	movw	r0, #262	; 0x106
   14ae4:	ldrheq	r3, [ip, #22]
   14ae8:	orreq	r3, r3, #64	; 0x40
   14aec:	strheq	r3, [ip, #22]
   14af0:	pop	{pc}		; (ldr pc, [sp], #4)
   14af4:	cmp	r1, #1
   14af8:	movls	r2, #0
   14afc:	bls	14b3c <fputs@plt+0x39f4>
   14b00:	ldr	r3, [r0, #36]	; 0x24
   14b04:	mov	r2, #5
   14b08:	sub	r1, r1, #2
   14b0c:	ldr	r0, [r0, #32]
   14b10:	udiv	r3, r3, r2
   14b14:	add	r3, r3, #1
   14b18:	udiv	r1, r1, r3
   14b1c:	mul	r1, r3, r1
   14b20:	ldr	r3, [pc, #28]	; 14b44 <fputs@plt+0x39fc>
   14b24:	add	r2, r1, #2
   14b28:	ldr	r3, [r3, #608]	; 0x260
   14b2c:	udiv	r3, r3, r0
   14b30:	add	r3, r3, #1
   14b34:	cmp	r3, r2
   14b38:	addeq	r2, r1, #3
   14b3c:	mov	r0, r2
   14b40:	bx	lr
   14b44:	andeq	fp, r8, r0, lsr r1
   14b48:	push	{r4, r5, lr}
   14b4c:	ldrh	lr, [r0, #12]
   14b50:	ldr	ip, [r2, #12]
   14b54:	ldr	r3, [r0, #52]	; 0x34
   14b58:	sub	r5, ip, lr
   14b5c:	ldr	ip, [r3, #36]	; 0x24
   14b60:	ldrh	r3, [r0, #10]
   14b64:	sub	r4, ip, #4
   14b68:	udiv	ip, r5, r4
   14b6c:	mls	ip, r4, ip, r5
   14b70:	add	ip, ip, lr
   14b74:	cmp	r3, ip
   14b78:	ldr	r3, [r2, #8]
   14b7c:	uxthge	lr, ip
   14b80:	strh	lr, [r2, #16]
   14b84:	add	r3, r3, lr
   14b88:	sub	r3, r3, r1
   14b8c:	add	r3, r3, #4
   14b90:	strh	r3, [r2, #18]
   14b94:	pop	{r4, r5, pc}
   14b98:	push	{r4, lr}
   14b9c:	add	r0, r1, #4
   14ba0:	mov	r1, r2
   14ba4:	mov	r4, r2
   14ba8:	bl	13894 <fputs@plt+0x274c>
   14bac:	add	r0, r0, #4
   14bb0:	mov	r3, #0
   14bb4:	str	r3, [r4, #8]
   14bb8:	str	r3, [r4, #12]
   14bbc:	strh	r3, [r4, #16]
   14bc0:	strh	r0, [r4, #18]
   14bc4:	pop	{r4, pc}
   14bc8:	ldrb	ip, [r1]
   14bcc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14bd0:	cmp	ip, #127	; 0x7f
   14bd4:	movls	lr, r1
   14bd8:	bls	14c0c <fputs@plt+0x3ac4>
   14bdc:	add	r4, r1, #8
   14be0:	and	ip, ip, #127	; 0x7f
   14be4:	mov	lr, r1
   14be8:	ldrb	r3, [lr, #1]!
   14bec:	and	r5, r3, #127	; 0x7f
   14bf0:	lsr	r3, r3, #7
   14bf4:	orr	ip, r5, ip, lsl #7
   14bf8:	cmp	r4, lr
   14bfc:	movls	r3, #0
   14c00:	andhi	r3, r3, #1
   14c04:	cmp	r3, #0
   14c08:	bne	14be8 <fputs@plt+0x3aa0>
   14c0c:	ldrb	r6, [lr, #1]
   14c10:	mov	r5, #0
   14c14:	add	r3, lr, #1
   14c18:	cmp	r5, #0
   14c1c:	uxtb	r4, r6
   14c20:	cmpeq	r4, #127	; 0x7f
   14c24:	bls	14c80 <fputs@plt+0x3b38>
   14c28:	and	r4, r6, #127	; 0x7f
   14c2c:	mov	r5, #0
   14c30:	uxtb	r4, r4
   14c34:	add	r9, lr, #8
   14c38:	mov	r7, r3
   14c3c:	ldrb	r8, [r3, #1]!
   14c40:	lsl	r6, r5, #7
   14c44:	orr	r6, r6, r4, lsr #25
   14c48:	mov	r5, r6
   14c4c:	and	sl, r8, #127	; 0x7f
   14c50:	tst	r8, #128	; 0x80
   14c54:	orr	r4, sl, r4, lsl #7
   14c58:	beq	14c80 <fputs@plt+0x3b38>
   14c5c:	cmp	r3, r9
   14c60:	bne	14c38 <fputs@plt+0x3af0>
   14c64:	lsl	r8, r6, #8
   14c68:	ldrb	r6, [lr, #9]
   14c6c:	add	r3, r7, #2
   14c70:	mov	r7, #0
   14c74:	orr	r8, r8, r4, lsr #24
   14c78:	mov	r5, r8
   14c7c:	orr	r4, r6, r4, lsl #8
   14c80:	ldrh	lr, [r0, #10]
   14c84:	add	r3, r3, #1
   14c88:	strd	r4, [r2]
   14c8c:	str	r3, [r2, #8]
   14c90:	str	ip, [r2, #12]
   14c94:	cmp	lr, ip
   14c98:	bcc	14cc0 <fputs@plt+0x3b78>
   14c9c:	uxth	ip, ip
   14ca0:	sub	r3, r3, r1
   14ca4:	add	r3, ip, r3
   14ca8:	uxth	r3, r3
   14cac:	strh	ip, [r2, #16]
   14cb0:	cmp	r3, #3
   14cb4:	movls	r3, #4
   14cb8:	strh	r3, [r2, #18]
   14cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14cc4:	b	14b48 <fputs@plt+0x3a00>
   14cc8:	ldrb	ip, [r0, #6]
   14ccc:	push	{r4, r5, lr}
   14cd0:	add	r3, r1, ip
   14cd4:	ldrb	ip, [r1, ip]
   14cd8:	cmp	ip, #127	; 0x7f
   14cdc:	bls	14d0c <fputs@plt+0x3bc4>
   14ce0:	add	r4, r3, #8
   14ce4:	and	ip, ip, #127	; 0x7f
   14ce8:	ldrb	lr, [r3, #1]!
   14cec:	and	r5, lr, #127	; 0x7f
   14cf0:	lsr	lr, lr, #7
   14cf4:	orr	ip, r5, ip, lsl #7
   14cf8:	cmp	r4, r3
   14cfc:	movls	lr, #0
   14d00:	andhi	lr, lr, #1
   14d04:	cmp	lr, #0
   14d08:	bne	14ce8 <fputs@plt+0x3ba0>
   14d0c:	mov	lr, #0
   14d10:	add	r3, r3, #1
   14d14:	stm	r2, {ip, lr}
   14d18:	ldrh	lr, [r0, #10]
   14d1c:	str	r3, [r2, #8]
   14d20:	str	ip, [r2, #12]
   14d24:	cmp	lr, ip
   14d28:	bcc	14d50 <fputs@plt+0x3c08>
   14d2c:	uxth	ip, ip
   14d30:	sub	r3, r3, r1
   14d34:	add	r3, ip, r3
   14d38:	uxth	r3, r3
   14d3c:	strh	ip, [r2, #16]
   14d40:	cmp	r3, #3
   14d44:	movls	r3, #4
   14d48:	strh	r3, [r2, #18]
   14d4c:	pop	{r4, r5, pc}
   14d50:	pop	{r4, r5, lr}
   14d54:	b	14b48 <fputs@plt+0x3a00>
   14d58:	push	{r4, lr}
   14d5c:	ldrb	r3, [r0, #6]
   14d60:	ldrb	r2, [r1, r3]
   14d64:	add	ip, r1, r3
   14d68:	cmp	r2, #127	; 0x7f
   14d6c:	bls	14d9c <fputs@plt+0x3c54>
   14d70:	add	r3, ip, #8
   14d74:	and	r2, r2, #127	; 0x7f
   14d78:	ldrb	lr, [ip, #1]!
   14d7c:	and	r4, lr, #127	; 0x7f
   14d80:	lsr	lr, lr, #7
   14d84:	orr	r2, r4, r2, lsl #7
   14d88:	cmp	r3, ip
   14d8c:	movls	lr, #0
   14d90:	andhi	lr, lr, #1
   14d94:	cmp	lr, #0
   14d98:	bne	14d78 <fputs@plt+0x3c30>
   14d9c:	ldrb	lr, [r0, #2]
   14da0:	add	r3, ip, #1
   14da4:	cmp	lr, #0
   14da8:	beq	14dc8 <fputs@plt+0x3c80>
   14dac:	add	ip, ip, #10
   14db0:	ldrb	r4, [r3], #1
   14db4:	cmp	ip, r3
   14db8:	movls	lr, #0
   14dbc:	movhi	lr, #1
   14dc0:	ands	lr, lr, r4, lsr #7
   14dc4:	bne	14db0 <fputs@plt+0x3c68>
   14dc8:	ldrh	lr, [r0, #10]
   14dcc:	sub	r3, r3, r1
   14dd0:	cmp	lr, r2
   14dd4:	bcc	14dec <fputs@plt+0x3ca4>
   14dd8:	add	r0, r3, r2
   14ddc:	cmp	r0, #4
   14de0:	movcc	r0, #4
   14de4:	uxth	r0, r0
   14de8:	pop	{r4, pc}
   14dec:	ldr	r1, [r0, #52]	; 0x34
   14df0:	ldrh	ip, [r0, #12]
   14df4:	ldr	r1, [r1, #36]	; 0x24
   14df8:	sub	r2, r2, ip
   14dfc:	sub	r1, r1, #4
   14e00:	udiv	r0, r2, r1
   14e04:	mls	r2, r1, r0, r2
   14e08:	uxth	r0, r3
   14e0c:	add	r0, r0, #4
   14e10:	add	r2, ip, r2
   14e14:	cmp	lr, r2
   14e18:	movcc	r2, ip
   14e1c:	add	r0, r0, r2
   14e20:	b	14de4 <fputs@plt+0x3c9c>
   14e24:	add	r0, r1, #4
   14e28:	add	ip, r1, #13
   14e2c:	ldrb	r2, [r0], #1
   14e30:	cmp	ip, r0
   14e34:	movls	r3, #0
   14e38:	movhi	r3, #1
   14e3c:	ands	r3, r3, r2, lsr #7
   14e40:	bne	14e2c <fputs@plt+0x3ce4>
   14e44:	sub	r0, r0, r1
   14e48:	uxth	r0, r0
   14e4c:	bx	lr
   14e50:	ldr	r3, [r0, #8]
   14e54:	ldr	ip, [r3, #84]	; 0x54
   14e58:	cmp	ip, r1
   14e5c:	beq	14e84 <fputs@plt+0x3d3c>
   14e60:	ldr	ip, [r0, #4]
   14e64:	cmp	r1, #1
   14e68:	str	r2, [r3, #52]	; 0x34
   14e6c:	moveq	r2, #100	; 0x64
   14e70:	movne	r2, #0
   14e74:	strb	r2, [r3, #5]
   14e78:	str	r0, [r3, #72]	; 0x48
   14e7c:	str	ip, [r3, #56]	; 0x38
   14e80:	str	r1, [r3, #84]	; 0x54
   14e84:	mov	r0, r3
   14e88:	bx	lr
   14e8c:	cmp	r0, #0
   14e90:	bxeq	lr
   14e94:	cmp	r1, #0
   14e98:	ldr	r3, [r0]
   14e9c:	ldr	r2, [r0, #4]
   14ea0:	str	r3, [r2, #4]
   14ea4:	blt	14ebc <fputs@plt+0x3d74>
   14ea8:	ldrh	r3, [r2, #22]
   14eac:	bic	r3, r3, #4
   14eb0:	uxth	r3, r3
   14eb4:	orrne	r3, r3, #4
   14eb8:	strh	r3, [r2, #22]
   14ebc:	ldrh	r0, [r2, #22]
   14ec0:	ubfx	r0, r0, #2, #1
   14ec4:	bx	lr
   14ec8:	ldrd	r2, [r0]
   14ecc:	uxtb	r1, r1
   14ed0:	ldrh	r0, [r3, #22]
   14ed4:	str	r2, [r3, #4]
   14ed8:	adds	r2, r1, #0
   14edc:	movne	r2, #1
   14ee0:	tst	r0, #2
   14ee4:	beq	14ef4 <fputs@plt+0x3dac>
   14ee8:	ldrb	r0, [r3, #17]
   14eec:	cmp	r2, r0
   14ef0:	bne	14f10 <fputs@plt+0x3dc8>
   14ef4:	sub	r1, r1, #2
   14ef8:	mov	r0, #0
   14efc:	strb	r2, [r3, #17]
   14f00:	clz	r1, r1
   14f04:	lsr	r1, r1, #5
   14f08:	strb	r1, [r3, #18]
   14f0c:	bx	lr
   14f10:	mov	r0, #8
   14f14:	bx	lr
   14f18:	ldrd	r2, [r0]
   14f1c:	ldrb	r0, [r3, #17]
   14f20:	str	r2, [r3, #4]
   14f24:	cmp	r0, #0
   14f28:	bxeq	lr
   14f2c:	ldrb	r3, [r3, #18]
   14f30:	cmp	r3, #0
   14f34:	moveq	r0, #1
   14f38:	movne	r0, #2
   14f3c:	bx	lr
   14f40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f44:	mov	r8, #5
   14f48:	mov	r7, r0
   14f4c:	mov	r9, r1
   14f50:	sub	r4, r1, r2
   14f54:	ldr	r5, [r0, #36]	; 0x24
   14f58:	udiv	r8, r5, r8
   14f5c:	sub	r5, r2, r1
   14f60:	bl	14af4 <fputs@plt+0x39ac>
   14f64:	ldr	r3, [pc, #92]	; 14fc8 <fputs@plt+0x3e80>
   14f68:	add	r5, r8, r5
   14f6c:	add	r5, r5, r0
   14f70:	udiv	r5, r5, r8
   14f74:	sub	r4, r4, r5
   14f78:	ldr	r5, [r3, #608]	; 0x260
   14f7c:	ldr	r3, [r7, #32]
   14f80:	udiv	r5, r5, r3
   14f84:	add	r5, r5, #1
   14f88:	cmp	r5, r9
   14f8c:	movcs	r6, #0
   14f90:	movcc	r6, #1
   14f94:	cmp	r5, r4
   14f98:	movls	r6, #0
   14f9c:	cmp	r6, #0
   14fa0:	beq	14fa8 <fputs@plt+0x3e60>
   14fa4:	sub	r4, r4, #1
   14fa8:	mov	r1, r4
   14fac:	mov	r0, r7
   14fb0:	bl	14af4 <fputs@plt+0x39ac>
   14fb4:	cmp	r0, r4
   14fb8:	cmpne	r5, r4
   14fbc:	beq	14fa4 <fputs@plt+0x3e5c>
   14fc0:	mov	r0, r4
   14fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14fc8:	andeq	fp, r8, r0, lsr r1
   14fcc:	push	{r4, r5, r6, lr}
   14fd0:	mov	r4, r0
   14fd4:	lsl	r5, r1, #1
   14fd8:	ldmib	r0, {r0, r2, r6}
   14fdc:	ldr	r1, [r2, r1, lsl #2]
   14fe0:	ldr	r3, [r0, #76]	; 0x4c
   14fe4:	blx	r3
   14fe8:	ldr	r3, [r4, #12]
   14fec:	strh	r0, [r6, r5]
   14ff0:	ldrh	r0, [r3, r5]
   14ff4:	pop	{r4, r5, r6, pc}
   14ff8:	ldr	r2, [r0, #12]
   14ffc:	lsl	r3, r1, #1
   15000:	ldrh	r3, [r2, r3]
   15004:	cmp	r3, #0
   15008:	bne	15010 <fputs@plt+0x3ec8>
   1500c:	b	14fcc <fputs@plt+0x3e84>
   15010:	mov	r0, r3
   15014:	bx	lr
   15018:	ldr	r3, [r0]
   1501c:	add	r3, r3, #1
   15020:	str	r3, [r0]
   15024:	str	r1, [r0, r3, lsl #2]
   15028:	cmp	r3, #1
   1502c:	lsr	r2, r3, #1
   15030:	bxls	lr
   15034:	ldr	ip, [r0, r2, lsl #2]
   15038:	ldr	r1, [r0, r3, lsl #2]
   1503c:	cmp	ip, r1
   15040:	bxls	lr
   15044:	str	r1, [r0, r2, lsl #2]
   15048:	str	ip, [r0, r3, lsl #2]
   1504c:	mov	r3, r2
   15050:	b	15028 <fputs@plt+0x3ee0>
   15054:	push	{r4, r5, r6, r8, r9, lr}
   15058:	mov	r5, r0
   1505c:	vldr	d7, [pc, #148]	; 150f8 <fputs@plt+0x3fb0>
   15060:	vpush	{d8}
   15064:	vldr	d8, [r0]
   15068:	vcmpe.f64	d8, d7
   1506c:	vmrs	APSR_nzcv, fpscr
   15070:	movls	r4, #0
   15074:	movls	r6, #-2147483648	; 0x80000000
   15078:	bls	150a4 <fputs@plt+0x3f5c>
   1507c:	vldr	d7, [pc, #124]	; 15100 <fputs@plt+0x3fb8>
   15080:	vcmpe.f64	d8, d7
   15084:	vmrs	APSR_nzcv, fpscr
   15088:	mvnge	r4, #0
   1508c:	mvnge	r6, #-2147483648	; 0x80000000
   15090:	bge	150a4 <fputs@plt+0x3f5c>
   15094:	vmov	r0, r1, d8
   15098:	bl	6fbe8 <fputs@plt+0x5eaa0>
   1509c:	mov	r4, r0
   150a0:	mov	r6, r1
   150a4:	mov	r0, r4
   150a8:	mov	r1, r6
   150ac:	bl	6fa68 <fputs@plt+0x5e920>
   150b0:	vmov	d7, r0, r1
   150b4:	vcmp.f64	d8, d7
   150b8:	vmrs	APSR_nzcv, fpscr
   150bc:	bne	150f0 <fputs@plt+0x3fa8>
   150c0:	subs	r8, r4, #1
   150c4:	mvn	r3, #0
   150c8:	sbc	r9, r6, #-2147483648	; 0x80000000
   150cc:	mvn	r2, #2
   150d0:	cmp	r9, r3
   150d4:	cmpeq	r8, r2
   150d8:	bhi	150f0 <fputs@plt+0x3fa8>
   150dc:	ldrh	r3, [r5, #8]
   150e0:	stm	r5, {r4, r6}
   150e4:	and	r3, r3, #15872	; 0x3e00
   150e8:	orr	r3, r3, #4
   150ec:	strh	r3, [r5, #8]
   150f0:	vpop	{d8}
   150f4:	pop	{r4, r5, r6, r8, r9, pc}
   150f8:	andeq	r0, r0, r0
   150fc:	mvngt	r0, #0
   15100:	andeq	r0, r0, r0
   15104:	mvnmi	r0, #0
   15108:	ldrh	r2, [r0, #8]
   1510c:	ands	r3, r2, #18
   15110:	beq	1513c <fputs@plt+0x3ff4>
   15114:	tst	r2, #16384	; 0x4000
   15118:	ldr	r3, [r0, #12]
   1511c:	ldrne	r2, [r0]
   15120:	addne	r3, r3, r2
   15124:	ldr	r2, [r0, #32]
   15128:	ldr	r0, [r2, #92]	; 0x5c
   1512c:	cmp	r0, r3
   15130:	movge	r0, #0
   15134:	movlt	r0, #1
   15138:	bx	lr
   1513c:	mov	r0, r3
   15140:	bx	lr
   15144:	ldr	r2, [r0, #24]
   15148:	ldr	r3, [r2, #120]	; 0x78
   1514c:	cmp	r3, #0
   15150:	ldrne	ip, [r0, #32]
   15154:	mvnne	r1, r1
   15158:	strne	ip, [r3, r1, lsl #2]
   1515c:	ldr	r3, [r0, #32]
   15160:	sub	r3, r3, #1
   15164:	str	r3, [r2, #96]	; 0x60
   15168:	bx	lr
   1516c:	ldr	r3, [r0]
   15170:	cmp	r1, #0
   15174:	ldrlt	r1, [r0, #32]
   15178:	ldrb	r3, [r3, #69]	; 0x45
   1517c:	sublt	r1, r1, #1
   15180:	cmp	r3, #0
   15184:	ldreq	r0, [r0, #4]
   15188:	moveq	r3, #20
   1518c:	mlaeq	r0, r3, r1, r0
   15190:	ldrne	r0, [pc]	; 15198 <fputs@plt+0x4050>
   15194:	bx	lr
   15198:	andeq	pc, r8, ip, lsr #16
   1519c:	ldr	r2, [r0, #96]	; 0x60
   151a0:	mov	r3, #1
   151a4:	cmp	r1, #1
   151a8:	lsl	r3, r3, r1
   151ac:	orr	r2, r2, r3
   151b0:	str	r2, [r0, #96]	; 0x60
   151b4:	bxeq	lr
   151b8:	ldr	r2, [r0]
   151bc:	ldr	r2, [r2, #16]
   151c0:	add	r2, r2, r1, lsl #4
   151c4:	ldr	r2, [r2, #4]
   151c8:	ldrb	r2, [r2, #9]
   151cc:	cmp	r2, #0
   151d0:	ldrne	r2, [r0, #100]	; 0x64
   151d4:	orrne	r3, r2, r3
   151d8:	strne	r3, [r0, #100]	; 0x64
   151dc:	bx	lr
   151e0:	ldr	ip, [r0, #100]	; 0x64
   151e4:	cmp	ip, #0
   151e8:	bxeq	lr
   151ec:	push	{r4, lr}
   151f0:	mov	lr, #1
   151f4:	ldr	r3, [r0]
   151f8:	ldr	r2, [r3, #16]
   151fc:	ldr	r0, [r3, #20]
   15200:	mov	r3, #0
   15204:	add	r2, r2, #4
   15208:	cmp	r3, r0
   1520c:	popge	{r4, pc}
   15210:	cmp	r3, #1
   15214:	beq	15230 <fputs@plt+0x40e8>
   15218:	ands	r1, ip, lr, lsl r3
   1521c:	beq	15230 <fputs@plt+0x40e8>
   15220:	ldr	r1, [r2, r3, lsl #4]
   15224:	cmp	r1, #0
   15228:	ldmne	r1, {r1, r4}
   1522c:	strne	r1, [r4, #4]
   15230:	add	r3, r3, #1
   15234:	b	15208 <fputs@plt+0x40c0>
   15238:	cmp	r0, #127	; 0x7f
   1523c:	ldrls	r3, [pc, #16]	; 15254 <fputs@plt+0x410c>
   15240:	subhi	r0, r0, #12
   15244:	lsrhi	r0, r0, #1
   15248:	addls	r0, r3, r0
   1524c:	ldrbls	r0, [r0, #820]	; 0x334
   15250:	bx	lr
   15254:			; <UNDEFINED> instruction: 0x00072ab0
   15258:	ldr	r3, [r0, #4]
   1525c:	cmp	r3, #0
   15260:	bxeq	lr
   15264:	ldrb	r2, [r3, #87]	; 0x57
   15268:	orr	r2, r2, #1
   1526c:	strb	r2, [r3, #87]	; 0x57
   15270:	ldr	r3, [r3, #52]	; 0x34
   15274:	b	1525c <fputs@plt+0x4114>
   15278:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1527c:	mov	r4, r0
   15280:	mov	r6, r1
   15284:	mov	r1, sp
   15288:	ldrb	r5, [r0, #10]
   1528c:	ldr	r2, [r0, #12]
   15290:	ldr	r0, [r0, #16]
   15294:	mov	r3, r5
   15298:	bl	12f6c <fputs@plt+0x1e24>
   1529c:	cmp	r0, #0
   152a0:	beq	152d4 <fputs@plt+0x418c>
   152a4:	mov	r3, r5
   152a8:	add	r1, sp, #8
   152ac:	ldr	r2, [r4, #12]
   152b0:	ldr	r0, [r4, #16]
   152b4:	bl	13598 <fputs@plt+0x2450>
   152b8:	cmp	r0, #0
   152bc:	ldrh	r3, [r4, #8]
   152c0:	bne	152dc <fputs@plt+0x4194>
   152c4:	ldrd	r0, [sp, #8]
   152c8:	orr	r3, r3, #4
   152cc:	strd	r0, [r4]
   152d0:	strh	r3, [r4, #8]
   152d4:	add	sp, sp, #16
   152d8:	pop	{r4, r5, r6, pc}
   152dc:	ldrd	r0, [sp]
   152e0:	orr	r3, r3, #8
   152e4:	cmp	r6, #0
   152e8:	strd	r0, [r4]
   152ec:	strh	r3, [r4, #8]
   152f0:	beq	152d4 <fputs@plt+0x418c>
   152f4:	mov	r0, r4
   152f8:	bl	15054 <fputs@plt+0x3f0c>
   152fc:	b	152d4 <fputs@plt+0x418c>
   15300:	push	{r4, lr}
   15304:	mov	r1, r0
   15308:	mov	r4, r0
   1530c:	ldrb	r3, [r0, #10]
   15310:	ldr	r2, [r0, #12]
   15314:	ldr	r0, [r0, #16]
   15318:	bl	12f6c <fputs@plt+0x1e24>
   1531c:	cmp	r0, #0
   15320:	popeq	{r4, pc}
   15324:	mov	r1, r4
   15328:	ldrb	r3, [r4, #10]
   1532c:	ldr	r2, [r4, #12]
   15330:	ldr	r0, [r4, #16]
   15334:	bl	13598 <fputs@plt+0x2450>
   15338:	cmp	r0, #0
   1533c:	movne	r0, #8
   15340:	moveq	r0, #4
   15344:	pop	{r4, pc}
   15348:	ldrh	r3, [r0, #8]
   1534c:	ands	r2, r3, #12
   15350:	bne	15360 <fputs@plt+0x4218>
   15354:	ands	r2, r3, #18
   15358:	beq	15360 <fputs@plt+0x4218>
   1535c:	b	15300 <fputs@plt+0x41b8>
   15360:	mov	r0, r2
   15364:	bx	lr
   15368:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1536c:	mov	r8, r3
   15370:	mov	r3, #0
   15374:	mov	r7, r0
   15378:	mov	r5, r1
   1537c:	mov	r4, r2
   15380:	add	r6, sp, #8
   15384:	mov	r9, r3
   15388:	str	r3, [sp, #8]
   1538c:	str	r3, [sp, #12]
   15390:	cmp	r5, #0
   15394:	cmpne	r4, #0
   15398:	bne	153b8 <fputs@plt+0x4270>
   1539c:	cmp	r5, #0
   153a0:	movne	r4, r5
   153a4:	str	r4, [r6]
   153a8:	ldr	r3, [sp, #8]
   153ac:	str	r3, [r8]
   153b0:	add	sp, sp, #16
   153b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   153b8:	mov	r3, r4
   153bc:	mov	r2, r5
   153c0:	ldr	sl, [r7, #32]
   153c4:	mov	r0, r7
   153c8:	ldr	r1, [r3], #8
   153cc:	str	r3, [sp]
   153d0:	str	r1, [sp, #4]
   153d4:	add	r1, sp, #12
   153d8:	ldr	r3, [r2], #8
   153dc:	blx	sl
   153e0:	cmp	r0, #0
   153e4:	strgt	r4, [r6]
   153e8:	addgt	r6, r4, #4
   153ec:	strle	r5, [r6]
   153f0:	addle	r6, r5, #4
   153f4:	strgt	r9, [sp, #12]
   153f8:	ldrle	r5, [r5, #4]
   153fc:	ldrgt	r4, [r4, #4]
   15400:	b	15390 <fputs@plt+0x4248>
   15404:	ldrd	r2, [r0, #24]
   15408:	mov	r0, #0
   1540c:	strd	r2, [r1]
   15410:	bx	lr
   15414:	ldrb	r3, [r1]
   15418:	cmp	r3, #153	; 0x99
   1541c:	ldreq	r2, [r0, #24]
   15420:	mov	r0, #0
   15424:	ldrbeq	r3, [r1, #38]	; 0x26
   15428:	addeq	r3, r3, r2
   1542c:	strbeq	r3, [r1, #38]	; 0x26
   15430:	bx	lr
   15434:	cmp	r0, #0
   15438:	bxeq	lr
   1543c:	ldr	r3, [r0, #4]
   15440:	tst	r3, #4096	; 0x1000
   15444:	bxeq	lr
   15448:	tst	r3, #262144	; 0x40000
   1544c:	ldrne	r3, [r0, #20]
   15450:	ldreq	r0, [r0, #12]
   15454:	ldrne	r3, [r3, #4]
   15458:	ldrne	r0, [r3]
   1545c:	b	15434 <fputs@plt+0x42ec>
   15460:	cmp	r0, #0
   15464:	bxeq	lr
   15468:	ldr	r2, [r1]
   1546c:	ldr	r3, [r0, #24]
   15470:	cmp	r3, r2
   15474:	strgt	r3, [r1]
   15478:	bx	lr
   1547c:	ldrb	r3, [r0, #20]
   15480:	cmp	r3, #2
   15484:	bne	154a4 <fputs@plt+0x435c>
   15488:	ldr	r2, [r1, #4]
   1548c:	tst	r2, #1
   15490:	beq	154a4 <fputs@plt+0x435c>
   15494:	mov	r3, #0
   15498:	strb	r3, [r0, #20]
   1549c:	mov	r0, #2
   154a0:	bx	lr
   154a4:	ldrb	r2, [r1]
   154a8:	cmp	r2, #151	; 0x97
   154ac:	beq	154f0 <fputs@plt+0x43a8>
   154b0:	bhi	154cc <fputs@plt+0x4384>
   154b4:	cmp	r2, #27
   154b8:	beq	154d4 <fputs@plt+0x438c>
   154bc:	cmp	r2, #135	; 0x87
   154c0:	beq	15508 <fputs@plt+0x43c0>
   154c4:	mov	r0, #0
   154c8:	bx	lr
   154cc:	cmp	r2, #154	; 0x9a
   154d0:	bhi	154c4 <fputs@plt+0x437c>
   154d4:	cmp	r3, #3
   154d8:	bne	15494 <fputs@plt+0x434c>
   154dc:	ldr	r3, [r0, #24]
   154e0:	ldr	r2, [r1, #28]
   154e4:	cmp	r2, r3
   154e8:	bne	15494 <fputs@plt+0x434c>
   154ec:	b	154c4 <fputs@plt+0x437c>
   154f0:	cmp	r3, #3
   154f4:	bhi	154c4 <fputs@plt+0x437c>
   154f8:	ldr	r3, [r1, #4]
   154fc:	tst	r3, #524288	; 0x80000
   15500:	bne	154c4 <fputs@plt+0x437c>
   15504:	b	15494 <fputs@plt+0x434c>
   15508:	cmp	r3, #5
   1550c:	moveq	r3, #101	; 0x65
   15510:	strbeq	r3, [r1]
   15514:	beq	154c4 <fputs@plt+0x437c>
   15518:	cmp	r3, #4
   1551c:	bne	154c4 <fputs@plt+0x437c>
   15520:	b	15494 <fputs@plt+0x434c>
   15524:	mov	r3, #0
   15528:	strb	r3, [r0, #20]
   1552c:	mov	r0, #2
   15530:	bx	lr
   15534:	ldrb	r3, [r0]
   15538:	add	r2, r3, #101	; 0x65
   1553c:	uxtb	r2, r2
   15540:	cmp	r2, #1
   15544:	bls	1556c <fputs@plt+0x4424>
   15548:	cmp	r3, #157	; 0x9d
   1554c:	ldrbeq	r3, [r0, #38]	; 0x26
   15550:	cmp	r3, #134	; 0x86
   15554:	bhi	15574 <fputs@plt+0x442c>
   15558:	cmp	r3, #132	; 0x84
   1555c:	bcs	155b0 <fputs@plt+0x4468>
   15560:	subs	r0, r3, #97	; 0x61
   15564:	movne	r0, #1
   15568:	bx	lr
   1556c:	ldr	r0, [r0, #12]
   15570:	b	15534 <fputs@plt+0x43ec>
   15574:	cmp	r3, #152	; 0x98
   15578:	bne	155b8 <fputs@plt+0x4470>
   1557c:	ldr	r3, [r0, #4]
   15580:	ands	r3, r3, #1048576	; 0x100000
   15584:	bne	155b8 <fputs@plt+0x4470>
   15588:	ldrsh	r2, [r0, #32]
   1558c:	cmp	r2, #0
   15590:	blt	155b0 <fputs@plt+0x4468>
   15594:	ldr	r3, [r0, #44]	; 0x2c
   15598:	ldr	r3, [r3, #4]
   1559c:	add	r3, r3, r2, lsl #4
   155a0:	ldrb	r0, [r3, #12]
   155a4:	clz	r0, r0
   155a8:	lsr	r0, r0, #5
   155ac:	bx	lr
   155b0:	mov	r0, #0
   155b4:	bx	lr
   155b8:	mov	r0, #1
   155bc:	bx	lr
   155c0:	mov	r3, r0
   155c4:	ldrb	r0, [r0, #19]
   155c8:	cmp	r0, #0
   155cc:	ldreq	r0, [r3, #76]	; 0x4c
   155d0:	addeq	r0, r0, #1
   155d4:	subne	r0, r0, #1
   155d8:	uxtbne	r0, r0
   155dc:	streq	r0, [r3, #76]	; 0x4c
   155e0:	strbne	r0, [r3, #19]
   155e4:	addne	r3, r3, r0, lsl #2
   155e8:	ldrne	r0, [r3, #28]
   155ec:	bx	lr
   155f0:	ldr	r2, [r0, #60]	; 0x3c
   155f4:	mov	r3, r0
   155f8:	cmp	r2, r1
   155fc:	blt	15618 <fputs@plt+0x44d0>
   15600:	ldr	r0, [r0, #64]	; 0x40
   15604:	sub	r2, r2, r1
   15608:	str	r2, [r3, #60]	; 0x3c
   1560c:	add	ip, r0, r1
   15610:	str	ip, [r3, #64]	; 0x40
   15614:	bx	lr
   15618:	ldr	r2, [r0, #76]	; 0x4c
   1561c:	add	r0, r2, #1
   15620:	add	r2, r2, r1
   15624:	str	r2, [r3, #76]	; 0x4c
   15628:	bx	lr
   1562c:	push	{r4, r5, r6, r7, r8, lr}
   15630:	mov	r5, r0
   15634:	mov	r7, r1
   15638:	mov	r6, r2
   1563c:	mov	r4, #0
   15640:	ldr	r3, [r5, #20]
   15644:	cmp	r3, r4
   15648:	bgt	15654 <fputs@plt+0x450c>
   1564c:	mov	r0, #0
   15650:	pop	{r4, r5, r6, r7, r8, pc}
   15654:	ldr	r2, [r5, #16]
   15658:	cmp	r4, #1
   1565c:	eorle	r3, r4, #1
   15660:	movgt	r3, r4
   15664:	cmp	r6, #0
   15668:	add	r8, r2, r3, lsl #4
   1566c:	beq	1568c <fputs@plt+0x4544>
   15670:	mov	r0, r6
   15674:	ldr	r1, [r2, r3, lsl #4]
   15678:	bl	12f2c <fputs@plt+0x1de4>
   1567c:	cmp	r0, #0
   15680:	beq	1568c <fputs@plt+0x4544>
   15684:	add	r4, r4, #1
   15688:	b	15640 <fputs@plt+0x44f8>
   1568c:	ldr	r0, [r8, #12]
   15690:	mov	r1, r7
   15694:	add	r0, r0, #8
   15698:	bl	13dc8 <fputs@plt+0x2c80>
   1569c:	cmp	r0, #0
   156a0:	beq	15684 <fputs@plt+0x453c>
   156a4:	pop	{r4, r5, r6, r7, r8, pc}
   156a8:	push	{r4, r5, r6, r7, r8, lr}
   156ac:	mov	r5, r0
   156b0:	mov	r7, r1
   156b4:	mov	r6, r2
   156b8:	mov	r4, #0
   156bc:	ldr	r3, [r5, #20]
   156c0:	cmp	r3, r4
   156c4:	bgt	156d0 <fputs@plt+0x4588>
   156c8:	mov	r0, #0
   156cc:	pop	{r4, r5, r6, r7, r8, pc}
   156d0:	ldr	r2, [r5, #16]
   156d4:	cmp	r4, #1
   156d8:	eorle	r3, r4, #1
   156dc:	movgt	r3, r4
   156e0:	cmp	r6, #0
   156e4:	add	r8, r2, r3, lsl #4
   156e8:	beq	15708 <fputs@plt+0x45c0>
   156ec:	mov	r0, r6
   156f0:	ldr	r1, [r2, r3, lsl #4]
   156f4:	bl	12f2c <fputs@plt+0x1de4>
   156f8:	cmp	r0, #0
   156fc:	beq	15708 <fputs@plt+0x45c0>
   15700:	add	r4, r4, #1
   15704:	b	156bc <fputs@plt+0x4574>
   15708:	ldr	r0, [r8, #12]
   1570c:	mov	r1, r7
   15710:	add	r0, r0, #24
   15714:	bl	13dc8 <fputs@plt+0x2c80>
   15718:	cmp	r0, #0
   1571c:	beq	15700 <fputs@plt+0x45b8>
   15720:	pop	{r4, r5, r6, r7, r8, pc}
   15724:	push	{r4, r5, r6, lr}
   15728:	subs	r5, r1, #0
   1572c:	ldrne	r4, [r0, #20]
   15730:	ldrne	r6, [r0, #16]
   15734:	subne	r4, r4, #1
   15738:	bne	1575c <fputs@plt+0x4614>
   1573c:	mvn	r4, #0
   15740:	b	15764 <fputs@plt+0x461c>
   15744:	mov	r1, r5
   15748:	ldr	r0, [r6, r4, lsl #4]
   1574c:	bl	12f2c <fputs@plt+0x1de4>
   15750:	cmp	r0, #0
   15754:	beq	15764 <fputs@plt+0x461c>
   15758:	sub	r4, r4, #1
   1575c:	cmp	r4, #0
   15760:	bge	15744 <fputs@plt+0x45fc>
   15764:	mov	r0, r4
   15768:	pop	{r4, r5, r6, pc}
   1576c:	ldrh	r2, [r0, #52]	; 0x34
   15770:	mov	r3, #0
   15774:	cmp	r2, r3
   15778:	bgt	15798 <fputs@plt+0x4650>
   1577c:	mvn	r0, #0
   15780:	bx	lr
   15784:	add	r3, r3, #1
   15788:	cmp	r2, r3
   1578c:	bgt	1579c <fputs@plt+0x4654>
   15790:	mvn	r0, #0
   15794:	pop	{pc}		; (ldr pc, [sp], #4)
   15798:	push	{lr}		; (str lr, [sp, #-4]!)
   1579c:	lsl	ip, r3, #1
   157a0:	ldr	lr, [r0, #4]
   157a4:	ldrsh	ip, [lr, ip]
   157a8:	cmp	ip, r1
   157ac:	bne	15784 <fputs@plt+0x463c>
   157b0:	sxth	r0, r3
   157b4:	pop	{pc}		; (ldr pc, [sp], #4)
   157b8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157bc:	mov	r2, #0
   157c0:	mov	r5, r1
   157c4:	mov	r4, #67	; 0x43
   157c8:	mov	r3, r2
   157cc:	ldr	r7, [pc, #400]	; 15964 <fputs@plt+0x481c>
   157d0:	ldr	r8, [pc, #400]	; 15968 <fputs@plt+0x4820>
   157d4:	ldr	r9, [pc, #400]	; 1596c <fputs@plt+0x4824>
   157d8:	ldr	ip, [pc, #400]	; 15970 <fputs@plt+0x4828>
   157dc:	ldr	lr, [pc, #400]	; 15974 <fputs@plt+0x482c>
   157e0:	ldr	r6, [pc, #400]	; 15978 <fputs@plt+0x4830>
   157e4:	ldr	sl, [pc, #400]	; 1597c <fputs@plt+0x4834>
   157e8:	ldrb	r1, [r0], #1
   157ec:	cmp	r1, #0
   157f0:	bne	15820 <fputs@plt+0x46d8>
   157f4:	cmp	r5, #0
   157f8:	beq	15958 <fputs@plt+0x4810>
   157fc:	mov	r3, #1
   15800:	cmp	r4, #66	; 0x42
   15804:	strb	r3, [r5]
   15808:	bhi	15958 <fputs@plt+0x4810>
   1580c:	cmp	r2, #0
   15810:	ldrne	r1, [pc, #360]	; 15980 <fputs@plt+0x4838>
   15814:	bne	15948 <fputs@plt+0x4800>
   15818:	mov	r3, #5
   1581c:	b	15940 <fputs@plt+0x47f8>
   15820:	ldr	fp, [pc, #344]	; 15980 <fputs@plt+0x4838>
   15824:	add	r1, fp, r1
   15828:	ldrb	r1, [r1, #64]	; 0x40
   1582c:	add	r3, r1, r3, lsl #8
   15830:	ldr	r1, [pc, #332]	; 15984 <fputs@plt+0x483c>
   15834:	cmp	r3, r1
   15838:	beq	158c8 <fputs@plt+0x4780>
   1583c:	cmp	r3, r7
   15840:	beq	158cc <fputs@plt+0x4784>
   15844:	cmp	r3, r8
   15848:	beq	158cc <fputs@plt+0x4784>
   1584c:	cmp	r3, r9
   15850:	bne	15874 <fputs@plt+0x472c>
   15854:	sub	r1, r4, #67	; 0x43
   15858:	tst	r1, #253	; 0xfd
   1585c:	bne	15874 <fputs@plt+0x472c>
   15860:	ldrb	r1, [r0]
   15864:	mov	r4, #65	; 0x41
   15868:	cmp	r1, #40	; 0x28
   1586c:	moveq	r2, r0
   15870:	b	157e8 <fputs@plt+0x46a0>
   15874:	sub	r1, r4, #67	; 0x43
   15878:	cmp	r3, ip
   1587c:	cmpeq	r4, #67	; 0x43
   15880:	clz	r1, r1
   15884:	lsr	r1, r1, #5
   15888:	beq	158d4 <fputs@plt+0x478c>
   1588c:	cmp	r3, lr
   15890:	movne	fp, #0
   15894:	andeq	fp, r1, #1
   15898:	cmp	fp, #0
   1589c:	bne	158e0 <fputs@plt+0x4798>
   158a0:	cmp	r3, r6
   158a4:	movne	r1, #0
   158a8:	andeq	r1, r1, #1
   158ac:	cmp	r1, #0
   158b0:	bne	158ec <fputs@plt+0x47a4>
   158b4:	bic	r1, r3, #-16777216	; 0xff000000
   158b8:	cmp	r1, sl
   158bc:	bne	157e8 <fputs@plt+0x46a0>
   158c0:	mov	r4, #68	; 0x44
   158c4:	b	157f4 <fputs@plt+0x46ac>
   158c8:	mov	r2, r0
   158cc:	mov	r4, #66	; 0x42
   158d0:	b	157e8 <fputs@plt+0x46a0>
   158d4:	mov	r4, #69	; 0x45
   158d8:	mov	r3, ip
   158dc:	b	157e8 <fputs@plt+0x46a0>
   158e0:	mov	r4, #69	; 0x45
   158e4:	mov	r3, lr
   158e8:	b	157e8 <fputs@plt+0x46a0>
   158ec:	mov	r4, #69	; 0x45
   158f0:	mov	r3, r6
   158f4:	b	157e8 <fputs@plt+0x46a0>
   158f8:	add	r3, r1, r3
   158fc:	ldrb	r3, [r3, #320]	; 0x140
   15900:	tst	r3, #4
   15904:	beq	15948 <fputs@plt+0x4800>
   15908:	mov	r3, #0
   1590c:	add	r1, sp, #4
   15910:	str	r3, [sp, #4]
   15914:	bl	13a30 <fputs@plt+0x28e8>
   15918:	ldr	r3, [sp, #4]
   1591c:	cmp	r3, #0
   15920:	add	r2, r3, #3
   15924:	movlt	r3, r2
   15928:	asr	r3, r3, #2
   1592c:	add	r3, r3, #1
   15930:	cmp	r3, #255	; 0xff
   15934:	movgt	r3, #255	; 0xff
   15938:	str	r3, [sp, #4]
   1593c:	ldr	r3, [sp, #4]
   15940:	strb	r3, [r5]
   15944:	b	15958 <fputs@plt+0x4810>
   15948:	mov	r0, r2
   1594c:	ldrb	r3, [r2], #1
   15950:	cmp	r3, #0
   15954:	bne	158f8 <fputs@plt+0x47b0>
   15958:	mov	r0, r4
   1595c:	add	sp, sp, #12
   15960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15964:	cmnvs	ip, #392	; 0x188
   15968:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   1596c:	rsbvs	r6, ip, #392	; 0x188
   15970:	rsbvc	r6, r5, #108, 2
   15974:	strbtvs	r6, [ip], -r1, ror #30
   15978:	strbtvs	r7, [pc], #-1378	; 15980 <fputs@plt+0x4838>
   1597c:	rsbeq	r6, r9, r4, ror lr
   15980:			; <UNDEFINED> instruction: 0x00072ab0
   15984:	cmnvs	r8, #-2147483620	; 0x8000001c
   15988:	push	{r4, lr}
   1598c:	bl	15434 <fputs@plt+0x42ec>
   15990:	ldr	r1, [r0, #4]
   15994:	ands	r1, r1, #512	; 0x200
   15998:	bne	15a10 <fputs@plt+0x48c8>
   1599c:	ldrb	r3, [r0]
   159a0:	cmp	r3, #119	; 0x77
   159a4:	bne	159bc <fputs@plt+0x4874>
   159a8:	ldr	r3, [r0, #20]
   159ac:	ldr	r3, [r3]
   159b0:	ldr	r3, [r3, #4]
   159b4:	ldr	r0, [r3]
   159b8:	b	1598c <fputs@plt+0x4844>
   159bc:	cmp	r3, #38	; 0x26
   159c0:	bne	159d0 <fputs@plt+0x4888>
   159c4:	pop	{r4, lr}
   159c8:	ldr	r0, [r0, #8]
   159cc:	b	157b8 <fputs@plt+0x4670>
   159d0:	and	r2, r3, #253	; 0xfd
   159d4:	cmp	r3, #157	; 0x9d
   159d8:	cmpne	r2, #152	; 0x98
   159dc:	bne	15a08 <fputs@plt+0x48c0>
   159e0:	ldr	r3, [r0, #44]	; 0x2c
   159e4:	cmp	r3, #0
   159e8:	beq	15a08 <fputs@plt+0x48c0>
   159ec:	ldrsh	r2, [r0, #32]
   159f0:	cmp	r2, #0
   159f4:	blt	15a18 <fputs@plt+0x48d0>
   159f8:	ldr	r3, [r3, #4]
   159fc:	add	r3, r3, r2, lsl #4
   15a00:	ldrb	r0, [r3, #13]
   15a04:	pop	{r4, pc}
   15a08:	ldrb	r0, [r0, #1]
   15a0c:	pop	{r4, pc}
   15a10:	mov	r0, #0
   15a14:	pop	{r4, pc}
   15a18:	mov	r0, #68	; 0x44
   15a1c:	pop	{r4, pc}
   15a20:	push	{r4, lr}
   15a24:	mov	r4, r1
   15a28:	bl	15988 <fputs@plt+0x4840>
   15a2c:	cmp	r0, #0
   15a30:	cmpne	r4, #0
   15a34:	beq	15a4c <fputs@plt+0x4904>
   15a38:	cmp	r4, #66	; 0x42
   15a3c:	cmpls	r0, #66	; 0x42
   15a40:	movls	r0, #65	; 0x41
   15a44:	movhi	r0, #67	; 0x43
   15a48:	pop	{r4, pc}
   15a4c:	orr	r3, r0, r4
   15a50:	tst	r3, #255	; 0xff
   15a54:	addne	r0, r0, r4
   15a58:	uxtbne	r0, r0
   15a5c:	moveq	r0, #65	; 0x41
   15a60:	pop	{r4, pc}
   15a64:	push	{r4, lr}
   15a68:	mov	r4, r0
   15a6c:	ldr	r0, [r0, #12]
   15a70:	bl	15988 <fputs@plt+0x4840>
   15a74:	mov	r1, r0
   15a78:	ldr	r0, [r4, #16]
   15a7c:	cmp	r0, #0
   15a80:	beq	15a8c <fputs@plt+0x4944>
   15a84:	pop	{r4, lr}
   15a88:	b	15a20 <fputs@plt+0x48d8>
   15a8c:	ldr	r3, [r4, #4]
   15a90:	tst	r3, #2048	; 0x800
   15a94:	beq	15aac <fputs@plt+0x4964>
   15a98:	ldr	r3, [r4, #20]
   15a9c:	ldr	r3, [r3]
   15aa0:	ldr	r3, [r3, #4]
   15aa4:	ldr	r0, [r3]
   15aa8:	b	15a84 <fputs@plt+0x493c>
   15aac:	cmp	r1, #0
   15ab0:	movne	r0, r1
   15ab4:	moveq	r0, #65	; 0x41
   15ab8:	pop	{r4, pc}
   15abc:	push	{r4, lr}
   15ac0:	mov	r4, r1
   15ac4:	bl	15a64 <fputs@plt+0x491c>
   15ac8:	cmp	r0, #65	; 0x41
   15acc:	beq	15af8 <fputs@plt+0x49b0>
   15ad0:	cmp	r0, #66	; 0x42
   15ad4:	bne	15ae8 <fputs@plt+0x49a0>
   15ad8:	sub	r0, r4, #66	; 0x42
   15adc:	clz	r0, r0
   15ae0:	lsr	r0, r0, #5
   15ae4:	pop	{r4, pc}
   15ae8:	cmp	r4, #66	; 0x42
   15aec:	movls	r0, #0
   15af0:	movhi	r0, #1
   15af4:	pop	{r4, pc}
   15af8:	mov	r0, #1
   15afc:	pop	{r4, pc}
   15b00:	ldr	r3, [r0, #12]
   15b04:	push	{r4, lr}
   15b08:	mov	r4, r0
   15b0c:	ldrh	r1, [r0, #52]	; 0x34
   15b10:	ldr	ip, [r3, #4]
   15b14:	mov	r3, #0
   15b18:	mov	r0, r3
   15b1c:	cmp	r1, r3
   15b20:	bgt	15b38 <fputs@plt+0x49f0>
   15b24:	lsl	r0, r0, #2
   15b28:	mov	r1, #0
   15b2c:	bl	13c58 <fputs@plt+0x2b10>
   15b30:	strh	r0, [r4, #48]	; 0x30
   15b34:	pop	{r4, pc}
   15b38:	ldr	lr, [r4, #4]
   15b3c:	lsl	r2, r3, #1
   15b40:	add	r3, r3, #1
   15b44:	ldrsh	r2, [lr, r2]
   15b48:	cmp	r2, #0
   15b4c:	addge	r2, ip, r2, lsl #4
   15b50:	movlt	r2, #1
   15b54:	ldrbge	r2, [r2, #14]
   15b58:	add	r0, r0, r2
   15b5c:	b	15b1c <fputs@plt+0x49d4>
   15b60:	push	{r4, r5, r6, r7, r8, lr}
   15b64:	subs	r6, r1, #0
   15b68:	movne	r5, r0
   15b6c:	addne	r4, r6, #8
   15b70:	movne	r7, #0
   15b74:	popeq	{r4, r5, r6, r7, r8, pc}
   15b78:	ldr	r3, [r6]
   15b7c:	cmp	r3, r7
   15b80:	pople	{r4, r5, r6, r7, r8, pc}
   15b84:	ldr	r3, [r4, #44]	; 0x2c
   15b88:	cmp	r3, #0
   15b8c:	popge	{r4, r5, r6, r7, r8, pc}
   15b90:	ldr	r3, [r5, #72]	; 0x48
   15b94:	add	r2, r3, #1
   15b98:	str	r2, [r5, #72]	; 0x48
   15b9c:	str	r3, [r4, #44]	; 0x2c
   15ba0:	ldr	r3, [r4, #20]
   15ba4:	cmp	r3, #0
   15ba8:	beq	15bb8 <fputs@plt+0x4a70>
   15bac:	mov	r0, r5
   15bb0:	ldr	r1, [r3, #28]
   15bb4:	bl	15b60 <fputs@plt+0x4a18>
   15bb8:	add	r7, r7, #1
   15bbc:	add	r4, r4, #72	; 0x48
   15bc0:	b	15b78 <fputs@plt+0x4a30>
   15bc4:	ldr	r3, [r0, #416]	; 0x1a0
   15bc8:	mov	r2, #1
   15bcc:	cmp	r3, #0
   15bd0:	moveq	r3, r0
   15bd4:	strb	r2, [r3, #21]
   15bd8:	bx	lr
   15bdc:	cmn	r1, #2
   15be0:	bne	15bfc <fputs@plt+0x4ab4>
   15be4:	ldr	r3, [r0, #12]
   15be8:	cmp	r3, #0
   15bec:	moveq	r3, #0
   15bf0:	movne	r3, #6
   15bf4:	mov	r0, r3
   15bf8:	bx	lr
   15bfc:	ldrsb	r3, [r0]
   15c00:	cmp	r3, r1
   15c04:	beq	15c1c <fputs@plt+0x4ad4>
   15c08:	cmp	r3, #0
   15c0c:	movlt	r3, #1
   15c10:	blt	15c20 <fputs@plt+0x4ad8>
   15c14:	mov	r3, #0
   15c18:	b	15bf4 <fputs@plt+0x4aac>
   15c1c:	mov	r3, #4
   15c20:	ldrh	r1, [r0, #2]
   15c24:	and	r0, r1, #3
   15c28:	cmp	r2, r0
   15c2c:	addeq	r3, r3, #2
   15c30:	beq	15bf4 <fputs@plt+0x4aac>
   15c34:	and	r1, r1, r2
   15c38:	tst	r1, #2
   15c3c:	addne	r3, r3, #1
   15c40:	b	15bf4 <fputs@plt+0x4aac>
   15c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c48:	mov	r5, r3
   15c4c:	sub	sp, sp, #28
   15c50:	mov	r4, r2
   15c54:	ldrb	r3, [r2, #3]
   15c58:	ldrb	r7, [r2, #1]
   15c5c:	ldrb	r8, [r2]
   15c60:	str	r3, [sp, #8]
   15c64:	mov	r3, #0
   15c68:	ldr	sl, [pc, #976]	; 16040 <fputs@plt+0x4ef8>
   15c6c:	str	r3, [sp, #4]
   15c70:	str	r1, [sp, #16]
   15c74:	str	r0, [sp, #20]
   15c78:	ldr	r3, [sp, #20]
   15c7c:	ldrsb	r2, [r3]
   15c80:	cmp	r2, #0
   15c84:	addge	r2, r3, #1
   15c88:	strge	r2, [sp, #20]
   15c8c:	ldrbge	r6, [r3]
   15c90:	bge	15ca0 <fputs@plt+0x4b58>
   15c94:	add	r0, sp, #20
   15c98:	bl	12d64 <fputs@plt+0x1c1c>
   15c9c:	mov	r6, r0
   15ca0:	cmp	r6, #0
   15ca4:	bne	15cbc <fputs@plt+0x4b74>
   15ca8:	ldr	r3, [sp, #16]
   15cac:	ldrb	r0, [r3]
   15cb0:	clz	r0, r0
   15cb4:	lsr	r0, r0, #5
   15cb8:	b	15d28 <fputs@plt+0x4be0>
   15cbc:	cmp	r6, r8
   15cc0:	bne	15e90 <fputs@plt+0x4d48>
   15cc4:	ldr	r3, [sp, #20]
   15cc8:	ldrsb	r2, [r3]
   15ccc:	cmp	r2, #0
   15cd0:	addge	r2, r3, #1
   15cd4:	strge	r2, [sp, #20]
   15cd8:	ldrbge	r6, [r3]
   15cdc:	bge	15cec <fputs@plt+0x4ba4>
   15ce0:	add	r0, sp, #20
   15ce4:	bl	12d64 <fputs@plt+0x1c1c>
   15ce8:	mov	r6, r0
   15cec:	cmp	r6, r8
   15cf0:	beq	15d0c <fputs@plt+0x4bc4>
   15cf4:	cmp	r6, r7
   15cf8:	beq	15d14 <fputs@plt+0x4bcc>
   15cfc:	cmp	r6, #0
   15d00:	bne	15d30 <fputs@plt+0x4be8>
   15d04:	mov	r0, #1
   15d08:	b	15d28 <fputs@plt+0x4be0>
   15d0c:	cmp	r8, r7
   15d10:	bne	15cc4 <fputs@plt+0x4b7c>
   15d14:	add	r0, sp, #16
   15d18:	bl	12d64 <fputs@plt+0x1c1c>
   15d1c:	cmp	r0, #0
   15d20:	bne	15cc4 <fputs@plt+0x4b7c>
   15d24:	mov	r0, #0
   15d28:	add	sp, sp, #28
   15d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d30:	cmp	r6, r5
   15d34:	bne	15d54 <fputs@plt+0x4c0c>
   15d38:	ldrb	r3, [r4, #2]
   15d3c:	cmp	r3, #0
   15d40:	bne	15e18 <fputs@plt+0x4cd0>
   15d44:	add	r0, sp, #20
   15d48:	bl	12d64 <fputs@plt+0x1c1c>
   15d4c:	subs	r6, r0, #0
   15d50:	beq	15d24 <fputs@plt+0x4bdc>
   15d54:	cmp	r6, #128	; 0x80
   15d58:	bhi	15e60 <fputs@plt+0x4d18>
   15d5c:	ldr	r3, [sp, #8]
   15d60:	cmp	r3, #0
   15d64:	moveq	r7, r6
   15d68:	beq	15d84 <fputs@plt+0x4c3c>
   15d6c:	ldr	r3, [pc, #716]	; 16040 <fputs@plt+0x4ef8>
   15d70:	add	r3, r3, r6
   15d74:	ldrb	r7, [r3, #320]	; 0x140
   15d78:	and	r7, r7, #32
   15d7c:	bic	r7, r6, r7
   15d80:	ldrb	r6, [r3, #64]	; 0x40
   15d84:	ldr	r3, [sp, #16]
   15d88:	add	r1, r3, #1
   15d8c:	str	r1, [sp, #16]
   15d90:	ldrb	r3, [r3]
   15d94:	cmp	r3, #0
   15d98:	beq	15d24 <fputs@plt+0x4bdc>
   15d9c:	cmp	r3, r6
   15da0:	cmpne	r3, r7
   15da4:	bne	15d84 <fputs@plt+0x4c3c>
   15da8:	mov	r3, r5
   15dac:	mov	r2, r4
   15db0:	ldr	r0, [sp, #20]
   15db4:	bl	15c44 <fputs@plt+0x4afc>
   15db8:	cmp	r0, #0
   15dbc:	beq	15d84 <fputs@plt+0x4c3c>
   15dc0:	b	15d04 <fputs@plt+0x4bbc>
   15dc4:	add	r3, r3, #1
   15dc8:	str	r3, [sp, #16]
   15dcc:	b	15e04 <fputs@plt+0x4cbc>
   15dd0:	ldr	r0, [sp, #20]
   15dd4:	mov	r3, r5
   15dd8:	mov	r2, r4
   15ddc:	sub	r0, r0, #1
   15de0:	bl	15c44 <fputs@plt+0x4afc>
   15de4:	cmp	r0, #0
   15de8:	bne	15e28 <fputs@plt+0x4ce0>
   15dec:	ldr	r3, [sp, #16]
   15df0:	add	r2, r3, #1
   15df4:	str	r2, [sp, #16]
   15df8:	ldrb	r3, [r3]
   15dfc:	cmp	r3, #191	; 0xbf
   15e00:	bls	15e18 <fputs@plt+0x4cd0>
   15e04:	ldr	r3, [sp, #16]
   15e08:	ldrb	r2, [r3]
   15e0c:	and	r2, r2, #192	; 0xc0
   15e10:	cmp	r2, #128	; 0x80
   15e14:	beq	15dc4 <fputs@plt+0x4c7c>
   15e18:	ldr	r1, [sp, #16]
   15e1c:	ldrb	r3, [r1]
   15e20:	cmp	r3, #0
   15e24:	bne	15dd0 <fputs@plt+0x4c88>
   15e28:	ldr	r3, [sp, #16]
   15e2c:	ldrb	r0, [r3]
   15e30:	adds	r0, r0, #0
   15e34:	movne	r0, #1
   15e38:	b	15d28 <fputs@plt+0x4be0>
   15e3c:	cmp	r6, r0
   15e40:	bne	15e60 <fputs@plt+0x4d18>
   15e44:	mov	r3, r5
   15e48:	mov	r2, r4
   15e4c:	ldr	r1, [sp, #16]
   15e50:	ldr	r0, [sp, #20]
   15e54:	bl	15c44 <fputs@plt+0x4afc>
   15e58:	cmp	r0, #0
   15e5c:	bne	15d04 <fputs@plt+0x4bbc>
   15e60:	ldr	r3, [sp, #16]
   15e64:	ldrsb	r2, [r3]
   15e68:	cmp	r2, #0
   15e6c:	addge	r2, r3, #1
   15e70:	strge	r2, [sp, #16]
   15e74:	ldrbge	r0, [r3]
   15e78:	bge	15e84 <fputs@plt+0x4d3c>
   15e7c:	add	r0, sp, #16
   15e80:	bl	12d64 <fputs@plt+0x1c1c>
   15e84:	cmp	r0, #0
   15e88:	bne	15e3c <fputs@plt+0x4cf4>
   15e8c:	b	15d24 <fputs@plt+0x4bdc>
   15e90:	cmp	r6, r5
   15e94:	bne	15ebc <fputs@plt+0x4d74>
   15e98:	ldrb	r3, [r4, #2]
   15e9c:	cmp	r3, #0
   15ea0:	bne	15f4c <fputs@plt+0x4e04>
   15ea4:	add	r0, sp, #20
   15ea8:	bl	12d64 <fputs@plt+0x1c1c>
   15eac:	subs	r6, r0, #0
   15eb0:	beq	15d24 <fputs@plt+0x4bdc>
   15eb4:	ldr	r3, [sp, #20]
   15eb8:	str	r3, [sp, #4]
   15ebc:	ldr	r3, [sp, #16]
   15ec0:	ldrsb	r2, [r3]
   15ec4:	cmp	r2, #0
   15ec8:	addge	r2, r3, #1
   15ecc:	strge	r2, [sp, #16]
   15ed0:	ldrbge	r0, [r3]
   15ed4:	bge	15ee0 <fputs@plt+0x4d98>
   15ed8:	add	r0, sp, #16
   15edc:	bl	12d64 <fputs@plt+0x1c1c>
   15ee0:	cmp	r6, r0
   15ee4:	beq	15c78 <fputs@plt+0x4b30>
   15ee8:	ldr	r2, [sp, #8]
   15eec:	cmp	r6, #127	; 0x7f
   15ef0:	movhi	r3, #0
   15ef4:	movls	r3, #1
   15ef8:	cmp	r2, #0
   15efc:	moveq	r3, #0
   15f00:	cmp	r0, #127	; 0x7f
   15f04:	movhi	r3, #0
   15f08:	andls	r3, r3, #1
   15f0c:	cmp	r3, #0
   15f10:	beq	15f2c <fputs@plt+0x4de4>
   15f14:	add	r2, sl, r6
   15f18:	add	r3, sl, r0
   15f1c:	ldrb	r2, [r2, #64]	; 0x40
   15f20:	ldrb	r3, [r3, #64]	; 0x40
   15f24:	cmp	r2, r3
   15f28:	beq	15c78 <fputs@plt+0x4b30>
   15f2c:	cmp	r6, r7
   15f30:	bne	15d24 <fputs@plt+0x4bdc>
   15f34:	ldr	r2, [sp, #4]
   15f38:	ldr	r3, [sp, #20]
   15f3c:	cmp	r3, r2
   15f40:	cmpne	r0, #0
   15f44:	beq	15d24 <fputs@plt+0x4bdc>
   15f48:	b	15c78 <fputs@plt+0x4b30>
   15f4c:	add	r0, sp, #16
   15f50:	bl	12d64 <fputs@plt+0x1c1c>
   15f54:	subs	r6, r0, #0
   15f58:	beq	15d24 <fputs@plt+0x4bdc>
   15f5c:	add	r0, sp, #20
   15f60:	bl	12d64 <fputs@plt+0x1c1c>
   15f64:	cmp	r0, #94	; 0x5e
   15f68:	mov	r3, r0
   15f6c:	movne	fp, #0
   15f70:	bne	15f84 <fputs@plt+0x4e3c>
   15f74:	add	r0, sp, #20
   15f78:	mov	fp, #1
   15f7c:	bl	12d64 <fputs@plt+0x1c1c>
   15f80:	mov	r3, r0
   15f84:	cmp	r3, #93	; 0x5d
   15f88:	movne	r9, #0
   15f8c:	bne	15fa8 <fputs@plt+0x4e60>
   15f90:	sub	r9, r6, #93	; 0x5d
   15f94:	add	r0, sp, #20
   15f98:	clz	r9, r9
   15f9c:	bl	12d64 <fputs@plt+0x1c1c>
   15fa0:	lsr	r9, r9, #5
   15fa4:	mov	r3, r0
   15fa8:	mov	r1, #0
   15fac:	b	16018 <fputs@plt+0x4ed0>
   15fb0:	cmp	r3, #45	; 0x2d
   15fb4:	bne	16034 <fputs@plt+0x4eec>
   15fb8:	ldr	r0, [sp, #20]
   15fbc:	ldrb	ip, [r0]
   15fc0:	subs	r0, ip, #93	; 0x5d
   15fc4:	movne	r0, #1
   15fc8:	cmp	ip, #0
   15fcc:	moveq	r0, #0
   15fd0:	cmp	r1, #0
   15fd4:	moveq	r0, #0
   15fd8:	cmp	r0, #0
   15fdc:	beq	16034 <fputs@plt+0x4eec>
   15fe0:	add	r0, sp, #20
   15fe4:	str	r1, [sp, #12]
   15fe8:	bl	12d64 <fputs@plt+0x1c1c>
   15fec:	ldr	r1, [sp, #12]
   15ff0:	mov	r3, #0
   15ff4:	cmp	r1, r6
   15ff8:	cmpls	r6, r0
   15ffc:	movls	r9, #1
   16000:	add	r0, sp, #20
   16004:	str	r3, [sp, #12]
   16008:	bl	12d64 <fputs@plt+0x1c1c>
   1600c:	ldr	r3, [sp, #12]
   16010:	mov	r1, r3
   16014:	mov	r3, r0
   16018:	cmp	r3, #0
   1601c:	cmpne	r3, #93	; 0x5d
   16020:	bne	15fb0 <fputs@plt+0x4e68>
   16024:	cmp	r9, fp
   16028:	cmpne	r3, #0
   1602c:	beq	15d24 <fputs@plt+0x4bdc>
   16030:	b	15c78 <fputs@plt+0x4b30>
   16034:	cmp	r3, r6
   16038:	moveq	r9, #1
   1603c:	b	16000 <fputs@plt+0x4eb8>
   16040:			; <UNDEFINED> instruction: 0x00072ab0
   16044:	ldr	r1, [r0]
   16048:	ldr	r3, [r0, #64]	; 0x40
   1604c:	add	r0, r3, #56	; 0x38
   16050:	b	13dc8 <fputs@plt+0x2c80>
   16054:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16058:	mov	r7, r0
   1605c:	mov	sl, r2
   16060:	mov	fp, r3
   16064:	mov	r5, #0
   16068:	add	r6, r1, #40	; 0x28
   1606c:	ldr	r9, [r1, #20]
   16070:	cmp	r9, r5
   16074:	bgt	16084 <fputs@plt+0x4f3c>
   16078:	mov	r0, #0
   1607c:	add	sp, sp, #12
   16080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16084:	ldrsh	r3, [r7, #34]	; 0x22
   16088:	mov	r4, #0
   1608c:	ldr	r8, [r6, r5, lsl #3]
   16090:	cmp	r3, r4
   16094:	addle	r5, r5, #1
   16098:	ble	16070 <fputs@plt+0x4f28>
   1609c:	ldr	r2, [sl, r4, lsl #2]
   160a0:	cmp	r2, #0
   160a4:	bge	160c8 <fputs@plt+0x4f80>
   160a8:	ldrsh	r2, [r7, #32]
   160ac:	cmp	fp, #0
   160b0:	sub	r1, r2, r4
   160b4:	clz	r1, r1
   160b8:	lsr	r1, r1, #5
   160bc:	moveq	r1, #0
   160c0:	cmp	r1, #0
   160c4:	beq	16108 <fputs@plt+0x4fc0>
   160c8:	ldr	r2, [r7, #4]
   160cc:	cmp	r8, #0
   160d0:	add	r1, r2, r4, lsl #4
   160d4:	beq	160fc <fputs@plt+0x4fb4>
   160d8:	mov	r1, r8
   160dc:	ldr	r0, [r2, r4, lsl #4]
   160e0:	str	r3, [sp, #4]
   160e4:	bl	12f2c <fputs@plt+0x1de4>
   160e8:	cmp	r0, #0
   160ec:	ldr	r3, [sp, #4]
   160f0:	bne	16108 <fputs@plt+0x4fc0>
   160f4:	mov	r0, #1
   160f8:	b	1607c <fputs@plt+0x4f34>
   160fc:	ldrb	r2, [r1, #15]
   16100:	tst	r2, #1
   16104:	bne	160f4 <fputs@plt+0x4fac>
   16108:	add	r4, r4, #1
   1610c:	b	16090 <fputs@plt+0x4f48>
   16110:	push	{r4, r5, r6, r7, r8, lr}
   16114:	mov	r5, r0
   16118:	mov	r7, r1
   1611c:	mov	r4, #0
   16120:	ldrsh	r6, [r0, #34]	; 0x22
   16124:	cmp	r6, r4
   16128:	bgt	16138 <fputs@plt+0x4ff0>
   1612c:	mvn	r4, #0
   16130:	mov	r0, r4
   16134:	pop	{r4, r5, r6, r7, r8, pc}
   16138:	ldr	r3, [r5, #4]
   1613c:	mov	r1, r7
   16140:	ldr	r0, [r3, r4, lsl #4]
   16144:	bl	12f2c <fputs@plt+0x1de4>
   16148:	cmp	r0, #0
   1614c:	beq	16130 <fputs@plt+0x4fe8>
   16150:	add	r4, r4, #1
   16154:	b	16124 <fputs@plt+0x4fdc>
   16158:	push	{r4, r5, r6, r7, r8, lr}
   1615c:	mov	r4, r0
   16160:	mov	r6, r1
   16164:	mov	r7, #20
   16168:	cmp	r4, #0
   1616c:	popeq	{r4, r5, r6, r7, r8, pc}
   16170:	strh	r6, [r4, #36]	; 0x24
   16174:	ldr	r3, [r4, #4]
   16178:	orr	r3, r3, #1
   1617c:	str	r3, [r4, #4]
   16180:	ldrb	r3, [r4]
   16184:	cmp	r3, #151	; 0x97
   16188:	beq	161a0 <fputs@plt+0x5058>
   1618c:	mov	r1, r6
   16190:	ldr	r0, [r4, #12]
   16194:	bl	16158 <fputs@plt+0x5010>
   16198:	ldr	r4, [r4, #16]
   1619c:	b	16168 <fputs@plt+0x5020>
   161a0:	ldr	r3, [r4, #20]
   161a4:	cmp	r3, #0
   161a8:	beq	1618c <fputs@plt+0x5044>
   161ac:	mov	r5, #0
   161b0:	b	161cc <fputs@plt+0x5084>
   161b4:	ldr	r2, [r3, #4]
   161b8:	mul	r3, r7, r5
   161bc:	mov	r1, r6
   161c0:	add	r5, r5, #1
   161c4:	ldr	r0, [r2, r3]
   161c8:	bl	16158 <fputs@plt+0x5010>
   161cc:	ldr	r3, [r4, #20]
   161d0:	ldr	r2, [r3]
   161d4:	cmp	r2, r5
   161d8:	bgt	161b4 <fputs@plt+0x506c>
   161dc:	b	1618c <fputs@plt+0x5044>
   161e0:	ldr	r3, [r1, #52]	; 0x34
   161e4:	cmp	r3, #0
   161e8:	bne	16204 <fputs@plt+0x50bc>
   161ec:	ldr	r3, [r1, #64]	; 0x40
   161f0:	cmp	r3, #0
   161f4:	ldrne	r2, [r0]
   161f8:	ldrne	r3, [r3, #4]
   161fc:	strne	r3, [r2, #536]	; 0x218
   16200:	bx	lr
   16204:	mov	r1, r3
   16208:	b	161e0 <fputs@plt+0x5098>
   1620c:	mov	r0, #0
   16210:	bx	lr
   16214:	ldr	r3, [r0]
   16218:	push	{r4, r5, r6, r7, r8, lr}
   1621c:	ldrb	r4, [r0, #442]	; 0x1ba
   16220:	ldr	r3, [r3, #16]
   16224:	cmp	r4, #0
   16228:	movne	r4, #0
   1622c:	ldr	r3, [r3, #28]
   16230:	bne	1624c <fputs@plt+0x5104>
   16234:	mov	r5, r1
   16238:	ldr	r8, [r1, #64]	; 0x40
   1623c:	cmp	r8, r3
   16240:	ldrne	r6, [r3, #48]	; 0x30
   16244:	bne	1628c <fputs@plt+0x5144>
   16248:	ldr	r4, [r5, #60]	; 0x3c
   1624c:	mov	r0, r4
   16250:	pop	{r4, r5, r6, r7, r8, pc}
   16254:	ldr	r7, [r6, #8]
   16258:	ldr	r3, [r7, #24]
   1625c:	cmp	r8, r3
   16260:	bne	16288 <fputs@plt+0x5140>
   16264:	ldr	r1, [r5]
   16268:	ldr	r0, [r7, #4]
   1626c:	bl	12f2c <fputs@plt+0x1de4>
   16270:	cmp	r0, #0
   16274:	bne	16288 <fputs@plt+0x5140>
   16278:	cmp	r4, #0
   1627c:	ldreq	r4, [r5, #60]	; 0x3c
   16280:	str	r4, [r7, #32]
   16284:	mov	r4, r7
   16288:	ldr	r6, [r6]
   1628c:	cmp	r6, #0
   16290:	bne	16254 <fputs@plt+0x510c>
   16294:	cmp	r4, #0
   16298:	bne	1624c <fputs@plt+0x5104>
   1629c:	b	16248 <fputs@plt+0x5100>
   162a0:	ldr	r3, [r0, #4]
   162a4:	lsl	r1, r1, #1
   162a8:	ldrsh	r3, [r3, r1]
   162ac:	cmn	r3, #2
   162b0:	beq	162cc <fputs@plt+0x5184>
   162b4:	cmn	r3, #1
   162b8:	beq	162d4 <fputs@plt+0x518c>
   162bc:	ldr	r2, [r0, #12]
   162c0:	ldr	r2, [r2, #4]
   162c4:	ldr	r0, [r2, r3, lsl #4]
   162c8:	bx	lr
   162cc:	ldr	r0, [pc, #8]	; 162dc <fputs@plt+0x5194>
   162d0:	bx	lr
   162d4:	ldr	r0, [pc, #4]	; 162e0 <fputs@plt+0x5198>
   162d8:	bx	lr
   162dc:			; <UNDEFINED> instruction: 0x000762b3
   162e0:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   162e4:	push	{r4, r5, r6, r7, r8, lr}
   162e8:	mov	r2, #0
   162ec:	mov	r6, #48	; 0x30
   162f0:	cmp	r1, #0
   162f4:	popeq	{r4, r5, r6, r7, r8, pc}
   162f8:	ldrh	r3, [r1, #20]
   162fc:	tst	r3, #4
   16300:	popne	{r4, r5, r6, r7, r8, pc}
   16304:	ldr	ip, [r0]
   16308:	cmp	ip, #0
   1630c:	beq	16320 <fputs@plt+0x51d8>
   16310:	ldr	ip, [r1]
   16314:	ldr	ip, [ip, #4]
   16318:	tst	ip, #1
   1631c:	popeq	{r4, r5, r6, r7, r8, pc}
   16320:	ldr	r7, [r1, #40]	; 0x28
   16324:	ldr	ip, [r1, #44]	; 0x2c
   16328:	ldr	r8, [r0, #72]	; 0x48
   1632c:	ldr	lr, [r0, #76]	; 0x4c
   16330:	and	r4, r8, r7
   16334:	and	r5, lr, ip
   16338:	orrs	ip, r4, r5
   1633c:	popne	{r4, r5, r6, r7, r8, pc}
   16340:	cmp	r2, #0
   16344:	beq	16354 <fputs@plt+0x520c>
   16348:	tst	r3, #1024	; 0x400
   1634c:	orrne	r3, r3, #512	; 0x200
   16350:	bne	16358 <fputs@plt+0x5210>
   16354:	orr	r3, r3, #4
   16358:	strh	r3, [r1, #20]
   1635c:	ldr	r3, [r1, #4]
   16360:	cmp	r3, #0
   16364:	poplt	{r4, r5, r6, r7, r8, pc}
   16368:	ldr	r1, [r1, #24]
   1636c:	ldr	r1, [r1, #20]
   16370:	mla	r1, r6, r3, r1
   16374:	ldrb	r3, [r1, #22]
   16378:	sub	r3, r3, #1
   1637c:	uxtb	r3, r3
   16380:	cmp	r3, #0
   16384:	strb	r3, [r1, #22]
   16388:	popne	{r4, r5, r6, r7, r8, pc}
   1638c:	add	r2, r2, #1
   16390:	b	162f0 <fputs@plt+0x51a8>
   16394:	cmp	r0, #0
   16398:	bxeq	lr
   1639c:	ldr	r3, [r1, #4]
   163a0:	and	r2, r3, #1
   163a4:	ldr	r3, [r0, #4]
   163a8:	orr	r3, r3, r2
   163ac:	str	r3, [r0, #4]
   163b0:	ldrsh	r3, [r1, #36]	; 0x24
   163b4:	strh	r3, [r0, #36]	; 0x24
   163b8:	bx	lr
   163bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c0:	mov	lr, r0
   163c4:	mov	r4, r2
   163c8:	mov	r5, r3
   163cc:	ldrh	r2, [lr], #8
   163d0:	ldrsh	ip, [sp, #36]	; 0x24
   163d4:	ldrsh	sl, [sp, #40]	; 0x28
   163d8:	mov	r3, lr
   163dc:	mov	r1, r2
   163e0:	cmp	r1, #0
   163e4:	bne	16424 <fputs@plt+0x52dc>
   163e8:	cmp	r2, #2
   163ec:	bhi	1646c <fputs@plt+0x5324>
   163f0:	add	r1, r2, #1
   163f4:	add	r3, r0, r2, lsl #4
   163f8:	strh	r1, [r0]
   163fc:	add	r0, r0, r1, lsl #4
   16400:	add	r3, r3, #8
   16404:	strh	sl, [r0, #2]
   16408:	ldrsh	r2, [r3, #10]
   1640c:	mov	r0, #1
   16410:	strd	r4, [r3]
   16414:	strh	ip, [r3, #8]
   16418:	cmp	r2, sl
   1641c:	strhgt	sl, [r3, #10]
   16420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16424:	ldrsh	fp, [r3, #8]
   16428:	ldrd	r8, [r3]
   1642c:	cmp	fp, ip
   16430:	and	r6, r8, r4
   16434:	and	r7, r9, r5
   16438:	blt	16450 <fputs@plt+0x5308>
   1643c:	cmp	r5, r7
   16440:	cmpeq	r4, r6
   16444:	beq	16408 <fputs@plt+0x52c0>
   16448:	cmp	fp, ip
   1644c:	bne	1645c <fputs@plt+0x5314>
   16450:	cmp	r9, r7
   16454:	cmpeq	r8, r6
   16458:	beq	164a8 <fputs@plt+0x5360>
   1645c:	sub	r1, r1, #1
   16460:	add	r3, r3, #16
   16464:	uxth	r1, r1
   16468:	b	163e0 <fputs@plt+0x5298>
   1646c:	add	r0, r0, #24
   16470:	mov	r3, lr
   16474:	mov	r1, #1
   16478:	ldrsh	lr, [r0, #8]
   1647c:	add	r1, r1, #1
   16480:	ldrsh	r6, [r3, #8]
   16484:	cmp	r6, lr
   16488:	uxth	lr, r1
   1648c:	movgt	r3, r0
   16490:	cmp	r2, lr
   16494:	add	r0, r0, #16
   16498:	bhi	16478 <fputs@plt+0x5330>
   1649c:	ldrsh	r2, [r3, #8]
   164a0:	cmp	r2, ip
   164a4:	bgt	16408 <fputs@plt+0x52c0>
   164a8:	mov	r0, #0
   164ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164b0:	ldr	r2, [r0], #4
   164b4:	mov	r3, #0
   164b8:	cmp	r2, r3
   164bc:	bgt	164cc <fputs@plt+0x5384>
   164c0:	mov	r0, #0
   164c4:	mov	r1, r0
   164c8:	bx	lr
   164cc:	ldr	ip, [r0], #4
   164d0:	cmp	ip, r1
   164d4:	bne	164f4 <fputs@plt+0x53ac>
   164d8:	mov	r0, #1
   164dc:	sub	r1, r3, #32
   164e0:	lsl	r1, r0, r1
   164e4:	rsb	r2, r3, #32
   164e8:	orr	r1, r1, r0, lsr r2
   164ec:	lsl	r0, r0, r3
   164f0:	bx	lr
   164f4:	add	r3, r3, #1
   164f8:	b	164b8 <fputs@plt+0x5370>
   164fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16500:	mov	r7, r0
   16504:	mov	r6, r3
   16508:	mov	r4, r1
   1650c:	mov	r8, #30
   16510:	mov	r9, #0
   16514:	bl	1516c <fputs@plt+0x4024>
   16518:	ldr	r5, [sp, #32]
   1651c:	add	r0, r0, #20
   16520:	mov	r3, #25
   16524:	mov	lr, #37	; 0x25
   16528:	ldr	ip, [r7, #32]
   1652c:	mov	r7, #1
   16530:	cmp	r4, ip
   16534:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   16538:	ldr	r1, [r0, #-16]
   1653c:	cmp	r1, r2
   16540:	bne	1656c <fputs@plt+0x5424>
   16544:	ldrb	r1, [r0, #-20]	; 0xffffffec
   16548:	cmp	r1, #47	; 0x2f
   1654c:	bne	16578 <fputs@plt+0x5430>
   16550:	ldr	r1, [r0, #-12]
   16554:	strb	r8, [r0, #-20]	; 0xffffffec
   16558:	add	r1, r1, r6
   1655c:	str	r1, [r0, #-16]
   16560:	ldr	r1, [r0, #-8]
   16564:	str	r1, [r0, #-12]
   16568:	str	r9, [r0, #-8]
   1656c:	add	r4, r4, #1
   16570:	add	r0, r0, #20
   16574:	b	16530 <fputs@plt+0x53e8>
   16578:	cmp	r1, #103	; 0x67
   1657c:	bne	1656c <fputs@plt+0x5424>
   16580:	cmp	r5, #0
   16584:	ldrne	r1, [r0, #-12]
   16588:	strbne	lr, [r0, #-20]	; 0xffffffec
   1658c:	strne	r7, [r0, #-12]
   16590:	strbeq	r3, [r0, #-20]	; 0xffffffec
   16594:	streq	r5, [r0, #-16]
   16598:	strne	r1, [r0, #-16]
   1659c:	streq	r5, [r0, #-8]
   165a0:	b	1656c <fputs@plt+0x5424>
   165a4:	ldrh	r3, [r0, #42]	; 0x2a
   165a8:	mov	ip, r0
   165ac:	push	{r4, r5, lr}
   165b0:	ldrh	r2, [r0, #40]	; 0x28
   165b4:	ldrh	r0, [r1, #42]	; 0x2a
   165b8:	ldrh	lr, [r1, #40]	; 0x28
   165bc:	sub	r5, r2, r3
   165c0:	cmp	r3, r0
   165c4:	movcs	r3, #0
   165c8:	movcc	r3, #1
   165cc:	sub	r4, lr, r0
   165d0:	cmp	r5, r4
   165d4:	movlt	r0, r3
   165d8:	orrge	r0, r3, #1
   165dc:	cmp	r0, #0
   165e0:	bne	16654 <fputs@plt+0x550c>
   165e4:	ldrsh	r4, [ip, #20]
   165e8:	ldrsh	r3, [r1, #20]
   165ec:	cmp	r4, r3
   165f0:	blt	16608 <fputs@plt+0x54c0>
   165f4:	popgt	{r4, r5, pc}
   165f8:	ldrsh	r4, [ip, #22]
   165fc:	ldrsh	r3, [r1, #22]
   16600:	cmp	r4, r3
   16604:	popgt	{r4, r5, pc}
   16608:	sub	r3, r2, #1
   1660c:	cmn	r3, #1
   16610:	bne	1661c <fputs@plt+0x54d4>
   16614:	mov	r0, #1
   16618:	pop	{r4, r5, pc}
   1661c:	ldr	r2, [ip, #48]	; 0x30
   16620:	ldr	r0, [r2, r3, lsl #2]
   16624:	cmp	r0, #0
   16628:	subne	r2, lr, #1
   1662c:	bne	1664c <fputs@plt+0x5504>
   16630:	sub	r3, r3, #1
   16634:	b	1660c <fputs@plt+0x54c4>
   16638:	ldr	r4, [r1, #48]	; 0x30
   1663c:	ldr	r4, [r4, r2, lsl #2]
   16640:	cmp	r0, r4
   16644:	beq	16630 <fputs@plt+0x54e8>
   16648:	sub	r2, r2, #1
   1664c:	cmn	r2, #1
   16650:	bne	16638 <fputs@plt+0x54f0>
   16654:	mov	r0, #0
   16658:	pop	{r4, r5, pc}
   1665c:	ldr	r3, [r0]
   16660:	movw	r2, #513	; 0x201
   16664:	cmp	r3, #0
   16668:	bxeq	lr
   1666c:	push	{r4, r5, r6, r7, r8, r9, lr}
   16670:	b	166ec <fputs@plt+0x55a4>
   16674:	cmp	r7, r9
   16678:	cmpeq	r6, r8
   1667c:	bne	166b0 <fputs@plt+0x5568>
   16680:	ldrsh	lr, [r3, #18]
   16684:	ldrsh	ip, [r1, #18]
   16688:	cmp	lr, ip
   1668c:	bgt	166b0 <fputs@plt+0x5568>
   16690:	ldrsh	lr, [r3, #20]
   16694:	ldrsh	ip, [r1, #20]
   16698:	cmp	lr, ip
   1669c:	bgt	16754 <fputs@plt+0x560c>
   166a0:	ldrsh	lr, [r3, #22]
   166a4:	ldrsh	ip, [r1, #22]
   166a8:	cmp	lr, ip
   166ac:	ble	1674c <fputs@plt+0x5604>
   166b0:	cmp	r5, r7
   166b4:	cmpeq	r4, r6
   166b8:	bne	166dc <fputs@plt+0x5594>
   166bc:	ldrsh	lr, [r3, #20]
   166c0:	ldrsh	ip, [r1, #20]
   166c4:	cmp	lr, ip
   166c8:	blt	166dc <fputs@plt+0x5594>
   166cc:	ldrsh	lr, [r3, #22]
   166d0:	ldrsh	ip, [r1, #22]
   166d4:	cmp	lr, ip
   166d8:	popge	{r4, r5, r6, r7, r8, r9, pc}
   166dc:	add	r0, r3, #52	; 0x34
   166e0:	ldr	r3, [r3, #52]	; 0x34
   166e4:	cmp	r3, #0
   166e8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   166ec:	ldrh	lr, [r3, #16]
   166f0:	ldrh	ip, [r1, #16]
   166f4:	cmp	lr, ip
   166f8:	bne	166dc <fputs@plt+0x5594>
   166fc:	ldrd	r4, [r1]
   16700:	ldr	ip, [r3, #36]	; 0x24
   16704:	ldrd	r8, [r3]
   16708:	tst	ip, #16384	; 0x4000
   1670c:	and	r6, r4, r8
   16710:	and	r7, r5, r9
   16714:	beq	16674 <fputs@plt+0x552c>
   16718:	ldrh	ip, [r1, #42]	; 0x2a
   1671c:	cmp	ip, #0
   16720:	bne	16674 <fputs@plt+0x552c>
   16724:	ldr	ip, [r1, #36]	; 0x24
   16728:	bics	ip, r2, ip
   1672c:	bne	16674 <fputs@plt+0x552c>
   16730:	cmp	r5, r7
   16734:	cmpeq	r4, r6
   16738:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1673c:	cmp	r7, r9
   16740:	cmpeq	r6, r8
   16744:	bne	166dc <fputs@plt+0x5594>
   16748:	b	16680 <fputs@plt+0x5538>
   1674c:	mov	r0, #0
   16750:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16754:	cmp	r5, r9
   16758:	cmpeq	r4, r8
   1675c:	bne	166dc <fputs@plt+0x5594>
   16760:	b	166cc <fputs@plt+0x5584>
   16764:	ldrh	r3, [r0, #52]	; 0x34
   16768:	mov	r2, #0
   1676c:	push	{r4, r5, r6, lr}
   16770:	mov	r1, r2
   16774:	mov	r4, #1
   16778:	mov	r5, r2
   1677c:	sub	r3, r3, #1
   16780:	cmn	r3, #1
   16784:	bne	16790 <fputs@plt+0x5648>
   16788:	mov	r0, r2
   1678c:	pop	{r4, r5, r6, pc}
   16790:	ldr	lr, [r0, #4]
   16794:	lsl	ip, r3, #1
   16798:	ldrsh	lr, [lr, ip]
   1679c:	cmp	lr, #62	; 0x3e
   167a0:	bhi	167bc <fputs@plt+0x5674>
   167a4:	sub	ip, lr, #32
   167a8:	rsb	r6, lr, #32
   167ac:	orr	r2, r2, r4, lsl lr
   167b0:	orr	ip, r5, r4, lsl ip
   167b4:	orr	ip, ip, r4, lsr r6
   167b8:	orr	r1, ip, r1
   167bc:	sub	r3, r3, #1
   167c0:	b	16780 <fputs@plt+0x5638>
   167c4:	push	{r4, lr}
   167c8:	ldr	r4, [r0, #4]
   167cc:	adds	r0, r4, #380	; 0x17c
   167d0:	popeq	{r4, pc}
   167d4:	ldr	r3, [r4, #380]	; 0x17c
   167d8:	cmp	r3, #0
   167dc:	beq	1680c <fputs@plt+0x56c4>
   167e0:	ldr	r1, [r4, #388]	; 0x184
   167e4:	cmp	r1, #0
   167e8:	blt	1680c <fputs@plt+0x56c4>
   167ec:	ldr	r0, [r4, #384]	; 0x180
   167f0:	blx	r3
   167f4:	cmp	r0, #0
   167f8:	ldrne	r3, [r4, #388]	; 0x184
   167fc:	mvneq	r3, #0
   16800:	addne	r3, r3, #1
   16804:	str	r3, [r4, #388]	; 0x184
   16808:	pop	{r4, pc}
   1680c:	mov	r0, #0
   16810:	pop	{r4, pc}
   16814:	push	{r4, r5, r6, r7, r8, lr}
   16818:	mov	r6, r0
   1681c:	mov	r7, r1
   16820:	mov	r4, #0
   16824:	ldr	r8, [r0, #20]
   16828:	cmp	r8, r4
   1682c:	bgt	1683c <fputs@plt+0x56f4>
   16830:	mov	r5, #0
   16834:	mov	r0, r5
   16838:	pop	{r4, r5, r6, r7, r8, pc}
   1683c:	ldr	r2, [r6, #16]
   16840:	lsl	r3, r4, #4
   16844:	add	r1, r2, r3
   16848:	ldr	r5, [r1, #4]
   1684c:	cmp	r5, #0
   16850:	beq	16870 <fputs@plt+0x5728>
   16854:	cmp	r7, #0
   16858:	beq	16834 <fputs@plt+0x56ec>
   1685c:	mov	r0, r7
   16860:	ldr	r1, [r2, r3]
   16864:	bl	12f2c <fputs@plt+0x1de4>
   16868:	cmp	r0, #0
   1686c:	beq	16834 <fputs@plt+0x56ec>
   16870:	add	r4, r4, #1
   16874:	b	16828 <fputs@plt+0x56e0>
   16878:	subs	r3, r0, #0
   1687c:	beq	16890 <fputs@plt+0x5748>
   16880:	push	{r4, lr}
   16884:	bl	10f98 <strlen@plt>
   16888:	bic	r0, r0, #-1073741824	; 0xc0000000
   1688c:	pop	{r4, pc}
   16890:	mov	r0, r3
   16894:	bx	lr
   16898:	push	{r4, r5, r6, r7, r8, lr}
   1689c:	mov	r5, r2
   168a0:	mov	r6, r0
   168a4:	mov	r7, r1
   168a8:	mov	r2, #36	; 0x24
   168ac:	mov	r1, #0
   168b0:	ldr	r4, [r5, #4]
   168b4:	add	r0, r4, #4
   168b8:	bl	10f20 <memset@plt>
   168bc:	ldr	r3, [r5]
   168c0:	add	r0, r4, #40	; 0x28
   168c4:	mov	r1, #0
   168c8:	ldr	r2, [r6, #28]
   168cc:	str	r5, [r4]
   168d0:	str	r3, [r4, #4]
   168d4:	str	r0, [r4, #8]
   168d8:	bl	10f20 <memset@plt>
   168dc:	mov	r3, #1
   168e0:	mov	r2, r5
   168e4:	str	r7, [r4, #20]
   168e8:	mov	r1, r7
   168ec:	mov	r0, r6
   168f0:	strh	r3, [r4, #24]
   168f4:	str	r6, [r4, #28]
   168f8:	pop	{r4, r5, r6, r7, r8, lr}
   168fc:	b	16900 <fputs@plt+0x57b8>
   16900:	ldr	r3, [r2, #4]
   16904:	push	{lr}		; (str lr, [sp, #-4]!)
   16908:	ldr	lr, [r3]
   1690c:	cmp	lr, #0
   16910:	bne	1691c <fputs@plt+0x57d4>
   16914:	pop	{lr}		; (ldr lr, [sp], #4)
   16918:	b	16898 <fputs@plt+0x5750>
   1691c:	mov	ip, r0
   16920:	mov	r0, r3
   16924:	ldr	r2, [ip, #12]
   16928:	add	r2, r2, #1
   1692c:	str	r2, [ip, #12]
   16930:	ldrh	r2, [r3, #26]
   16934:	add	r2, r2, #1
   16938:	strh	r2, [r3, #26]
   1693c:	pop	{pc}		; (ldr pc, [sp], #4)
   16940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16944:	mov	r4, r0
   16948:	sub	sp, sp, #28
   1694c:	ldr	r0, [r0, #64]	; 0x40
   16950:	ldr	r5, [r0]
   16954:	cmp	r5, #0
   16958:	beq	169ec <fputs@plt+0x58a4>
   1695c:	ldrb	ip, [r4, #17]
   16960:	sub	ip, ip, #1
   16964:	cmp	ip, #2
   16968:	movls	r5, #0
   1696c:	bls	169ec <fputs@plt+0x58a4>
   16970:	mov	sl, r1
   16974:	add	r1, sp, #16
   16978:	strd	r2, [sp, #8]
   1697c:	ldr	fp, [r4, #160]	; 0xa0
   16980:	bl	12c28 <fputs@plt+0x1ae0>
   16984:	subs	r5, r0, #0
   16988:	bne	169ec <fputs@plt+0x58a4>
   1698c:	umull	r6, r7, sl, fp
   16990:	ldrd	r0, [sp, #16]
   16994:	asr	r9, fp, #31
   16998:	mla	r7, sl, r9, r7
   1699c:	cmp	r1, r7
   169a0:	cmpeq	r0, r6
   169a4:	beq	169ec <fputs@plt+0x58a4>
   169a8:	cmp	r6, r0
   169ac:	sbcs	r3, r7, r1
   169b0:	bge	169d4 <fputs@plt+0x588c>
   169b4:	mov	r2, r6
   169b8:	mov	r3, r7
   169bc:	ldr	r0, [r4, #64]	; 0x40
   169c0:	bl	12c10 <fputs@plt+0x1ac8>
   169c4:	cmp	r0, #0
   169c8:	movne	r5, r0
   169cc:	bne	169ec <fputs@plt+0x58a4>
   169d0:	b	169e8 <fputs@plt+0x58a0>
   169d4:	adds	r2, fp, r0
   169d8:	adc	r3, r9, r1
   169dc:	cmp	r6, r2
   169e0:	sbcs	r3, r7, r3
   169e4:	bge	169f8 <fputs@plt+0x58b0>
   169e8:	str	sl, [r4, #36]	; 0x24
   169ec:	mov	r0, r5
   169f0:	add	sp, sp, #28
   169f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169f8:	ldr	r3, [r4, #208]	; 0xd0
   169fc:	mov	r2, fp
   16a00:	mov	r1, r5
   16a04:	mov	r0, r3
   16a08:	bl	10f20 <memset@plt>
   16a0c:	subs	r1, r6, fp
   16a10:	mov	r3, r0
   16a14:	ldr	r0, [r4, #64]	; 0x40
   16a18:	sbc	r2, r7, r9
   16a1c:	stm	sp, {r1, r2}
   16a20:	mov	r2, fp
   16a24:	mov	r1, r3
   16a28:	bl	12c04 <fputs@plt+0x1abc>
   16a2c:	b	169c4 <fputs@plt+0x587c>
   16a30:	push	{r4, r5, r6, r7, lr}
   16a34:	sub	sp, sp, #164	; 0xa4
   16a38:	mov	r4, r0
   16a3c:	mov	r2, #160	; 0xa0
   16a40:	mov	r1, #0
   16a44:	mov	r0, sp
   16a48:	mov	r6, #0
   16a4c:	bl	10f20 <memset@plt>
   16a50:	mov	r3, r4
   16a54:	cmp	r3, #0
   16a58:	bne	16a88 <fputs@plt+0x5940>
   16a5c:	mov	r4, sp
   16a60:	mov	r5, r3
   16a64:	mov	r0, r3
   16a68:	add	r5, r5, #1
   16a6c:	ldr	r1, [r4], #4
   16a70:	bl	14400 <fputs@plt+0x32b8>
   16a74:	cmp	r5, #40	; 0x28
   16a78:	mov	r3, r0
   16a7c:	bne	16a64 <fputs@plt+0x591c>
   16a80:	add	sp, sp, #164	; 0xa4
   16a84:	pop	{r4, r5, r6, r7, pc}
   16a88:	mov	r5, sp
   16a8c:	mov	r4, #0
   16a90:	ldr	r7, [r3, #8]
   16a94:	str	r6, [r3, #8]
   16a98:	ldr	r0, [r5], #4
   16a9c:	cmp	r0, #0
   16aa0:	bne	16ab8 <fputs@plt+0x5970>
   16aa4:	add	r2, sp, #160	; 0xa0
   16aa8:	add	r4, r2, r4, lsl #2
   16aac:	str	r3, [r4, #-160]	; 0xffffff60
   16ab0:	mov	r3, r7
   16ab4:	b	16a54 <fputs@plt+0x590c>
   16ab8:	mov	r1, r3
   16abc:	add	r4, r4, #1
   16ac0:	bl	14400 <fputs@plt+0x32b8>
   16ac4:	mov	r3, r0
   16ac8:	str	r6, [r5, #-4]
   16acc:	b	16a98 <fputs@plt+0x5950>
   16ad0:	mov	r2, #100	; 0x64
   16ad4:	mov	r1, #0
   16ad8:	ldr	r0, [pc]	; 16ae0 <fputs@plt+0x5998>
   16adc:	b	10f20 <memset@plt>
   16ae0:	andeq	pc, r8, r0, asr #16
   16ae4:	push	{r4, lr}
   16ae8:	mov	r2, #100	; 0x64
   16aec:	mov	r1, #0
   16af0:	ldr	r4, [pc, #68]	; 16b3c <fputs@plt+0x59f4>
   16af4:	add	r0, r4, #112	; 0x70
   16af8:	bl	10f20 <memset@plt>
   16afc:	ldr	r3, [pc, #60]	; 16b40 <fputs@plt+0x59f8>
   16b00:	ldr	r2, [r3, #204]	; 0xcc
   16b04:	cmp	r2, #0
   16b08:	moveq	r2, #1
   16b0c:	movne	r2, #0
   16b10:	str	r2, [r4, #168]	; 0xa8
   16b14:	bne	16b24 <fputs@plt+0x59dc>
   16b18:	ldr	r3, [r3, #212]	; 0xd4
   16b1c:	cmp	r3, #0
   16b20:	strne	r3, [r4, #172]	; 0xac
   16b24:	mov	r3, #10
   16b28:	mov	r0, #0
   16b2c:	str	r3, [r4, #124]	; 0x7c
   16b30:	mov	r3, #1
   16b34:	str	r3, [r4, #164]	; 0xa4
   16b38:	pop	{r4, pc}
   16b3c:	ldrdeq	pc, [r8], -r0
   16b40:	andeq	fp, r8, r0, lsr r1
   16b44:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b48:	mov	r8, r2
   16b4c:	mov	r5, r0
   16b50:	mov	r9, r1
   16b54:	ldrd	r2, [sp, #48]	; 0x30
   16b58:	mov	r6, r2
   16b5c:	mov	r7, r3
   16b60:	ldrd	r2, [r0, #40]	; 0x28
   16b64:	cmp	r3, r7
   16b68:	cmpeq	r2, r6
   16b6c:	mov	r2, r6
   16b70:	movne	r3, #1
   16b74:	moveq	r3, #0
   16b78:	orrs	r2, r2, r7
   16b7c:	ldr	r2, [r0, #4]
   16b80:	moveq	r3, #1
   16b84:	cmp	r3, #0
   16b88:	ldreq	r4, [r0, #48]	; 0x30
   16b8c:	beq	16bc0 <fputs@plt+0x5a78>
   16b90:	asr	fp, r2, #31
   16b94:	mov	sl, r2
   16b98:	mov	r0, #0
   16b9c:	ldr	r4, [r5, #16]
   16ba0:	mov	r1, #0
   16ba4:	cmp	r4, #0
   16ba8:	beq	16bc0 <fputs@plt+0x5a78>
   16bac:	adds	r0, r0, sl
   16bb0:	adc	r1, r1, fp
   16bb4:	cmp	r6, r0
   16bb8:	sbcs	r3, r7, r1
   16bbc:	bge	16c48 <fputs@plt+0x5b00>
   16bc0:	asr	r3, r2, #31
   16bc4:	mov	r0, r6
   16bc8:	mov	r1, r7
   16bcc:	bl	6fac8 <fputs@plt+0x5e980>
   16bd0:	mov	r0, r2
   16bd4:	mov	sl, r8
   16bd8:	ldr	fp, [r5, #4]
   16bdc:	add	r1, r4, #4
   16be0:	add	r1, r1, r0
   16be4:	sub	fp, fp, r0
   16be8:	mov	r0, r9
   16bec:	cmp	sl, fp
   16bf0:	movlt	r3, sl
   16bf4:	movge	r3, fp
   16bf8:	mov	r2, r3
   16bfc:	str	r3, [sp, #4]
   16c00:	bl	10fbc <memcpy@plt>
   16c04:	ldr	r3, [sp, #4]
   16c08:	subs	sl, sl, fp
   16c0c:	add	r9, r9, r3
   16c10:	bmi	16c2c <fputs@plt+0x5ae4>
   16c14:	ldr	r4, [r4]
   16c18:	cmp	r4, #0
   16c1c:	beq	16c2c <fputs@plt+0x5ae4>
   16c20:	mov	r0, #0
   16c24:	cmp	sl, r0
   16c28:	bne	16bd8 <fputs@plt+0x5a90>
   16c2c:	adds	r6, r6, r8
   16c30:	mov	r0, #0
   16c34:	str	r4, [r5, #48]	; 0x30
   16c38:	adc	r7, r7, r8, asr #31
   16c3c:	strd	r6, [r5, #40]	; 0x28
   16c40:	add	sp, sp, #12
   16c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c48:	ldr	r4, [r4]
   16c4c:	b	16ba4 <fputs@plt+0x5a5c>
   16c50:	push	{r0, r1, r4, r5, r6, lr}
   16c54:	mov	r5, r0
   16c58:	mov	r0, #1
   16c5c:	mov	r4, r5
   16c60:	mov	r2, #40	; 0x28
   16c64:	ldr	r3, [r5, #32]
   16c68:	ldr	r6, [r3]
   16c6c:	strb	r0, [r5, #64]	; 0x40
   16c70:	ldr	r3, [pc, #84]	; 16ccc <fputs@plt+0x5b84>
   16c74:	str	r3, [r4, #52]!	; 0x34
   16c78:	add	r3, r5, #92	; 0x5c
   16c7c:	mov	r1, r4
   16c80:	str	r3, [sp]
   16c84:	mov	r3, #0
   16c88:	bl	147d8 <fputs@plt+0x3690>
   16c8c:	mov	r3, r4
   16c90:	add	r2, r6, #48	; 0x30
   16c94:	add	r1, r5, #100	; 0x64
   16c98:	ldr	r0, [r3], #4
   16c9c:	cmp	r3, r1
   16ca0:	str	r0, [r2], #4
   16ca4:	bne	16c98 <fputs@plt+0x5b50>
   16ca8:	mov	r0, r5
   16cac:	bl	14890 <fputs@plt+0x3748>
   16cb0:	add	r3, r4, #48	; 0x30
   16cb4:	ldr	r2, [r4], #4
   16cb8:	cmp	r4, r3
   16cbc:	str	r2, [r6], #4
   16cc0:	bne	16cb4 <fputs@plt+0x5b6c>
   16cc4:	add	sp, sp, #8
   16cc8:	pop	{r4, r5, r6, pc}
   16ccc:	eoreq	lr, sp, r8, lsl r2
   16cd0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16cd4:	subs	r5, r1, #0
   16cd8:	mov	r6, r0
   16cdc:	ldr	r3, [r0, #4]
   16ce0:	ldr	r4, [r0, #16]
   16ce4:	ldr	r7, [r0, #20]
   16ce8:	ldr	r2, [r4, #160]	; 0xa0
   16cec:	beq	16d6c <fputs@plt+0x5c24>
   16cf0:	sub	r5, r5, #1
   16cf4:	ldr	lr, [r4, #216]	; 0xd8
   16cf8:	ldrh	r1, [lr, #66]	; 0x42
   16cfc:	lsl	ip, r1, #16
   16d00:	and	r1, r1, #65024	; 0xfe00
   16d04:	and	ip, ip, #65536	; 0x10000
   16d08:	orr	ip, r1, ip
   16d0c:	add	r0, ip, #24
   16d10:	asr	r9, r0, #31
   16d14:	umull	sl, fp, r5, r0
   16d18:	mla	fp, r5, r9, fp
   16d1c:	adds	r0, sl, #56	; 0x38
   16d20:	adc	r1, fp, #0
   16d24:	cmp	r2, ip
   16d28:	movge	r2, ip
   16d2c:	strd	r0, [sp]
   16d30:	mov	r1, r3
   16d34:	ldr	r0, [lr, #8]
   16d38:	bl	12bf8 <fputs@plt+0x1ab0>
   16d3c:	mov	r8, r0
   16d40:	cmp	r7, #1
   16d44:	bne	16d60 <fputs@plt+0x5c18>
   16d48:	cmp	r8, #0
   16d4c:	beq	16da8 <fputs@plt+0x5c60>
   16d50:	mov	r2, #16
   16d54:	mov	r1, #255	; 0xff
   16d58:	add	r0, r4, #112	; 0x70
   16d5c:	bl	10f20 <memset@plt>
   16d60:	mov	r0, r8
   16d64:	add	sp, sp, #12
   16d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d6c:	sub	ip, r7, #1
   16d70:	asr	r9, r2, #31
   16d74:	umull	r0, r1, ip, r2
   16d78:	mla	r1, ip, r9, r1
   16d7c:	strd	r0, [sp]
   16d80:	mov	r1, r3
   16d84:	ldr	r0, [r4, #64]	; 0x40
   16d88:	bl	12bf8 <fputs@plt+0x1ab0>
   16d8c:	movw	r3, #522	; 0x20a
   16d90:	mov	r8, r0
   16d94:	cmp	r0, r3
   16d98:	bne	16d40 <fputs@plt+0x5bf8>
   16d9c:	cmp	r7, #1
   16da0:	movne	r8, r5
   16da4:	bne	16d60 <fputs@plt+0x5c18>
   16da8:	ldr	r3, [r6, #4]
   16dac:	add	r4, r4, #112	; 0x70
   16db0:	add	r2, r3, #24
   16db4:	add	r3, r3, #40	; 0x28
   16db8:	ldr	r1, [r2], #4
   16dbc:	cmp	r2, r3
   16dc0:	str	r1, [r4], #4
   16dc4:	bne	16db8 <fputs@plt+0x5c70>
   16dc8:	mov	r8, #0
   16dcc:	b	16d60 <fputs@plt+0x5c18>
   16dd0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16dd4:	mov	r5, r0
   16dd8:	mov	r0, r1
   16ddc:	mov	lr, #0
   16de0:	mov	r4, lr
   16de4:	ldr	fp, [sp, #48]	; 0x30
   16de8:	ldr	r1, [sp, #52]	; 0x34
   16dec:	ldr	r8, [r3]
   16df0:	ldr	r7, [fp]
   16df4:	sub	ip, r1, #2
   16df8:	str	ip, [sp, #4]
   16dfc:	mov	ip, lr
   16e00:	cmp	ip, r2
   16e04:	cmpge	r4, r7
   16e08:	blt	16e24 <fputs@plt+0x5cdc>
   16e0c:	lsl	r2, lr, #1
   16e10:	str	r0, [r3]
   16e14:	str	lr, [fp]
   16e18:	add	sp, sp, #12
   16e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16e20:	b	10fbc <memcpy@plt>
   16e24:	cmp	ip, r2
   16e28:	bge	16e8c <fputs@plt+0x5d44>
   16e2c:	lsl	r6, ip, #1
   16e30:	cmp	r4, r7
   16e34:	ldrh	r6, [r0, r6]
   16e38:	bge	16e54 <fputs@plt+0x5d0c>
   16e3c:	lsl	sl, r4, #1
   16e40:	ldr	r9, [r5, r6, lsl #2]
   16e44:	ldrh	sl, [r8, sl]
   16e48:	ldr	sl, [r5, sl, lsl #2]
   16e4c:	cmp	sl, r9
   16e50:	bls	16e8c <fputs@plt+0x5d44>
   16e54:	add	ip, ip, #1
   16e58:	ldr	r9, [sp, #4]
   16e5c:	cmp	ip, r2
   16e60:	add	lr, lr, #1
   16e64:	ldr	sl, [r5, r6, lsl #2]
   16e68:	strh	r6, [r9, #2]!
   16e6c:	str	r9, [sp, #4]
   16e70:	bge	16e00 <fputs@plt+0x5cb8>
   16e74:	lsl	r6, ip, #1
   16e78:	ldrh	r6, [r0, r6]
   16e7c:	ldr	r6, [r5, r6, lsl #2]
   16e80:	cmp	r6, sl
   16e84:	addeq	ip, ip, #1
   16e88:	b	16e00 <fputs@plt+0x5cb8>
   16e8c:	lsl	r6, r4, #1
   16e90:	add	r4, r4, #1
   16e94:	ldrh	r6, [r8, r6]
   16e98:	b	16e58 <fputs@plt+0x5d10>
   16e9c:	push	{r4, r5, r6, r7, r8, lr}
   16ea0:	subs	r4, r0, #0
   16ea4:	movne	r8, r2
   16ea8:	subne	r5, r1, #1
   16eac:	popeq	{r4, r5, r6, r7, r8, pc}
   16eb0:	ldr	r6, [r4, #8]
   16eb4:	cmp	r6, #0
   16eb8:	bne	16ee4 <fputs@plt+0x5d9c>
   16ebc:	ldr	r3, [r4]
   16ec0:	cmp	r3, #4000	; 0xfa0
   16ec4:	bhi	16f00 <fputs@plt+0x5db8>
   16ec8:	add	r4, r4, r5, lsr #3
   16ecc:	mov	r1, #1
   16ed0:	and	r5, r5, #7
   16ed4:	ldrb	r3, [r4, #12]
   16ed8:	bic	r5, r3, r1, lsl r5
   16edc:	strb	r5, [r4, #12]
   16ee0:	pop	{r4, r5, r6, r7, r8, pc}
   16ee4:	udiv	r3, r5, r6
   16ee8:	add	r4, r4, r3, lsl #2
   16eec:	mls	r5, r6, r3, r5
   16ef0:	ldr	r4, [r4, #12]
   16ef4:	cmp	r4, #0
   16ef8:	bne	16eb0 <fputs@plt+0x5d68>
   16efc:	pop	{r4, r5, r6, r7, r8, pc}
   16f00:	add	r7, r4, #12
   16f04:	mov	r2, #500	; 0x1f4
   16f08:	mov	r1, r7
   16f0c:	mov	r0, r8
   16f10:	bl	10fbc <memcpy@plt>
   16f14:	mov	r2, #500	; 0x1f4
   16f18:	mov	r1, r6
   16f1c:	mov	r0, r7
   16f20:	add	r5, r5, #1
   16f24:	bl	10f20 <memset@plt>
   16f28:	sub	r2, r8, #4
   16f2c:	mov	r0, #125	; 0x7d
   16f30:	str	r6, [r4, #4]
   16f34:	add	r8, r8, #496	; 0x1f0
   16f38:	ldr	r3, [r2, #4]!
   16f3c:	cmp	r3, #0
   16f40:	beq	16f94 <fputs@plt+0x5e4c>
   16f44:	cmp	r3, r5
   16f48:	beq	16f94 <fputs@plt+0x5e4c>
   16f4c:	sub	r3, r3, #1
   16f50:	udiv	ip, r3, r0
   16f54:	mls	ip, r0, ip, r3
   16f58:	ldr	r3, [r4, #4]
   16f5c:	add	r3, r3, #1
   16f60:	str	r3, [r4, #4]
   16f64:	mov	r3, ip
   16f68:	b	16f7c <fputs@plt+0x5e34>
   16f6c:	add	r3, r3, #1
   16f70:	mov	ip, #0
   16f74:	cmp	r3, #125	; 0x7d
   16f78:	beq	16f64 <fputs@plt+0x5e1c>
   16f7c:	ldr	r1, [r7, r3, lsl #2]
   16f80:	cmp	r1, #0
   16f84:	bne	16f6c <fputs@plt+0x5e24>
   16f88:	ldr	r1, [r2]
   16f8c:	add	r3, r4, r3, lsl #2
   16f90:	str	r1, [r3, #12]
   16f94:	cmp	r2, r8
   16f98:	bne	16f38 <fputs@plt+0x5df0>
   16f9c:	pop	{r4, r5, r6, r7, r8, pc}
   16fa0:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   16fa4:	mov	r6, #0
   16fa8:	ldr	r3, [r0, #4]
   16fac:	ldr	ip, [r0]
   16fb0:	rev	r3, r3
   16fb4:	adds	r8, r6, r3
   16fb8:	rev	r7, ip
   16fbc:	adc	r9, r7, #0
   16fc0:	cmp	r1, #6
   16fc4:	moveq	r3, #4
   16fc8:	strdeq	r8, [r2]
   16fcc:	strheq	r3, [r2, #8]
   16fd0:	strd	r8, [sp]
   16fd4:	beq	17004 <fputs@plt+0x5ebc>
   16fd8:	mov	r3, sp
   16fdc:	vmov	d0, r8, r9
   16fe0:	mov	r4, r2
   16fe4:	ldm	r3!, {r0, r1}
   16fe8:	str	r0, [r2]
   16fec:	str	r1, [r2, #4]
   16ff0:	bl	12e6c <fputs@plt+0x1d24>
   16ff4:	cmp	r0, #0
   16ff8:	movne	r3, #1
   16ffc:	moveq	r3, #8
   17000:	strh	r3, [r4, #8]
   17004:	mov	r0, #8
   17008:	add	sp, sp, #8
   1700c:	pop	{r4, r6, r7, r8, r9, pc}
   17010:	push	{r4, r5, lr}
   17014:	cmp	r1, #11
   17018:	ldrls	pc, [pc, r1, lsl #2]
   1701c:	b	17114 <fputs@plt+0x5fcc>
   17020:	andeq	r7, r1, r0, asr r0
   17024:	andeq	r7, r1, r4, rrx
   17028:	andeq	r7, r1, ip, ror r0
   1702c:	andeq	r7, r1, ip, lsl #1
   17030:	andeq	r7, r1, r4, lsr #1
   17034:	andeq	r7, r1, r8, asr #1
   17038:	strdeq	r7, [r1], -ip
   1703c:	strdeq	r7, [r1], -ip
   17040:	andeq	r7, r1, r4, lsl #2
   17044:	andeq	r7, r1, r4, lsl #2
   17048:	andeq	r7, r1, r0, asr r0
   1704c:	andeq	r7, r1, r0, asr r0
   17050:	mov	r3, #1
   17054:	mov	r1, #0
   17058:	strh	r3, [r2, #8]
   1705c:	mov	r0, r1
   17060:	pop	{r4, r5, pc}
   17064:	ldrsb	r4, [r0]
   17068:	asr	r5, r4, #31
   1706c:	strd	r4, [r2]
   17070:	mov	r3, #4
   17074:	strh	r3, [r2, #8]
   17078:	b	1705c <fputs@plt+0x5f14>
   1707c:	ldrsb	r3, [r0]
   17080:	ldrb	r4, [r0, #1]
   17084:	orr	r4, r4, r3, lsl #8
   17088:	b	17068 <fputs@plt+0x5f20>
   1708c:	ldrh	r4, [r0, #1]
   17090:	ldrsb	r3, [r0]
   17094:	rev16	r4, r4
   17098:	uxth	r4, r4
   1709c:	orr	r4, r4, r3, lsl #16
   170a0:	b	17068 <fputs@plt+0x5f20>
   170a4:	ldrb	r4, [r0, #2]
   170a8:	ldrb	r3, [r0, #1]
   170ac:	lsl	r4, r4, #8
   170b0:	orr	r4, r4, r3, lsl #16
   170b4:	ldrb	r3, [r0, #3]
   170b8:	orr	r4, r4, r3
   170bc:	ldrsb	r3, [r0]
   170c0:	orr	r4, r4, r3, lsl #24
   170c4:	b	17068 <fputs@plt+0x5f20>
   170c8:	ldr	r3, [r0, #2]
   170cc:	mov	r4, #0
   170d0:	ldrsb	lr, [r0]
   170d4:	ldrb	ip, [r0, #1]
   170d8:	rev	r3, r3
   170dc:	adds	r0, r4, r3
   170e0:	mov	r3, #4
   170e4:	strh	r3, [r2, #8]
   170e8:	orr	r5, ip, lr, lsl #8
   170ec:	adc	r1, r5, #0
   170f0:	strd	r0, [r2]
   170f4:	mov	r1, #6
   170f8:	b	1705c <fputs@plt+0x5f14>
   170fc:	pop	{r4, r5, lr}
   17100:	b	16fa0 <fputs@plt+0x5e58>
   17104:	sub	r0, r1, #8
   17108:	mov	r1, #0
   1710c:	strd	r0, [r2]
   17110:	b	17070 <fputs@plt+0x5f28>
   17114:	str	r0, [r2, #16]
   17118:	sub	r3, r1, #12
   1711c:	and	r1, r1, #1
   17120:	ldr	r0, [pc, #24]	; 17140 <fputs@plt+0x5ff8>
   17124:	lsl	r1, r1, #1
   17128:	lsr	r3, r3, #1
   1712c:	str	r3, [r2, #12]
   17130:	ldrh	r1, [r0, r1]
   17134:	strh	r1, [r2, #8]
   17138:	mov	r1, r3
   1713c:	b	1705c <fputs@plt+0x5f14>
   17140:	andeq	r2, r7, r4, ror #28
   17144:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   17148:	mov	r5, r0
   1714c:	add	r3, sp, #4
   17150:	ldr	r2, [pc, #136]	; 171e0 <fputs@plt+0x6098>
   17154:	ldr	r6, [r5, #8]
   17158:	ldr	r0, [r2]
   1715c:	ldr	r1, [r2, #4]
   17160:	ldrh	r2, [r2, #8]
   17164:	stmia	r3!, {r0, r1}
   17168:	mov	r0, r6
   1716c:	add	r1, sp, #4
   17170:	strh	r2, [r3]
   17174:	ldrh	r3, [r5, #50]	; 0x32
   17178:	cmp	r3, #5
   1717c:	movcc	r4, r3
   17180:	ldr	r3, [r5, #12]
   17184:	movcs	r4, #5
   17188:	lsl	r2, r4, #1
   1718c:	ldrsh	r3, [r3, #38]	; 0x26
   17190:	cmp	r3, #33	; 0x21
   17194:	movlt	r3, #33	; 0x21
   17198:	strh	r3, [r0], #2
   1719c:	bl	10fbc <memcpy@plt>
   171a0:	add	r3, r4, #1
   171a4:	mov	r1, #23
   171a8:	ldrh	r2, [r5, #50]	; 0x32
   171ac:	cmp	r2, r3
   171b0:	bge	171d0 <fputs@plt+0x6088>
   171b4:	ldrb	r3, [r5, #54]	; 0x36
   171b8:	cmp	r3, #0
   171bc:	lslne	r2, r2, #1
   171c0:	movne	r3, #0
   171c4:	strhne	r3, [r6, r2]
   171c8:	add	sp, sp, #16
   171cc:	pop	{r4, r5, r6, pc}
   171d0:	lsl	r2, r3, #1
   171d4:	add	r3, r3, #1
   171d8:	strh	r1, [r6, r2]
   171dc:	b	171a8 <fputs@plt+0x6060>
   171e0:	andeq	r2, r7, r8, ror #28
   171e4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   171e8:	mov	r4, r0
   171ec:	mov	r8, r1
   171f0:	mov	r7, r2
   171f4:	mov	r6, r2
   171f8:	cmp	r6, #0
   171fc:	ble	1720c <fputs@plt+0x60c4>
   17200:	ldr	r9, [r4]
   17204:	cmp	r9, #0
   17208:	beq	17214 <fputs@plt+0x60cc>
   1720c:	add	sp, sp, #12
   17210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17214:	ldmib	r4, {r0, r5}
   17218:	sub	r1, r7, r6
   1721c:	add	r1, r8, r1
   17220:	ldr	r3, [r4, #16]
   17224:	sub	r5, r5, r3
   17228:	add	r0, r0, r3
   1722c:	cmp	r5, r6
   17230:	movge	r5, r6
   17234:	mov	r2, r5
   17238:	bl	10fbc <memcpy@plt>
   1723c:	ldr	r3, [r4, #8]
   17240:	ldr	r2, [r4, #16]
   17244:	add	r2, r5, r2
   17248:	cmp	r2, r3
   1724c:	str	r2, [r4, #16]
   17250:	bne	1729c <fputs@plt+0x6154>
   17254:	ldr	ip, [r4, #4]
   17258:	ldr	r3, [r4, #12]
   1725c:	ldrd	r0, [r4, #24]
   17260:	sub	r2, r2, r3
   17264:	adds	sl, r0, r3
   17268:	ldr	r0, [r4, #32]
   1726c:	adc	fp, r1, r3, asr #31
   17270:	add	r1, ip, r3
   17274:	strd	sl, [sp]
   17278:	bl	12c04 <fputs@plt+0x1abc>
   1727c:	ldr	r1, [r4, #8]
   17280:	str	r0, [r4]
   17284:	ldrd	r2, [r4, #24]
   17288:	str	r9, [r4, #12]
   1728c:	str	r9, [r4, #16]
   17290:	adds	sl, r2, r1
   17294:	adc	fp, r3, r1, asr #31
   17298:	strd	sl, [r4, #24]
   1729c:	sub	r6, r6, r5
   172a0:	b	171f8 <fputs@plt+0x60b0>
   172a4:	push	{r4, r5, r6, r7, r8, lr}
   172a8:	subs	r5, r1, #0
   172ac:	mvneq	r4, #0
   172b0:	beq	172e8 <fputs@plt+0x61a0>
   172b4:	mov	r4, #0
   172b8:	mov	r7, #12
   172bc:	ldr	r6, [pc, #108]	; 17330 <fputs@plt+0x61e8>
   172c0:	mul	r3, r7, r4
   172c4:	mov	r0, r5
   172c8:	ldr	r1, [r3, r6]
   172cc:	bl	11124 <strcmp@plt>
   172d0:	cmp	r0, #0
   172d4:	add	r3, r4, #1
   172d8:	beq	172e8 <fputs@plt+0x61a0>
   172dc:	cmp	r3, #27
   172e0:	mov	r4, r3
   172e4:	bne	172c0 <fputs@plt+0x6178>
   172e8:	ldr	r3, [pc, #68]	; 17334 <fputs@plt+0x61ec>
   172ec:	add	r4, r4, #1
   172f0:	mov	r0, #12
   172f4:	add	r1, r3, #272	; 0x110
   172f8:	cmp	r4, #28
   172fc:	bne	17308 <fputs@plt+0x61c0>
   17300:	mov	r0, #0
   17304:	pop	{r4, r5, r6, r7, r8, pc}
   17308:	mul	r2, r0, r4
   1730c:	add	ip, r2, r1
   17310:	ldr	ip, [ip, #4]
   17314:	cmp	ip, #0
   17318:	beq	17328 <fputs@plt+0x61e0>
   1731c:	add	r3, r3, r2
   17320:	ldr	r0, [r3, #272]	; 0x110
   17324:	pop	{r4, r5, r6, r7, r8, pc}
   17328:	add	r4, r4, #1
   1732c:	b	172f8 <fputs@plt+0x61b0>
   17330:	andeq	fp, r8, r0, asr #4
   17334:	andeq	fp, r8, r0, lsr r1
   17338:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1733c:	mov	r7, r1
   17340:	mov	r4, #0
   17344:	mov	r9, #12
   17348:	ldr	r5, [pc, #56]	; 17388 <fputs@plt+0x6240>
   1734c:	add	r8, r5, #272	; 0x110
   17350:	mul	r6, r9, r4
   17354:	mov	r0, r7
   17358:	ldr	r1, [r6, r8]
   1735c:	bl	11124 <strcmp@plt>
   17360:	cmp	r0, #0
   17364:	bne	17374 <fputs@plt+0x622c>
   17368:	add	r5, r5, r6
   1736c:	ldr	r0, [r5, #276]	; 0x114
   17370:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17374:	add	r4, r4, #1
   17378:	cmp	r4, #28
   1737c:	bne	17350 <fputs@plt+0x6208>
   17380:	mov	r0, #0
   17384:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17388:	andeq	fp, r8, r0, lsr r1
   1738c:	push	{r1, r2, r3}
   17390:	push	{r0, r1, r2, r4, r5, r6, r7, r8, lr}
   17394:	mov	r1, r0
   17398:	add	r3, sp, #40	; 0x28
   1739c:	mov	r0, #0
   173a0:	mov	r6, #10
   173a4:	ldr	r2, [sp, #36]	; 0x24
   173a8:	str	r3, [sp, #4]
   173ac:	ldr	r5, [pc, #176]	; 17464 <fputs@plt+0x631c>
   173b0:	ldr	r7, [pc, #176]	; 17468 <fputs@plt+0x6320>
   173b4:	add	r2, r2, #4
   173b8:	ldrb	lr, [r2, #-4]
   173bc:	mov	ip, #0
   173c0:	cmp	lr, #48	; 0x30
   173c4:	mov	r4, r1
   173c8:	bne	17438 <fputs@plt+0x62f0>
   173cc:	ldrb	lr, [r2, #-3]
   173d0:	sub	lr, lr, #48	; 0x30
   173d4:	uxtb	lr, lr
   173d8:	cmp	lr, ip
   173dc:	bgt	17428 <fputs@plt+0x62e0>
   173e0:	ldrb	lr, [r2, #-2]
   173e4:	add	lr, r7, lr, lsl #1
   173e8:	ldrh	lr, [lr, #-194]	; 0xffffff3e
   173ec:	cmp	lr, ip
   173f0:	blt	17428 <fputs@plt+0x62e0>
   173f4:	ldrb	lr, [r2, #-1]
   173f8:	cmp	lr, #0
   173fc:	beq	1740c <fputs@plt+0x62c4>
   17400:	ldrb	r4, [r1]
   17404:	cmp	r4, lr
   17408:	bne	17428 <fputs@plt+0x62e0>
   1740c:	ldr	r4, [r3], #4
   17410:	cmp	lr, #0
   17414:	add	r1, r1, #1
   17418:	add	r0, r0, #1
   1741c:	add	r2, r2, #4
   17420:	str	ip, [r4]
   17424:	bne	173b8 <fputs@plt+0x6270>
   17428:	add	sp, sp, #12
   1742c:	pop	{r4, r5, r6, r7, r8, lr}
   17430:	add	sp, sp, #12
   17434:	bx	lr
   17438:	ldrb	r4, [r4]
   1743c:	sub	lr, lr, #1
   17440:	add	r1, r1, #1
   17444:	uxtb	lr, lr
   17448:	add	r8, r5, r4
   1744c:	ldrb	r8, [r8, #320]	; 0x140
   17450:	tst	r8, #4
   17454:	beq	17428 <fputs@plt+0x62e0>
   17458:	mla	ip, r6, ip, r4
   1745c:	sub	ip, ip, #48	; 0x30
   17460:	b	173c0 <fputs@plt+0x6278>
   17464:			; <UNDEFINED> instruction: 0x00072ab0
   17468:	andeq	r2, r7, r2, ror lr
   1746c:	push	{r4, r5, r6, r7, lr}
   17470:	sub	sp, sp, #28
   17474:	mov	r5, r1
   17478:	add	r3, sp, #8
   1747c:	add	r2, sp, #4
   17480:	mov	r4, r0
   17484:	ldr	r1, [pc, #500]	; 17680 <fputs@plt+0x6538>
   17488:	bl	1738c <fputs@plt+0x6244>
   1748c:	cmp	r0, #2
   17490:	beq	174a0 <fputs@plt+0x6358>
   17494:	mov	r0, #1
   17498:	add	sp, sp, #28
   1749c:	pop	{r4, r5, r6, r7, pc}
   174a0:	ldrb	r2, [r4, #5]
   174a4:	add	r3, r4, #5
   174a8:	cmp	r2, #58	; 0x3a
   174ac:	movne	r2, #0
   174b0:	strne	r2, [sp, #12]
   174b4:	bne	175e4 <fputs@plt+0x649c>
   174b8:	add	r2, sp, #12
   174bc:	ldr	r1, [pc, #448]	; 17684 <fputs@plt+0x653c>
   174c0:	add	r0, r4, #6
   174c4:	bl	1738c <fputs@plt+0x6244>
   174c8:	cmp	r0, #1
   174cc:	bne	17494 <fputs@plt+0x634c>
   174d0:	ldrb	r2, [r4, #8]
   174d4:	add	r3, r4, #8
   174d8:	cmp	r2, #46	; 0x2e
   174dc:	bne	175e4 <fputs@plt+0x649c>
   174e0:	ldr	r2, [pc, #416]	; 17688 <fputs@plt+0x6540>
   174e4:	ldrb	r1, [r4, #9]
   174e8:	add	r1, r2, r1
   174ec:	ldrb	r1, [r1, #320]	; 0x140
   174f0:	tst	r1, #4
   174f4:	mov	r1, r2
   174f8:	beq	175e4 <fputs@plt+0x649c>
   174fc:	vldr	d5, [pc, #348]	; 17660 <fputs@plt+0x6518>
   17500:	add	r4, r4, #9
   17504:	vldr	d4, [pc, #348]	; 17668 <fputs@plt+0x6520>
   17508:	vldr	d6, [pc, #352]	; 17670 <fputs@plt+0x6528>
   1750c:	vldr	d3, [pc, #356]	; 17678 <fputs@plt+0x6530>
   17510:	mov	r3, r4
   17514:	ldrb	r2, [r4], #1
   17518:	add	r0, r1, r2
   1751c:	ldrb	r0, [r0, #320]	; 0x140
   17520:	tst	r0, #4
   17524:	bne	175cc <fputs@plt+0x6484>
   17528:	vdiv.f64	d6, d4, d5
   1752c:	vldr	s15, [sp, #12]
   17530:	mov	r2, #0
   17534:	strb	r2, [r5, #42]	; 0x2a
   17538:	mov	r2, #1
   1753c:	ldr	r1, [pc, #324]	; 17688 <fputs@plt+0x6540>
   17540:	strb	r2, [r5, #41]	; 0x29
   17544:	ldr	r2, [sp, #4]
   17548:	vcvt.f64.s32	d7, s15
   1754c:	mov	r7, r1
   17550:	str	r2, [r5, #20]
   17554:	ldr	r2, [sp, #8]
   17558:	vadd.f64	d7, d7, d6
   1755c:	str	r2, [r5, #24]
   17560:	vstr	d7, [r5, #32]
   17564:	mov	r4, r3
   17568:	add	r3, r3, #1
   1756c:	ldrb	r2, [r4]
   17570:	add	r2, r1, r2
   17574:	ldrb	r2, [r2, #320]	; 0x140
   17578:	ands	r2, r2, #1
   1757c:	bne	17564 <fputs@plt+0x641c>
   17580:	str	r2, [r5, #28]
   17584:	ldrb	r0, [r4]
   17588:	cmp	r0, #45	; 0x2d
   1758c:	beq	175ec <fputs@plt+0x64a4>
   17590:	cmp	r0, #43	; 0x2b
   17594:	beq	17654 <fputs@plt+0x650c>
   17598:	and	r3, r0, #223	; 0xdf
   1759c:	cmp	r3, #90	; 0x5a
   175a0:	addeq	r4, r4, #1
   175a4:	beq	17628 <fputs@plt+0x64e0>
   175a8:	adds	r0, r0, #0
   175ac:	movne	r0, #1
   175b0:	cmp	r0, #0
   175b4:	bne	17494 <fputs@plt+0x634c>
   175b8:	ldr	r3, [r5, #28]
   175bc:	adds	r3, r3, #0
   175c0:	movne	r3, #1
   175c4:	strb	r3, [r5, #43]	; 0x2b
   175c8:	b	17498 <fputs@plt+0x6350>
   175cc:	vmov	s15, r2
   175d0:	vmul.f64	d5, d5, d6
   175d4:	vcvt.f64.s32	d7, s15
   175d8:	vmla.f64	d7, d4, d6
   175dc:	vsub.f64	d4, d7, d3
   175e0:	b	17510 <fputs@plt+0x63c8>
   175e4:	vldr	d6, [pc, #124]	; 17668 <fputs@plt+0x6520>
   175e8:	b	1752c <fputs@plt+0x63e4>
   175ec:	mvn	r6, #0
   175f0:	add	r3, sp, #20
   175f4:	add	r2, sp, #16
   175f8:	ldr	r1, [pc, #140]	; 1768c <fputs@plt+0x6544>
   175fc:	add	r0, r4, #1
   17600:	bl	1738c <fputs@plt+0x6244>
   17604:	cmp	r0, #2
   17608:	bne	17494 <fputs@plt+0x634c>
   1760c:	ldr	r3, [sp, #16]
   17610:	mov	r1, #60	; 0x3c
   17614:	add	r4, r4, #6
   17618:	ldr	r2, [sp, #20]
   1761c:	mla	r3, r1, r3, r2
   17620:	mul	r6, r6, r3
   17624:	str	r6, [r5, #28]
   17628:	mov	r2, r4
   1762c:	add	r4, r4, #1
   17630:	ldrb	r3, [r2]
   17634:	add	r3, r7, r3
   17638:	ldrb	r3, [r3, #320]	; 0x140
   1763c:	tst	r3, #1
   17640:	bne	17628 <fputs@plt+0x64e0>
   17644:	mov	r3, #1
   17648:	strb	r3, [r5, #44]	; 0x2c
   1764c:	ldrb	r0, [r2]
   17650:	b	175a8 <fputs@plt+0x6460>
   17654:	mov	r6, #1
   17658:	b	175f0 <fputs@plt+0x64a8>
   1765c:	nop	{0}
   17660:	andeq	r0, r0, r0
   17664:	svccc	0x00f00000	; IMB
	...
   17674:	eormi	r0, r4, r0
   17678:	andeq	r0, r0, r0
   1767c:	submi	r0, r8, r0
   17680:			; <UNDEFINED> instruction: 0x000762ba
   17684:	ldrdeq	r6, [r7], -r7
   17688:			; <UNDEFINED> instruction: 0x00072ab0
   1768c:	andeq	r6, r7, r2, asr #5
   17690:	mov	r0, #30
   17694:	b	10e90 <sysconf@plt>
   17698:	push	{r4, r5, r6, r7, r8, lr}
   1769c:	mov	r5, r0
   176a0:	mov	r6, r2
   176a4:	mov	r7, r3
   176a8:	ldr	r8, [pc, #48]	; 176e0 <fputs@plt+0x6598>
   176ac:	mov	r2, r6
   176b0:	mov	r3, r7
   176b4:	mov	r0, r5
   176b8:	ldr	r1, [r8, #348]	; 0x15c
   176bc:	blx	r1
   176c0:	subs	r4, r0, #0
   176c4:	bge	176d8 <fputs@plt+0x6590>
   176c8:	bl	1113c <__errno_location@plt>
   176cc:	ldr	r3, [r0]
   176d0:	cmp	r3, #4
   176d4:	beq	176ac <fputs@plt+0x6564>
   176d8:	mov	r0, r4
   176dc:	pop	{r4, r5, r6, r7, r8, pc}
   176e0:	andeq	fp, r8, r0, lsr r1
   176e4:	push	{r4, lr}
   176e8:	bl	1113c <__errno_location@plt>
   176ec:	ldr	r0, [r0]
   176f0:	pop	{r4, pc}
   176f4:	ldr	r3, [r0, #8]
   176f8:	push	{r4, r5, r6, lr}
   176fc:	mov	r5, r1
   17700:	sub	sp, sp, #32
   17704:	ldrb	r2, [r3, #20]
   17708:	cmp	r2, #1
   1770c:	movhi	r3, #1
   17710:	movhi	r0, #0
   17714:	bhi	17788 <fputs@plt+0x6640>
   17718:	ldrb	r4, [r3, #21]
   1771c:	cmp	r4, #0
   17720:	movne	r3, #0
   17724:	movne	r0, r3
   17728:	bne	17788 <fputs@plt+0x6640>
   1772c:	ldr	r1, [pc, #112]	; 177a4 <fputs@plt+0x665c>
   17730:	mov	r6, r0
   17734:	ldr	r0, [r0, #12]
   17738:	ldr	r2, [r1, #608]	; 0x260
   1773c:	add	r2, r2, #1
   17740:	asr	r3, r2, #31
   17744:	strd	r2, [sp, #8]
   17748:	mov	r2, #1
   1774c:	mov	r3, #0
   17750:	strd	r2, [sp, #16]
   17754:	mov	r3, #1
   17758:	mov	r2, sp
   1775c:	str	r3, [sp]
   17760:	ldr	r3, [r1, #360]	; 0x168
   17764:	mov	r1, #12
   17768:	blx	r3
   1776c:	cmp	r0, #0
   17770:	beq	17794 <fputs@plt+0x664c>
   17774:	bl	1113c <__errno_location@plt>
   17778:	ldr	r3, [r0]
   1777c:	movw	r0, #3594	; 0xe0a
   17780:	str	r3, [r6, #20]
   17784:	mov	r3, r4
   17788:	str	r3, [r5]
   1778c:	add	sp, sp, #32
   17790:	pop	{r4, r5, r6, pc}
   17794:	ldrsh	r3, [sp]
   17798:	subs	r3, r3, #2
   1779c:	movne	r3, #1
   177a0:	b	17788 <fputs@plt+0x6640>
   177a4:	andeq	fp, r8, r0, lsr r1
   177a8:	b	10fd4 <open64@plt>
   177ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   177b0:	sub	sp, sp, #20
   177b4:	mov	r4, r0
   177b8:	mov	r5, r1
   177bc:	mov	r6, r2
   177c0:	ldrd	r0, [r0, #48]	; 0x30
   177c4:	ldrd	sl, [sp, #56]	; 0x38
   177c8:	cmp	sl, r0
   177cc:	sbcs	r3, fp, r1
   177d0:	bge	17828 <fputs@plt+0x66e0>
   177d4:	ldr	r3, [r4, #72]	; 0x48
   177d8:	adds	r8, sl, r2
   177dc:	adc	r9, fp, r2, asr #31
   177e0:	cmp	r0, r8
   177e4:	sbcs	ip, r1, r9
   177e8:	add	r3, r3, sl
   177ec:	blt	17804 <fputs@plt+0x66bc>
   177f0:	mov	r1, r3
   177f4:	mov	r0, r5
   177f8:	bl	10fbc <memcpy@plt>
   177fc:	mov	r0, #0
   17800:	b	17894 <fputs@plt+0x674c>
   17804:	sub	r7, r0, sl
   17808:	mov	r1, r3
   1780c:	mov	r0, r5
   17810:	mov	r2, r7
   17814:	bl	10fbc <memcpy@plt>
   17818:	adds	sl, sl, r7
   1781c:	add	r5, r5, r7
   17820:	adc	fp, fp, r7, asr #31
   17824:	sub	r6, r6, r7
   17828:	mov	r8, r6
   1782c:	mov	r9, r5
   17830:	mov	r7, #0
   17834:	mov	r3, #0
   17838:	mov	r2, sl
   1783c:	ldr	r0, [r4, #12]
   17840:	str	r3, [sp]
   17844:	mov	r3, fp
   17848:	bl	11040 <lseek64@plt>
   1784c:	cmp	r0, #0
   17850:	sbcs	r3, r1, #0
   17854:	bge	1789c <fputs@plt+0x6754>
   17858:	bl	1113c <__errno_location@plt>
   1785c:	ldr	r3, [r0]
   17860:	mvn	r0, #0
   17864:	str	r3, [r4, #20]
   17868:	cmp	r6, r0
   1786c:	beq	177fc <fputs@plt+0x66b4>
   17870:	cmp	r0, #0
   17874:	movwlt	r0, #266	; 0x10a
   17878:	blt	17894 <fputs@plt+0x674c>
   1787c:	mov	r1, #0
   17880:	sub	r2, r6, r0
   17884:	add	r0, r5, r0
   17888:	str	r1, [r4, #20]
   1788c:	bl	10f20 <memset@plt>
   17890:	movw	r0, #522	; 0x20a
   17894:	add	sp, sp, #20
   17898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1789c:	ldr	r3, [pc, #104]	; 1790c <fputs@plt+0x67c4>
   178a0:	mov	r2, r8
   178a4:	mov	r1, r9
   178a8:	ldr	r0, [r4, #12]
   178ac:	ldr	r3, [r3, #372]	; 0x174
   178b0:	blx	r3
   178b4:	cmp	r8, r0
   178b8:	mov	r3, r0
   178bc:	beq	178e8 <fputs@plt+0x67a0>
   178c0:	cmp	r0, #0
   178c4:	bge	178f0 <fputs@plt+0x67a8>
   178c8:	str	r0, [sp, #12]
   178cc:	bl	1113c <__errno_location@plt>
   178d0:	ldr	r2, [r0]
   178d4:	cmp	r2, #4
   178d8:	beq	17834 <fputs@plt+0x66ec>
   178dc:	ldr	r3, [sp, #12]
   178e0:	mov	r7, #0
   178e4:	str	r2, [r4, #20]
   178e8:	add	r0, r3, r7
   178ec:	b	17868 <fputs@plt+0x6720>
   178f0:	beq	178e8 <fputs@plt+0x67a0>
   178f4:	adds	sl, sl, r0
   178f8:	sub	r8, r8, r0
   178fc:	adc	fp, fp, r0, asr #31
   17900:	add	r7, r7, r0
   17904:	add	r9, r9, r0
   17908:	b	17834 <fputs@plt+0x66ec>
   1790c:	andeq	fp, r8, r0, lsr r1
   17910:	push	{r0, r1, r4, r6, r7, lr}
   17914:	mov	r4, r1
   17918:	mov	r0, sp
   1791c:	mov	r1, #0
   17920:	bl	10f80 <gettimeofday@plt>
   17924:	add	r3, pc, #44	; 0x2c
   17928:	ldrd	r2, [r3]
   1792c:	mov	r0, #1000	; 0x3e8
   17930:	ldr	r1, [sp]
   17934:	smlal	r2, r3, r0, r1
   17938:	ldr	r1, [sp, #4]
   1793c:	sdiv	r1, r1, r0
   17940:	mov	r0, #0
   17944:	adds	r2, r2, r1
   17948:	adc	r3, r3, r1, asr #31
   1794c:	strd	r2, [r4]
   17950:	add	sp, sp, #8
   17954:	pop	{r4, r6, r7, pc}
   17958:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   1795c:	andeq	fp, r0, r8, asr #31
   17960:	push	{r0, r1, r2, r4, r5, lr}
   17964:	mov	r3, #0
   17968:	mov	r2, #0
   1796c:	mov	r5, r1
   17970:	mov	r0, #0
   17974:	mov	r1, sp
   17978:	strd	r2, [sp]
   1797c:	bl	17910 <fputs@plt+0x67c8>
   17980:	mov	r4, r0
   17984:	ldrd	r0, [sp]
   17988:	bl	6fa68 <fputs@plt+0x5e920>
   1798c:	vmov	d7, r0, r1
   17990:	mov	r0, r4
   17994:	vldr	d6, [pc, #12]	; 179a8 <fputs@plt+0x6860>
   17998:	vdiv.f64	d7, d7, d6
   1799c:	vstr	d7, [r5]
   179a0:	add	sp, sp, #12
   179a4:	pop	{r4, r5, pc}
   179a8:	andeq	r0, r0, r0
   179ac:	orrsmi	r9, r4, r0, ror r9
   179b0:	push	{r4, r5, r6, lr}
   179b4:	ldr	r4, [pc, #24]	; 179d4 <fputs@plt+0x688c>
   179b8:	ldr	r5, [pc, #24]	; 179d8 <fputs@plt+0x6890>
   179bc:	add	r4, r1, r4
   179c0:	sdiv	r4, r4, r5
   179c4:	mov	r0, r4
   179c8:	bl	1107c <sleep@plt>
   179cc:	mul	r0, r5, r4
   179d0:	pop	{r4, r5, r6, pc}
   179d4:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   179d8:	andeq	r4, pc, r0, asr #4
   179dc:	ldr	r3, [r0, #32]
   179e0:	push	{r4, r5, r6, r7, r8, lr}
   179e4:	sub	sp, sp, #112	; 0x70
   179e8:	mov	r5, r0
   179ec:	mov	r8, r1
   179f0:	add	r2, sp, #16
   179f4:	ldr	r7, [r3]
   179f8:	mov	r4, r7
   179fc:	add	ip, r7, #48	; 0x30
   17a00:	ldr	r0, [r4]
   17a04:	mov	r3, r2
   17a08:	add	r4, r4, #8
   17a0c:	ldr	r1, [r4, #-4]
   17a10:	cmp	r4, ip
   17a14:	stmia	r3!, {r0, r1}
   17a18:	mov	r2, r3
   17a1c:	bne	17a00 <fputs@plt+0x68b8>
   17a20:	mov	r0, r5
   17a24:	add	r6, sp, #64	; 0x40
   17a28:	bl	14890 <fputs@plt+0x3748>
   17a2c:	add	r7, r7, #96	; 0x60
   17a30:	mov	r2, r6
   17a34:	ldr	r0, [r4]
   17a38:	mov	r3, r2
   17a3c:	add	r4, r4, #8
   17a40:	ldr	r1, [r4, #-4]
   17a44:	cmp	r4, r7
   17a48:	stmia	r3!, {r0, r1}
   17a4c:	mov	r2, r3
   17a50:	bne	17a34 <fputs@plt+0x68ec>
   17a54:	mov	r2, #48	; 0x30
   17a58:	mov	r1, r6
   17a5c:	add	r0, sp, #16
   17a60:	bl	10e84 <memcmp@plt>
   17a64:	subs	r3, r0, #0
   17a68:	beq	17a78 <fputs@plt+0x6930>
   17a6c:	mov	r0, #1
   17a70:	add	sp, sp, #112	; 0x70
   17a74:	pop	{r4, r5, r6, r7, r8, pc}
   17a78:	ldrb	r2, [sp, #28]
   17a7c:	cmp	r2, #0
   17a80:	beq	17a6c <fputs@plt+0x6924>
   17a84:	add	r2, sp, #8
   17a88:	add	r1, sp, #16
   17a8c:	mov	r0, #1
   17a90:	str	r2, [sp]
   17a94:	mov	r2, #40	; 0x28
   17a98:	bl	147d8 <fputs@plt+0x3690>
   17a9c:	ldr	r2, [sp, #8]
   17aa0:	ldr	r3, [sp, #56]	; 0x38
   17aa4:	cmp	r2, r3
   17aa8:	bne	17a6c <fputs@plt+0x6924>
   17aac:	ldr	r2, [sp, #12]
   17ab0:	ldr	r3, [sp, #60]	; 0x3c
   17ab4:	cmp	r2, r3
   17ab8:	bne	17a6c <fputs@plt+0x6924>
   17abc:	add	r4, r5, #52	; 0x34
   17ac0:	mov	r2, #48	; 0x30
   17ac4:	add	r1, sp, #16
   17ac8:	mov	r0, r4
   17acc:	bl	10e84 <memcmp@plt>
   17ad0:	cmp	r0, #0
   17ad4:	beq	17a70 <fputs@plt+0x6928>
   17ad8:	mov	r3, #1
   17adc:	mov	r2, r4
   17ae0:	str	r3, [r8]
   17ae4:	add	r3, sp, #16
   17ae8:	mov	ip, r3
   17aec:	add	r2, r2, #8
   17af0:	ldm	ip!, {r0, r1}
   17af4:	cmp	ip, r6
   17af8:	mov	r3, ip
   17afc:	str	r0, [r2, #-8]
   17b00:	str	r1, [r2, #-4]
   17b04:	bne	17ae8 <fputs@plt+0x69a0>
   17b08:	ldrh	r2, [r5, #66]	; 0x42
   17b0c:	mov	r0, #0
   17b10:	lsl	r3, r2, #16
   17b14:	and	r2, r2, #65024	; 0xfe00
   17b18:	and	r3, r3, #65536	; 0x10000
   17b1c:	orr	r3, r3, r2
   17b20:	str	r3, [r5, #36]	; 0x24
   17b24:	b	17a70 <fputs@plt+0x6928>
   17b28:	push	{r4, r5, r6, lr}
   17b2c:	ldr	r5, [r0, #12]
   17b30:	ldr	r4, [r1, #12]
   17b34:	ldr	r0, [r0, #16]
   17b38:	ldr	r1, [r1, #16]
   17b3c:	cmp	r5, r4
   17b40:	movlt	r2, r5
   17b44:	movge	r2, r4
   17b48:	bl	10e84 <memcmp@plt>
   17b4c:	cmp	r0, #0
   17b50:	subeq	r0, r5, r4
   17b54:	pop	{r4, r5, r6, pc}
   17b58:	ldrh	r3, [r0, #34]	; 0x22
   17b5c:	cmp	r3, #0
   17b60:	bxne	lr
   17b64:	push	{lr}		; (str lr, [sp, #-4]!)
   17b68:	mov	r2, r0
   17b6c:	ldrb	r1, [r0, #64]	; 0x40
   17b70:	ldrsb	r3, [r0, #68]	; 0x44
   17b74:	orr	r1, r1, #2
   17b78:	strb	r1, [r0, #64]	; 0x40
   17b7c:	add	r1, r3, #30
   17b80:	add	r3, r2, r3, lsl #1
   17b84:	ldr	r0, [r0, r1, lsl #2]
   17b88:	add	r2, r2, #16
   17b8c:	ldrh	r3, [r3, #80]	; 0x50
   17b90:	ldr	r1, [r0, #64]	; 0x40
   17b94:	lsl	r3, r3, #1
   17b98:	ldr	lr, [r0, #80]	; 0x50
   17b9c:	ldrh	r1, [r1, r3]
   17ba0:	ldrh	r3, [r0, #20]
   17ba4:	rev16	r1, r1
   17ba8:	and	r3, r3, r1
   17bac:	ldr	r1, [r0, #56]	; 0x38
   17bb0:	add	r1, r1, r3
   17bb4:	mov	r3, lr
   17bb8:	pop	{lr}		; (ldr lr, [sp], #4)
   17bbc:	bx	r3
   17bc0:	push	{r0, r1, r2, r3, r4, lr}
   17bc4:	ldr	r1, [sp, #24]
   17bc8:	strd	r2, [sp]
   17bcc:	mov	r2, #4
   17bd0:	rev	r1, r1
   17bd4:	str	r1, [sp, #12]
   17bd8:	add	r1, sp, #12
   17bdc:	bl	12c04 <fputs@plt+0x1abc>
   17be0:	add	sp, sp, #20
   17be4:	pop	{pc}		; (ldr pc, [sp], #4)
   17be8:	ldr	r2, [r0, #4]
   17bec:	ldr	r3, [r0, #16]
   17bf0:	ldr	r3, [r3, #112]	; 0x70
   17bf4:	rev	r3, r3
   17bf8:	add	r3, r3, #1
   17bfc:	rev	r3, r3
   17c00:	str	r3, [r2, #24]
   17c04:	ldr	r2, [r0, #4]
   17c08:	str	r3, [r2, #92]	; 0x5c
   17c0c:	ldr	r2, [pc, #8]	; 17c1c <fputs@plt+0x6ad4>
   17c10:	ldr	r3, [r0, #4]
   17c14:	str	r2, [r3, #96]	; 0x60
   17c18:	bx	lr
   17c1c:	rscsge	r2, r5, r0, lsl #26
   17c20:	ldr	r2, [r0, #32]
   17c24:	push	{r4, r5, r6, lr}
   17c28:	mov	r5, #0
   17c2c:	ldr	r4, [r2]
   17c30:	str	r5, [r0, #68]	; 0x44
   17c34:	ldr	r2, [r0, #112]	; 0x70
   17c38:	str	r1, [r0, #88]	; 0x58
   17c3c:	add	r2, r2, #1
   17c40:	str	r2, [r0, #112]	; 0x70
   17c44:	ldr	r2, [r0, #84]	; 0x54
   17c48:	rev	r2, r2
   17c4c:	add	r2, r2, #1
   17c50:	rev	r2, r2
   17c54:	str	r2, [r0, #84]	; 0x54
   17c58:	bl	16c50 <fputs@plt+0x5b08>
   17c5c:	mvn	r3, #0
   17c60:	str	r5, [r4, #96]	; 0x60
   17c64:	str	r5, [r4, #128]	; 0x80
   17c68:	str	r5, [r4, #104]	; 0x68
   17c6c:	str	r3, [r4, #108]	; 0x6c
   17c70:	str	r3, [r4, #112]	; 0x70
   17c74:	str	r3, [r4, #116]	; 0x74
   17c78:	pop	{r4, r5, r6, pc}
   17c7c:	push	{r0, r1, r2, r3, r4, lr}
   17c80:	add	r1, sp, #12
   17c84:	strd	r2, [sp]
   17c88:	mov	r2, #4
   17c8c:	bl	12bf8 <fputs@plt+0x1ab0>
   17c90:	cmp	r0, #0
   17c94:	ldreq	r3, [sp, #12]
   17c98:	ldreq	r2, [sp, #24]
   17c9c:	reveq	r3, r3
   17ca0:	streq	r3, [r2]
   17ca4:	add	sp, sp, #20
   17ca8:	pop	{pc}		; (ldr pc, [sp], #4)
   17cac:	mov	r3, #0
   17cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17cb4:	sub	sp, sp, #36	; 0x24
   17cb8:	mov	r6, r1
   17cbc:	mov	r7, r0
   17cc0:	mov	r4, r2
   17cc4:	strb	r3, [r1]
   17cc8:	add	r1, sp, #16
   17ccc:	bl	12c28 <fputs@plt+0x1ae0>
   17cd0:	subs	r5, r0, #0
   17cd4:	bne	17e04 <fputs@plt+0x6cbc>
   17cd8:	ldrd	r0, [sp, #16]
   17cdc:	cmp	r0, #16
   17ce0:	sbcs	r3, r1, #0
   17ce4:	blt	17e04 <fputs@plt+0x6cbc>
   17ce8:	add	r3, sp, #8
   17cec:	subs	r2, r0, #16
   17cf0:	mov	r0, r7
   17cf4:	str	r3, [sp]
   17cf8:	sbc	r3, r1, #0
   17cfc:	bl	17c7c <fputs@plt+0x6b34>
   17d00:	cmp	r0, #0
   17d04:	bne	17e20 <fputs@plt+0x6cd8>
   17d08:	ldr	r3, [sp, #8]
   17d0c:	cmp	r3, r4
   17d10:	movcc	r4, #0
   17d14:	movcs	r4, #1
   17d18:	cmp	r3, #0
   17d1c:	moveq	r4, #1
   17d20:	cmp	r4, #0
   17d24:	bne	17e04 <fputs@plt+0x6cbc>
   17d28:	add	r3, sp, #12
   17d2c:	ldr	r2, [sp, #16]
   17d30:	mov	r0, r7
   17d34:	str	r3, [sp]
   17d38:	ldr	r3, [sp, #20]
   17d3c:	subs	r2, r2, #12
   17d40:	sbc	r3, r3, #0
   17d44:	bl	17c7c <fputs@plt+0x6b34>
   17d48:	cmp	r0, #0
   17d4c:	bne	17e20 <fputs@plt+0x6cd8>
   17d50:	ldr	r3, [sp, #16]
   17d54:	add	r1, sp, #24
   17d58:	mov	r0, r7
   17d5c:	ldr	r2, [sp, #20]
   17d60:	subs	r3, r3, #8
   17d64:	sbc	r2, r2, #0
   17d68:	str	r3, [sp]
   17d6c:	str	r2, [sp, #4]
   17d70:	mov	r2, #8
   17d74:	bl	12bf8 <fputs@plt+0x1ab0>
   17d78:	cmp	r0, #0
   17d7c:	bne	17e20 <fputs@plt+0x6cd8>
   17d80:	mov	r2, #8
   17d84:	ldr	r1, [pc, #156]	; 17e28 <fputs@plt+0x6ce0>
   17d88:	add	r0, sp, #24
   17d8c:	bl	10e84 <memcmp@plt>
   17d90:	cmp	r0, #0
   17d94:	bne	17e04 <fputs@plt+0x6cbc>
   17d98:	ldr	r2, [sp, #8]
   17d9c:	mov	r1, r6
   17da0:	mov	r0, r7
   17da4:	ldr	r3, [sp, #16]
   17da8:	subs	sl, r3, #16
   17dac:	ldr	r3, [sp, #20]
   17db0:	sbc	fp, r3, #0
   17db4:	subs	r8, sl, r2
   17db8:	sbc	r9, fp, #0
   17dbc:	strd	r8, [sp]
   17dc0:	bl	12bf8 <fputs@plt+0x1ab0>
   17dc4:	subs	r5, r0, #0
   17dc8:	bne	17e04 <fputs@plt+0x6cbc>
   17dcc:	ldr	r1, [sp, #8]
   17dd0:	mov	r2, r6
   17dd4:	ldr	r3, [sp, #12]
   17dd8:	add	r1, r6, r1
   17ddc:	cmp	r1, r2
   17de0:	bne	17e10 <fputs@plt+0x6cc8>
   17de4:	cmp	r4, #0
   17de8:	strne	r3, [sp, #12]
   17dec:	ldr	r3, [sp, #12]
   17df0:	cmp	r3, #0
   17df4:	mov	r3, #0
   17df8:	strne	r3, [sp, #8]
   17dfc:	ldr	r2, [sp, #8]
   17e00:	strb	r3, [r6, r2]
   17e04:	mov	r0, r5
   17e08:	add	sp, sp, #36	; 0x24
   17e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e10:	ldrb	r0, [r2], #1
   17e14:	mov	r4, #1
   17e18:	sub	r3, r3, r0
   17e1c:	b	17ddc <fputs@plt+0x6c94>
   17e20:	mov	r5, r0
   17e24:	b	17e04 <fputs@plt+0x6cbc>
   17e28:	andeq	r2, r7, lr, ror lr
   17e2c:	ldr	ip, [r0]
   17e30:	cmp	r1, #15
   17e34:	ldr	r3, [r0, #4]
   17e38:	str	ip, [r3, #4]
   17e3c:	bne	17e58 <fputs@plt+0x6d10>
   17e40:	ldr	r3, [r3]
   17e44:	ldr	r1, [r0, #20]
   17e48:	ldr	r3, [r3, #108]	; 0x6c
   17e4c:	add	r3, r3, r1
   17e50:	str	r3, [r2]
   17e54:	bx	lr
   17e58:	ldr	r3, [r3, #12]
   17e5c:	add	r1, r1, #9
   17e60:	ldr	r3, [r3, #56]	; 0x38
   17e64:	ldr	r3, [r3, r1, lsl #2]
   17e68:	rev	r3, r3
   17e6c:	b	17e50 <fputs@plt+0x6d08>
   17e70:	sub	r0, r0, #8
   17e74:	b	10f50 <free@plt>
   17e78:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e7c:	mov	r4, r0
   17e80:	ldrb	r3, [r0, #40]	; 0x28
   17e84:	cmp	r3, #0
   17e88:	beq	17fb0 <fputs@plt+0x6e68>
   17e8c:	add	r1, r0, #8
   17e90:	ldm	r1, {r1, ip, lr}
   17e94:	cmp	ip, #2
   17e98:	bgt	17ea4 <fputs@plt+0x6d5c>
   17e9c:	sub	r1, r1, #1
   17ea0:	add	ip, ip, #12
   17ea4:	ldr	r0, [pc, #300]	; 17fd8 <fputs@plt+0x6e90>
   17ea8:	add	r2, r1, #4672	; 0x1240
   17eac:	movw	r3, #36525	; 0x8ead
   17eb0:	add	r2, r2, #44	; 0x2c
   17eb4:	vldr	d6, [pc, #260]	; 17fc0 <fputs@plt+0x6e78>
   17eb8:	mul	r3, r3, r2
   17ebc:	mov	r2, #100	; 0x64
   17ec0:	mla	r0, ip, r0, r0
   17ec4:	movw	ip, #10000	; 0x2710
   17ec8:	sdiv	r3, r3, r2
   17ecc:	sdiv	r0, r0, ip
   17ed0:	sdiv	r2, r1, r2
   17ed4:	add	r3, r3, r0
   17ed8:	mov	r0, #400	; 0x190
   17edc:	add	r3, r3, lr
   17ee0:	sdiv	r1, r1, r0
   17ee4:	rsb	r2, r2, #2
   17ee8:	add	r2, r2, r1
   17eec:	add	r3, r3, r2
   17ef0:	vmov	s14, r3
   17ef4:	vcvt.f64.s32	d7, s14
   17ef8:	vsub.f64	d7, d7, d6
   17efc:	vldr	d6, [pc, #196]	; 17fc8 <fputs@plt+0x6e80>
   17f00:	vmul.f64	d7, d7, d6
   17f04:	vmov	r0, r1, d7
   17f08:	bl	6fbe8 <fputs@plt+0x5eaa0>
   17f0c:	mov	r3, #1
   17f10:	mov	sl, r0
   17f14:	mov	fp, r1
   17f18:	strb	r3, [r4, #42]	; 0x2a
   17f1c:	ldrb	r3, [r4, #41]	; 0x29
   17f20:	strd	sl, [r4]
   17f24:	cmp	r3, #0
   17f28:	beq	17fa8 <fputs@plt+0x6e60>
   17f2c:	vldr	d7, [pc, #156]	; 17fd0 <fputs@plt+0x6e88>
   17f30:	movw	r5, #60000	; 0xea60
   17f34:	ldr	r2, [pc, #160]	; 17fdc <fputs@plt+0x6e94>
   17f38:	vldr	d6, [r4, #32]
   17f3c:	ldr	r3, [r4, #24]
   17f40:	ldr	r8, [r4, #20]
   17f44:	vmul.f64	d7, d6, d7
   17f48:	mul	r3, r5, r3
   17f4c:	mla	r8, r2, r8, r3
   17f50:	vmov	r0, r1, d7
   17f54:	asr	r9, r8, #31
   17f58:	bl	6fbe8 <fputs@plt+0x5eaa0>
   17f5c:	adds	r0, r8, r0
   17f60:	adc	r1, r9, r1
   17f64:	adds	r3, r0, sl
   17f68:	mov	r6, r3
   17f6c:	adc	r3, r1, fp
   17f70:	mov	r2, r6
   17f74:	mov	r7, r3
   17f78:	strd	r2, [r4]
   17f7c:	ldrb	r3, [r4, #43]	; 0x2b
   17f80:	cmp	r3, #0
   17f84:	beq	17fa8 <fputs@plt+0x6e60>
   17f88:	ldr	r3, [r4, #28]
   17f8c:	mul	r5, r5, r3
   17f90:	mov	r3, #0
   17f94:	strh	r3, [r4, #40]	; 0x28
   17f98:	subs	r6, r6, r5
   17f9c:	strb	r3, [r4, #43]	; 0x2b
   17fa0:	sbc	r7, r7, r5, asr #31
   17fa4:	strd	r6, [r4]
   17fa8:	add	sp, sp, #4
   17fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fb0:	mov	lr, #1
   17fb4:	mov	r1, #2000	; 0x7d0
   17fb8:	mov	ip, lr
   17fbc:	b	17e9c <fputs@plt+0x6d54>
   17fc0:	andeq	r0, r0, r0
   17fc4:	addsmi	sp, r7, r0, lsl #4
   17fc8:	andeq	r0, r0, r0
   17fcc:	orrsmi	r9, r4, r0, ror r9
   17fd0:	andeq	r0, r0, r0
   17fd4:	addmi	r4, pc, r0
   17fd8:	andeq	sl, r4, r1, asr fp
   17fdc:	eorseq	lr, r6, r0, lsl #29
   17fe0:	ldrb	r3, [r0, #42]	; 0x2a
   17fe4:	cmp	r3, #0
   17fe8:	bxne	lr
   17fec:	b	17e78 <fputs@plt+0x6d30>
   17ff0:	ldrb	r3, [r0, #40]	; 0x28
   17ff4:	cmp	r3, #0
   17ff8:	bxne	lr
   17ffc:	push	{r4, lr}
   18000:	mov	r4, r0
   18004:	ldrb	r3, [r0, #42]	; 0x2a
   18008:	cmp	r3, #0
   1800c:	bne	1802c <fputs@plt+0x6ee4>
   18010:	mov	r3, #1
   18014:	mov	r2, #2000	; 0x7d0
   18018:	strd	r2, [r0, #8]
   1801c:	str	r3, [r0, #16]
   18020:	mov	r3, #1
   18024:	strb	r3, [r4, #40]	; 0x28
   18028:	pop	{r4, pc}
   1802c:	ldr	r0, [pc, #284]	; 18150 <fputs@plt+0x7008>
   18030:	ldr	ip, [r4]
   18034:	ldr	r1, [r4, #4]
   18038:	add	r3, pc, #224	; 0xe0
   1803c:	ldrd	r2, [r3]
   18040:	adds	r0, r0, ip
   18044:	mov	ip, #0
   18048:	adc	r1, ip, r1
   1804c:	bl	6fac8 <fputs@plt+0x5e980>
   18050:	vmov	s15, r0
   18054:	add	r3, r0, #1
   18058:	movw	r1, #36525	; 0x8ead
   1805c:	vldr	d5, [pc, #196]	; 18128 <fputs@plt+0x6fe0>
   18060:	vcvt.f64.s32	d6, s15
   18064:	vldr	d7, [pc, #196]	; 18130 <fputs@plt+0x6fe8>
   18068:	vsub.f64	d6, d6, d7
   1806c:	vdiv.f64	d7, d6, d5
   18070:	vldr	d5, [pc, #192]	; 18138 <fputs@plt+0x6ff0>
   18074:	vcvt.s32.f64	s15, d7
   18078:	vmov	r2, s15
   1807c:	add	r0, r2, #3
   18080:	cmp	r2, #0
   18084:	add	r3, r3, r2
   18088:	movlt	r2, r0
   1808c:	sub	r3, r3, r2, asr #2
   18090:	add	r3, r3, #1520	; 0x5f0
   18094:	add	r3, r3, #4
   18098:	vmov	s15, r3
   1809c:	vcvt.f64.s32	d6, s15
   180a0:	vldr	d7, [pc, #152]	; 18140 <fputs@plt+0x6ff8>
   180a4:	vsub.f64	d6, d6, d7
   180a8:	vdiv.f64	d7, d6, d5
   180ac:	vldr	d6, [pc, #148]	; 18148 <fputs@plt+0x7000>
   180b0:	vcvt.s32.f64	s15, d7
   180b4:	vmov	r2, s15
   180b8:	ubfx	r0, r2, #0, #15
   180bc:	mul	r1, r1, r0
   180c0:	mov	r0, #100	; 0x64
   180c4:	udiv	r1, r1, r0
   180c8:	sub	r3, r3, r1
   180cc:	vmov	s15, r3
   180d0:	vcvt.f64.s32	d5, s15
   180d4:	vdiv.f64	d7, d5, d6
   180d8:	vcvt.s32.f64	s15, d7
   180dc:	vmov	r1, s15
   180e0:	vcvt.f64.s32	d7, s15
   180e4:	vmul.f64	d7, d7, d6
   180e8:	cmp	r1, #13
   180ec:	suble	r1, r1, #1
   180f0:	subgt	r1, r1, #13
   180f4:	cmp	r1, #2
   180f8:	str	r1, [r4, #12]
   180fc:	vcvt.s32.f64	s14, d7
   18100:	vmov	r0, s14
   18104:	sub	r3, r3, r0
   18108:	str	r3, [r4, #16]
   1810c:	sub	r3, r2, #4672	; 0x1240
   18110:	subgt	r3, r3, #44	; 0x2c
   18114:	suble	r3, r3, #43	; 0x2b
   18118:	str	r3, [r4, #8]
   1811c:	b	18020 <fputs@plt+0x6ed8>
   18120:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1812c:	rscmi	sp, r1, r8, lsl #11
   18130:	andmi	r0, r0, r0
   18134:	teqmi	ip, r0	; <illegal shifter operand>
   18138:	andeq	r0, r0, r0
   1813c:	rsbsmi	sp, r6, r0, lsl #8
   18140:	strbtvs	r6, [r6], -r6, ror #12
   18144:	subsmi	r8, lr, r6, ror #12
   18148:	ldrbcs	r5, [r2, -r1, ror #8]
   1814c:	eorsmi	r9, lr, r0, lsr #19
   18150:	addseq	r2, r3, #0, 28
   18154:	push	{r4, lr}
   18158:	mov	r4, r0
   1815c:	bl	17fe0 <fputs@plt+0x6e98>
   18160:	ldr	r0, [pc, #152]	; 18200 <fputs@plt+0x70b8>
   18164:	ldr	ip, [r4]
   18168:	ldr	r1, [r4, #4]
   1816c:	add	r3, pc, #124	; 0x7c
   18170:	ldrd	r2, [r3]
   18174:	adds	r0, r0, ip
   18178:	mov	ip, #0
   1817c:	adc	r1, ip, r1
   18180:	bl	6fac8 <fputs@plt+0x5e980>
   18184:	vmov	s15, r2
   18188:	mov	r2, #3600	; 0xe10
   1818c:	vcvt.f64.s32	d6, s15
   18190:	vldr	d7, [pc, #96]	; 181f8 <fputs@plt+0x70b0>
   18194:	vdiv.f64	d5, d6, d7
   18198:	vcvt.s32.f64	s12, d5
   1819c:	vmov	r3, s12
   181a0:	vmov	r1, s12
   181a4:	vcvt.f64.s32	d6, s12
   181a8:	sdiv	r2, r3, r2
   181ac:	ldr	r3, [pc, #80]	; 18204 <fputs@plt+0x70bc>
   181b0:	vsub.f64	d6, d5, d6
   181b4:	str	r2, [r4, #20]
   181b8:	mla	r2, r3, r2, r1
   181bc:	mov	r3, #60	; 0x3c
   181c0:	mvn	r1, #59	; 0x3b
   181c4:	sdiv	r3, r2, r3
   181c8:	str	r3, [r4, #24]
   181cc:	mla	r3, r1, r3, r2
   181d0:	vmov	s14, r3
   181d4:	mov	r3, #1
   181d8:	strb	r3, [r4, #41]	; 0x29
   181dc:	vcvt.f64.s32	d7, s14
   181e0:	vadd.f64	d7, d7, d6
   181e4:	vstr	d7, [r4, #32]
   181e8:	pop	{r4, pc}
   181ec:	nop	{0}
   181f0:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   181fc:	addmi	r4, pc, r0
   18200:	addseq	r2, r3, #0, 28
   18204:			; <UNDEFINED> instruction: 0xfffff1f0
   18208:	push	{r0, r1, r2, r4, r5, lr}
   1820c:	mov	r3, r0
   18210:	mov	r5, r1
   18214:	ldr	r2, [r0]
   18218:	cmp	r2, #1
   1821c:	ble	18240 <fputs@plt+0x70f8>
   18220:	ldr	r2, [r0, #72]	; 0x48
   18224:	cmp	r2, #0
   18228:	beq	18240 <fputs@plt+0x70f8>
   1822c:	blx	r2
   18230:	mov	r4, r0
   18234:	mov	r0, r4
   18238:	add	sp, sp, #12
   1823c:	pop	{r4, r5, pc}
   18240:	mov	r1, sp
   18244:	mov	r0, r3
   18248:	ldr	r2, [r3, #64]	; 0x40
   1824c:	blx	r2
   18250:	vldr	d7, [pc, #24]	; 18270 <fputs@plt+0x7128>
   18254:	mov	r4, r0
   18258:	vldr	d6, [sp]
   1825c:	vmul.f64	d7, d6, d7
   18260:	vmov	r0, r1, d7
   18264:	bl	6fbe8 <fputs@plt+0x5eaa0>
   18268:	strd	r0, [r5]
   1826c:	b	18234 <fputs@plt+0x70ec>
   18270:	andeq	r0, r0, r0
   18274:	orrsmi	r9, r4, r0, ror r9
   18278:	push	{r0, r1, r4, r5, r6, lr}
   1827c:	mov	r4, r1
   18280:	mov	r5, r0
   18284:	mov	r1, sp
   18288:	ldr	r0, [r0]
   1828c:	bl	18208 <fputs@plt+0x70c0>
   18290:	ldr	r2, [sp]
   18294:	ldr	r3, [r4, #128]	; 0x80
   18298:	ldr	r1, [sp, #4]
   1829c:	ldr	r0, [r4, #132]	; 0x84
   182a0:	subs	r2, r2, r3
   182a4:	ldr	r6, [r5, #188]	; 0xbc
   182a8:	sbc	r1, r1, r0
   182ac:	ldr	r0, [pc, #36]	; 182d8 <fputs@plt+0x7190>
   182b0:	umull	r2, r3, r2, r0
   182b4:	mla	r3, r0, r1, r3
   182b8:	ldr	r1, [r4, #168]	; 0xa8
   182bc:	ldr	r0, [r5, #192]	; 0xc0
   182c0:	blx	r6
   182c4:	mov	r2, #0
   182c8:	mov	r3, #0
   182cc:	strd	r2, [r4, #128]	; 0x80
   182d0:	add	sp, sp, #8
   182d4:	pop	{r4, r5, r6, pc}
   182d8:	andeq	r4, pc, r0, asr #4
   182dc:	push	{r4, r5, r6, r7, r8, lr}
   182e0:	mov	r5, r1
   182e4:	ldr	r4, [r0, #12]
   182e8:	ldrd	r6, [r4, #136]	; 0x88
   182ec:	orrs	r3, r6, r7
   182f0:	bne	18310 <fputs@plt+0x71c8>
   182f4:	ldr	r3, [r0]
   182f8:	add	r1, r4, #136	; 0x88
   182fc:	ldr	r3, [r3, #32]
   18300:	ldr	r0, [r3]
   18304:	bl	18208 <fputs@plt+0x70c0>
   18308:	cmp	r0, #0
   1830c:	strdne	r6, [r4, #136]	; 0x88
   18310:	ldrd	r2, [r4, #136]	; 0x88
   18314:	mov	r0, #1
   18318:	cmp	r2, #1
   1831c:	strd	r2, [r5]
   18320:	sbcs	r3, r3, #0
   18324:	strbge	r0, [r5, #42]	; 0x2a
   18328:	movge	r0, #0
   1832c:	pop	{r4, r5, r6, r7, r8, pc}
   18330:	cmp	r0, #0
   18334:	bxeq	lr
   18338:	push	{r4, r5, r6, lr}
   1833c:	ldr	r5, [pc, #144]	; 183d4 <fputs@plt+0x728c>
   18340:	ldr	r3, [r5, #192]	; 0xc0
   18344:	cmp	r3, r0
   18348:	bhi	18384 <fputs@plt+0x723c>
   1834c:	ldr	r3, [pc, #132]	; 183d8 <fputs@plt+0x7290>
   18350:	ldr	r2, [r3, #232]	; 0xe8
   18354:	cmp	r2, r0
   18358:	bls	18384 <fputs@plt+0x723c>
   1835c:	ldr	r2, [r3, #236]	; 0xec
   18360:	str	r2, [r0]
   18364:	ldr	r2, [r3, #240]	; 0xf0
   18368:	str	r0, [r3, #236]	; 0xec
   1836c:	add	r2, r2, #1
   18370:	str	r2, [r3, #240]	; 0xf0
   18374:	ldr	r2, [r3, #12]
   18378:	sub	r2, r2, #1
   1837c:	str	r2, [r3, #12]
   18380:	pop	{r4, r5, r6, pc}
   18384:	ldr	r3, [r5]
   18388:	cmp	r3, #0
   1838c:	ldreq	r3, [r5, #44]	; 0x2c
   18390:	beq	183cc <fputs@plt+0x7284>
   18394:	mov	r4, r0
   18398:	bl	12d54 <fputs@plt+0x1c0c>
   1839c:	ldr	r3, [pc, #52]	; 183d8 <fputs@plt+0x7290>
   183a0:	ldr	r2, [r3]
   183a4:	ldr	r1, [r3, #16]
   183a8:	sub	r2, r2, r0
   183ac:	str	r2, [r3]
   183b0:	sub	r1, r1, r0
   183b4:	mov	r0, r4
   183b8:	ldr	r2, [r3, #36]	; 0x24
   183bc:	str	r1, [r3, #16]
   183c0:	sub	r2, r2, #1
   183c4:	str	r2, [r3, #36]	; 0x24
   183c8:	ldr	r3, [r5, #44]	; 0x2c
   183cc:	pop	{r4, r5, r6, lr}
   183d0:	bx	r3
   183d4:	andeq	fp, r8, r0, lsr r1
   183d8:	ldrdeq	pc, [r8], -r0
   183dc:	push	{r4, r5, r6, lr}
   183e0:	subs	r5, r0, #0
   183e4:	popeq	{r4, r5, r6, pc}
   183e8:	ldr	r4, [pc, #60]	; 1842c <fputs@plt+0x72e4>
   183ec:	ldr	r3, [r4]
   183f0:	cmp	r3, #0
   183f4:	ldreq	r3, [r4, #44]	; 0x2c
   183f8:	beq	18424 <fputs@plt+0x72dc>
   183fc:	bl	12d54 <fputs@plt+0x1c0c>
   18400:	ldr	r3, [pc, #40]	; 18430 <fputs@plt+0x72e8>
   18404:	ldr	r2, [r3]
   18408:	sub	r0, r2, r0
   1840c:	ldr	r2, [r3, #36]	; 0x24
   18410:	str	r0, [r3]
   18414:	mov	r0, r5
   18418:	sub	r2, r2, #1
   1841c:	str	r2, [r3, #36]	; 0x24
   18420:	ldr	r3, [r4, #44]	; 0x2c
   18424:	pop	{r4, r5, r6, lr}
   18428:	bx	r3
   1842c:	andeq	fp, r8, r0, lsr r1
   18430:	ldrdeq	pc, [r8], -r0
   18434:	push	{r4, r5, r6, lr}
   18438:	mov	r5, r0
   1843c:	bl	12bc8 <fputs@plt+0x1a80>
   18440:	mov	r4, r0
   18444:	mov	r0, r5
   18448:	bl	183dc <fputs@plt+0x7294>
   1844c:	mov	r0, r4
   18450:	pop	{r4, r5, r6, pc}
   18454:	push	{r4, r5, r6, lr}
   18458:	mov	r6, #0
   1845c:	mov	r4, r0
   18460:	ldr	r5, [r0, #8]
   18464:	str	r6, [r0, #8]
   18468:	ldr	r0, [r0, #12]
   1846c:	bl	183dc <fputs@plt+0x7294>
   18470:	str	r6, [r4]
   18474:	str	r6, [r4, #12]
   18478:	cmp	r5, #0
   1847c:	bne	18488 <fputs@plt+0x7340>
   18480:	str	r5, [r4, #4]
   18484:	pop	{r4, r5, r6, pc}
   18488:	ldr	r6, [r5]
   1848c:	mov	r0, r5
   18490:	bl	183dc <fputs@plt+0x7294>
   18494:	mov	r5, r6
   18498:	b	18478 <fputs@plt+0x7330>
   1849c:	push	{r4, r5, r6, lr}
   184a0:	subs	r4, r0, #0
   184a4:	popeq	{r4, r5, r6, pc}
   184a8:	ldr	r3, [r4, #8]
   184ac:	cmp	r3, #0
   184b0:	beq	184cc <fputs@plt+0x7384>
   184b4:	add	r5, r4, #12
   184b8:	add	r6, r4, #512	; 0x200
   184bc:	ldr	r0, [r5], #4
   184c0:	bl	1849c <fputs@plt+0x7354>
   184c4:	cmp	r5, r6
   184c8:	bne	184bc <fputs@plt+0x7374>
   184cc:	mov	r0, r4
   184d0:	pop	{r4, r5, r6, lr}
   184d4:	b	183dc <fputs@plt+0x7294>
   184d8:	push	{r4, r5, r6, lr}
   184dc:	mov	r4, r0
   184e0:	mov	r5, #0
   184e4:	mov	r6, #48	; 0x30
   184e8:	ldr	r3, [r4, #104]	; 0x68
   184ec:	cmp	r3, r5
   184f0:	bgt	18534 <fputs@plt+0x73ec>
   184f4:	ldrb	r3, [r4, #4]
   184f8:	ldr	r0, [r4, #72]	; 0x48
   184fc:	cmp	r3, #0
   18500:	beq	18514 <fputs@plt+0x73cc>
   18504:	ldr	r3, [pc, #64]	; 1854c <fputs@plt+0x7404>
   18508:	ldr	r2, [r0]
   1850c:	cmp	r2, r3
   18510:	bne	18518 <fputs@plt+0x73d0>
   18514:	bl	12bc8 <fputs@plt+0x1a80>
   18518:	ldr	r0, [r4, #100]	; 0x64
   1851c:	bl	183dc <fputs@plt+0x7294>
   18520:	mov	r3, #0
   18524:	str	r3, [r4, #56]	; 0x38
   18528:	str	r3, [r4, #100]	; 0x64
   1852c:	str	r3, [r4, #104]	; 0x68
   18530:	pop	{r4, r5, r6, pc}
   18534:	ldr	r3, [r4, #100]	; 0x64
   18538:	mla	r3, r6, r5, r3
   1853c:	add	r5, r5, #1
   18540:	ldr	r0, [r3, #16]
   18544:	bl	1849c <fputs@plt+0x7354>
   18548:	b	184e8 <fputs@plt+0x73a0>
   1854c:	andeq	r2, r7, r8, lsl #29
   18550:	ldr	r3, [r0]
   18554:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   18558:	mov	r4, r0
   1855c:	mov	r5, r1
   18560:	cmp	r3, #0
   18564:	bne	185a8 <fputs@plt+0x7460>
   18568:	ldr	ip, [r0, #4]
   1856c:	cmp	ip, #0
   18570:	beq	185a8 <fputs@plt+0x7460>
   18574:	ldr	r3, [r0, #12]
   18578:	ldr	r2, [r0, #16]
   1857c:	cmp	r3, r2
   18580:	bge	185a8 <fputs@plt+0x7460>
   18584:	ldrd	r0, [r0, #24]
   18588:	sub	r2, r2, r3
   1858c:	adds	r6, r0, r3
   18590:	ldr	r0, [r4, #32]
   18594:	adc	r7, r1, r3, asr #31
   18598:	add	r1, ip, r3
   1859c:	strd	r6, [sp]
   185a0:	bl	12c04 <fputs@plt+0x1abc>
   185a4:	str	r0, [r4]
   185a8:	ldr	r0, [r4, #4]
   185ac:	ldr	r1, [r4, #16]
   185b0:	ldrd	r2, [r4, #24]
   185b4:	adds	r6, r2, r1
   185b8:	adc	r7, r3, r1, asr #31
   185bc:	strd	r6, [r5]
   185c0:	bl	183dc <fputs@plt+0x7294>
   185c4:	ldr	r5, [r4]
   185c8:	mov	r2, #40	; 0x28
   185cc:	mov	r1, #0
   185d0:	mov	r0, r4
   185d4:	bl	10f20 <memset@plt>
   185d8:	mov	r0, r5
   185dc:	add	sp, sp, #12
   185e0:	pop	{r4, r5, r6, r7, pc}
   185e4:	ldr	r3, [r0, #68]	; 0x44
   185e8:	bic	r3, r3, #-16777216	; 0xff000000
   185ec:	bic	r3, r3, #255	; 0xff
   185f0:	cmp	r3, #0
   185f4:	bxne	lr
   185f8:	mov	r3, #1
   185fc:	ldr	r2, [r0, #164]	; 0xa4
   18600:	strb	r3, [r0, #69]	; 0x45
   18604:	cmp	r2, #0
   18608:	strgt	r3, [r0, #248]	; 0xf8
   1860c:	ldr	r3, [r0, #256]	; 0x100
   18610:	add	r3, r3, #1
   18614:	str	r3, [r0, #256]	; 0x100
   18618:	bx	lr
   1861c:	ldrb	r3, [r0, #69]	; 0x45
   18620:	cmp	r3, #0
   18624:	bxeq	lr
   18628:	ldr	r3, [r0, #164]	; 0xa4
   1862c:	cmp	r3, #0
   18630:	bxne	lr
   18634:	strb	r3, [r0, #69]	; 0x45
   18638:	str	r3, [r0, #248]	; 0xf8
   1863c:	ldr	r3, [r0, #256]	; 0x100
   18640:	sub	r3, r3, #1
   18644:	str	r3, [r0, #256]	; 0x100
   18648:	bx	lr
   1864c:	ldrh	ip, [r0, #84]	; 0x54
   18650:	cmp	r1, ip
   18654:	bcs	18690 <fputs@plt+0x7548>
   18658:	mla	ip, r3, ip, r1
   1865c:	ldr	r3, [r0, #16]
   18660:	push	{r4, lr}
   18664:	ldr	r4, [r0]
   18668:	mov	r0, #40	; 0x28
   1866c:	mla	r0, r0, ip, r3
   18670:	blx	r2
   18674:	ldrb	r3, [r4, #69]	; 0x45
   18678:	cmp	r3, #0
   1867c:	popeq	{r4, pc}
   18680:	mov	r0, r4
   18684:	bl	1861c <fputs@plt+0x74d4>
   18688:	mov	r0, #0
   1868c:	pop	{r4, pc}
   18690:	mov	r0, #0
   18694:	bx	lr
   18698:	movw	r3, #3082	; 0xc0a
   1869c:	cmp	r1, r3
   186a0:	bxeq	lr
   186a4:	and	r1, r1, #251	; 0xfb
   186a8:	cmp	r1, #10
   186ac:	bxne	lr
   186b0:	push	{r4, lr}
   186b4:	mov	r4, r0
   186b8:	ldr	r0, [r0]
   186bc:	ldr	r3, [r0, #68]	; 0x44
   186c0:	cmp	r3, #0
   186c4:	moveq	r0, r3
   186c8:	beq	186d8 <fputs@plt+0x7590>
   186cc:	mov	r2, #0
   186d0:	mov	r1, r2
   186d4:	blx	r3
   186d8:	str	r0, [r4, #60]	; 0x3c
   186dc:	pop	{r4, pc}
   186e0:	cmp	r3, #0
   186e4:	mov	r1, r0
   186e8:	push	{r4, r5, r6, r7}
   186ec:	cmpeq	r2, #127	; 0x7f
   186f0:	movls	r0, #1
   186f4:	strbls	r2, [r1]
   186f8:	bls	1872c <fputs@plt+0x75e4>
   186fc:	mov	r7, #0
   18700:	movw	r6, #16383	; 0x3fff
   18704:	cmp	r3, r7
   18708:	cmpeq	r2, r6
   1870c:	bhi	18734 <fputs@plt+0x75ec>
   18710:	lsr	r3, r2, #7
   18714:	and	r4, r2, #127	; 0x7f
   18718:	mov	r0, #2
   1871c:	mvn	r3, r3, lsl #25
   18720:	strb	r4, [r1, #1]
   18724:	mvn	r3, r3, lsr #25
   18728:	strb	r3, [r1]
   1872c:	pop	{r4, r5, r6, r7}
   18730:	bx	lr
   18734:	pop	{r4, r5, r6, r7}
   18738:	b	137c8 <fputs@plt+0x2680>
   1873c:	push	{r0, r1, r2, r3, r4, lr}
   18740:	mov	r4, r0
   18744:	add	r0, sp, #4
   18748:	bl	186e0 <fputs@plt+0x7598>
   1874c:	mov	r2, r0
   18750:	add	r1, sp, #4
   18754:	mov	r0, r4
   18758:	bl	171e4 <fputs@plt+0x609c>
   1875c:	add	sp, sp, #16
   18760:	pop	{r4, pc}
   18764:	push	{r0, r1, r4, r6, r7, lr}
   18768:	ldrb	r3, [r0, #1]
   1876c:	ldrb	r2, [r0]
   18770:	tst	r3, #128	; 0x80
   18774:	bne	18790 <fputs@plt+0x7648>
   18778:	and	ip, r2, #127	; 0x7f
   1877c:	mov	r0, #2
   18780:	orr	r3, r3, ip, lsl #7
   18784:	str	r3, [r1]
   18788:	add	sp, sp, #8
   1878c:	pop	{r4, r6, r7, pc}
   18790:	ldrb	ip, [r0, #2]
   18794:	orr	ip, ip, r2, lsl #14
   18798:	tst	ip, #128	; 0x80
   1879c:	bne	187bc <fputs@plt+0x7674>
   187a0:	ldr	r2, [pc, #64]	; 187e8 <fputs@plt+0x76a0>
   187a4:	and	r3, r3, #127	; 0x7f
   187a8:	mov	r0, #3
   187ac:	and	r2, r2, ip
   187b0:	orr	r3, r2, r3, lsl #7
   187b4:	str	r3, [r1]
   187b8:	b	18788 <fputs@plt+0x7640>
   187bc:	mov	r4, r1
   187c0:	mov	r1, sp
   187c4:	bl	13894 <fputs@plt+0x274c>
   187c8:	ldrd	r6, [sp]
   187cc:	mov	r3, #0
   187d0:	cmp	r7, r3
   187d4:	mov	r2, r6
   187d8:	cmpeq	r6, r6
   187dc:	mvnne	r2, #0
   187e0:	str	r2, [r4]
   187e4:	b	18788 <fputs@plt+0x7640>
   187e8:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   187ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187f0:	mov	r8, r3
   187f4:	sub	sp, sp, #20
   187f8:	mov	r9, r0
   187fc:	mov	r7, r2
   18800:	ldr	r6, [r3, #4]
   18804:	mov	r3, #0
   18808:	str	r1, [sp, #4]
   1880c:	strb	r3, [r8, #10]
   18810:	ldrb	r3, [r2]
   18814:	tst	r3, #128	; 0x80
   18818:	moveq	r5, #1
   1881c:	streq	r3, [sp, #8]
   18820:	beq	18834 <fputs@plt+0x76ec>
   18824:	add	r1, sp, #8
   18828:	mov	r0, r2
   1882c:	bl	18764 <fputs@plt+0x761c>
   18830:	mov	r5, r0
   18834:	ldr	sl, [sp, #8]
   18838:	mov	r4, #0
   1883c:	mov	fp, r4
   18840:	ldr	r3, [sp, #4]
   18844:	ldr	r1, [sp, #8]
   18848:	cmp	r1, r5
   1884c:	movls	r2, #0
   18850:	movhi	r2, #1
   18854:	cmp	sl, r3
   18858:	movgt	r2, #0
   1885c:	cmp	r2, #0
   18860:	beq	188c8 <fputs@plt+0x7780>
   18864:	ldrb	r2, [r7, r5]
   18868:	add	r0, r7, r5
   1886c:	tst	r2, #128	; 0x80
   18870:	moveq	r0, #1
   18874:	streq	r2, [sp, #12]
   18878:	beq	18884 <fputs@plt+0x773c>
   1887c:	add	r1, sp, #12
   18880:	bl	18764 <fputs@plt+0x761c>
   18884:	ldrb	r2, [r9, #4]
   18888:	add	r5, r5, r0
   1888c:	add	r0, r7, sl
   18890:	add	r4, r4, #1
   18894:	uxth	r4, r4
   18898:	strb	r2, [r6, #10]
   1889c:	ldr	r2, [r9, #12]
   188a0:	str	fp, [r6, #24]
   188a4:	ldr	r1, [sp, #12]
   188a8:	str	r2, [r6, #32]
   188ac:	mov	r2, r6
   188b0:	add	r6, r6, #40	; 0x28
   188b4:	bl	17010 <fputs@plt+0x5ec8>
   188b8:	ldrh	r2, [r8, #8]
   188bc:	add	sl, sl, r0
   188c0:	cmp	r2, r4
   188c4:	bhi	18840 <fputs@plt+0x76f8>
   188c8:	strh	r4, [r8, #8]
   188cc:	add	sp, sp, #20
   188d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188d4:	cmp	r0, r1
   188d8:	blt	1891c <fputs@plt+0x77d4>
   188dc:	add	r3, r1, #49	; 0x31
   188e0:	cmp	r3, r0
   188e4:	bxlt	lr
   188e8:	add	r2, r1, #31
   188ec:	uxth	r3, r0
   188f0:	cmp	r2, r0
   188f4:	bge	18900 <fputs@plt+0x77b8>
   188f8:	add	r0, r3, #1
   188fc:	b	18914 <fputs@plt+0x77cc>
   18900:	sub	r0, r0, r1
   18904:	ldr	r1, [pc, #60]	; 18948 <fputs@plt+0x7800>
   18908:	add	r0, r1, r0
   1890c:	ldrb	r0, [r0, #1060]	; 0x424
   18910:	add	r0, r3, r0
   18914:	sxth	r0, r0
   18918:	bx	lr
   1891c:	add	r3, r0, #49	; 0x31
   18920:	cmp	r3, r1
   18924:	blt	18940 <fputs@plt+0x77f8>
   18928:	add	r2, r0, #31
   1892c:	uxth	r3, r1
   18930:	cmp	r2, r1
   18934:	blt	188f8 <fputs@plt+0x77b0>
   18938:	sub	r0, r1, r0
   1893c:	b	18904 <fputs@plt+0x77bc>
   18940:	mov	r0, r1
   18944:	bx	lr
   18948:			; <UNDEFINED> instruction: 0x00072ab0
   1894c:	cmp	r1, #0
   18950:	beq	1899c <fputs@plt+0x7854>
   18954:	ldr	ip, [r1]
   18958:	cmp	ip, #0
   1895c:	ldrne	r3, [r1, #4]
   18960:	moveq	r3, ip
   18964:	add	ip, ip, #1
   18968:	str	ip, [r1]
   1896c:	str	r2, [r1, #4]
   18970:	cmp	r3, #0
   18974:	beq	1899c <fputs@plt+0x7854>
   18978:	ldr	r1, [r3, #4]
   1897c:	str	r3, [r2]
   18980:	str	r1, [r2, #4]
   18984:	ldr	r1, [r3, #4]
   18988:	cmp	r1, #0
   1898c:	strne	r2, [r1]
   18990:	streq	r2, [r0]
   18994:	str	r2, [r3, #4]
   18998:	bx	lr
   1899c:	ldr	r3, [r0]
   189a0:	cmp	r3, #0
   189a4:	str	r3, [r2]
   189a8:	strne	r2, [r3, #4]
   189ac:	mov	r3, #0
   189b0:	str	r3, [r2, #4]
   189b4:	str	r2, [r0]
   189b8:	bx	lr
   189bc:	push	{r4, r5, r6, r7, r8, lr}
   189c0:	mov	r5, r0
   189c4:	mov	r6, r1
   189c8:	mov	r7, r2
   189cc:	ldr	r4, [pc, #44]	; 18a00 <fputs@plt+0x78b8>
   189d0:	ldr	r3, [r4, #528]	; 0x210
   189d4:	blx	r3
   189d8:	cmp	r0, #0
   189dc:	bne	189f8 <fputs@plt+0x78b0>
   189e0:	mov	r2, r7
   189e4:	mov	r1, r6
   189e8:	ldr	r3, [r4, #516]	; 0x204
   189ec:	mov	r0, r5
   189f0:	pop	{r4, r5, r6, r7, r8, lr}
   189f4:	bx	r3
   189f8:	mov	r0, #0
   189fc:	pop	{r4, r5, r6, r7, r8, pc}
   18a00:	andeq	fp, r8, r0, lsr r1
   18a04:	push	{r4, r5, lr}
   18a08:	sub	sp, sp, #36	; 0x24
   18a0c:	ldrh	r4, [r0, #18]
   18a10:	and	r4, r4, #3
   18a14:	cmp	r4, #1
   18a18:	bne	18a88 <fputs@plt+0x7940>
   18a1c:	ldr	r5, [r0, #8]
   18a20:	ldrb	r3, [r5, #21]
   18a24:	cmp	r3, #0
   18a28:	movne	r0, #0
   18a2c:	bne	18a80 <fputs@plt+0x7938>
   18a30:	ldr	r1, [pc, #108]	; 18aa4 <fputs@plt+0x795c>
   18a34:	str	r4, [sp]
   18a38:	ldr	r0, [r0, #12]
   18a3c:	ldr	r2, [r1, #608]	; 0x260
   18a40:	add	r2, r2, #2
   18a44:	asr	r3, r2, #31
   18a48:	strd	r2, [sp, #8]
   18a4c:	movw	r2, #510	; 0x1fe
   18a50:	mov	r3, #0
   18a54:	strd	r2, [sp, #16]
   18a58:	mov	r2, sp
   18a5c:	ldr	r3, [r1, #360]	; 0x168
   18a60:	mov	r1, #13
   18a64:	blx	r3
   18a68:	cmp	r0, #0
   18a6c:	blt	18a80 <fputs@plt+0x7938>
   18a70:	ldr	r3, [r5, #32]
   18a74:	strb	r4, [r5, #21]
   18a78:	add	r3, r3, #1
   18a7c:	str	r3, [r5, #32]
   18a80:	add	sp, sp, #36	; 0x24
   18a84:	pop	{r4, r5, pc}
   18a88:	ldr	r3, [pc, #20]	; 18aa4 <fputs@plt+0x795c>
   18a8c:	mov	r2, r1
   18a90:	mov	r1, #13
   18a94:	ldr	r0, [r0, #12]
   18a98:	ldr	r3, [r3, #360]	; 0x168
   18a9c:	blx	r3
   18aa0:	b	18a80 <fputs@plt+0x7938>
   18aa4:	andeq	fp, r8, r0, lsr r1
   18aa8:	push	{r4, r5, lr}
   18aac:	subs	r5, r2, #0
   18ab0:	mov	r4, r3
   18ab4:	sub	sp, sp, #108	; 0x6c
   18ab8:	mov	r0, r1
   18abc:	ldr	r3, [pc, #84]	; 18b18 <fputs@plt+0x79d0>
   18ac0:	bne	18afc <fputs@plt+0x79b4>
   18ac4:	mov	r1, sp
   18ac8:	ldr	r3, [r3, #324]	; 0x144
   18acc:	blx	r3
   18ad0:	cmp	r0, #0
   18ad4:	bne	18aec <fputs@plt+0x79a4>
   18ad8:	ldrd	r2, [sp, #48]	; 0x30
   18adc:	cmp	r2, #1
   18ae0:	sbcs	r3, r3, #0
   18ae4:	movge	r5, #1
   18ae8:	movlt	r5, #0
   18aec:	str	r5, [r4]
   18af0:	mov	r0, #0
   18af4:	add	sp, sp, #108	; 0x6c
   18af8:	pop	{r4, r5, pc}
   18afc:	mov	r1, #6
   18b00:	ldr	r3, [r3, #300]	; 0x12c
   18b04:	blx	r3
   18b08:	clz	r0, r0
   18b0c:	lsr	r0, r0, #5
   18b10:	str	r0, [r4]
   18b14:	b	18af0 <fputs@plt+0x79a8>
   18b18:	andeq	fp, r8, r0, lsr r1
   18b1c:	subs	r3, r0, #0
   18b20:	beq	18b38 <fputs@plt+0x79f0>
   18b24:	push	{r4, lr}
   18b28:	bl	13f68 <fputs@plt+0x2e20>
   18b2c:	adds	r0, r0, #0
   18b30:	movne	r0, #1
   18b34:	pop	{r4, pc}
   18b38:	mov	r0, r3
   18b3c:	bx	lr
   18b40:	push	{r4, r5, r6, r7, r8, lr}
   18b44:	mov	r6, r1
   18b48:	mov	r4, r0
   18b4c:	ldr	r5, [pc, #96]	; 18bb4 <fputs@plt+0x7a6c>
   18b50:	ldr	r1, [r0, #28]
   18b54:	ldrb	r2, [r0, #32]
   18b58:	mov	r0, r6
   18b5c:	ldr	r3, [r5, #124]	; 0x7c
   18b60:	add	r1, r1, #40	; 0x28
   18b64:	blx	r3
   18b68:	subs	r7, r0, #0
   18b6c:	beq	18bac <fputs@plt+0x7a64>
   18b70:	mov	r0, r4
   18b74:	bl	141b8 <fputs@plt+0x3070>
   18b78:	mov	r1, r0
   18b7c:	mov	r0, r7
   18b80:	ldr	r8, [r5, #128]	; 0x80
   18b84:	blx	r8
   18b88:	ldr	r0, [r4, #44]	; 0x2c
   18b8c:	cmp	r0, #0
   18b90:	beq	18b9c <fputs@plt+0x7a54>
   18b94:	ldr	r3, [r5, #152]	; 0x98
   18b98:	blx	r3
   18b9c:	mov	r0, #0
   18ba0:	str	r6, [r4, #24]
   18ba4:	str	r7, [r4, #44]	; 0x2c
   18ba8:	pop	{r4, r5, r6, r7, r8, pc}
   18bac:	mov	r0, #7
   18bb0:	pop	{r4, r5, r6, r7, r8, pc}
   18bb4:	andeq	fp, r8, r0, lsr r1
   18bb8:	ldrh	r3, [r0, #24]
   18bbc:	tst	r3, #2
   18bc0:	bxeq	lr
   18bc4:	push	{r4, lr}
   18bc8:	mov	r1, #1
   18bcc:	mov	r4, r0
   18bd0:	bl	14000 <fputs@plt+0x2eb8>
   18bd4:	ldrh	r3, [r0, #24]
   18bd8:	bic	r3, r3, #14
   18bdc:	orr	r3, r3, #1
   18be0:	strh	r3, [r0, #24]
   18be4:	ldrsh	r3, [r0, #26]
   18be8:	cmp	r3, #0
   18bec:	popne	{r4, pc}
   18bf0:	pop	{r4, lr}
   18bf4:	b	14180 <fputs@plt+0x3038>
   18bf8:	push	{r4, lr}
   18bfc:	mov	r4, r0
   18c00:	ldr	r0, [r4]
   18c04:	cmp	r0, #0
   18c08:	popeq	{r4, pc}
   18c0c:	bl	18bb8 <fputs@plt+0x7a70>
   18c10:	b	18c00 <fputs@plt+0x7ab8>
   18c14:	push	{r4, r5, r6, lr}
   18c18:	subs	r4, r0, #0
   18c1c:	popeq	{r4, r5, r6, pc}
   18c20:	ldr	r3, [pc, #116]	; 18c9c <fputs@plt+0x7b54>
   18c24:	ldr	r2, [r3, #188]	; 0xbc
   18c28:	mov	r5, r3
   18c2c:	cmp	r2, r4
   18c30:	bhi	18c7c <fputs@plt+0x7b34>
   18c34:	ldr	r2, [r3, #192]	; 0xc0
   18c38:	cmp	r2, r4
   18c3c:	bls	18c7c <fputs@plt+0x7b34>
   18c40:	ldr	r2, [r3, #4]
   18c44:	ldr	r1, [r3, #184]	; 0xb8
   18c48:	sub	r2, r2, #1
   18c4c:	str	r2, [r3, #4]
   18c50:	ldr	r2, [r3, #200]	; 0xc8
   18c54:	str	r2, [r4]
   18c58:	ldr	r2, [r3, #204]	; 0xcc
   18c5c:	str	r4, [r3, #200]	; 0xc8
   18c60:	add	r2, r2, #1
   18c64:	cmp	r2, r1
   18c68:	str	r2, [r3, #204]	; 0xcc
   18c6c:	movge	r2, #0
   18c70:	movlt	r2, #1
   18c74:	str	r2, [r3, #208]	; 0xd0
   18c78:	pop	{r4, r5, r6, pc}
   18c7c:	mov	r0, r4
   18c80:	bl	12d54 <fputs@plt+0x1c0c>
   18c84:	ldr	r3, [r5, #8]
   18c88:	sub	r0, r3, r0
   18c8c:	str	r0, [r5, #8]
   18c90:	mov	r0, r4
   18c94:	pop	{r4, r5, r6, lr}
   18c98:	b	183dc <fputs@plt+0x7294>
   18c9c:	ldrdeq	pc, [r8], -r0
   18ca0:	push	{r4, lr}
   18ca4:	ldrb	r3, [r0, #13]
   18ca8:	ldr	r4, [r0, #20]
   18cac:	cmp	r3, #0
   18cb0:	ldrne	r3, [r4, #52]	; 0x34
   18cb4:	strne	r3, [r0, #16]
   18cb8:	strne	r0, [r4, #52]	; 0x34
   18cbc:	bne	18cc8 <fputs@plt+0x7b80>
   18cc0:	ldr	r0, [r0]
   18cc4:	bl	18c14 <fputs@plt+0x7acc>
   18cc8:	ldr	r3, [r4, #16]
   18ccc:	cmp	r3, #0
   18cd0:	ldrne	r2, [r4]
   18cd4:	ldrne	r3, [r2, #16]
   18cd8:	subne	r3, r3, #1
   18cdc:	strne	r3, [r2, #16]
   18ce0:	pop	{r4, pc}
   18ce4:	ldr	r2, [r0, #20]
   18ce8:	push	{lr}		; (str lr, [sp, #-4]!)
   18cec:	ldr	lr, [r0, #8]
   18cf0:	ldr	ip, [r2, #44]	; 0x2c
   18cf4:	udiv	r3, lr, ip
   18cf8:	mls	ip, ip, r3, lr
   18cfc:	ldr	r3, [r2, #48]	; 0x30
   18d00:	add	r3, r3, ip, lsl #2
   18d04:	ldr	ip, [r3]
   18d08:	cmp	ip, r0
   18d0c:	bne	18d34 <fputs@plt+0x7bec>
   18d10:	ldr	ip, [r0, #16]
   18d14:	cmp	r1, #0
   18d18:	str	ip, [r3]
   18d1c:	ldr	r3, [r2, #40]	; 0x28
   18d20:	sub	r3, r3, #1
   18d24:	str	r3, [r2, #40]	; 0x28
   18d28:	popeq	{pc}		; (ldreq pc, [sp], #4)
   18d2c:	pop	{lr}		; (ldr lr, [sp], #4)
   18d30:	b	18ca0 <fputs@plt+0x7b58>
   18d34:	add	r3, ip, #16
   18d38:	b	18d04 <fputs@plt+0x7bbc>
   18d3c:	cmp	r2, #0
   18d40:	mov	r3, r1
   18d44:	bne	18d9c <fputs@plt+0x7c54>
   18d48:	ldr	r1, [r0]
   18d4c:	push	{lr}		; (str lr, [sp, #-4]!)
   18d50:	ldr	ip, [r1, #4]
   18d54:	ldr	lr, [r1, #16]
   18d58:	cmp	lr, ip
   18d5c:	bls	18d70 <fputs@plt+0x7c28>
   18d60:	pop	{lr}		; (ldr lr, [sp], #4)
   18d64:	mov	r1, #1
   18d68:	mov	r0, r3
   18d6c:	b	18ce4 <fputs@plt+0x7b9c>
   18d70:	add	ip, r1, #20
   18d74:	str	ip, [r3, #28]
   18d78:	ldr	ip, [r1, #44]	; 0x2c
   18d7c:	str	ip, [r3, #24]
   18d80:	str	r3, [ip, #28]
   18d84:	str	r3, [r1, #44]	; 0x2c
   18d88:	ldr	r1, [r0, #36]	; 0x24
   18d8c:	add	r1, r1, #1
   18d90:	str	r1, [r0, #36]	; 0x24
   18d94:	strb	r2, [r3, #12]
   18d98:	pop	{pc}		; (ldr pc, [sp], #4)
   18d9c:	mov	r1, #1
   18da0:	mov	r0, r3
   18da4:	b	18d6c <fputs@plt+0x7c24>
   18da8:	push	{r4, r5, r6, r7, r8, lr}
   18dac:	mov	r7, r0
   18db0:	mov	r8, r1
   18db4:	mov	r6, #0
   18db8:	ldr	r3, [r7, #44]	; 0x2c
   18dbc:	cmp	r3, r6
   18dc0:	popls	{r4, r5, r6, r7, r8, pc}
   18dc4:	ldr	r5, [r7, #48]	; 0x30
   18dc8:	add	r5, r5, r6, lsl #2
   18dcc:	ldr	r4, [r5]
   18dd0:	cmp	r4, #0
   18dd4:	addeq	r6, r6, #1
   18dd8:	beq	18db8 <fputs@plt+0x7c70>
   18ddc:	ldr	r3, [r4, #8]
   18de0:	cmp	r3, r8
   18de4:	addcc	r5, r4, #16
   18de8:	bcc	18dcc <fputs@plt+0x7c84>
   18dec:	ldr	r3, [r7, #40]	; 0x28
   18df0:	ldr	r2, [r4, #16]
   18df4:	sub	r3, r3, #1
   18df8:	str	r3, [r7, #40]	; 0x28
   18dfc:	str	r2, [r5]
   18e00:	ldrb	r3, [r4, #12]
   18e04:	cmp	r3, #0
   18e08:	bne	18e14 <fputs@plt+0x7ccc>
   18e0c:	mov	r0, r4
   18e10:	bl	14364 <fputs@plt+0x321c>
   18e14:	mov	r0, r4
   18e18:	bl	18ca0 <fputs@plt+0x7b58>
   18e1c:	b	18dcc <fputs@plt+0x7c84>
   18e20:	push	{r4, r5, r6, lr}
   18e24:	mov	r4, r0
   18e28:	ldr	r6, [r0]
   18e2c:	ldr	r3, [r6, #4]
   18e30:	ldr	r2, [r6, #16]
   18e34:	cmp	r2, r3
   18e38:	bls	18e4c <fputs@plt+0x7d04>
   18e3c:	ldr	r5, [r6, #48]	; 0x30
   18e40:	ldrb	r3, [r5, #14]
   18e44:	cmp	r3, #0
   18e48:	beq	18e74 <fputs@plt+0x7d2c>
   18e4c:	ldr	r5, [r4, #40]	; 0x28
   18e50:	cmp	r5, #0
   18e54:	popne	{r4, r5, r6, pc}
   18e58:	ldr	r0, [r4, #56]	; 0x38
   18e5c:	cmp	r0, #0
   18e60:	popeq	{r4, r5, r6, pc}
   18e64:	bl	183dc <fputs@plt+0x7294>
   18e68:	str	r5, [r4, #52]	; 0x34
   18e6c:	str	r5, [r4, #56]	; 0x38
   18e70:	pop	{r4, r5, r6, pc}
   18e74:	mov	r0, r5
   18e78:	bl	14364 <fputs@plt+0x321c>
   18e7c:	mov	r1, #1
   18e80:	mov	r0, r5
   18e84:	bl	18ce4 <fputs@plt+0x7b9c>
   18e88:	b	18e2c <fputs@plt+0x7ce4>
   18e8c:	push	{r4, r5, r6, lr}
   18e90:	mov	r1, #0
   18e94:	mov	r4, r0
   18e98:	ldr	r5, [r0]
   18e9c:	bl	18da8 <fputs@plt+0x7c60>
   18ea0:	ldr	r2, [r4, #24]
   18ea4:	ldr	r3, [r5, #4]
   18ea8:	ldr	r1, [r5, #8]
   18eac:	sub	r2, r3, r2
   18eb0:	ldr	r3, [r4, #20]
   18eb4:	str	r2, [r5, #4]
   18eb8:	sub	r0, r1, r3
   18ebc:	add	r3, r3, #10
   18ec0:	add	r3, r3, r2
   18ec4:	sub	r3, r3, r1
   18ec8:	str	r0, [r5, #8]
   18ecc:	mov	r0, r4
   18ed0:	str	r3, [r5, #12]
   18ed4:	bl	18e20 <fputs@plt+0x7cd8>
   18ed8:	ldr	r0, [r4, #56]	; 0x38
   18edc:	bl	183dc <fputs@plt+0x7294>
   18ee0:	ldr	r0, [r4, #48]	; 0x30
   18ee4:	bl	183dc <fputs@plt+0x7294>
   18ee8:	mov	r0, r4
   18eec:	pop	{r4, r5, r6, lr}
   18ef0:	b	183dc <fputs@plt+0x7294>
   18ef4:	ldr	r3, [r0, #16]
   18ef8:	cmp	r3, #0
   18efc:	bxeq	lr
   18f00:	push	{lr}		; (str lr, [sp, #-4]!)
   18f04:	ldr	lr, [r0]
   18f08:	ldr	ip, [r0, #24]
   18f0c:	ldr	r3, [lr, #4]
   18f10:	sub	r3, r3, ip
   18f14:	ldr	ip, [lr, #8]
   18f18:	add	r3, r3, r1
   18f1c:	str	r3, [lr, #4]
   18f20:	rsb	ip, ip, #10
   18f24:	add	r3, ip, r3
   18f28:	str	r3, [lr, #12]
   18f2c:	mov	r3, #10
   18f30:	str	r1, [r0, #24]
   18f34:	add	r1, r1, r1, lsl #3
   18f38:	pop	{lr}		; (ldr lr, [sp], #4)
   18f3c:	udiv	r1, r1, r3
   18f40:	str	r1, [r0, #28]
   18f44:	b	18e20 <fputs@plt+0x7cd8>
   18f48:	ldr	r2, [r0, #16]
   18f4c:	cmp	r2, #0
   18f50:	bxeq	lr
   18f54:	push	{r4, r5, r6, lr}
   18f58:	mov	r3, #0
   18f5c:	ldr	r4, [r0]
   18f60:	ldr	r5, [r4, #4]
   18f64:	str	r3, [r4, #4]
   18f68:	bl	18e20 <fputs@plt+0x7cd8>
   18f6c:	str	r5, [r4, #4]
   18f70:	pop	{r4, r5, r6, pc}
   18f74:	ldr	ip, [r0, #32]
   18f78:	cmp	ip, r1
   18f7c:	bxcc	lr
   18f80:	push	{r4, r5, r6, lr}
   18f84:	mov	r4, r1
   18f88:	mov	r5, r0
   18f8c:	bl	18da8 <fputs@plt+0x7c60>
   18f90:	sub	r3, r4, #1
   18f94:	str	r3, [r5, #32]
   18f98:	pop	{r4, r5, r6, pc}
   18f9c:	ldrb	r2, [r0, #18]
   18fa0:	sub	r3, r2, #5
   18fa4:	clz	r3, r3
   18fa8:	lsr	r3, r3, #5
   18fac:	cmp	r2, r1
   18fb0:	orrlt	r3, r3, #1
   18fb4:	cmp	r3, #0
   18fb8:	bne	18fc4 <fputs@plt+0x7e7c>
   18fbc:	mov	r0, #0
   18fc0:	bx	lr
   18fc4:	push	{r4, r5, r6, lr}
   18fc8:	mov	r5, r1
   18fcc:	mov	r4, r0
   18fd0:	ldrb	r3, [r0, #14]
   18fd4:	cmp	r3, #0
   18fd8:	beq	19004 <fputs@plt+0x7ebc>
   18fdc:	ldrb	r2, [r4, #18]
   18fe0:	sub	r3, r5, #4
   18fe4:	mov	r0, #0
   18fe8:	clz	r3, r3
   18fec:	lsr	r3, r3, #5
   18ff0:	cmp	r2, #5
   18ff4:	orrne	r3, r3, #1
   18ff8:	cmp	r3, #0
   18ffc:	strbne	r5, [r4, #18]
   19000:	pop	{r4, r5, r6, pc}
   19004:	ldr	r0, [r0, #64]	; 0x40
   19008:	ldr	r3, [r0]
   1900c:	ldr	r3, [r3, #28]
   19010:	blx	r3
   19014:	cmp	r0, #0
   19018:	popne	{r4, r5, r6, pc}
   1901c:	b	18fdc <fputs@plt+0x7e94>
   19020:	push	{r4, r5, r6, lr}
   19024:	mov	r4, r0
   19028:	mov	r6, r1
   1902c:	mov	r1, r6
   19030:	mov	r0, r4
   19034:	bl	18f9c <fputs@plt+0x7e54>
   19038:	cmp	r0, #5
   1903c:	mov	r5, r0
   19040:	bne	19058 <fputs@plt+0x7f10>
   19044:	ldr	r3, [r4, #184]	; 0xb8
   19048:	ldr	r0, [r4, #188]	; 0xbc
   1904c:	blx	r3
   19050:	cmp	r0, #0
   19054:	bne	1902c <fputs@plt+0x7ee4>
   19058:	mov	r0, r5
   1905c:	pop	{r4, r5, r6, pc}
   19060:	push	{r4, lr}
   19064:	mov	r4, r0
   19068:	ldr	r0, [r0, #64]	; 0x40
   1906c:	ldr	r3, [r0]
   19070:	cmp	r3, #0
   19074:	bne	19098 <fputs@plt+0x7f50>
   19078:	ldrb	r3, [r4, #7]
   1907c:	cmp	r3, #0
   19080:	movne	r3, #0
   19084:	bne	190b4 <fputs@plt+0x7f6c>
   19088:	ldrb	r1, [r4, #12]
   1908c:	ldr	r0, [r4, #64]	; 0x40
   19090:	pop	{r4, lr}
   19094:	b	12c1c <fputs@plt+0x1ad4>
   19098:	mov	r2, r1
   1909c:	mov	r1, #21
   190a0:	bl	12c34 <fputs@plt+0x1aec>
   190a4:	cmp	r0, #12
   190a8:	cmpne	r0, #0
   190ac:	mov	r3, r0
   190b0:	beq	19078 <fputs@plt+0x7f30>
   190b4:	mov	r0, r3
   190b8:	pop	{r4, pc}
   190bc:	ldrb	r3, [r0, #43]	; 0x2b
   190c0:	cmp	r3, #0
   190c4:	bne	190d8 <fputs@plt+0x7f90>
   190c8:	mov	r3, #6
   190cc:	mov	r2, #1
   190d0:	ldr	r0, [r0, #4]
   190d4:	b	12c58 <fputs@plt+0x1b10>
   190d8:	mov	r0, #0
   190dc:	bx	lr
   190e0:	ldrb	r3, [r0, #43]	; 0x2b
   190e4:	cmp	r3, #0
   190e8:	bxne	lr
   190ec:	mov	r3, #5
   190f0:	mov	r2, #1
   190f4:	ldr	r0, [r0, #4]
   190f8:	b	12c58 <fputs@plt+0x1b10>
   190fc:	ldrb	r3, [r0, #43]	; 0x2b
   19100:	cmp	r3, #0
   19104:	bne	19114 <fputs@plt+0x7fcc>
   19108:	mov	r3, #10
   1910c:	ldr	r0, [r0, #4]
   19110:	b	12c58 <fputs@plt+0x1b10>
   19114:	mov	r0, #0
   19118:	bx	lr
   1911c:	push	{r4, r5, r6, r7, r8, lr}
   19120:	mov	r6, r0
   19124:	mov	r4, r1
   19128:	mov	r5, r2
   1912c:	mov	r7, r3
   19130:	mov	r1, r7
   19134:	mov	r0, r6
   19138:	ldr	r2, [sp, #24]
   1913c:	bl	190fc <fputs@plt+0x7fb4>
   19140:	sub	r3, r0, #5
   19144:	cmp	r4, #0
   19148:	clz	r3, r3
   1914c:	lsr	r3, r3, #5
   19150:	moveq	r3, #0
   19154:	cmp	r3, #0
   19158:	popeq	{r4, r5, r6, r7, r8, pc}
   1915c:	mov	r0, r5
   19160:	blx	r4
   19164:	cmp	r0, #0
   19168:	bne	19130 <fputs@plt+0x7fe8>
   1916c:	mov	r0, #5
   19170:	pop	{r4, r5, r6, r7, r8, pc}
   19174:	ldrb	r3, [r0, #43]	; 0x2b
   19178:	cmp	r3, #0
   1917c:	bxne	lr
   19180:	mov	r3, #9
   19184:	ldr	r0, [r0, #4]
   19188:	b	12c58 <fputs@plt+0x1b10>
   1918c:	ldrb	r3, [r0, #43]	; 0x2b
   19190:	cmp	r3, #2
   19194:	beq	191d0 <fputs@plt+0x8088>
   19198:	ldr	r0, [r0, #4]
   1919c:	ldr	r3, [r0]
   191a0:	ldr	r3, [r3, #64]	; 0x40
   191a4:	bx	r3
   191a8:	ldr	r3, [r4, #32]
   191ac:	ldr	r0, [r3, r5, lsl #2]
   191b0:	bl	183dc <fputs@plt+0x7294>
   191b4:	ldr	r3, [r4, #32]
   191b8:	str	r6, [r3, r5, lsl #2]
   191bc:	add	r5, r5, #1
   191c0:	ldr	r3, [r4, #24]
   191c4:	cmp	r5, r3
   191c8:	blt	191a8 <fputs@plt+0x8060>
   191cc:	pop	{r4, r5, r6, pc}
   191d0:	push	{r4, r5, r6, lr}
   191d4:	mov	r5, #0
   191d8:	mov	r4, r0
   191dc:	mov	r6, r5
   191e0:	b	191c0 <fputs@plt+0x8078>
   191e4:	cmp	r0, #0
   191e8:	bxeq	lr
   191ec:	ldrb	r3, [r0, #64]	; 0x40
   191f0:	bic	r3, r3, #4
   191f4:	strb	r3, [r0, #64]	; 0x40
   191f8:	ldr	r0, [r0, #8]
   191fc:	b	191e4 <fputs@plt+0x809c>
   19200:	ldr	r3, [r0]
   19204:	cmp	r3, #0
   19208:	bxeq	lr
   1920c:	push	{r4, lr}
   19210:	mov	r4, r0
   19214:	sub	r0, r3, #4
   19218:	str	r0, [r4]
   1921c:	bl	18c14 <fputs@plt+0x7acc>
   19220:	mov	r3, #0
   19224:	str	r3, [r4]
   19228:	pop	{r4, pc}
   1922c:	ldrh	r3, [r0, #8]
   19230:	mov	ip, r0
   19234:	push	{r0, r1, r2, lr}
   19238:	tst	r3, #4
   1923c:	ldrdne	r0, [r0]
   19240:	bne	19288 <fputs@plt+0x8140>
   19244:	tst	r3, #8
   19248:	beq	19290 <fputs@plt+0x8148>
   1924c:	vldr	d6, [pc, #108]	; 192c0 <fputs@plt+0x8178>
   19250:	vldr	d7, [ip]
   19254:	vcmpe.f64	d7, d6
   19258:	vmrs	APSR_nzcv, fpscr
   1925c:	movls	r0, #0
   19260:	movls	r1, #-2147483648	; 0x80000000
   19264:	bls	19288 <fputs@plt+0x8140>
   19268:	vldr	d6, [pc, #88]	; 192c8 <fputs@plt+0x8180>
   1926c:	vcmpe.f64	d7, d6
   19270:	vmrs	APSR_nzcv, fpscr
   19274:	mvnge	r0, #0
   19278:	mvnge	r1, #-2147483648	; 0x80000000
   1927c:	bge	19288 <fputs@plt+0x8140>
   19280:	vmov	r0, r1, d7
   19284:	bl	6fbe8 <fputs@plt+0x5eaa0>
   19288:	add	sp, sp, #12
   1928c:	pop	{pc}		; (ldr pc, [sp], #4)
   19290:	mov	r0, #0
   19294:	tst	r3, #18
   19298:	mov	r1, r0
   1929c:	beq	19288 <fputs@plt+0x8140>
   192a0:	ldrb	r3, [ip, #10]
   192a4:	strd	r0, [sp]
   192a8:	mov	r1, sp
   192ac:	ldr	r2, [ip, #12]
   192b0:	ldr	r0, [ip, #16]
   192b4:	bl	13598 <fputs@plt+0x2450>
   192b8:	ldrd	r0, [sp]
   192bc:	b	19288 <fputs@plt+0x8140>
   192c0:	andeq	r0, r0, r0
   192c4:	mvngt	r0, #0
   192c8:	andeq	r0, r0, r0
   192cc:	mvnmi	r0, #0
   192d0:	push	{r4, lr}
   192d4:	mov	r4, r0
   192d8:	bl	1922c <fputs@plt+0x80e4>
   192dc:	ldrh	r3, [r4, #8]
   192e0:	strd	r0, [r4]
   192e4:	mov	r0, #0
   192e8:	and	r3, r3, #15872	; 0x3e00
   192ec:	orr	r3, r3, #4
   192f0:	strh	r3, [r4, #8]
   192f4:	pop	{r4, pc}
   192f8:	ldrd	r2, [r0]
   192fc:	cmp	r2, r3
   19300:	ble	19318 <fputs@plt+0x81d0>
   19304:	ldr	r2, [r0, #8]
   19308:	add	r1, r3, #1
   1930c:	str	r1, [r0, #4]
   19310:	ldr	r0, [r2, r3, lsl #2]
   19314:	b	1922c <fputs@plt+0x80e4>
   19318:	mov	r0, #0
   1931c:	mov	r1, #0
   19320:	bx	lr
   19324:	ldrh	r3, [r0, #8]
   19328:	push	{r0, r1, r2, lr}
   1932c:	tst	r3, #8
   19330:	ldrdne	r0, [r0]
   19334:	bne	1934c <fputs@plt+0x8204>
   19338:	tst	r3, #4
   1933c:	mov	ip, r0
   19340:	beq	19358 <fputs@plt+0x8210>
   19344:	ldrd	r0, [r0]
   19348:	bl	6fa68 <fputs@plt+0x5e920>
   1934c:	vmov	d0, r0, r1
   19350:	add	sp, sp, #12
   19354:	pop	{pc}		; (ldr pc, [sp], #4)
   19358:	tst	r3, #18
   1935c:	mov	r0, #0
   19360:	mov	r1, #0
   19364:	beq	1934c <fputs@plt+0x8204>
   19368:	ldrb	r3, [ip, #10]
   1936c:	strd	r0, [sp]
   19370:	mov	r1, sp
   19374:	ldr	r2, [ip, #12]
   19378:	ldr	r0, [ip, #16]
   1937c:	bl	12f6c <fputs@plt+0x1e24>
   19380:	ldrd	r0, [sp]
   19384:	b	1934c <fputs@plt+0x8204>
   19388:	ldrh	r3, [r0, #8]
   1938c:	push	{r4, lr}
   19390:	mov	r4, r0
   19394:	tst	r3, #13
   19398:	bne	193c8 <fputs@plt+0x8280>
   1939c:	ldrb	r3, [r0, #10]
   193a0:	mov	r1, r0
   193a4:	ldr	r2, [r0, #12]
   193a8:	ldr	r0, [r0, #16]
   193ac:	bl	13598 <fputs@plt+0x2450>
   193b0:	cmp	r0, #0
   193b4:	bne	193dc <fputs@plt+0x8294>
   193b8:	ldrh	r3, [r4, #8]
   193bc:	and	r3, r3, #15872	; 0x3e00
   193c0:	orr	r3, r3, #4
   193c4:	strh	r3, [r4, #8]
   193c8:	ldrh	r3, [r4, #8]
   193cc:	mov	r0, #0
   193d0:	bic	r3, r3, #18
   193d4:	strh	r3, [r4, #8]
   193d8:	pop	{r4, pc}
   193dc:	mov	r0, r4
   193e0:	bl	19324 <fputs@plt+0x81dc>
   193e4:	ldrh	r3, [r4, #8]
   193e8:	mov	r0, r4
   193ec:	vstr	d0, [r4]
   193f0:	and	r3, r3, #15872	; 0x3e00
   193f4:	orr	r3, r3, #8
   193f8:	strh	r3, [r4, #8]
   193fc:	bl	15054 <fputs@plt+0x3f0c>
   19400:	b	193c8 <fputs@plt+0x8280>
   19404:	ldr	r3, [r0]
   19408:	ldrb	r3, [r3, #69]	; 0x45
   1940c:	cmp	r3, #0
   19410:	bxne	lr
   19414:	ldr	r2, [r0, #4]
   19418:	ldr	r3, [r0, #32]
   1941c:	mov	r0, #20
   19420:	mla	r3, r0, r3, r2
   19424:	strb	r1, [r3, #-17]	; 0xffffffef
   19428:	bx	lr
   1942c:	ldr	r3, [r0, #4]
   19430:	add	r1, r1, #7
   19434:	bic	r1, r1, #7
   19438:	cmp	r1, r3
   1943c:	ldrgt	r3, [r0, #8]
   19440:	suble	r1, r3, r1
   19444:	strle	r1, [r0, #4]
   19448:	ldrle	r0, [r0]
   1944c:	addgt	r1, r3, r1
   19450:	strgt	r1, [r0, #8]
   19454:	addle	r0, r0, r1
   19458:	movgt	r0, #0
   1945c:	bx	lr
   19460:	vldr	d7, [pc, #184]	; 19520 <fputs@plt+0x83d8>
   19464:	vcmpe.f64	d0, d7
   19468:	vmrs	APSR_nzcv, fpscr
   1946c:	bmi	19504 <fputs@plt+0x83bc>
   19470:	vldr	d7, [pc, #176]	; 19528 <fputs@plt+0x83e0>
   19474:	vcmpe.f64	d0, d7
   19478:	vmrs	APSR_nzcv, fpscr
   1947c:	bgt	1950c <fputs@plt+0x83c4>
   19480:	push	{r4, r5, r6, lr}
   19484:	mov	r4, r0
   19488:	mov	r5, r1
   1948c:	vmov	r0, r1, d0
   19490:	vpush	{d8}
   19494:	vmov.f64	d8, d0
   19498:	bl	6fbe8 <fputs@plt+0x5eaa0>
   1949c:	cmp	r4, r0
   194a0:	sbcs	r3, r5, r1
   194a4:	blt	19514 <fputs@plt+0x83cc>
   194a8:	cmp	r0, r4
   194ac:	sbcs	r3, r1, r5
   194b0:	bge	194dc <fputs@plt+0x8394>
   194b4:	cmp	r1, #-2147483648	; 0x80000000
   194b8:	cmpeq	r0, #0
   194bc:	movne	r0, #1
   194c0:	bne	194d4 <fputs@plt+0x838c>
   194c4:	vcmpe.f64	d8, #0.0
   194c8:	vmrs	APSR_nzcv, fpscr
   194cc:	mvngt	r0, #0
   194d0:	movle	r0, #1
   194d4:	vpop	{d8}
   194d8:	pop	{r4, r5, r6, pc}
   194dc:	mov	r0, r4
   194e0:	mov	r1, r5
   194e4:	bl	6fa68 <fputs@plt+0x5e920>
   194e8:	vmov	d7, r0, r1
   194ec:	vcmpe.f64	d8, d7
   194f0:	vmrs	APSR_nzcv, fpscr
   194f4:	bgt	19514 <fputs@plt+0x83cc>
   194f8:	movmi	r0, #1
   194fc:	movpl	r0, #0
   19500:	b	194d4 <fputs@plt+0x838c>
   19504:	mov	r0, #1
   19508:	bx	lr
   1950c:	mvn	r0, #0
   19510:	bx	lr
   19514:	mvn	r0, #0
   19518:	b	194d4 <fputs@plt+0x838c>
   1951c:	nop	{0}
   19520:	andeq	r0, r0, r0
   19524:	mvngt	r0, #0
   19528:	andeq	r0, r0, r0
   1952c:	mvnmi	r0, #0
   19530:	ldrb	r3, [r0, #56]	; 0x38
   19534:	cmp	r3, #0
   19538:	beq	19564 <fputs@plt+0x841c>
   1953c:	ldr	r2, [r0, #20]
   19540:	mov	r0, #56	; 0x38
   19544:	ldr	r3, [r2, #8]
   19548:	ldr	r2, [r2, #12]
   1954c:	ldr	r3, [r3, #4]
   19550:	mla	r3, r0, r3, r2
   19554:	ldr	r2, [r3, #20]
   19558:	ldr	r0, [r3, #32]
   1955c:	str	r2, [r1]
   19560:	bx	lr
   19564:	ldr	r0, [r0, #36]	; 0x24
   19568:	ldr	r3, [r0], #8
   1956c:	str	r3, [r1]
   19570:	bx	lr
   19574:	push	{r4, r5, r6, lr}
   19578:	mov	r4, r0
   1957c:	ldr	r0, [r0]
   19580:	cmp	r0, #0
   19584:	bne	19590 <fputs@plt+0x8448>
   19588:	str	r0, [r4]
   1958c:	pop	{r4, r5, r6, pc}
   19590:	ldr	r5, [r0]
   19594:	bl	183dc <fputs@plt+0x7294>
   19598:	mov	r0, r5
   1959c:	b	19580 <fputs@plt+0x8438>
   195a0:	push	{r4, lr}
   195a4:	add	r0, r0, #16
   195a8:	bl	19574 <fputs@plt+0x842c>
   195ac:	mov	r0, #0
   195b0:	pop	{r4, pc}
   195b4:	orrs	r1, r2, r3
   195b8:	bne	195f4 <fputs@plt+0x84ac>
   195bc:	push	{r4, r6, r7, lr}
   195c0:	mov	r4, r0
   195c4:	add	r0, r0, #16
   195c8:	mov	r7, r3
   195cc:	mov	r6, r2
   195d0:	bl	19574 <fputs@plt+0x842c>
   195d4:	mov	r3, #0
   195d8:	mov	r0, #0
   195dc:	str	r3, [r4, #12]
   195e0:	strd	r6, [r4, #24]
   195e4:	str	r3, [r4, #32]
   195e8:	strd	r6, [r4, #40]	; 0x28
   195ec:	str	r3, [r4, #48]	; 0x30
   195f0:	pop	{r4, r6, r7, pc}
   195f4:	mov	r0, #0
   195f8:	bx	lr
   195fc:	push	{r4, r5, r6, r7, r8, lr}
   19600:	subs	r5, r1, #0
   19604:	beq	19788 <fputs@plt+0x8640>
   19608:	mov	r4, r0
   1960c:	ldr	r3, [r0, #8]
   19610:	cmp	r3, #0
   19614:	bne	19624 <fputs@plt+0x84dc>
   19618:	ldr	r0, [r0, #12]
   1961c:	cmp	r0, #0
   19620:	popeq	{r4, r5, r6, r7, r8, pc}
   19624:	ldr	r3, [r4, #16]
   19628:	add	r3, r3, #1
   1962c:	str	r3, [r4, #16]
   19630:	ldr	r3, [r4, #8]
   19634:	cmp	r3, #0
   19638:	bne	19664 <fputs@plt+0x851c>
   1963c:	mov	r0, r4
   19640:	ldr	r1, [r5]
   19644:	bl	19830 <fputs@plt+0x86e8>
   19648:	cmp	r0, #0
   1964c:	beq	1968c <fputs@plt+0x8544>
   19650:	ldr	r3, [r4, #16]
   19654:	mov	r0, #2
   19658:	sub	r3, r3, #1
   1965c:	str	r3, [r4, #16]
   19660:	pop	{r4, r5, r6, r7, r8, pc}
   19664:	mov	r1, r5
   19668:	mov	r0, r4
   1966c:	blx	r3
   19670:	subs	r6, r0, #0
   19674:	beq	1963c <fputs@plt+0x84f4>
   19678:	ldr	r3, [r4, #16]
   1967c:	and	r0, r6, #2
   19680:	sub	r3, r3, #1
   19684:	str	r3, [r4, #16]
   19688:	pop	{r4, r5, r6, r7, r8, pc}
   1968c:	mov	r0, r4
   19690:	ldr	r1, [r5, #32]
   19694:	bl	1981c <fputs@plt+0x86d4>
   19698:	cmp	r0, #0
   1969c:	bne	19650 <fputs@plt+0x8508>
   196a0:	mov	r0, r4
   196a4:	ldr	r1, [r5, #36]	; 0x24
   196a8:	bl	19830 <fputs@plt+0x86e8>
   196ac:	cmp	r0, #0
   196b0:	bne	19650 <fputs@plt+0x8508>
   196b4:	mov	r0, r4
   196b8:	ldr	r1, [r5, #40]	; 0x28
   196bc:	bl	1981c <fputs@plt+0x86d4>
   196c0:	cmp	r0, #0
   196c4:	bne	19650 <fputs@plt+0x8508>
   196c8:	mov	r0, r4
   196cc:	ldr	r1, [r5, #44]	; 0x2c
   196d0:	bl	19830 <fputs@plt+0x86e8>
   196d4:	cmp	r0, #0
   196d8:	bne	19650 <fputs@plt+0x8508>
   196dc:	mov	r0, r4
   196e0:	ldr	r1, [r5, #56]	; 0x38
   196e4:	bl	1981c <fputs@plt+0x86d4>
   196e8:	cmp	r0, #0
   196ec:	bne	19650 <fputs@plt+0x8508>
   196f0:	mov	r0, r4
   196f4:	ldr	r1, [r5, #60]	; 0x3c
   196f8:	bl	1981c <fputs@plt+0x86d4>
   196fc:	subs	r6, r0, #0
   19700:	bne	19650 <fputs@plt+0x8508>
   19704:	ldr	r7, [r5, #28]
   19708:	cmp	r7, #0
   1970c:	ldrne	r8, [r7], #8
   19710:	bne	19764 <fputs@plt+0x861c>
   19714:	ldr	r3, [r4, #12]
   19718:	cmp	r3, #0
   1971c:	beq	1972c <fputs@plt+0x85e4>
   19720:	mov	r1, r5
   19724:	mov	r0, r4
   19728:	blx	r3
   1972c:	ldr	r5, [r5, #48]	; 0x30
   19730:	cmp	r5, #0
   19734:	bne	19630 <fputs@plt+0x84e8>
   19738:	b	19678 <fputs@plt+0x8530>
   1973c:	mov	r0, r4
   19740:	ldr	r1, [r7, #20]
   19744:	bl	195fc <fputs@plt+0x84b4>
   19748:	cmp	r0, #0
   1974c:	bne	19650 <fputs@plt+0x8508>
   19750:	ldrb	r3, [r7, #37]	; 0x25
   19754:	tst	r3, #4
   19758:	bne	19770 <fputs@plt+0x8628>
   1975c:	sub	r8, r8, #1
   19760:	add	r7, r7, #72	; 0x48
   19764:	cmp	r8, #0
   19768:	bgt	1973c <fputs@plt+0x85f4>
   1976c:	b	19714 <fputs@plt+0x85cc>
   19770:	mov	r0, r4
   19774:	ldr	r1, [r7, #64]	; 0x40
   19778:	bl	19830 <fputs@plt+0x86e8>
   1977c:	cmp	r0, #0
   19780:	beq	1975c <fputs@plt+0x8614>
   19784:	b	19650 <fputs@plt+0x8508>
   19788:	mov	r0, r5
   1978c:	pop	{r4, r5, r6, r7, r8, pc}
   19790:	push	{r4, r5, r6, lr}
   19794:	mov	r4, r0
   19798:	mov	r5, r1
   1979c:	ldr	r3, [r0, #4]
   197a0:	blx	r3
   197a4:	subs	r6, r0, #0
   197a8:	beq	197b4 <fputs@plt+0x866c>
   197ac:	and	r0, r6, #2
   197b0:	pop	{r4, r5, r6, pc}
   197b4:	ldr	r3, [r5, #4]
   197b8:	tst	r3, #16384	; 0x4000
   197bc:	bne	197ac <fputs@plt+0x8664>
   197c0:	mov	r0, r4
   197c4:	ldr	r1, [r5, #12]
   197c8:	bl	1981c <fputs@plt+0x86d4>
   197cc:	cmp	r0, #0
   197d0:	beq	197dc <fputs@plt+0x8694>
   197d4:	mov	r0, #2
   197d8:	pop	{r4, r5, r6, pc}
   197dc:	mov	r0, r4
   197e0:	ldr	r1, [r5, #16]
   197e4:	bl	1981c <fputs@plt+0x86d4>
   197e8:	cmp	r0, #0
   197ec:	bne	197d4 <fputs@plt+0x868c>
   197f0:	ldr	r3, [r5, #4]
   197f4:	mov	r0, r4
   197f8:	ldr	r1, [r5, #20]
   197fc:	tst	r3, #2048	; 0x800
   19800:	beq	19814 <fputs@plt+0x86cc>
   19804:	bl	195fc <fputs@plt+0x84b4>
   19808:	cmp	r0, #0
   1980c:	beq	197ac <fputs@plt+0x8664>
   19810:	b	197d4 <fputs@plt+0x868c>
   19814:	bl	19830 <fputs@plt+0x86e8>
   19818:	b	19808 <fputs@plt+0x86c0>
   1981c:	subs	r3, r1, #0
   19820:	beq	19828 <fputs@plt+0x86e0>
   19824:	b	19790 <fputs@plt+0x8648>
   19828:	mov	r0, r3
   1982c:	bx	lr
   19830:	cmp	r1, #0
   19834:	bne	19840 <fputs@plt+0x86f8>
   19838:	mov	r0, #0
   1983c:	bx	lr
   19840:	push	{r4, r5, r6, lr}
   19844:	mov	r6, r0
   19848:	ldr	r5, [r1]
   1984c:	ldr	r4, [r1, #4]
   19850:	add	r4, r4, #20
   19854:	cmp	r5, #0
   19858:	bgt	19864 <fputs@plt+0x871c>
   1985c:	mov	r0, #0
   19860:	pop	{r4, r5, r6, pc}
   19864:	mov	r0, r6
   19868:	ldr	r1, [r4, #-20]	; 0xffffffec
   1986c:	add	r4, r4, #20
   19870:	bl	1981c <fputs@plt+0x86d4>
   19874:	cmp	r0, #0
   19878:	subeq	r5, r5, #1
   1987c:	beq	19854 <fputs@plt+0x870c>
   19880:	mov	r0, #2
   19884:	pop	{r4, r5, r6, pc}
   19888:	push	{r4, r5, r6, lr}
   1988c:	sub	sp, sp, #32
   19890:	mov	r4, r0
   19894:	mov	r6, r1
   19898:	mov	r5, r2
   1989c:	mov	r1, #0
   198a0:	mov	r2, #24
   198a4:	add	r0, sp, #4
   198a8:	bl	10f20 <memset@plt>
   198ac:	ldr	r3, [pc, #40]	; 198dc <fputs@plt+0x8794>
   198b0:	mov	r1, r4
   198b4:	add	r0, sp, #4
   198b8:	str	r3, [sp, #8]
   198bc:	ldr	r3, [pc, #28]	; 198e0 <fputs@plt+0x8798>
   198c0:	strb	r6, [sp, #24]
   198c4:	str	r5, [sp, #28]
   198c8:	str	r3, [sp, #12]
   198cc:	bl	1981c <fputs@plt+0x86d4>
   198d0:	ldrb	r0, [sp, #24]
   198d4:	add	sp, sp, #32
   198d8:	pop	{r4, r5, r6, pc}
   198dc:	andeq	r5, r1, ip, ror r4
   198e0:	andeq	r5, r1, r4, lsr #10
   198e4:	mov	r2, #0
   198e8:	mov	r1, #1
   198ec:	b	19888 <fputs@plt+0x8740>
   198f0:	push	{r4, r5, lr}
   198f4:	sub	sp, sp, #36	; 0x24
   198f8:	mov	r5, r0
   198fc:	mov	r4, r1
   19900:	mov	r2, #24
   19904:	mov	r1, #0
   19908:	add	r0, sp, #4
   1990c:	bl	10f20 <memset@plt>
   19910:	ldr	r3, [pc, #32]	; 19938 <fputs@plt+0x87f0>
   19914:	mov	r1, r4
   19918:	add	r0, sp, #4
   1991c:	str	r3, [sp, #8]
   19920:	ldr	r3, [pc, #20]	; 1993c <fputs@plt+0x87f4>
   19924:	str	r5, [sp, #28]
   19928:	str	r3, [sp, #12]
   1992c:	bl	1981c <fputs@plt+0x86d4>
   19930:	add	sp, sp, #36	; 0x24
   19934:	pop	{r4, r5, pc}
   19938:	andeq	r8, r2, r0, asr #13
   1993c:			; <UNDEFINED> instruction: 0x0001bfb4
   19940:	push	{r4, r5, r6, r7, r8, lr}
   19944:	subs	r5, r1, #0
   19948:	popeq	{r4, r5, r6, r7, r8, pc}
   1994c:	mov	r6, r0
   19950:	mov	r4, #0
   19954:	ldr	r7, [r5, #4]
   19958:	mov	r8, #20
   1995c:	ldr	r3, [r5]
   19960:	cmp	r3, r4
   19964:	pople	{r4, r5, r6, r7, r8, pc}
   19968:	mul	r3, r8, r4
   1996c:	mov	r0, r6
   19970:	add	r4, r4, #1
   19974:	ldr	r1, [r7, r3]
   19978:	bl	198f0 <fputs@plt+0x87a8>
   1997c:	b	1995c <fputs@plt+0x8814>
   19980:	push	{r4, r5, r6, r7, r8, lr}
   19984:	subs	r5, r1, #0
   19988:	sub	sp, sp, #32
   1998c:	beq	19a98 <fputs@plt+0x8950>
   19990:	ldr	r7, [r0]
   19994:	ldrb	r3, [r7, #69]	; 0x45
   19998:	cmp	r3, #0
   1999c:	bne	19a98 <fputs@plt+0x8950>
   199a0:	ldr	r3, [r5, #8]
   199a4:	ands	r1, r3, #64	; 0x40
   199a8:	bne	19a98 <fputs@plt+0x8950>
   199ac:	mov	r4, r0
   199b0:	mov	r8, r2
   199b4:	add	r0, sp, #12
   199b8:	mov	r2, #20
   199bc:	bl	10f20 <memset@plt>
   199c0:	ldrb	r2, [r4, #22]
   199c4:	str	r4, [sp, #4]
   199c8:	ldr	r3, [pc, #208]	; 19aa0 <fputs@plt+0x8958>
   199cc:	cmp	r2, #0
   199d0:	mov	r6, r3
   199d4:	str	r3, [sp, #8]
   199d8:	beq	199f0 <fputs@plt+0x88a8>
   199dc:	ldr	r3, [pc, #192]	; 19aa4 <fputs@plt+0x895c>
   199e0:	mov	r1, r5
   199e4:	add	r0, sp, #4
   199e8:	str	r3, [sp, #12]
   199ec:	bl	195fc <fputs@plt+0x84b4>
   199f0:	ldr	r3, [pc, #176]	; 19aa8 <fputs@plt+0x8960>
   199f4:	mov	r1, r5
   199f8:	add	r0, sp, #4
   199fc:	str	r3, [sp, #12]
   19a00:	ldr	r3, [r5, #8]
   19a04:	tst	r3, #512	; 0x200
   19a08:	ldreq	r3, [pc, #156]	; 19aac <fputs@plt+0x8964>
   19a0c:	streq	r3, [sp, #16]
   19a10:	bl	195fc <fputs@plt+0x84b4>
   19a14:	ldr	r3, [r4, #68]	; 0x44
   19a18:	cmp	r3, #0
   19a1c:	bne	19a98 <fputs@plt+0x8950>
   19a20:	ldrb	r3, [r7, #69]	; 0x45
   19a24:	cmp	r3, #0
   19a28:	bne	19a98 <fputs@plt+0x8950>
   19a2c:	mov	r1, r5
   19a30:	add	r0, sp, #4
   19a34:	str	r4, [sp, #4]
   19a38:	str	r3, [sp, #16]
   19a3c:	str	r3, [sp, #20]
   19a40:	str	r3, [sp, #24]
   19a44:	ldr	r3, [pc, #100]	; 19ab0 <fputs@plt+0x8968>
   19a48:	str	r3, [sp, #8]
   19a4c:	ldr	r3, [pc, #96]	; 19ab4 <fputs@plt+0x896c>
   19a50:	str	r8, [sp, #28]
   19a54:	str	r3, [sp, #12]
   19a58:	bl	195fc <fputs@plt+0x84b4>
   19a5c:	ldr	r3, [r4, #68]	; 0x44
   19a60:	cmp	r3, #0
   19a64:	bne	19a98 <fputs@plt+0x8950>
   19a68:	ldrb	r1, [r7, #69]	; 0x45
   19a6c:	cmp	r1, #0
   19a70:	bne	19a98 <fputs@plt+0x8950>
   19a74:	mov	r2, #20
   19a78:	add	r0, sp, #12
   19a7c:	bl	10f20 <memset@plt>
   19a80:	ldr	r3, [pc, #48]	; 19ab8 <fputs@plt+0x8970>
   19a84:	mov	r1, r5
   19a88:	add	r0, sp, #4
   19a8c:	stmib	sp, {r4, r6}
   19a90:	str	r3, [sp, #16]
   19a94:	bl	195fc <fputs@plt+0x84b4>
   19a98:	add	sp, sp, #32
   19a9c:	pop	{r4, r5, r6, r7, r8, pc}
   19aa0:	andeq	r6, r1, ip, lsl #4
   19aa4:	andeq	r5, r3, r4, lsl #14
   19aa8:	andeq	sp, r5, r4, ror #20
   19aac:	andeq	r6, r1, r0, ror #3
   19ab0:	ldrdeq	r6, [r3], -r0
   19ab4:	andeq	r5, r3, r0, asr #24
   19ab8:	andeq	r4, r3, ip, lsr #5
   19abc:	push	{r4, r5, r6, r7, r8, lr}
   19ac0:	mov	r3, #0
   19ac4:	mov	r5, r0
   19ac8:	mov	r8, #20
   19acc:	ldr	r6, [r0]
   19ad0:	ldr	r7, [r1, #8]
   19ad4:	cmp	r3, r6
   19ad8:	blt	19ae4 <fputs@plt+0x899c>
   19adc:	mov	r0, #0
   19ae0:	pop	{r4, r5, r6, r7, r8, pc}
   19ae4:	ldr	r2, [r5, #4]
   19ae8:	add	r4, r3, #1
   19aec:	mla	r2, r8, r3, r2
   19af0:	ldr	r0, [r2, #4]
   19af4:	cmp	r0, #0
   19af8:	beq	19b14 <fputs@plt+0x89cc>
   19afc:	mov	r1, r7
   19b00:	bl	12f2c <fputs@plt+0x1de4>
   19b04:	cmp	r0, #0
   19b08:	bne	19b14 <fputs@plt+0x89cc>
   19b0c:	mov	r0, r4
   19b10:	pop	{r4, r5, r6, r7, r8, pc}
   19b14:	mov	r3, r4
   19b18:	b	19ad4 <fputs@plt+0x898c>
   19b1c:	push	{r4, r5, r6, r7, r8, lr}
   19b20:	mov	r5, r0
   19b24:	mov	r6, r1
   19b28:	mov	r4, #0
   19b2c:	mov	r7, #20
   19b30:	ldr	r3, [r5]
   19b34:	cmp	r4, r3
   19b38:	popge	{r4, r5, r6, r7, r8, pc}
   19b3c:	mul	r3, r7, r4
   19b40:	mov	r1, r6
   19b44:	add	r4, r4, #1
   19b48:	ldr	r2, [r5, #4]
   19b4c:	ldr	r0, [r2, r3]
   19b50:	bl	15460 <fputs@plt+0x4318>
   19b54:	b	19b30 <fputs@plt+0x89e8>
   19b58:	cmp	r0, #0
   19b5c:	lsrne	r3, r1, #31
   19b60:	moveq	r3, #1
   19b64:	cmp	r3, #0
   19b68:	bxne	lr
   19b6c:	ldr	r3, [r0]
   19b70:	ldr	r2, [r0, #4]
   19b74:	mov	r0, #20
   19b78:	mla	r3, r0, r3, r2
   19b7c:	strb	r1, [r3, #-8]
   19b80:	bx	lr
   19b84:	subs	r2, r0, #0
   19b88:	beq	19bcc <fputs@plt+0x8a84>
   19b8c:	ldr	r1, [r2]
   19b90:	mov	r0, #0
   19b94:	mov	ip, #20
   19b98:	mov	r3, r0
   19b9c:	cmp	r0, r1
   19ba0:	bxge	lr
   19ba4:	push	{r4, lr}
   19ba8:	mul	lr, ip, r3
   19bac:	add	r3, r3, #1
   19bb0:	cmp	r3, r1
   19bb4:	ldr	r4, [r2, #4]
   19bb8:	ldr	lr, [r4, lr]
   19bbc:	ldr	lr, [lr, #4]
   19bc0:	orr	r0, r0, lr
   19bc4:	blt	19ba8 <fputs@plt+0x8a60>
   19bc8:	pop	{r4, pc}
   19bcc:	mov	r0, r2
   19bd0:	bx	lr
   19bd4:	ldr	r3, [r0, #4]
   19bd8:	push	{r0, r1, r4, lr}
   19bdc:	mov	r4, r1
   19be0:	ands	r3, r3, #1024	; 0x400
   19be4:	ldrne	r3, [r0, #8]
   19be8:	bne	19c30 <fputs@plt+0x8ae8>
   19bec:	ldrb	r2, [r0]
   19bf0:	cmp	r2, #155	; 0x9b
   19bf4:	beq	19c14 <fputs@plt+0x8acc>
   19bf8:	cmp	r2, #156	; 0x9c
   19bfc:	movne	r0, r3
   19c00:	bne	19c0c <fputs@plt+0x8ac4>
   19c04:	ldr	r0, [r0, #12]
   19c08:	bl	19bd4 <fputs@plt+0x8a8c>
   19c0c:	add	sp, sp, #8
   19c10:	pop	{r4, pc}
   19c14:	add	r1, sp, #4
   19c18:	ldr	r0, [r0, #12]
   19c1c:	bl	19bd4 <fputs@plt+0x8a8c>
   19c20:	cmp	r0, #0
   19c24:	beq	19c0c <fputs@plt+0x8ac4>
   19c28:	ldr	r3, [sp, #4]
   19c2c:	rsb	r3, r3, #0
   19c30:	mov	r0, #1
   19c34:	str	r3, [r4]
   19c38:	b	19c0c <fputs@plt+0x8ac4>
   19c3c:	mov	r3, #0
   19c40:	push	{r0, r1, r2, lr}
   19c44:	str	r3, [sp, #4]
   19c48:	ldr	r3, [r0, #4]
   19c4c:	tst	r3, #1
   19c50:	beq	19c60 <fputs@plt+0x8b18>
   19c54:	mov	r0, #0
   19c58:	add	sp, sp, #12
   19c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   19c60:	add	r1, sp, #4
   19c64:	bl	19bd4 <fputs@plt+0x8a8c>
   19c68:	cmp	r0, #0
   19c6c:	beq	19c54 <fputs@plt+0x8b0c>
   19c70:	ldr	r0, [sp, #4]
   19c74:	clz	r0, r0
   19c78:	lsr	r0, r0, #5
   19c7c:	b	19c58 <fputs@plt+0x8b10>
   19c80:	mov	r3, #0
   19c84:	push	{r0, r1, r2, lr}
   19c88:	str	r3, [sp, #4]
   19c8c:	ldr	r3, [r0, #4]
   19c90:	tst	r3, #1
   19c94:	beq	19ca4 <fputs@plt+0x8b5c>
   19c98:	mov	r0, #0
   19c9c:	add	sp, sp, #12
   19ca0:	pop	{pc}		; (ldr pc, [sp], #4)
   19ca4:	add	r1, sp, #4
   19ca8:	bl	19bd4 <fputs@plt+0x8a8c>
   19cac:	cmp	r0, #0
   19cb0:	beq	19c98 <fputs@plt+0x8b50>
   19cb4:	ldr	r0, [sp, #4]
   19cb8:	adds	r0, r0, #0
   19cbc:	movne	r0, #1
   19cc0:	b	19c9c <fputs@plt+0x8b54>
   19cc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19cc8:	mov	fp, r2
   19ccc:	sub	sp, sp, #28
   19cd0:	mov	sl, r0
   19cd4:	mov	r4, r1
   19cd8:	mov	r6, #0
   19cdc:	ldm	r1, {r7, r8}
   19ce0:	ldrd	r2, [r1, #8]
   19ce4:	ldr	r9, [r0, #12]
   19ce8:	ldr	r5, [r0, #20]
   19cec:	orr	r8, r8, r3
   19cf0:	orr	r7, r7, r2
   19cf4:	mvn	r7, r7
   19cf8:	mvn	r8, r8
   19cfc:	mov	r3, #48	; 0x30
   19d00:	cmp	r9, #0
   19d04:	bgt	19d20 <fputs@plt+0x8bd8>
   19d08:	ldrsh	r3, [r4, #22]
   19d0c:	sub	r6, fp, r6
   19d10:	cmp	r3, r6
   19d14:	strhgt	r6, [r4, #22]
   19d18:	add	sp, sp, #28
   19d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d20:	ldrh	r2, [r5, #20]
   19d24:	tst	r2, #2
   19d28:	bne	19d08 <fputs@plt+0x8bc0>
   19d2c:	ldr	ip, [r4, #8]
   19d30:	ldr	lr, [r5, #40]	; 0x28
   19d34:	ldr	r0, [r4, #12]
   19d38:	ldr	r2, [r5, #44]	; 0x2c
   19d3c:	and	r1, lr, ip
   19d40:	str	r1, [sp]
   19d44:	and	r1, r2, r0
   19d48:	str	r1, [sp, #4]
   19d4c:	ldrd	r0, [sp]
   19d50:	orrs	r1, r0, r1
   19d54:	beq	19d78 <fputs@plt+0x8c30>
   19d58:	and	r2, r2, r8
   19d5c:	and	r1, lr, r7
   19d60:	str	r1, [sp, #8]
   19d64:	str	r2, [sp, #12]
   19d68:	ldrd	r0, [sp, #8]
   19d6c:	orrs	r2, r0, r1
   19d70:	ldrheq	r2, [r4, #40]	; 0x28
   19d74:	beq	19db8 <fputs@plt+0x8c70>
   19d78:	sub	r9, r9, #1
   19d7c:	add	r5, r5, #48	; 0x30
   19d80:	b	19d00 <fputs@plt+0x8bb8>
   19d84:	ldr	r1, [r4, #48]	; 0x30
   19d88:	ldr	r1, [r1, r2, lsl #2]
   19d8c:	cmp	r1, #0
   19d90:	beq	19db8 <fputs@plt+0x8c70>
   19d94:	cmp	r5, r1
   19d98:	beq	19d78 <fputs@plt+0x8c30>
   19d9c:	ldr	r1, [r1, #4]
   19da0:	cmp	r1, #0
   19da4:	blt	19db8 <fputs@plt+0x8c70>
   19da8:	ldr	r0, [sl, #20]
   19dac:	mla	r1, r3, r1, r0
   19db0:	cmp	r5, r1
   19db4:	beq	19d78 <fputs@plt+0x8c30>
   19db8:	subs	r2, r2, #1
   19dbc:	bcs	19d84 <fputs@plt+0x8c3c>
   19dc0:	ldrsh	r1, [r5, #16]
   19dc4:	ldrh	r2, [r4, #22]
   19dc8:	cmp	r1, #0
   19dcc:	addle	r2, r2, r1
   19dd0:	strhle	r2, [r4, #22]
   19dd4:	ble	19d78 <fputs@plt+0x8c30>
   19dd8:	sub	r2, r2, #1
   19ddc:	strh	r2, [r4, #22]
   19de0:	ldrh	r2, [r5, #18]
   19de4:	tst	r2, #130	; 0x82
   19de8:	beq	19d78 <fputs@plt+0x8c30>
   19dec:	ldr	r2, [r5]
   19df0:	add	r1, sp, #20
   19df4:	ldr	r0, [r2, #16]
   19df8:	bl	19bd4 <fputs@plt+0x8a8c>
   19dfc:	cmp	r0, #0
   19e00:	mov	r3, #48	; 0x30
   19e04:	moveq	r2, #20
   19e08:	beq	19e20 <fputs@plt+0x8cd8>
   19e0c:	ldr	r2, [sp, #20]
   19e10:	add	r2, r2, #1
   19e14:	cmp	r2, #2
   19e18:	movhi	r2, #20
   19e1c:	movls	r2, #10
   19e20:	cmp	r6, r2
   19e24:	str	r2, [sp, #20]
   19e28:	sxthlt	r6, r2
   19e2c:	b	19d78 <fputs@plt+0x8c30>
   19e30:	ldrb	r3, [r0]
   19e34:	add	r2, r3, #101	; 0x65
   19e38:	uxtb	r2, r2
   19e3c:	cmp	r2, #1
   19e40:	bls	19e70 <fputs@plt+0x8d28>
   19e44:	cmp	r3, #157	; 0x9d
   19e48:	ldrbeq	r3, [r0, #38]	; 0x26
   19e4c:	cmp	r3, #133	; 0x85
   19e50:	beq	19ea8 <fputs@plt+0x8d60>
   19e54:	bhi	19e78 <fputs@plt+0x8d30>
   19e58:	cmp	r3, #97	; 0x61
   19e5c:	beq	19ebc <fputs@plt+0x8d74>
   19e60:	cmp	r3, #132	; 0x84
   19e64:	beq	19e94 <fputs@plt+0x8d4c>
   19e68:	mov	r0, #0
   19e6c:	bx	lr
   19e70:	ldr	r0, [r0, #12]
   19e74:	b	19e30 <fputs@plt+0x8ce8>
   19e78:	cmp	r3, #134	; 0x86
   19e7c:	beq	19ecc <fputs@plt+0x8d84>
   19e80:	cmp	r3, #152	; 0x98
   19e84:	bne	19e68 <fputs@plt+0x8d20>
   19e88:	ldrsh	r3, [r0, #32]
   19e8c:	cmp	r3, #0
   19e90:	bge	19e68 <fputs@plt+0x8d20>
   19e94:	sub	r0, r1, #67	; 0x43
   19e98:	cmp	r0, #1
   19e9c:	movhi	r0, #0
   19ea0:	movls	r0, #1
   19ea4:	bx	lr
   19ea8:	sub	r0, r1, #67	; 0x43
   19eac:	tst	r0, #253	; 0xfd
   19eb0:	moveq	r0, #1
   19eb4:	movne	r0, #0
   19eb8:	bx	lr
   19ebc:	sub	r0, r1, #66	; 0x42
   19ec0:	clz	r0, r0
   19ec4:	lsr	r0, r0, #5
   19ec8:	bx	lr
   19ecc:	mov	r0, #1
   19ed0:	bx	lr
   19ed4:	push	{r4, lr}
   19ed8:	mov	r4, r0
   19edc:	ldr	r1, [pc, #60]	; 19f20 <fputs@plt+0x8dd8>
   19ee0:	bl	12f2c <fputs@plt+0x1de4>
   19ee4:	cmp	r0, #0
   19ee8:	beq	19f18 <fputs@plt+0x8dd0>
   19eec:	ldr	r1, [pc, #48]	; 19f24 <fputs@plt+0x8ddc>
   19ef0:	mov	r0, r4
   19ef4:	bl	12f2c <fputs@plt+0x1de4>
   19ef8:	cmp	r0, #0
   19efc:	beq	19f18 <fputs@plt+0x8dd0>
   19f00:	ldr	r1, [pc, #32]	; 19f28 <fputs@plt+0x8de0>
   19f04:	mov	r0, r4
   19f08:	bl	12f2c <fputs@plt+0x1de4>
   19f0c:	clz	r0, r0
   19f10:	lsr	r0, r0, #5
   19f14:	pop	{r4, pc}
   19f18:	mov	r0, #1
   19f1c:	pop	{r4, pc}
   19f20:	andeq	r6, r7, sl, asr #5
   19f24:	ldrdeq	r6, [r7], -r2
   19f28:	ldrdeq	r6, [r7], -r8
   19f2c:	ldr	r3, [r0, #108]	; 0x6c
   19f30:	add	ip, r0, #324	; 0x144
   19f34:	mov	r1, #0
   19f38:	sub	r3, r3, #1
   19f3c:	str	r3, [r0, #108]	; 0x6c
   19f40:	add	r3, r0, #124	; 0x7c
   19f44:	ldr	r2, [r3, #12]
   19f48:	cmp	r2, #0
   19f4c:	bne	19fc0 <fputs@plt+0x8e78>
   19f50:	add	r3, r3, #20
   19f54:	cmp	ip, r3
   19f58:	bne	19f44 <fputs@plt+0x8dfc>
   19f5c:	bx	lr
   19f60:	ldr	r2, [r3, #12]
   19f64:	cmp	r2, #0
   19f68:	beq	19fb0 <fputs@plt+0x8e68>
   19f6c:	ldr	lr, [r3, #8]
   19f70:	ldr	r2, [r0, #108]	; 0x6c
   19f74:	cmp	lr, r2
   19f78:	ble	19fb0 <fputs@plt+0x8e68>
   19f7c:	ldrb	r2, [r3, #6]
   19f80:	cmp	r2, #0
   19f84:	beq	19fac <fputs@plt+0x8e64>
   19f88:	ldrb	r2, [r0, #19]
   19f8c:	cmp	r2, #7
   19f90:	bhi	19fa8 <fputs@plt+0x8e60>
   19f94:	add	lr, r2, #1
   19f98:	add	r2, r0, r2, lsl #2
   19f9c:	strb	lr, [r0, #19]
   19fa0:	ldr	lr, [r3, #12]
   19fa4:	str	lr, [r2, #28]
   19fa8:	strb	r1, [r3, #6]
   19fac:	str	r1, [r3, #12]
   19fb0:	add	r3, r3, #20
   19fb4:	cmp	ip, r3
   19fb8:	bne	19f60 <fputs@plt+0x8e18>
   19fbc:	pop	{pc}		; (ldr pc, [sp], #4)
   19fc0:	push	{lr}		; (str lr, [sp, #-4]!)
   19fc4:	b	19f6c <fputs@plt+0x8e24>
   19fc8:	ldr	ip, [r0]
   19fcc:	ldrh	ip, [ip, #64]	; 0x40
   19fd0:	tst	ip, #2
   19fd4:	bxne	lr
   19fd8:	push	{r4, r5, r6, lr}
   19fdc:	add	r4, r0, #124	; 0x7c
   19fe0:	add	r5, r0, #324	; 0x144
   19fe4:	mov	ip, r4
   19fe8:	ldr	lr, [ip, #12]
   19fec:	cmp	lr, #0
   19ff0:	bne	1a020 <fputs@plt+0x8ed8>
   19ff4:	ldr	r4, [r0, #108]	; 0x6c
   19ff8:	str	r1, [ip]
   19ffc:	strb	lr, [ip, #6]
   1a000:	str	r3, [ip, #12]
   1a004:	ldr	r3, [r0, #112]	; 0x70
   1a008:	strh	r2, [ip, #4]
   1a00c:	str	r4, [ip, #8]
   1a010:	add	r2, r3, #1
   1a014:	str	r2, [r0, #112]	; 0x70
   1a018:	str	r3, [ip, #16]
   1a01c:	pop	{r4, r5, r6, pc}
   1a020:	add	ip, ip, #20
   1a024:	cmp	ip, r5
   1a028:	bne	19fe8 <fputs@plt+0x8ea0>
   1a02c:	mvn	ip, #0
   1a030:	mov	lr, #0
   1a034:	mvn	r5, #-2147483648	; 0x80000000
   1a038:	ldr	r6, [r4, #16]
   1a03c:	add	r4, r4, #20
   1a040:	cmp	r6, r5
   1a044:	movlt	ip, lr
   1a048:	add	lr, lr, #1
   1a04c:	movlt	r5, r6
   1a050:	cmp	lr, #10
   1a054:	bne	1a038 <fputs@plt+0x8ef0>
   1a058:	cmn	ip, #1
   1a05c:	popeq	{r4, r5, r6, pc}
   1a060:	mov	lr, #20
   1a064:	mla	ip, lr, ip, r0
   1a068:	ldr	lr, [r0, #108]	; 0x6c
   1a06c:	str	r1, [ip, #124]	; 0x7c
   1a070:	str	r3, [ip, #136]	; 0x88
   1a074:	mov	r3, #0
   1a078:	strh	r2, [ip, #128]	; 0x80
   1a07c:	strb	r3, [ip, #130]	; 0x82
   1a080:	str	lr, [ip, #132]	; 0x84
   1a084:	ldr	r3, [r0, #112]	; 0x70
   1a088:	add	r2, r3, #1
   1a08c:	str	r2, [r0, #112]	; 0x70
   1a090:	str	r3, [ip, #140]	; 0x8c
   1a094:	pop	{r4, r5, r6, pc}
   1a098:	ldrb	r3, [r1]
   1a09c:	and	r3, r3, #253	; 0xfd
   1a0a0:	cmp	r3, #152	; 0x98
   1a0a4:	bne	1a118 <fputs@plt+0x8fd0>
   1a0a8:	ldr	r2, [r0, #24]
   1a0ac:	ldr	r3, [r2]
   1a0b0:	cmp	r3, #0
   1a0b4:	beq	1a10c <fputs@plt+0x8fc4>
   1a0b8:	push	{r4, r5, lr}
   1a0bc:	mov	r0, #0
   1a0c0:	mov	r4, #72	; 0x48
   1a0c4:	ldr	lr, [r3], #52	; 0x34
   1a0c8:	cmp	lr, r0
   1a0cc:	bgt	1a0e4 <fputs@plt+0x8f9c>
   1a0d0:	ldr	r3, [r2, #8]
   1a0d4:	add	r3, r3, #1
   1a0d8:	str	r3, [r2, #8]
   1a0dc:	mov	r0, #0
   1a0e0:	pop	{r4, r5, pc}
   1a0e4:	mul	ip, r4, r0
   1a0e8:	ldr	r5, [r1, #28]
   1a0ec:	ldr	ip, [r3, ip]
   1a0f0:	cmp	r5, ip
   1a0f4:	addne	r0, r0, #1
   1a0f8:	bne	1a0c8 <fputs@plt+0x8f80>
   1a0fc:	ldr	r3, [r2, #4]
   1a100:	add	r3, r3, #1
   1a104:	str	r3, [r2, #4]
   1a108:	b	1a0dc <fputs@plt+0x8f94>
   1a10c:	ldr	r3, [r2, #8]
   1a110:	add	r3, r3, #1
   1a114:	str	r3, [r2, #8]
   1a118:	mov	r0, #0
   1a11c:	bx	lr
   1a120:	cmp	r1, #0
   1a124:	bxeq	lr
   1a128:	ldrb	r2, [r0, #19]
   1a12c:	cmp	r2, #7
   1a130:	bxhi	lr
   1a134:	add	r3, r0, #124	; 0x7c
   1a138:	add	ip, r0, #324	; 0x144
   1a13c:	push	{lr}		; (str lr, [sp, #-4]!)
   1a140:	ldr	lr, [r3, #12]
   1a144:	cmp	r1, lr
   1a148:	bne	1a158 <fputs@plt+0x9010>
   1a14c:	mov	r2, #1
   1a150:	strb	r2, [r3, #6]
   1a154:	pop	{pc}		; (ldr pc, [sp], #4)
   1a158:	add	r3, r3, #20
   1a15c:	cmp	r3, ip
   1a160:	bne	1a140 <fputs@plt+0x8ff8>
   1a164:	add	r3, r2, #1
   1a168:	strb	r3, [r0, #19]
   1a16c:	add	r0, r0, r2, lsl #2
   1a170:	str	r1, [r0, #28]
   1a174:	pop	{pc}		; (ldr pc, [sp], #4)
   1a178:	cmp	r0, #0
   1a17c:	bxeq	lr
   1a180:	ldrb	r3, [r0, #55]	; 0x37
   1a184:	and	r3, r3, #3
   1a188:	cmp	r3, #2
   1a18c:	bxeq	lr
   1a190:	ldr	r0, [r0, #20]
   1a194:	b	1a178 <fputs@plt+0x9030>
   1a198:	ldrb	r3, [r0]
   1a19c:	cmp	r3, #97	; 0x61
   1a1a0:	bne	1a1b0 <fputs@plt+0x9068>
   1a1a4:	mov	r3, #27
   1a1a8:	strb	r3, [r0]
   1a1ac:	bx	lr
   1a1b0:	cmp	r3, #95	; 0x5f
   1a1b4:	bxne	lr
   1a1b8:	ldr	r3, [r0, #12]
   1a1bc:	ldrb	r2, [r3]
   1a1c0:	cmp	r2, #97	; 0x61
   1a1c4:	moveq	r2, #27
   1a1c8:	strbeq	r2, [r3]
   1a1cc:	bx	lr
   1a1d0:	push	{r4, r5, r6, r7, r8, lr}
   1a1d4:	mov	r5, r0
   1a1d8:	mov	r7, r1
   1a1dc:	mov	r4, #0
   1a1e0:	ldr	r6, [r0, #4]
   1a1e4:	cmp	r4, r6
   1a1e8:	blt	1a1f8 <fputs@plt+0x90b0>
   1a1ec:	mvn	r4, #0
   1a1f0:	mov	r0, r4
   1a1f4:	pop	{r4, r5, r6, r7, r8, pc}
   1a1f8:	ldr	r3, [r5]
   1a1fc:	mov	r1, r7
   1a200:	ldr	r0, [r3, r4, lsl #3]
   1a204:	bl	12f2c <fputs@plt+0x1de4>
   1a208:	cmp	r0, #0
   1a20c:	beq	1a1f0 <fputs@plt+0x90a8>
   1a210:	add	r4, r4, #1
   1a214:	b	1a1e4 <fputs@plt+0x909c>
   1a218:	ldrb	r3, [r1]
   1a21c:	cmp	r3, #152	; 0x98
   1a220:	bne	1a248 <fputs@plt+0x9100>
   1a224:	ldrsh	r3, [r1, #32]
   1a228:	cmp	r3, #0
   1a22c:	blt	1a250 <fputs@plt+0x9108>
   1a230:	ldr	r2, [r0, #24]
   1a234:	ldr	r3, [r2, r3, lsl #2]
   1a238:	cmp	r3, #0
   1a23c:	ldrbge	r3, [r0, #20]
   1a240:	orrge	r3, r3, #1
   1a244:	bge	1a258 <fputs@plt+0x9110>
   1a248:	mov	r0, #0
   1a24c:	bx	lr
   1a250:	ldrb	r3, [r0, #20]
   1a254:	orr	r3, r3, #2
   1a258:	strb	r3, [r0, #20]
   1a25c:	b	1a248 <fputs@plt+0x9100>
   1a260:	cmp	r1, #0
   1a264:	movne	r3, #0
   1a268:	ldrne	ip, [r0, #20]
   1a26c:	bne	1a290 <fputs@plt+0x9148>
   1a270:	ldr	r3, [pc, #40]	; 1a2a0 <fputs@plt+0x9158>
   1a274:	b	1a298 <fputs@plt+0x9150>
   1a278:	ldr	r2, [r0, #16]
   1a27c:	add	r2, r2, r3, lsl #4
   1a280:	ldr	r2, [r2, #12]
   1a284:	cmp	r1, r2
   1a288:	beq	1a298 <fputs@plt+0x9150>
   1a28c:	add	r3, r3, #1
   1a290:	cmp	r3, ip
   1a294:	blt	1a278 <fputs@plt+0x9130>
   1a298:	mov	r0, r3
   1a29c:	bx	lr
   1a2a0:			; <UNDEFINED> instruction: 0xfff0bdc0
   1a2a4:	cmp	r1, #0
   1a2a8:	beq	1a2b8 <fputs@plt+0x9170>
   1a2ac:	ldr	r3, [r1]
   1a2b0:	cmp	r3, r0
   1a2b4:	bne	1a2c0 <fputs@plt+0x9178>
   1a2b8:	mov	r0, r1
   1a2bc:	bx	lr
   1a2c0:	ldr	r1, [r1, #24]
   1a2c4:	b	1a2a4 <fputs@plt+0x915c>
   1a2c8:	mov	r2, #0
   1a2cc:	push	{r4, r5, lr}
   1a2d0:	mov	ip, r0
   1a2d4:	mov	lr, r2
   1a2d8:	mov	r0, r2
   1a2dc:	ldr	r3, [r1]
   1a2e0:	str	r2, [r1]
   1a2e4:	cmp	r3, #0
   1a2e8:	popeq	{r4, r5, pc}
   1a2ec:	ldr	r2, [r3]
   1a2f0:	ldr	r4, [r3, #24]
   1a2f4:	cmp	r2, ip
   1a2f8:	ldrne	r5, [r2, #344]	; 0x158
   1a2fc:	moveq	r0, r3
   1a300:	streq	r3, [r1]
   1a304:	streq	lr, [r3, #24]
   1a308:	strne	r5, [r3, #24]
   1a30c:	strne	r3, [r2, #344]	; 0x158
   1a310:	mov	r3, r4
   1a314:	b	1a2e4 <fputs@plt+0x919c>
   1a318:	ldr	r3, [r0, #340]	; 0x154
   1a31c:	cmp	r3, #0
   1a320:	bne	1a3ac <fputs@plt+0x9264>
   1a324:	mov	r0, #0
   1a328:	bx	lr
   1a32c:	ldr	r3, [r4, #340]	; 0x154
   1a330:	ldr	ip, [r3, r5, lsl #2]
   1a334:	add	r5, r5, #1
   1a338:	ldr	r0, [ip, #8]
   1a33c:	cmp	r0, #0
   1a340:	beq	1a398 <fputs@plt+0x9250>
   1a344:	ldr	r3, [ip, #4]
   1a348:	ldr	r3, [r3]
   1a34c:	ldr	r2, [r3]
   1a350:	cmp	r2, #1
   1a354:	ble	1a398 <fputs@plt+0x9250>
   1a358:	cmp	r7, #0
   1a35c:	ldreq	r3, [r3, #80]	; 0x50
   1a360:	streq	r8, [ip, #20]
   1a364:	beq	1a374 <fputs@plt+0x922c>
   1a368:	cmp	r7, #2
   1a36c:	ldreq	r3, [r3, #88]	; 0x58
   1a370:	ldrne	r3, [r3, #84]	; 0x54
   1a374:	cmp	r3, #0
   1a378:	beq	1a398 <fputs@plt+0x9250>
   1a37c:	ldr	r2, [ip, #20]
   1a380:	cmp	r6, r2
   1a384:	bge	1a398 <fputs@plt+0x9250>
   1a388:	mov	r1, r6
   1a38c:	blx	r3
   1a390:	cmp	r0, #0
   1a394:	popne	{r4, r5, r6, r7, r8, pc}
   1a398:	ldr	r3, [r4, #316]	; 0x13c
   1a39c:	cmp	r3, r5
   1a3a0:	bgt	1a32c <fputs@plt+0x91e4>
   1a3a4:	mov	r0, #0
   1a3a8:	pop	{r4, r5, r6, r7, r8, pc}
   1a3ac:	push	{r4, r5, r6, r7, r8, lr}
   1a3b0:	mov	r6, r2
   1a3b4:	mov	r7, r1
   1a3b8:	mov	r4, r0
   1a3bc:	mov	r5, #0
   1a3c0:	add	r8, r2, #1
   1a3c4:	b	1a398 <fputs@plt+0x9250>
   1a3c8:	sub	r0, r0, #73	; 0x49
   1a3cc:	cmp	r0, #10
   1a3d0:	movwls	r3, #1997	; 0x7cd
   1a3d4:	movhi	r0, #1
   1a3d8:	mvnls	r0, r3, lsr r0
   1a3dc:	andls	r0, r0, #1
   1a3e0:	eor	r0, r0, #1
   1a3e4:	bx	lr
   1a3e8:	mov	r3, #48	; 0x30
   1a3ec:	mla	r1, r3, r1, r0
   1a3f0:	str	r2, [r1, #4]
   1a3f4:	mla	r2, r3, r2, r0
   1a3f8:	ldrsh	r3, [r2, #16]
   1a3fc:	strh	r3, [r1, #16]
   1a400:	ldrb	r3, [r2, #22]
   1a404:	add	r3, r3, #1
   1a408:	strb	r3, [r2, #22]
   1a40c:	bx	lr
   1a410:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a414:	subs	r4, r1, #0
   1a418:	moveq	r5, r4
   1a41c:	beq	1a444 <fputs@plt+0x92fc>
   1a420:	mov	r8, r4
   1a424:	mov	r4, #0
   1a428:	ldr	r9, [r8]
   1a42c:	mov	r7, r0
   1a430:	mov	r5, r4
   1a434:	mov	r6, r4
   1a438:	mov	sl, #20
   1a43c:	cmp	r6, r9
   1a440:	blt	1a450 <fputs@plt+0x9308>
   1a444:	mov	r0, r4
   1a448:	mov	r1, r5
   1a44c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a450:	ldr	r2, [r8, #4]
   1a454:	mul	r3, sl, r6
   1a458:	mov	r0, r7
   1a45c:	add	r6, r6, #1
   1a460:	ldr	r1, [r2, r3]
   1a464:	bl	1a574 <fputs@plt+0x942c>
   1a468:	orr	r4, r0, r4
   1a46c:	orr	r5, r1, r5
   1a470:	b	1a43c <fputs@plt+0x92f4>
   1a474:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a478:	mov	r8, #0
   1a47c:	mov	r7, r0
   1a480:	mov	r4, r1
   1a484:	mov	sl, r8
   1a488:	cmp	r4, #0
   1a48c:	bne	1a4a0 <fputs@plt+0x9358>
   1a490:	mov	r0, r8
   1a494:	mov	r1, sl
   1a498:	add	sp, sp, #12
   1a49c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4a0:	mov	r0, r7
   1a4a4:	ldr	r1, [r4]
   1a4a8:	bl	1a410 <fputs@plt+0x92c8>
   1a4ac:	mov	r9, r0
   1a4b0:	mov	r6, r1
   1a4b4:	ldr	r5, [r4, #28]
   1a4b8:	mov	r0, r7
   1a4bc:	ldr	r1, [r4, #36]	; 0x24
   1a4c0:	bl	1a410 <fputs@plt+0x92c8>
   1a4c4:	orr	r0, r9, r0
   1a4c8:	orr	r6, r6, r1
   1a4cc:	ldr	r1, [r4, #44]	; 0x2c
   1a4d0:	orr	r8, r0, r8
   1a4d4:	mov	r0, r7
   1a4d8:	bl	1a410 <fputs@plt+0x92c8>
   1a4dc:	orr	r6, r6, sl
   1a4e0:	orr	r8, r8, r0
   1a4e4:	orr	r6, r6, r1
   1a4e8:	mov	r0, r7
   1a4ec:	ldr	r1, [r4, #32]
   1a4f0:	bl	1a574 <fputs@plt+0x942c>
   1a4f4:	orr	r6, r6, r1
   1a4f8:	orr	r8, r8, r0
   1a4fc:	ldr	r1, [r4, #40]	; 0x28
   1a500:	mov	r0, r7
   1a504:	bl	1a574 <fputs@plt+0x942c>
   1a508:	cmp	r5, #0
   1a50c:	orr	sl, r6, r1
   1a510:	orr	r8, r8, r0
   1a514:	ldrne	r3, [r5], #28
   1a518:	movne	r6, #0
   1a51c:	bne	1a564 <fputs@plt+0x941c>
   1a520:	ldr	r4, [r4, #48]	; 0x30
   1a524:	b	1a488 <fputs@plt+0x9340>
   1a528:	mov	r0, r7
   1a52c:	ldr	r1, [r5, #-72]	; 0xffffffb8
   1a530:	add	r6, r6, #1
   1a534:	str	r3, [sp, #4]
   1a538:	bl	1a474 <fputs@plt+0x932c>
   1a53c:	mov	fp, r0
   1a540:	mov	r9, r1
   1a544:	ldr	r1, [r5, #-44]	; 0xffffffd4
   1a548:	mov	r0, r7
   1a54c:	bl	1a574 <fputs@plt+0x942c>
   1a550:	ldr	r3, [sp, #4]
   1a554:	orr	r0, fp, r0
   1a558:	orr	r1, r9, r1
   1a55c:	orr	r8, r0, r8
   1a560:	orr	sl, r1, sl
   1a564:	cmp	r3, r6
   1a568:	add	r5, r5, #72	; 0x48
   1a56c:	bgt	1a528 <fputs@plt+0x93e0>
   1a570:	b	1a520 <fputs@plt+0x93d8>
   1a574:	push	{r4, r5, r6, r7, r8, lr}
   1a578:	subs	r4, r1, #0
   1a57c:	beq	1a5ec <fputs@plt+0x94a4>
   1a580:	ldrb	r3, [r4]
   1a584:	cmp	r3, #152	; 0x98
   1a588:	bne	1a598 <fputs@plt+0x9450>
   1a58c:	ldr	r1, [r4, #28]
   1a590:	pop	{r4, r5, r6, r7, r8, lr}
   1a594:	b	164b0 <fputs@plt+0x5368>
   1a598:	ldr	r1, [r4, #16]
   1a59c:	mov	r6, r0
   1a5a0:	bl	1a574 <fputs@plt+0x942c>
   1a5a4:	mov	r7, r0
   1a5a8:	mov	r5, r1
   1a5ac:	ldr	r1, [r4, #12]
   1a5b0:	mov	r0, r6
   1a5b4:	bl	1a574 <fputs@plt+0x942c>
   1a5b8:	ldr	r3, [r4, #4]
   1a5bc:	orr	r7, r7, r0
   1a5c0:	orr	r5, r5, r1
   1a5c4:	mov	r0, r6
   1a5c8:	ldr	r1, [r4, #20]
   1a5cc:	tst	r3, #2048	; 0x800
   1a5d0:	beq	1a5e4 <fputs@plt+0x949c>
   1a5d4:	bl	1a474 <fputs@plt+0x932c>
   1a5d8:	orr	r0, r7, r0
   1a5dc:	orr	r1, r5, r1
   1a5e0:	pop	{r4, r5, r6, r7, r8, pc}
   1a5e4:	bl	1a410 <fputs@plt+0x92c8>
   1a5e8:	b	1a5d8 <fputs@plt+0x9490>
   1a5ec:	mov	r0, r4
   1a5f0:	mov	r1, r4
   1a5f4:	pop	{r4, r5, r6, r7, r8, pc}
   1a5f8:	push	{r4, r5, r6, lr}
   1a5fc:	ldr	lr, [r0, #8]
   1a600:	ldr	ip, [r1, #44]	; 0x2c
   1a604:	cmp	lr, ip
   1a608:	bne	1a660 <fputs@plt+0x9518>
   1a60c:	ldrh	ip, [r0, #18]
   1a610:	ands	ip, ip, #130	; 0x82
   1a614:	beq	1a660 <fputs@plt+0x9518>
   1a618:	ldr	lr, [r0, #32]
   1a61c:	ldr	ip, [r0, #36]	; 0x24
   1a620:	and	r4, r2, lr
   1a624:	and	r5, r3, ip
   1a628:	orrs	r3, r4, r5
   1a62c:	bne	1a660 <fputs@plt+0x9518>
   1a630:	ldr	r2, [r0, #12]
   1a634:	cmp	r2, #0
   1a638:	blt	1a660 <fputs@plt+0x9518>
   1a63c:	ldr	r3, [r1, #16]
   1a640:	ldr	r0, [r0]
   1a644:	ldr	r3, [r3, #4]
   1a648:	add	r3, r3, r2, lsl #4
   1a64c:	ldrb	r1, [r3, #13]
   1a650:	bl	15abc <fputs@plt+0x4974>
   1a654:	adds	r0, r0, #0
   1a658:	movne	r0, #1
   1a65c:	pop	{r4, r5, r6, pc}
   1a660:	mov	r0, #0
   1a664:	pop	{r4, r5, r6, pc}
   1a668:	add	r3, r0, r1
   1a66c:	push	{r4, r5, r6, r7, r8, lr}
   1a670:	ldr	lr, [pc, #176]	; 1a728 <fputs@plt+0x95e0>
   1a674:	ldrb	r3, [r3, #-1]
   1a678:	ldr	r6, [pc, #172]	; 1a72c <fputs@plt+0x95e4>
   1a67c:	ldr	r7, [pc, #172]	; 1a730 <fputs@plt+0x95e8>
   1a680:	add	r3, lr, r3
   1a684:	ldrb	ip, [r3, #64]	; 0x40
   1a688:	ldrb	r3, [r0]
   1a68c:	add	ip, ip, ip, lsl #1
   1a690:	add	r3, lr, r3
   1a694:	ldrb	r3, [r3, #64]	; 0x40
   1a698:	eor	r3, r1, r3, lsl #2
   1a69c:	eor	ip, ip, r3
   1a6a0:	mov	r3, #127	; 0x7f
   1a6a4:	sdiv	r3, ip, r3
   1a6a8:	rsb	r3, r3, r3, lsl #7
   1a6ac:	sub	ip, ip, r3
   1a6b0:	add	ip, lr, ip
   1a6b4:	ldrb	r3, [ip, #1092]	; 0x444
   1a6b8:	sub	r3, r3, #1
   1a6bc:	cmn	r3, #1
   1a6c0:	popeq	{r4, r5, r6, r7, r8, pc}
   1a6c4:	add	ip, lr, r3
   1a6c8:	ldrb	ip, [ip, #1219]	; 0x4c3
   1a6cc:	cmp	r1, ip
   1a6d0:	bne	1a700 <fputs@plt+0x95b8>
   1a6d4:	lsl	ip, r3, #1
   1a6d8:	ldrh	r5, [r7, ip]
   1a6dc:	mov	ip, #0
   1a6e0:	add	r5, r6, r5
   1a6e4:	cmp	r1, ip
   1a6e8:	beq	1a718 <fputs@plt+0x95d0>
   1a6ec:	ldrb	r4, [r0, ip]
   1a6f0:	ldrb	r8, [r5, ip]
   1a6f4:	bic	r4, r4, #32
   1a6f8:	cmp	r4, r8
   1a6fc:	beq	1a710 <fputs@plt+0x95c8>
   1a700:	add	r3, lr, r3
   1a704:	ldrb	r3, [r3, #2268]	; 0x8dc
   1a708:	sub	r3, r3, #1
   1a70c:	b	1a6bc <fputs@plt+0x9574>
   1a710:	add	ip, ip, #1
   1a714:	b	1a6e4 <fputs@plt+0x959c>
   1a718:	add	r3, lr, r3
   1a71c:	ldrb	r3, [r3, #2144]	; 0x860
   1a720:	str	r3, [r2]
   1a724:	pop	{r4, r5, r6, r7, r8, pc}
   1a728:			; <UNDEFINED> instruction: 0x00072ab0
   1a72c:	andeq	r2, r7, pc, ror #31
   1a730:	andeq	r3, r7, r8, lsl r2
   1a734:	push	{r4, lr}
   1a738:	ldr	r3, [pc, #1488]	; 1ad10 <fputs@plt+0x9bc8>
   1a73c:	ldrb	r2, [r0]
   1a740:	add	lr, r3, r2
   1a744:	ldrb	lr, [lr, #2392]	; 0x958
   1a748:	cmp	lr, #26
   1a74c:	ldrls	pc, [pc, lr, lsl #2]
   1a750:	b	1a92c <fputs@plt+0x97e4>
   1a754:	andeq	sl, r1, r8, ror #24
   1a758:	andeq	sl, r1, r0, asr #24
   1a75c:	andeq	sl, r1, r0, lsl #25
   1a760:			; <UNDEFINED> instruction: 0x0001a9bc
   1a764:	andeq	sl, r1, r8, asr #22
   1a768:	andeq	sl, r1, r8, asr #22
   1a76c:	andeq	sl, r1, r0, lsr #22
   1a770:	andeq	sl, r1, r4, ror #15
   1a774:	muleq	r1, ip, r9
   1a778:	andeq	sl, r1, r4, lsl fp
   1a77c:	andeq	sl, r1, r4, lsr r9
   1a780:	andeq	sl, r1, ip, ror #15
   1a784:	andeq	sl, r1, r0, asr #17
   1a788:	strdeq	sl, [r1], -ip
   1a78c:	andeq	sl, r1, r4, lsr #17
   1a790:	andeq	sl, r1, r0, lsr #18
   1a794:	andeq	sl, r1, r4, asr r8
   1a798:	andeq	sl, r1, ip, lsl r8
   1a79c:	andeq	sl, r1, ip, lsr #16
   1a7a0:	andeq	sl, r1, r4, lsr r8
   1a7a4:	andeq	sl, r1, r4, asr #16
   1a7a8:	andeq	sl, r1, ip, asr #16
   1a7ac:	muleq	r1, ip, r8
   1a7b0:	andeq	sl, r1, ip, asr #18
   1a7b4:	andeq	sl, r1, r4, asr r9
   1a7b8:	andeq	sl, r1, ip, asr r9
   1a7bc:	andeq	sl, r1, r4, lsr #19
   1a7c0:	add	r4, r4, #1
   1a7c4:	ldrb	r2, [r0, r4]
   1a7c8:	add	r2, r3, r2
   1a7cc:	ldrb	r2, [r2, #320]	; 0x140
   1a7d0:	tst	r2, #1
   1a7d4:	bne	1a7c0 <fputs@plt+0x9678>
   1a7d8:	mov	r3, #160	; 0xa0
   1a7dc:	str	r3, [r1]
   1a7e0:	b	1a83c <fputs@plt+0x96f4>
   1a7e4:	mov	r4, #1
   1a7e8:	b	1a7c4 <fputs@plt+0x967c>
   1a7ec:	ldrb	r3, [r0, #1]
   1a7f0:	cmp	r3, #45	; 0x2d
   1a7f4:	movne	r3, #90	; 0x5a
   1a7f8:	bne	1a820 <fputs@plt+0x96d8>
   1a7fc:	mov	r4, #2
   1a800:	b	1a808 <fputs@plt+0x96c0>
   1a804:	add	r4, r4, #1
   1a808:	ldrb	r3, [r0, r4]
   1a80c:	cmp	r3, #10
   1a810:	cmpne	r3, #0
   1a814:	bne	1a804 <fputs@plt+0x96bc>
   1a818:	b	1a7d8 <fputs@plt+0x9690>
   1a81c:	mov	r3, #22
   1a820:	mov	r4, #1
   1a824:	str	r3, [r1]
   1a828:	b	1a83c <fputs@plt+0x96f4>
   1a82c:	mov	r3, #23
   1a830:	b	1a820 <fputs@plt+0x96d8>
   1a834:	mov	r4, #1
   1a838:	str	r4, [r1]
   1a83c:	mov	r0, r4
   1a840:	pop	{r4, pc}
   1a844:	mov	r3, #89	; 0x59
   1a848:	b	1a820 <fputs@plt+0x96d8>
   1a84c:	mov	r3, #91	; 0x5b
   1a850:	b	1a820 <fputs@plt+0x96d8>
   1a854:	ldrb	r3, [r0, #1]
   1a858:	cmp	r3, #42	; 0x2a
   1a85c:	bne	1a870 <fputs@plt+0x9728>
   1a860:	ldrb	r3, [r0, #2]
   1a864:	cmp	r3, #0
   1a868:	movne	r4, #3
   1a86c:	bne	1a87c <fputs@plt+0x9734>
   1a870:	mov	r3, #92	; 0x5c
   1a874:	b	1a820 <fputs@plt+0x96d8>
   1a878:	add	r4, r4, #1
   1a87c:	cmp	r3, #42	; 0x2a
   1a880:	ldrb	r2, [r0, r4]
   1a884:	bne	1a890 <fputs@plt+0x9748>
   1a888:	cmp	r2, #47	; 0x2f
   1a88c:	beq	1ad08 <fputs@plt+0x9bc0>
   1a890:	subs	r3, r2, #0
   1a894:	bne	1a878 <fputs@plt+0x9730>
   1a898:	b	1a7d8 <fputs@plt+0x9690>
   1a89c:	mov	r3, #93	; 0x5d
   1a8a0:	b	1a820 <fputs@plt+0x96d8>
   1a8a4:	mov	r3, #79	; 0x4f
   1a8a8:	str	r3, [r1]
   1a8ac:	ldrb	r3, [r0, #1]
   1a8b0:	cmp	r3, #61	; 0x3d
   1a8b4:	moveq	r4, #2
   1a8b8:	movne	r4, #1
   1a8bc:	b	1a83c <fputs@plt+0x96f4>
   1a8c0:	ldrb	r3, [r0, #1]
   1a8c4:	cmp	r3, #61	; 0x3d
   1a8c8:	moveq	r3, #81	; 0x51
   1a8cc:	beq	1a8dc <fputs@plt+0x9794>
   1a8d0:	cmp	r3, #62	; 0x3e
   1a8d4:	bne	1a8e8 <fputs@plt+0x97a0>
   1a8d8:	mov	r3, #78	; 0x4e
   1a8dc:	mov	r4, #2
   1a8e0:	str	r3, [r1]
   1a8e4:	b	1a83c <fputs@plt+0x96f4>
   1a8e8:	cmp	r3, #60	; 0x3c
   1a8ec:	moveq	r3, #87	; 0x57
   1a8f0:	movne	r3, #82	; 0x52
   1a8f4:	bne	1a820 <fputs@plt+0x96d8>
   1a8f8:	b	1a8dc <fputs@plt+0x9794>
   1a8fc:	ldrb	r3, [r0, #1]
   1a900:	cmp	r3, #61	; 0x3d
   1a904:	moveq	r3, #83	; 0x53
   1a908:	beq	1a8dc <fputs@plt+0x9794>
   1a90c:	cmp	r3, #62	; 0x3e
   1a910:	moveq	r3, #88	; 0x58
   1a914:	movne	r3, #80	; 0x50
   1a918:	bne	1a820 <fputs@plt+0x96d8>
   1a91c:	b	1a8dc <fputs@plt+0x9794>
   1a920:	ldrb	r3, [r0, #1]
   1a924:	cmp	r3, #61	; 0x3d
   1a928:	beq	1a8d8 <fputs@plt+0x9790>
   1a92c:	mov	r3, #161	; 0xa1
   1a930:	b	1a820 <fputs@plt+0x96d8>
   1a934:	ldrb	r3, [r0, #1]
   1a938:	cmp	r3, #124	; 0x7c
   1a93c:	movne	r3, #86	; 0x56
   1a940:	moveq	r3, #94	; 0x5e
   1a944:	bne	1a820 <fputs@plt+0x96d8>
   1a948:	b	1a8dc <fputs@plt+0x9794>
   1a94c:	mov	r3, #26
   1a950:	b	1a820 <fputs@plt+0x96d8>
   1a954:	mov	r3, #85	; 0x55
   1a958:	b	1a820 <fputs@plt+0x96d8>
   1a95c:	mov	r3, #96	; 0x60
   1a960:	b	1a820 <fputs@plt+0x96d8>
   1a964:	cmp	r2, ip
   1a968:	bne	1a980 <fputs@plt+0x9838>
   1a96c:	add	r3, r0, r3
   1a970:	add	r4, r4, #1
   1a974:	ldrb	r3, [r3, #1]
   1a978:	cmp	r3, r2
   1a97c:	bne	1acf8 <fputs@plt+0x9bb0>
   1a980:	add	r4, r4, #1
   1a984:	ldrb	ip, [r0, r4]
   1a988:	mov	r3, r4
   1a98c:	cmp	ip, #0
   1a990:	bne	1a964 <fputs@plt+0x981c>
   1a994:	mov	r3, #161	; 0xa1
   1a998:	b	1a7dc <fputs@plt+0x9694>
   1a99c:	mov	r4, #1
   1a9a0:	b	1a984 <fputs@plt+0x983c>
   1a9a4:	ldrb	r2, [r0, #1]
   1a9a8:	add	r2, r3, r2
   1a9ac:	ldrb	r2, [r2, #320]	; 0x140
   1a9b0:	tst	r2, #4
   1a9b4:	moveq	r3, #122	; 0x7a
   1a9b8:	beq	1a820 <fputs@plt+0x96d8>
   1a9bc:	mov	r2, #132	; 0x84
   1a9c0:	str	r2, [r1]
   1a9c4:	ldrb	r2, [r0]
   1a9c8:	cmp	r2, #48	; 0x30
   1a9cc:	bne	1aae8 <fputs@plt+0x99a0>
   1a9d0:	ldrb	r2, [r0, #1]
   1a9d4:	and	r2, r2, #223	; 0xdf
   1a9d8:	cmp	r2, #88	; 0x58
   1a9dc:	bne	1aae8 <fputs@plt+0x99a0>
   1a9e0:	ldrb	r2, [r0, #2]
   1a9e4:	add	r2, r3, r2
   1a9e8:	ldrb	r4, [r2, #320]	; 0x140
   1a9ec:	ands	r4, r4, #8
   1a9f0:	bne	1aad8 <fputs@plt+0x9990>
   1a9f4:	ldrb	r2, [r0, r4]
   1a9f8:	add	ip, r3, r2
   1a9fc:	ldrb	ip, [ip, #320]	; 0x140
   1aa00:	tst	ip, #4
   1aa04:	bne	1aae0 <fputs@plt+0x9998>
   1aa08:	cmp	r2, #46	; 0x2e
   1aa0c:	bne	1aa30 <fputs@plt+0x98e8>
   1aa10:	add	r4, r4, #1
   1aa14:	ldrb	r2, [r0, r4]
   1aa18:	add	r2, r3, r2
   1aa1c:	ldrb	r2, [r2, #320]	; 0x140
   1aa20:	tst	r2, #4
   1aa24:	bne	1aa10 <fputs@plt+0x98c8>
   1aa28:	mov	r2, #133	; 0x85
   1aa2c:	str	r2, [r1]
   1aa30:	ldrb	r2, [r0, r4]
   1aa34:	and	r2, r2, #223	; 0xdf
   1aa38:	cmp	r2, #69	; 0x45
   1aa3c:	bne	1aa98 <fputs@plt+0x9950>
   1aa40:	add	ip, r0, r4
   1aa44:	ldrb	r2, [ip, #1]
   1aa48:	add	lr, r3, r2
   1aa4c:	ldrb	lr, [lr, #320]	; 0x140
   1aa50:	tst	lr, #4
   1aa54:	bne	1aa78 <fputs@plt+0x9930>
   1aa58:	sub	r2, r2, #43	; 0x2b
   1aa5c:	tst	r2, #253	; 0xfd
   1aa60:	bne	1aa98 <fputs@plt+0x9950>
   1aa64:	ldrb	r2, [ip, #2]
   1aa68:	add	r2, r3, r2
   1aa6c:	ldrb	r2, [r2, #320]	; 0x140
   1aa70:	tst	r2, #4
   1aa74:	beq	1aa98 <fputs@plt+0x9950>
   1aa78:	add	r4, r4, #2
   1aa7c:	ldrb	r2, [r0, r4]
   1aa80:	add	r2, r3, r2
   1aa84:	ldrb	r2, [r2, #320]	; 0x140
   1aa88:	tst	r2, #4
   1aa8c:	bne	1aaf0 <fputs@plt+0x99a8>
   1aa90:	mov	r2, #133	; 0x85
   1aa94:	str	r2, [r1]
   1aa98:	mov	ip, #161	; 0xa1
   1aa9c:	ldrb	r2, [r0, r4]
   1aaa0:	add	r2, r3, r2
   1aaa4:	ldrb	r2, [r2, #320]	; 0x140
   1aaa8:	tst	r2, #70	; 0x46
   1aaac:	beq	1a83c <fputs@plt+0x96f4>
   1aab0:	add	r4, r4, #1
   1aab4:	str	ip, [r1]
   1aab8:	b	1aa9c <fputs@plt+0x9954>
   1aabc:	add	r4, r4, #1
   1aac0:	ldrb	r2, [r0, r4]
   1aac4:	add	r2, r3, r2
   1aac8:	ldrb	r2, [r2, #320]	; 0x140
   1aacc:	tst	r2, #8
   1aad0:	bne	1aabc <fputs@plt+0x9974>
   1aad4:	b	1a83c <fputs@plt+0x96f4>
   1aad8:	mov	r4, #3
   1aadc:	b	1aac0 <fputs@plt+0x9978>
   1aae0:	add	r4, r4, #1
   1aae4:	b	1a9f4 <fputs@plt+0x98ac>
   1aae8:	mov	r4, #0
   1aaec:	b	1a9f4 <fputs@plt+0x98ac>
   1aaf0:	add	r4, r4, #1
   1aaf4:	b	1aa7c <fputs@plt+0x9934>
   1aaf8:	add	r4, r4, #1
   1aafc:	cmp	ip, #93	; 0x5d
   1ab00:	beq	1ac98 <fputs@plt+0x9b50>
   1ab04:	ldrb	ip, [r0, r4]
   1ab08:	cmp	ip, #0
   1ab0c:	bne	1aaf8 <fputs@plt+0x99b0>
   1ab10:	b	1a994 <fputs@plt+0x984c>
   1ab14:	mov	ip, r2
   1ab18:	mov	r4, #1
   1ab1c:	b	1aafc <fputs@plt+0x99b4>
   1ab20:	mov	r2, #135	; 0x87
   1ab24:	mov	r4, #1
   1ab28:	str	r2, [r1]
   1ab2c:	ldrb	r2, [r0, r4]
   1ab30:	add	r2, r3, r2
   1ab34:	ldrb	r2, [r2, #320]	; 0x140
   1ab38:	tst	r2, #4
   1ab3c:	beq	1a83c <fputs@plt+0x96f4>
   1ab40:	add	r4, r4, #1
   1ab44:	b	1ab2c <fputs@plt+0x99e4>
   1ab48:	mov	r2, #135	; 0x87
   1ab4c:	mov	r4, #1
   1ab50:	str	r2, [r1]
   1ab54:	mov	r2, #0
   1ab58:	ldrb	ip, [r0, r4]
   1ab5c:	cmp	ip, #0
   1ab60:	bne	1ab70 <fputs@plt+0x9a28>
   1ab64:	cmp	r2, #0
   1ab68:	beq	1a994 <fputs@plt+0x984c>
   1ab6c:	b	1a83c <fputs@plt+0x96f4>
   1ab70:	add	lr, r3, ip
   1ab74:	ldrb	lr, [lr, #320]	; 0x140
   1ab78:	tst	lr, #70	; 0x46
   1ab7c:	addne	r2, r2, #1
   1ab80:	bne	1ac0c <fputs@plt+0x9ac4>
   1ab84:	sub	lr, ip, #40	; 0x28
   1ab88:	cmp	r2, #0
   1ab8c:	clz	lr, lr
   1ab90:	lsr	lr, lr, #5
   1ab94:	movle	lr, #0
   1ab98:	cmp	lr, #0
   1ab9c:	beq	1abf0 <fputs@plt+0x9aa8>
   1aba0:	add	ip, r4, #1
   1aba4:	ldrb	r2, [r0, ip]
   1aba8:	cmp	r2, #0
   1abac:	beq	1abe0 <fputs@plt+0x9a98>
   1abb0:	add	lr, r3, r2
   1abb4:	ldrb	lr, [lr, #320]	; 0x140
   1abb8:	tst	lr, #1
   1abbc:	bne	1abd8 <fputs@plt+0x9a90>
   1abc0:	cmp	r2, #41	; 0x29
   1abc4:	bne	1abd0 <fputs@plt+0x9a88>
   1abc8:	add	r4, r4, #2
   1abcc:	b	1a83c <fputs@plt+0x96f4>
   1abd0:	mov	r4, ip
   1abd4:	b	1aba0 <fputs@plt+0x9a58>
   1abd8:	cmp	r2, #41	; 0x29
   1abdc:	beq	1abc8 <fputs@plt+0x9a80>
   1abe0:	mov	r3, #161	; 0xa1
   1abe4:	mov	r4, ip
   1abe8:	str	r3, [r1]
   1abec:	b	1a83c <fputs@plt+0x96f4>
   1abf0:	cmp	ip, #58	; 0x3a
   1abf4:	bne	1ab64 <fputs@plt+0x9a1c>
   1abf8:	add	ip, r0, r4
   1abfc:	ldrb	ip, [ip, #1]
   1ac00:	cmp	ip, #58	; 0x3a
   1ac04:	bne	1ab64 <fputs@plt+0x9a1c>
   1ac08:	add	r4, r4, #1
   1ac0c:	add	r4, r4, #1
   1ac10:	b	1ab58 <fputs@plt+0x9a10>
   1ac14:	add	r4, r4, #1
   1ac18:	ldrb	r2, [r0, r4]
   1ac1c:	add	r2, r3, r2
   1ac20:	ldrb	ip, [r2, #2392]	; 0x958
   1ac24:	cmp	ip, #1
   1ac28:	bls	1ac14 <fputs@plt+0x9acc>
   1ac2c:	ldrb	r2, [r2, #320]	; 0x140
   1ac30:	tst	r2, #70	; 0x46
   1ac34:	beq	1ac48 <fputs@plt+0x9b00>
   1ac38:	add	r4, r4, #1
   1ac3c:	b	1ac84 <fputs@plt+0x9b3c>
   1ac40:	mov	r4, #1
   1ac44:	b	1ac18 <fputs@plt+0x9ad0>
   1ac48:	mov	r3, #27
   1ac4c:	cmp	r4, #1
   1ac50:	str	r3, [r1]
   1ac54:	beq	1a83c <fputs@plt+0x96f4>
   1ac58:	mov	r2, r1
   1ac5c:	mov	r1, r4
   1ac60:	bl	1a668 <fputs@plt+0x9520>
   1ac64:	b	1a83c <fputs@plt+0x96f4>
   1ac68:	ldrb	r2, [r0, #1]
   1ac6c:	cmp	r2, #39	; 0x27
   1ac70:	moveq	r2, #134	; 0x86
   1ac74:	moveq	r4, #2
   1ac78:	streq	r2, [r1]
   1ac7c:	beq	1aca4 <fputs@plt+0x9b5c>
   1ac80:	mov	r4, #1
   1ac84:	ldrb	r2, [r0, r4]
   1ac88:	add	r2, r3, r2
   1ac8c:	ldrb	r2, [r2, #320]	; 0x140
   1ac90:	tst	r2, #70	; 0x46
   1ac94:	bne	1ac38 <fputs@plt+0x9af0>
   1ac98:	mov	r3, #27
   1ac9c:	b	1a7dc <fputs@plt+0x9694>
   1aca0:	add	r4, r4, #1
   1aca4:	ldrb	r2, [r0, r4]
   1aca8:	add	ip, r3, r2
   1acac:	ldrb	ip, [ip, #320]	; 0x140
   1acb0:	tst	ip, #8
   1acb4:	bne	1aca0 <fputs@plt+0x9b58>
   1acb8:	cmp	r2, #39	; 0x27
   1acbc:	bne	1acc8 <fputs@plt+0x9b80>
   1acc0:	tst	r4, #1
   1acc4:	beq	1ace8 <fputs@plt+0x9ba0>
   1acc8:	mov	r3, #161	; 0xa1
   1accc:	str	r3, [r1]
   1acd0:	ldrb	r3, [r0, r4]
   1acd4:	cmp	r3, #0
   1acd8:	cmpne	r3, #39	; 0x27
   1acdc:	bne	1acf0 <fputs@plt+0x9ba8>
   1ace0:	cmp	r3, #0
   1ace4:	beq	1a83c <fputs@plt+0x96f4>
   1ace8:	add	r4, r4, #1
   1acec:	b	1a83c <fputs@plt+0x96f4>
   1acf0:	add	r4, r4, #1
   1acf4:	b	1acd0 <fputs@plt+0x9b88>
   1acf8:	cmp	r2, #39	; 0x27
   1acfc:	moveq	r3, #97	; 0x61
   1ad00:	beq	1a7dc <fputs@plt+0x9694>
   1ad04:	b	1ac98 <fputs@plt+0x9b50>
   1ad08:	add	r4, r4, #1
   1ad0c:	b	1a7d8 <fputs@plt+0x9690>
   1ad10:			; <UNDEFINED> instruction: 0x00072ab0
   1ad14:	ldr	r1, [r0, #20]
   1ad18:	mov	r3, #0
   1ad1c:	cmp	r3, r1
   1ad20:	blt	1ad2c <fputs@plt+0x9be4>
   1ad24:	mov	r0, #0
   1ad28:	bx	lr
   1ad2c:	ldr	r2, [r0, #16]
   1ad30:	add	r2, r2, r3, lsl #4
   1ad34:	ldr	r2, [r2, #4]
   1ad38:	cmp	r2, #0
   1ad3c:	beq	1ad4c <fputs@plt+0x9c04>
   1ad40:	ldr	r2, [r2, #16]
   1ad44:	cmp	r2, #0
   1ad48:	bne	1ad54 <fputs@plt+0x9c0c>
   1ad4c:	add	r3, r3, #1
   1ad50:	b	1ad1c <fputs@plt+0x9bd4>
   1ad54:	mov	r0, #1
   1ad58:	bx	lr
   1ad5c:	cmp	r0, #516	; 0x204
   1ad60:	beq	1ad8c <fputs@plt+0x9c44>
   1ad64:	uxtb	r0, r0
   1ad68:	cmp	r0, #26
   1ad6c:	bgt	1ad94 <fputs@plt+0x9c4c>
   1ad70:	ldr	r3, [pc, #36]	; 1ad9c <fputs@plt+0x9c54>
   1ad74:	add	r0, r3, r0, lsl #2
   1ad78:	ldr	r3, [pc, #32]	; 1ada0 <fputs@plt+0x9c58>
   1ad7c:	ldr	r0, [r0, #2648]	; 0xa58
   1ad80:	cmp	r0, #0
   1ad84:	moveq	r0, r3
   1ad88:	bx	lr
   1ad8c:	ldr	r0, [pc, #16]	; 1ada4 <fputs@plt+0x9c5c>
   1ad90:	bx	lr
   1ad94:	ldr	r0, [pc, #4]	; 1ada0 <fputs@plt+0x9c58>
   1ad98:	bx	lr
   1ad9c:			; <UNDEFINED> instruction: 0x00072ab0
   1ada0:	ldrdeq	r6, [r7], -ip
   1ada4:	andeq	r6, r7, sl, ror #5
   1ada8:	mov	r3, #1000	; 0x3e8
   1adac:	ldr	r2, [r0, #428]	; 0x1ac
   1adb0:	mla	r3, r1, r3, r3
   1adb4:	cmp	r3, r2
   1adb8:	bgt	1add4 <fputs@plt+0x9c8c>
   1adbc:	push	{r4, lr}
   1adc0:	ldr	r1, [pc, #20]	; 1addc <fputs@plt+0x9c94>
   1adc4:	ldr	r0, [r0]
   1adc8:	bl	12ca4 <fputs@plt+0x1b5c>
   1adcc:	mov	r0, #1
   1add0:	pop	{r4, pc}
   1add4:	mov	r0, #0
   1add8:	bx	lr
   1addc:	andeq	r4, pc, r0, asr #4
   1ade0:	ldrb	r3, [r0, #15]
   1ade4:	tst	r3, #4
   1ade8:	beq	1ae0c <fputs@plt+0x9cc4>
   1adec:	push	{r4, lr}
   1adf0:	ldr	r4, [r0]
   1adf4:	mov	r0, r4
   1adf8:	bl	10f98 <strlen@plt>
   1adfc:	add	r0, r0, #1
   1ae00:	add	r1, r4, r0
   1ae04:	mov	r0, r1
   1ae08:	pop	{r4, pc}
   1ae0c:	mov	r0, r1
   1ae10:	bx	lr
   1ae14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae18:	mov	r4, r2
   1ae1c:	sub	sp, sp, #44	; 0x2c
   1ae20:	mov	r2, #1
   1ae24:	mov	r3, r0
   1ae28:	strb	r2, [sp, #7]
   1ae2c:	ldrb	r2, [r1]
   1ae30:	cmp	r2, #152	; 0x98
   1ae34:	beq	1ae60 <fputs@plt+0x9d18>
   1ae38:	cmp	r2, #154	; 0x9a
   1ae3c:	beq	1ae60 <fputs@plt+0x9d18>
   1ae40:	cmp	r2, #119	; 0x77
   1ae44:	beq	1af6c <fputs@plt+0x9e24>
   1ae48:	mov	r0, #0
   1ae4c:	cmp	r4, #0
   1ae50:	ldrbne	r3, [sp, #7]
   1ae54:	strbne	r3, [r4]
   1ae58:	add	sp, sp, #44	; 0x2c
   1ae5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae60:	ldrsh	r2, [r1, #32]
   1ae64:	mov	lr, #0
   1ae68:	mov	r7, #72	; 0x48
   1ae6c:	mov	r0, lr
   1ae70:	mov	r6, r2
   1ae74:	clz	ip, r0
   1ae78:	cmp	r3, #0
   1ae7c:	lsr	ip, ip, #5
   1ae80:	moveq	ip, #0
   1ae84:	cmp	ip, #0
   1ae88:	bne	1aee4 <fputs@plt+0x9d9c>
   1ae8c:	cmp	r0, #0
   1ae90:	beq	1ae4c <fputs@plt+0x9d04>
   1ae94:	cmp	lr, #0
   1ae98:	beq	1af28 <fputs@plt+0x9de0>
   1ae9c:	cmp	r2, #0
   1aea0:	blt	1ae48 <fputs@plt+0x9d00>
   1aea4:	ldr	r1, [lr]
   1aea8:	ldr	r0, [r1]
   1aeac:	cmp	r0, r2
   1aeb0:	ble	1ae48 <fputs@plt+0x9d00>
   1aeb4:	ldr	r1, [r1, #4]
   1aeb8:	add	r2, r2, r2, lsl #2
   1aebc:	ldr	r1, [r1, r2, lsl #2]
   1aec0:	ldr	r2, [lr, #28]
   1aec4:	add	r0, sp, #8
   1aec8:	str	r2, [sp, #12]
   1aecc:	add	r2, sp, #7
   1aed0:	str	r3, [sp, #24]
   1aed4:	ldr	r3, [r3]
   1aed8:	str	r3, [sp, #8]
   1aedc:	bl	1ae14 <fputs@plt+0x9ccc>
   1aee0:	b	1ae4c <fputs@plt+0x9d04>
   1aee4:	ldr	ip, [r3, #4]
   1aee8:	mov	r0, #0
   1aeec:	mov	r5, ip
   1aef0:	ldr	fp, [r5], #52	; 0x34
   1aef4:	cmp	fp, r0
   1aef8:	ble	1af84 <fputs@plt+0x9e3c>
   1aefc:	mul	r8, r7, r0
   1af00:	ldr	r9, [r1, #28]
   1af04:	ldr	sl, [r5, r8]
   1af08:	cmp	sl, r9
   1af0c:	bne	1af20 <fputs@plt+0x9dd8>
   1af10:	add	ip, ip, r8
   1af14:	ldr	r0, [ip, #24]
   1af18:	ldr	lr, [ip, #28]
   1af1c:	b	1ae74 <fputs@plt+0x9d2c>
   1af20:	add	r0, r0, #1
   1af24:	b	1aef4 <fputs@plt+0x9dac>
   1af28:	ldr	r3, [r0, #64]	; 0x40
   1af2c:	cmp	r3, #0
   1af30:	beq	1ae48 <fputs@plt+0x9d00>
   1af34:	cmp	r2, #0
   1af38:	bge	1af4c <fputs@plt+0x9e04>
   1af3c:	ldrsh	r6, [r0, #32]
   1af40:	cmp	r6, #0
   1af44:	ldrlt	r0, [pc, #68]	; 1af90 <fputs@plt+0x9e48>
   1af48:	blt	1ae4c <fputs@plt+0x9d04>
   1af4c:	ldr	r5, [r0, #4]
   1af50:	mov	r1, #0
   1af54:	add	r5, r5, r6, lsl #4
   1af58:	mov	r0, r5
   1af5c:	bl	1ade0 <fputs@plt+0x9c98>
   1af60:	ldrb	r3, [r5, #14]
   1af64:	strb	r3, [sp, #7]
   1af68:	b	1ae4c <fputs@plt+0x9d04>
   1af6c:	ldr	r2, [r1, #20]
   1af70:	ldr	r1, [r2]
   1af74:	ldr	r2, [r2, #28]
   1af78:	ldr	r1, [r1, #4]
   1af7c:	ldr	r1, [r1]
   1af80:	b	1aec4 <fputs@plt+0x9d7c>
   1af84:	mov	r0, #0
   1af88:	ldr	r3, [r3, #16]
   1af8c:	b	1ae74 <fputs@plt+0x9d2c>
   1af90:			; <UNDEFINED> instruction: 0x000704b2
   1af94:	push	{r4, r5, r6, r7, lr}
   1af98:	sub	sp, sp, #36	; 0x24
   1af9c:	ldr	r6, [r0, #28]
   1afa0:	ldr	r0, [r6, #12]
   1afa4:	cmp	r0, #0
   1afa8:	bge	1afb8 <fputs@plt+0x9e70>
   1afac:	mov	r0, #0
   1afb0:	add	sp, sp, #36	; 0x24
   1afb4:	pop	{r4, r5, r6, r7, pc}
   1afb8:	mov	r5, r2
   1afbc:	mov	r7, r1
   1afc0:	mov	r2, #30
   1afc4:	mov	r1, #0
   1afc8:	add	r0, sp, #2
   1afcc:	mov	r4, r3
   1afd0:	bl	10f20 <memset@plt>
   1afd4:	asr	r3, r5, #31
   1afd8:	mov	r2, r5
   1afdc:	ldr	r0, [r6, #12]
   1afe0:	asr	r5, r4, #31
   1afe4:	mov	r1, #13
   1afe8:	strh	r7, [sp]
   1afec:	strd	r2, [sp, #8]
   1aff0:	mov	r2, sp
   1aff4:	ldr	r3, [pc, #24]	; 1b014 <fputs@plt+0x9ecc>
   1aff8:	strd	r4, [sp, #16]
   1affc:	ldr	r3, [r3, #360]	; 0x168
   1b000:	blx	r3
   1b004:	cmn	r0, #1
   1b008:	bne	1afac <fputs@plt+0x9e64>
   1b00c:	mov	r0, #5
   1b010:	b	1afb0 <fputs@plt+0x9e68>
   1b014:	andeq	fp, r8, r0, lsr r1
   1b018:	push	{r4, r5, r6, lr}
   1b01c:	mov	ip, r1
   1b020:	add	lr, r1, r2
   1b024:	mov	r1, #1
   1b028:	lsl	r4, r1, ip
   1b02c:	ldr	r5, [r0, #36]	; 0x24
   1b030:	rsb	r4, r4, r1, lsl lr
   1b034:	ands	lr, r3, #1
   1b038:	uxth	r4, r4
   1b03c:	ldr	r1, [r5]
   1b040:	ldr	r1, [r1, #32]
   1b044:	bne	1b0cc <fputs@plt+0x9f84>
   1b048:	tst	r3, #4
   1b04c:	bne	1b140 <fputs@plt+0x9ff8>
   1b050:	cmp	r1, #0
   1b054:	bne	1b148 <fputs@plt+0xa000>
   1b058:	mov	r3, r2
   1b05c:	mov	r1, #1
   1b060:	ldr	r0, [r0, #8]
   1b064:	add	r2, ip, #120	; 0x78
   1b068:	bl	1af94 <fputs@plt+0x9e4c>
   1b06c:	cmp	r0, #0
   1b070:	popne	{r4, r5, r6, pc}
   1b074:	ldrh	r3, [r5, #12]
   1b078:	orr	r4, r4, r3
   1b07c:	strh	r4, [r5, #12]
   1b080:	pop	{r4, r5, r6, pc}
   1b084:	cmp	r1, r5
   1b088:	ldrhne	lr, [r1, #10]
   1b08c:	ldr	r1, [r1, #4]
   1b090:	orrne	r3, r3, lr
   1b094:	cmp	r1, #0
   1b098:	bne	1b084 <fputs@plt+0x9f3c>
   1b09c:	tst	r3, r4
   1b0a0:	beq	1b0d4 <fputs@plt+0x9f8c>
   1b0a4:	ldrh	r3, [r5, #12]
   1b0a8:	mvn	r4, r4
   1b0ac:	sxth	r4, r4
   1b0b0:	and	r3, r3, r4
   1b0b4:	strh	r3, [r5, #12]
   1b0b8:	ldrh	r3, [r5, #10]
   1b0bc:	and	r4, r4, r3
   1b0c0:	mov	r0, #0
   1b0c4:	strh	r4, [r5, #10]
   1b0c8:	pop	{r4, r5, r6, pc}
   1b0cc:	mov	r3, #0
   1b0d0:	b	1b094 <fputs@plt+0x9f4c>
   1b0d4:	mov	r3, r2
   1b0d8:	mov	r1, #2
   1b0dc:	ldr	r0, [r0, #8]
   1b0e0:	add	r2, ip, #120	; 0x78
   1b0e4:	bl	1af94 <fputs@plt+0x9e4c>
   1b0e8:	cmp	r0, #0
   1b0ec:	popne	{r4, r5, r6, pc}
   1b0f0:	b	1b0a4 <fputs@plt+0x9f5c>
   1b0f4:	ldrh	lr, [r1, #12]
   1b0f8:	tst	r4, lr
   1b0fc:	bne	1b164 <fputs@plt+0xa01c>
   1b100:	ldrh	lr, [r1, #10]
   1b104:	ldr	r1, [r1, #4]
   1b108:	orr	r3, r3, lr
   1b10c:	cmp	r1, #0
   1b110:	bne	1b0f4 <fputs@plt+0x9fac>
   1b114:	tst	r3, r4
   1b118:	bne	1b134 <fputs@plt+0x9fec>
   1b11c:	mov	r3, r2
   1b120:	add	r2, ip, #120	; 0x78
   1b124:	ldr	r0, [r0, #8]
   1b128:	bl	1af94 <fputs@plt+0x9e4c>
   1b12c:	cmp	r0, #0
   1b130:	popne	{r4, r5, r6, pc}
   1b134:	ldrh	r3, [r5, #10]
   1b138:	orr	r4, r4, r3
   1b13c:	b	1b0c0 <fputs@plt+0x9f78>
   1b140:	mov	r3, lr
   1b144:	b	1b10c <fputs@plt+0x9fc4>
   1b148:	ldrh	r3, [r1, #12]
   1b14c:	tst	r4, r3
   1b150:	bne	1b164 <fputs@plt+0xa01c>
   1b154:	ldrh	r3, [r1, #10]
   1b158:	tst	r4, r3
   1b15c:	ldreq	r1, [r1, #4]
   1b160:	beq	1b050 <fputs@plt+0x9f08>
   1b164:	mov	r0, #5
   1b168:	pop	{r4, r5, r6, pc}
   1b16c:	push	{r4, r5, r6, r7, r8, lr}
   1b170:	mov	r4, r0
   1b174:	sub	sp, sp, #128	; 0x80
   1b178:	mov	r5, r0
   1b17c:	cmp	r5, #0
   1b180:	bne	1b1c8 <fputs@plt+0xa080>
   1b184:	mov	r2, #128	; 0x80
   1b188:	mov	r1, r5
   1b18c:	mov	r0, sp
   1b190:	bl	10f20 <memset@plt>
   1b194:	cmp	r4, #0
   1b198:	bne	1b1d8 <fputs@plt+0xa090>
   1b19c:	ldr	r3, [sp]
   1b1a0:	mov	r4, #1
   1b1a4:	mov	r0, r3
   1b1a8:	ldr	r1, [sp, r4, lsl #2]
   1b1ac:	add	r4, r4, #1
   1b1b0:	bl	14310 <fputs@plt+0x31c8>
   1b1b4:	cmp	r4, #32
   1b1b8:	mov	r3, r0
   1b1bc:	bne	1b1a4 <fputs@plt+0xa05c>
   1b1c0:	add	sp, sp, #128	; 0x80
   1b1c4:	pop	{r4, r5, r6, r7, r8, pc}
   1b1c8:	ldr	r3, [r5, #32]
   1b1cc:	str	r3, [r5, #12]
   1b1d0:	mov	r5, r3
   1b1d4:	b	1b17c <fputs@plt+0xa034>
   1b1d8:	mov	r7, sp
   1b1dc:	mov	r6, #0
   1b1e0:	ldr	r8, [r4, #12]
   1b1e4:	str	r5, [r4, #12]
   1b1e8:	ldr	r0, [r7], #4
   1b1ec:	cmp	r0, #0
   1b1f0:	bne	1b208 <fputs@plt+0xa0c0>
   1b1f4:	add	r3, sp, #128	; 0x80
   1b1f8:	add	r6, r3, r6, lsl #2
   1b1fc:	str	r4, [r6, #-128]	; 0xffffff80
   1b200:	mov	r4, r8
   1b204:	b	1b194 <fputs@plt+0xa04c>
   1b208:	mov	r1, r4
   1b20c:	add	r6, r6, #1
   1b210:	bl	14310 <fputs@plt+0x31c8>
   1b214:	cmp	r6, #31
   1b218:	mov	r4, r0
   1b21c:	str	r5, [r7, #-4]
   1b220:	bne	1b1e8 <fputs@plt+0xa0a0>
   1b224:	mov	r1, r0
   1b228:	ldr	r0, [sp, #124]	; 0x7c
   1b22c:	bl	14310 <fputs@plt+0x31c8>
   1b230:	str	r0, [sp, #124]	; 0x7c
   1b234:	b	1b200 <fputs@plt+0xa0b8>
   1b238:	ldr	r3, [r0, #44]	; 0x2c
   1b23c:	cmp	r3, #0
   1b240:	bxeq	lr
   1b244:	push	{r4, r5, r6, lr}
   1b248:	mov	r4, r0
   1b24c:	mov	r5, r1
   1b250:	ldr	r0, [r0]
   1b254:	cmp	r0, #0
   1b258:	bne	1b2b8 <fputs@plt+0xa170>
   1b25c:	cmp	r5, #0
   1b260:	ldr	r6, [pc, #108]	; 1b2d4 <fputs@plt+0xa18c>
   1b264:	bne	1b2a4 <fputs@plt+0xa15c>
   1b268:	ldr	r3, [r4, #12]
   1b26c:	cmp	r3, #0
   1b270:	beq	1b2a4 <fputs@plt+0xa15c>
   1b274:	mov	r2, r5
   1b278:	mov	r1, #1
   1b27c:	ldr	r0, [r4, #44]	; 0x2c
   1b280:	ldr	r3, [r6, #136]	; 0x88
   1b284:	blx	r3
   1b288:	cmp	r0, #0
   1b28c:	beq	1b2a4 <fputs@plt+0xa15c>
   1b290:	mov	r1, r5
   1b294:	ldr	r0, [r0]
   1b298:	mov	r5, #1
   1b29c:	ldr	r2, [r4, #24]
   1b2a0:	bl	10f20 <memset@plt>
   1b2a4:	add	r1, r5, #1
   1b2a8:	ldr	r0, [r4, #44]	; 0x2c
   1b2ac:	ldr	r3, [r6, #148]	; 0x94
   1b2b0:	pop	{r4, r5, r6, lr}
   1b2b4:	bx	r3
   1b2b8:	ldr	r3, [r0, #20]
   1b2bc:	ldr	r6, [r0, #32]
   1b2c0:	cmp	r3, r5
   1b2c4:	bls	1b2cc <fputs@plt+0xa184>
   1b2c8:	bl	18bb8 <fputs@plt+0x7a70>
   1b2cc:	mov	r0, r6
   1b2d0:	b	1b254 <fputs@plt+0xa10c>
   1b2d4:	andeq	fp, r8, r0, lsr r1
   1b2d8:	push	{r4, r5, r6, r7, r8, lr}
   1b2dc:	mov	r4, r0
   1b2e0:	mov	r8, r1
   1b2e4:	ldrb	r3, [r0]
   1b2e8:	cmp	r3, #48	; 0x30
   1b2ec:	bne	1b318 <fputs@plt+0xa1d0>
   1b2f0:	ldrb	r3, [r0, #1]
   1b2f4:	and	r3, r3, #223	; 0xdf
   1b2f8:	cmp	r3, #88	; 0x58
   1b2fc:	bne	1b318 <fputs@plt+0xa1d0>
   1b300:	ldr	r6, [pc, #200]	; 1b3d0 <fputs@plt+0xa288>
   1b304:	ldrb	r3, [r0, #2]
   1b308:	add	r3, r6, r3
   1b30c:	ldrb	r3, [r3, #320]	; 0x140
   1b310:	tst	r3, #8
   1b314:	bne	1b39c <fputs@plt+0xa254>
   1b318:	mov	r0, r4
   1b31c:	bl	16878 <fputs@plt+0x5730>
   1b320:	mov	r2, r0
   1b324:	mov	r1, r8
   1b328:	mov	r0, r4
   1b32c:	mov	r3, #1
   1b330:	pop	{r4, r5, r6, r7, r8, lr}
   1b334:	b	13598 <fputs@plt+0x2450>
   1b338:	add	r2, r2, #1
   1b33c:	ldrb	r3, [r4, r2]
   1b340:	cmp	r3, #48	; 0x30
   1b344:	beq	1b338 <fputs@plt+0xa1f0>
   1b348:	mov	r5, #0
   1b34c:	add	r7, r4, r2
   1b350:	mov	r1, r5
   1b354:	mov	ip, r7
   1b358:	sub	r3, r7, r4
   1b35c:	ldrb	r0, [ip]
   1b360:	add	r7, r7, #1
   1b364:	add	lr, r6, r0
   1b368:	ldrb	lr, [lr, #320]	; 0x140
   1b36c:	tst	lr, #8
   1b370:	bne	1b3a4 <fputs@plt+0xa25c>
   1b374:	str	r5, [r8]
   1b378:	str	r1, [r8, #4]
   1b37c:	ldrb	r1, [ip]
   1b380:	cmp	r1, #0
   1b384:	bne	1b3c8 <fputs@plt+0xa280>
   1b388:	sub	r0, r3, r2
   1b38c:	cmp	r0, #16
   1b390:	movle	r0, #0
   1b394:	movgt	r0, #1
   1b398:	pop	{r4, r5, r6, r7, r8, pc}
   1b39c:	mov	r2, #2
   1b3a0:	b	1b33c <fputs@plt+0xa1f4>
   1b3a4:	bl	13a1c <fputs@plt+0x28d4>
   1b3a8:	lsl	r3, r1, #4
   1b3ac:	uxtb	r0, r0
   1b3b0:	mov	r1, #0
   1b3b4:	lsl	ip, r5, #4
   1b3b8:	orr	r3, r3, r5, lsr #28
   1b3bc:	adds	r5, ip, r0
   1b3c0:	adc	r1, r3, r1
   1b3c4:	b	1b354 <fputs@plt+0xa20c>
   1b3c8:	mov	r0, #1
   1b3cc:	pop	{r4, r5, r6, r7, r8, pc}
   1b3d0:			; <UNDEFINED> instruction: 0x00072ab0
   1b3d4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3d8:	subs	r6, r1, #0
   1b3dc:	ldr	r4, [pc, #164]	; 1b488 <fputs@plt+0xa340>
   1b3e0:	bne	1b414 <fputs@plt+0xa2cc>
   1b3e4:	mov	r3, r4
   1b3e8:	mov	r0, r6
   1b3ec:	ldr	r2, [r3, #8]
   1b3f0:	add	r0, r0, #1
   1b3f4:	add	r3, r3, #12
   1b3f8:	cmp	r2, #0
   1b3fc:	strne	r2, [r3, #-8]
   1b400:	cmp	r0, #28
   1b404:	bne	1b3ec <fputs@plt+0xa2a4>
   1b408:	mov	r0, #0
   1b40c:	add	sp, sp, #4
   1b410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b414:	sub	r7, r4, #272	; 0x110
   1b418:	mov	r8, r2
   1b41c:	mov	r5, #0
   1b420:	mov	fp, #12
   1b424:	mov	r9, r7
   1b428:	mul	sl, fp, r5
   1b42c:	mov	r0, r6
   1b430:	ldr	r1, [sl, r4]
   1b434:	bl	11124 <strcmp@plt>
   1b438:	cmp	r0, #0
   1b43c:	bne	1b474 <fputs@plt+0xa32c>
   1b440:	add	r3, r7, sl
   1b444:	ldr	r2, [r3, #280]	; 0x118
   1b448:	cmp	r2, #0
   1b44c:	ldreq	r2, [r3, #276]	; 0x114
   1b450:	streq	r2, [r3, #280]	; 0x118
   1b454:	cmp	r8, #0
   1b458:	moveq	r3, #12
   1b45c:	mlaeq	r3, r3, r5, r9
   1b460:	ldreq	r8, [r3, #280]	; 0x118
   1b464:	mov	r3, #12
   1b468:	mla	r5, r3, r5, r9
   1b46c:	str	r8, [r5, #276]	; 0x114
   1b470:	b	1b40c <fputs@plt+0xa2c4>
   1b474:	add	r5, r5, #1
   1b478:	cmp	r5, #28
   1b47c:	bne	1b428 <fputs@plt+0xa2e0>
   1b480:	mov	r0, #12
   1b484:	b	1b40c <fputs@plt+0xa2c4>
   1b488:	andeq	fp, r8, r0, asr #4
   1b48c:	orrs	r3, r0, r1
   1b490:	beq	1b524 <fputs@plt+0xa3dc>
   1b494:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b498:	clz	r4, r1
   1b49c:	cmp	r0, #0
   1b4a0:	lsr	r4, r4, #5
   1b4a4:	moveq	r4, #1
   1b4a8:	cmp	r4, #0
   1b4ac:	bne	1b52c <fputs@plt+0xa3e4>
   1b4b0:	ldr	r7, [r0]
   1b4b4:	ldr	r3, [r1]
   1b4b8:	cmp	r7, r3
   1b4bc:	bne	1b52c <fputs@plt+0xa3e4>
   1b4c0:	mov	r6, r2
   1b4c4:	mov	r8, r1
   1b4c8:	mov	r5, r0
   1b4cc:	mov	r9, #20
   1b4d0:	cmp	r7, r4
   1b4d4:	bgt	1b4e0 <fputs@plt+0xa398>
   1b4d8:	mov	r0, #0
   1b4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b4e0:	ldr	r2, [r5, #4]
   1b4e4:	mul	r3, r9, r4
   1b4e8:	add	lr, r2, r3
   1b4ec:	ldr	r0, [r2, r3]
   1b4f0:	ldr	r2, [r8, #4]
   1b4f4:	add	ip, r2, r3
   1b4f8:	ldr	r1, [r2, r3]
   1b4fc:	ldrb	r2, [lr, #12]
   1b500:	ldrb	r3, [ip, #12]
   1b504:	cmp	r2, r3
   1b508:	bne	1b52c <fputs@plt+0xa3e4>
   1b50c:	mov	r2, r6
   1b510:	bl	1b534 <fputs@plt+0xa3ec>
   1b514:	cmp	r0, #0
   1b518:	bne	1b52c <fputs@plt+0xa3e4>
   1b51c:	add	r4, r4, #1
   1b520:	b	1b4d0 <fputs@plt+0xa388>
   1b524:	mov	r0, r3
   1b528:	bx	lr
   1b52c:	mov	r0, #1
   1b530:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b534:	cmp	r1, #0
   1b538:	cmpne	r0, #0
   1b53c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b540:	mov	r6, r1
   1b544:	bne	1b55c <fputs@plt+0xa414>
   1b548:	cmp	r0, r1
   1b54c:	movne	r0, #2
   1b550:	moveq	r0, #0
   1b554:	add	sp, sp, #4
   1b558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b55c:	ldr	r4, [r0, #4]
   1b560:	ldr	sl, [r1, #4]
   1b564:	orr	r9, r4, sl
   1b568:	tst	r9, #1024	; 0x400
   1b56c:	beq	1b58c <fputs@plt+0xa444>
   1b570:	and	r4, r4, sl
   1b574:	tst	r4, #1024	; 0x400
   1b578:	beq	1b618 <fputs@plt+0xa4d0>
   1b57c:	ldr	r3, [r0, #8]
   1b580:	ldr	r0, [r1, #8]
   1b584:	cmp	r3, r0
   1b588:	b	1b54c <fputs@plt+0xa404>
   1b58c:	ldrb	r7, [r0]
   1b590:	mov	r8, r2
   1b594:	mov	r5, r0
   1b598:	ldrb	fp, [r1]
   1b59c:	cmp	r7, fp
   1b5a0:	beq	1b5e8 <fputs@plt+0xa4a0>
   1b5a4:	cmp	r7, #95	; 0x5f
   1b5a8:	bne	1b5c0 <fputs@plt+0xa478>
   1b5ac:	ldr	r0, [r0, #12]
   1b5b0:	bl	1b534 <fputs@plt+0xa3ec>
   1b5b4:	cmp	r0, #1
   1b5b8:	movle	r0, #1
   1b5bc:	ble	1b554 <fputs@plt+0xa40c>
   1b5c0:	cmp	fp, #95	; 0x5f
   1b5c4:	bne	1b618 <fputs@plt+0xa4d0>
   1b5c8:	mov	r2, r8
   1b5cc:	mov	r0, r5
   1b5d0:	ldr	r1, [r6, #12]
   1b5d4:	bl	1b534 <fputs@plt+0xa3ec>
   1b5d8:	cmp	r0, #1
   1b5dc:	movgt	r0, #2
   1b5e0:	movle	r0, #1
   1b5e4:	b	1b554 <fputs@plt+0xa40c>
   1b5e8:	and	r3, r7, #253	; 0xfd
   1b5ec:	cmp	r3, #152	; 0x98
   1b5f0:	beq	1b63c <fputs@plt+0xa4f4>
   1b5f4:	ldr	r0, [r0, #8]
   1b5f8:	cmp	r0, #0
   1b5fc:	beq	1b63c <fputs@plt+0xa4f4>
   1b600:	cmp	r7, #151	; 0x97
   1b604:	ldr	r1, [r1, #8]
   1b608:	bne	1b620 <fputs@plt+0xa4d8>
   1b60c:	bl	12f2c <fputs@plt+0x1de4>
   1b610:	cmp	r0, #0
   1b614:	beq	1b63c <fputs@plt+0xa4f4>
   1b618:	mov	r0, #2
   1b61c:	b	1b554 <fputs@plt+0xa40c>
   1b620:	bl	11124 <strcmp@plt>
   1b624:	cmp	r0, #0
   1b628:	beq	1b63c <fputs@plt+0xa4f4>
   1b62c:	cmp	r7, #95	; 0x5f
   1b630:	movne	r0, #2
   1b634:	moveq	r0, #1
   1b638:	b	1b554 <fputs@plt+0xa40c>
   1b63c:	eor	r4, r4, sl
   1b640:	ands	r0, r4, #16
   1b644:	bne	1b618 <fputs@plt+0xa4d0>
   1b648:	tst	r9, #16384	; 0x4000
   1b64c:	bne	1b554 <fputs@plt+0xa40c>
   1b650:	tst	r9, #2048	; 0x800
   1b654:	bne	1b618 <fputs@plt+0xa4d0>
   1b658:	mov	r2, r8
   1b65c:	ldr	r0, [r5, #12]
   1b660:	ldr	r1, [r6, #12]
   1b664:	bl	1b534 <fputs@plt+0xa3ec>
   1b668:	cmp	r0, #0
   1b66c:	bne	1b618 <fputs@plt+0xa4d0>
   1b670:	mov	r2, r8
   1b674:	ldr	r0, [r5, #16]
   1b678:	ldr	r1, [r6, #16]
   1b67c:	bl	1b534 <fputs@plt+0xa3ec>
   1b680:	cmp	r0, #0
   1b684:	bne	1b618 <fputs@plt+0xa4d0>
   1b688:	mov	r2, r8
   1b68c:	ldr	r0, [r5, #20]
   1b690:	ldr	r1, [r6, #20]
   1b694:	bl	1b48c <fputs@plt+0xa344>
   1b698:	cmp	r0, #0
   1b69c:	bne	1b618 <fputs@plt+0xa4d0>
   1b6a0:	subs	r7, r7, #97	; 0x61
   1b6a4:	eor	r9, r9, #8192	; 0x2000
   1b6a8:	movne	r7, #1
   1b6ac:	ands	r3, r7, r9, lsr #13
   1b6b0:	beq	1b554 <fputs@plt+0xa40c>
   1b6b4:	ldrsh	r2, [r5, #32]
   1b6b8:	ldrsh	r3, [r6, #32]
   1b6bc:	cmp	r2, r3
   1b6c0:	bne	1b618 <fputs@plt+0xa4d0>
   1b6c4:	ldr	r2, [r5, #28]
   1b6c8:	ldr	r3, [r6, #28]
   1b6cc:	cmp	r2, r3
   1b6d0:	beq	1b554 <fputs@plt+0xa40c>
   1b6d4:	mvn	r3, r3
   1b6d8:	lsr	r3, r3, #31
   1b6dc:	cmp	r8, r2
   1b6e0:	moveq	r8, r3
   1b6e4:	orrne	r8, r3, #1
   1b6e8:	cmp	r8, #0
   1b6ec:	movne	r0, #2
   1b6f0:	b	1b554 <fputs@plt+0xa40c>
   1b6f4:	push	{r4, r5, r6, lr}
   1b6f8:	mov	r4, r0
   1b6fc:	mov	r5, r1
   1b700:	mov	r6, r2
   1b704:	bl	1b534 <fputs@plt+0xa3ec>
   1b708:	cmp	r0, #0
   1b70c:	beq	1b788 <fputs@plt+0xa640>
   1b710:	ldrb	r3, [r5]
   1b714:	cmp	r3, #71	; 0x47
   1b718:	bne	1b750 <fputs@plt+0xa608>
   1b71c:	mov	r2, r6
   1b720:	mov	r0, r4
   1b724:	ldr	r1, [r5, #12]
   1b728:	bl	1b6f4 <fputs@plt+0xa5ac>
   1b72c:	cmp	r0, #0
   1b730:	bne	1b788 <fputs@plt+0xa640>
   1b734:	mov	r2, r6
   1b738:	mov	r0, r4
   1b73c:	ldr	r1, [r5, #16]
   1b740:	bl	1b6f4 <fputs@plt+0xa5ac>
   1b744:	adds	r0, r0, #0
   1b748:	movne	r0, #1
   1b74c:	pop	{r4, r5, r6, pc}
   1b750:	cmp	r3, #77	; 0x4d
   1b754:	bne	1b790 <fputs@plt+0xa648>
   1b758:	mov	r2, r6
   1b75c:	ldr	r0, [r4, #12]
   1b760:	ldr	r1, [r5, #12]
   1b764:	bl	1b534 <fputs@plt+0xa3ec>
   1b768:	cmp	r0, #0
   1b76c:	bne	1b790 <fputs@plt+0xa648>
   1b770:	ldrb	r0, [r4]
   1b774:	cmp	r0, #76	; 0x4c
   1b778:	cmpne	r0, #73	; 0x49
   1b77c:	movne	r0, #1
   1b780:	moveq	r0, #0
   1b784:	pop	{r4, r5, r6, pc}
   1b788:	mov	r0, #1
   1b78c:	pop	{r4, r5, r6, pc}
   1b790:	mov	r0, #0
   1b794:	pop	{r4, r5, r6, pc}
   1b798:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b79c:	mov	r6, r0
   1b7a0:	mov	r5, r1
   1b7a4:	mov	r4, r2
   1b7a8:	ldrb	r3, [r4]
   1b7ac:	cmp	r3, #72	; 0x48
   1b7b0:	beq	1b7d4 <fputs@plt+0xa68c>
   1b7b4:	mov	sl, #48	; 0x30
   1b7b8:	ldr	r8, [r5, #12]
   1b7bc:	ldr	r9, [r5, #20]
   1b7c0:	mov	r5, #0
   1b7c4:	cmp	r8, r5
   1b7c8:	bgt	1b7f4 <fputs@plt+0xa6ac>
   1b7cc:	mov	r0, #0
   1b7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7d4:	mov	r1, r5
   1b7d8:	mov	r0, r6
   1b7dc:	ldr	r2, [r4, #12]
   1b7e0:	bl	1b798 <fputs@plt+0xa650>
   1b7e4:	cmp	r0, #0
   1b7e8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7ec:	ldr	r4, [r4, #16]
   1b7f0:	b	1b7a8 <fputs@plt+0xa660>
   1b7f4:	mul	r3, sl, r5
   1b7f8:	mov	r2, r6
   1b7fc:	mov	r1, r4
   1b800:	ldr	r7, [r9, r3]
   1b804:	mov	r0, r7
   1b808:	bl	1b6f4 <fputs@plt+0xa5ac>
   1b80c:	cmp	r0, #0
   1b810:	beq	1b82c <fputs@plt+0xa6e4>
   1b814:	ldr	r3, [r7, #4]
   1b818:	tst	r3, #1
   1b81c:	beq	1b834 <fputs@plt+0xa6ec>
   1b820:	ldrsh	r3, [r7, #36]	; 0x24
   1b824:	cmp	r3, r6
   1b828:	beq	1b834 <fputs@plt+0xa6ec>
   1b82c:	add	r5, r5, #1
   1b830:	b	1b7c4 <fputs@plt+0xa67c>
   1b834:	mov	r0, #1
   1b838:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b83c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b840:	ldr	r6, [sp, #40]	; 0x28
   1b844:	ldrb	r1, [r6]
   1b848:	cmp	r1, #152	; 0x98
   1b84c:	bne	1b874 <fputs@plt+0xa72c>
   1b850:	ldr	r3, [r6, #28]
   1b854:	ldr	r2, [sp, #44]	; 0x2c
   1b858:	str	r3, [r2]
   1b85c:	ldrsh	r3, [r6, #32]
   1b860:	ldr	r2, [sp, #48]	; 0x30
   1b864:	str	r3, [r2]
   1b868:	mov	r0, #1
   1b86c:	add	sp, sp, #4
   1b870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b874:	orrs	r1, r2, r3
   1b878:	beq	1b898 <fputs@plt+0xa750>
   1b87c:	subs	ip, r2, #1
   1b880:	sbc	r1, r3, #0
   1b884:	and	r4, ip, r2
   1b888:	and	r5, r1, r3
   1b88c:	orrs	r1, r4, r5
   1b890:	moveq	r1, #0
   1b894:	beq	1b8b8 <fputs@plt+0xa770>
   1b898:	mov	r0, #0
   1b89c:	b	1b86c <fputs@plt+0xa724>
   1b8a0:	lsr	ip, r2, #1
   1b8a4:	add	r1, r1, #1
   1b8a8:	lsr	lr, r3, #1
   1b8ac:	orr	ip, ip, r3, lsl #31
   1b8b0:	mov	r3, lr
   1b8b4:	mov	r2, ip
   1b8b8:	cmp	r3, #0
   1b8bc:	cmpeq	r2, #1
   1b8c0:	bhi	1b8a0 <fputs@plt+0xa758>
   1b8c4:	mov	r3, #72	; 0x48
   1b8c8:	mov	fp, #20
   1b8cc:	mla	r1, r3, r1, r0
   1b8d0:	ldr	r3, [r1, #24]
   1b8d4:	ldr	r7, [r1, #52]	; 0x34
   1b8d8:	ldr	r4, [r3, #8]
   1b8dc:	cmp	r4, #0
   1b8e0:	beq	1b898 <fputs@plt+0xa750>
   1b8e4:	ldr	r9, [r4, #40]	; 0x28
   1b8e8:	cmp	r9, #0
   1b8ec:	ldrhne	r8, [r4, #50]	; 0x32
   1b8f0:	movne	r5, #0
   1b8f4:	bne	1b904 <fputs@plt+0xa7bc>
   1b8f8:	ldr	r4, [r4, #20]
   1b8fc:	b	1b8dc <fputs@plt+0xa794>
   1b900:	add	r5, r5, #1
   1b904:	cmp	r5, r8
   1b908:	bge	1b8f8 <fputs@plt+0xa7b0>
   1b90c:	ldr	r1, [r4, #4]
   1b910:	lsl	r2, r5, #1
   1b914:	ldrsh	sl, [r1, r2]
   1b918:	cmn	sl, #2
   1b91c:	bne	1b900 <fputs@plt+0xa7b8>
   1b920:	ldr	r0, [r9, #4]
   1b924:	mul	r1, fp, r5
   1b928:	mov	r2, r7
   1b92c:	ldr	r1, [r0, r1]
   1b930:	mov	r0, r6
   1b934:	bl	1b534 <fputs@plt+0xa3ec>
   1b938:	cmp	r0, #0
   1b93c:	bne	1b900 <fputs@plt+0xa7b8>
   1b940:	ldr	r3, [sp, #44]	; 0x2c
   1b944:	str	r7, [r3]
   1b948:	ldr	r3, [sp, #48]	; 0x30
   1b94c:	str	sl, [r3]
   1b950:	b	1b868 <fputs@plt+0xa720>
   1b954:	ldrb	r3, [r0, #16]
   1b958:	cmp	r3, r1
   1b95c:	bne	1b970 <fputs@plt+0xa828>
   1b960:	mov	r0, #0
   1b964:	bx	lr
   1b968:	mov	r0, #0
   1b96c:	pop	{r4, pc}
   1b970:	cmp	r1, #1
   1b974:	strbeq	r1, [r0, #16]
   1b978:	beq	1b960 <fputs@plt+0xa818>
   1b97c:	ldr	r3, [pc, #64]	; 1b9c4 <fputs@plt+0xa87c>
   1b980:	push	{r4, lr}
   1b984:	mov	r4, r0
   1b988:	ldr	r0, [r0, #24]
   1b98c:	ldr	r3, [r3, #504]	; 0x1f8
   1b990:	blx	r3
   1b994:	cmp	r0, #0
   1b998:	bge	1b9b8 <fputs@plt+0xa870>
   1b99c:	bl	1113c <__errno_location@plt>
   1b9a0:	ldr	r3, [r0]
   1b9a4:	cmp	r3, #2
   1b9a8:	beq	1b968 <fputs@plt+0xa820>
   1b9ac:	movw	r0, #2058	; 0x80a
   1b9b0:	str	r3, [r4, #20]
   1b9b4:	pop	{r4, pc}
   1b9b8:	mov	r0, #0
   1b9bc:	strb	r0, [r4, #16]
   1b9c0:	pop	{r4, pc}
   1b9c4:	andeq	fp, r8, r0, lsr r1
   1b9c8:	ldr	r3, [pc, #88]	; 1ba28 <fputs@plt+0xa8e0>
   1b9cc:	push	{r4, r5, lr}
   1b9d0:	sub	sp, sp, #108	; 0x6c
   1b9d4:	mov	r5, r0
   1b9d8:	mov	r4, r1
   1b9dc:	mov	r1, sp
   1b9e0:	ldr	r0, [r0, #12]
   1b9e4:	ldr	r3, [r3, #336]	; 0x150
   1b9e8:	blx	r3
   1b9ec:	cmp	r0, #0
   1b9f0:	beq	1ba0c <fputs@plt+0xa8c4>
   1b9f4:	bl	1113c <__errno_location@plt>
   1b9f8:	ldr	r3, [r0]
   1b9fc:	movw	r0, #1802	; 0x70a
   1ba00:	str	r3, [r5, #20]
   1ba04:	add	sp, sp, #108	; 0x6c
   1ba08:	pop	{r4, r5, pc}
   1ba0c:	ldrd	r2, [sp, #48]	; 0x30
   1ba10:	cmp	r3, #0
   1ba14:	cmpeq	r2, #1
   1ba18:	moveq	r2, #0
   1ba1c:	moveq	r3, #0
   1ba20:	strd	r2, [r4]
   1ba24:	b	1ba04 <fputs@plt+0xa8bc>
   1ba28:	andeq	fp, r8, r0, lsr r1
   1ba2c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1ba30:	mov	r6, r0
   1ba34:	mov	r8, r2
   1ba38:	mov	r9, r3
   1ba3c:	mov	r7, #0
   1ba40:	ldr	r4, [sp, #44]	; 0x2c
   1ba44:	ldr	sl, [pc, #112]	; 1babc <fputs@plt+0xa974>
   1ba48:	ubfx	r4, r4, #0, #17
   1ba4c:	mov	r3, r9
   1ba50:	mov	r2, r8
   1ba54:	str	r7, [sp]
   1ba58:	mov	r0, r6
   1ba5c:	bl	11040 <lseek64@plt>
   1ba60:	cmp	r0, #0
   1ba64:	sbcs	r3, r1, #0
   1ba68:	blt	1bab4 <fputs@plt+0xa96c>
   1ba6c:	mov	r2, r4
   1ba70:	mov	r0, r6
   1ba74:	ldr	r1, [sp, #40]	; 0x28
   1ba78:	ldr	r3, [sl, #408]	; 0x198
   1ba7c:	blx	r3
   1ba80:	subs	r5, r0, #0
   1ba84:	bge	1baa8 <fputs@plt+0xa960>
   1ba88:	bl	1113c <__errno_location@plt>
   1ba8c:	ldr	r3, [r0]
   1ba90:	cmp	r3, #4
   1ba94:	beq	1ba4c <fputs@plt+0xa904>
   1ba98:	bl	1113c <__errno_location@plt>
   1ba9c:	ldr	r2, [r0]
   1baa0:	ldr	r3, [sp, #48]	; 0x30
   1baa4:	str	r2, [r3]
   1baa8:	mov	r0, r5
   1baac:	add	sp, sp, #8
   1bab0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bab4:	mvn	r5, #0
   1bab8:	b	1ba98 <fputs@plt+0xa950>
   1babc:	andeq	fp, r8, r0, lsr r1
   1bac0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1bac4:	rev	r2, r2
   1bac8:	rev	r1, r1
   1bacc:	ldr	r5, [sp, #32]
   1bad0:	stm	r5, {r1, r2}
   1bad4:	add	ip, r5, #8
   1bad8:	ldr	r2, [r0, #104]	; 0x68
   1badc:	cmp	r2, #0
   1bae0:	bne	1bb60 <fputs@plt+0xaa18>
   1bae4:	mov	r2, r0
   1bae8:	mov	r8, r3
   1baec:	ldr	r3, [r2, #84]!	; 0x54
   1baf0:	add	r7, r0, #76	; 0x4c
   1baf4:	mov	r4, r0
   1baf8:	mov	r1, r5
   1bafc:	str	r3, [r5, #8]
   1bb00:	ldr	r3, [r2, #4]
   1bb04:	mov	r2, #8
   1bb08:	str	r3, [ip, #4]
   1bb0c:	mov	r3, r7
   1bb10:	ldrb	r6, [r0, #65]	; 0x41
   1bb14:	str	r7, [sp]
   1bb18:	clz	r6, r6
   1bb1c:	lsr	r6, r6, #5
   1bb20:	mov	r0, r6
   1bb24:	bl	147d8 <fputs@plt+0x3690>
   1bb28:	mov	r3, r7
   1bb2c:	mov	r1, r8
   1bb30:	str	r7, [sp]
   1bb34:	mov	r0, r6
   1bb38:	ldr	r2, [r4, #36]	; 0x24
   1bb3c:	bl	147d8 <fputs@plt+0x3690>
   1bb40:	ldr	r3, [r4, #76]	; 0x4c
   1bb44:	rev	r3, r3
   1bb48:	str	r3, [r5, #16]
   1bb4c:	ldr	r3, [r4, #80]	; 0x50
   1bb50:	rev	r3, r3
   1bb54:	str	r3, [r5, #20]
   1bb58:	add	sp, sp, #8
   1bb5c:	pop	{r4, r5, r6, r7, r8, pc}
   1bb60:	mov	r2, #16
   1bb64:	mov	r1, #0
   1bb68:	mov	r0, ip
   1bb6c:	add	sp, sp, #8
   1bb70:	pop	{r4, r5, r6, r7, r8, lr}
   1bb74:	b	10f20 <memset@plt>
   1bb78:	push	{r4, r5, r6, r7, r8, lr}
   1bb7c:	sub	sp, sp, #32
   1bb80:	mov	r5, r0
   1bb84:	add	r8, sp, #8
   1bb88:	ldr	r7, [r1, #4]
   1bb8c:	str	r8, [sp]
   1bb90:	ldr	r4, [sp, #56]	; 0x38
   1bb94:	ldr	r6, [sp, #60]	; 0x3c
   1bb98:	mov	r3, r7
   1bb9c:	ldr	r0, [r0]
   1bba0:	ldr	r1, [r1, #20]
   1bba4:	bl	1bac0 <fputs@plt+0xa978>
   1bba8:	mov	r2, #24
   1bbac:	mov	r1, r8
   1bbb0:	stm	sp, {r4, r6}
   1bbb4:	mov	r0, r5
   1bbb8:	bl	14944 <fputs@plt+0x37fc>
   1bbbc:	cmp	r0, #0
   1bbc0:	bne	1bbe0 <fputs@plt+0xaa98>
   1bbc4:	adds	r4, r4, #24
   1bbc8:	mov	r1, r7
   1bbcc:	ldr	r2, [r5, #20]
   1bbd0:	adc	r6, r6, #0
   1bbd4:	mov	r0, r5
   1bbd8:	stm	sp, {r4, r6}
   1bbdc:	bl	14944 <fputs@plt+0x37fc>
   1bbe0:	add	sp, sp, #32
   1bbe4:	pop	{r4, r5, r6, r7, r8, pc}
   1bbe8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bbec:	mov	r6, r0
   1bbf0:	mov	r9, r1
   1bbf4:	mov	r7, r2
   1bbf8:	ldrsh	r8, [r0, #70]	; 0x46
   1bbfc:	mov	r0, #0
   1bc00:	cmp	r0, r8
   1bc04:	blt	1bc10 <fputs@plt+0xaac8>
   1bc08:	mov	r0, #0
   1bc0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc10:	ldr	r3, [r6, #64]	; 0x40
   1bc14:	add	r4, r0, #1
   1bc18:	ldr	r5, [r3, r0, lsl #2]
   1bc1c:	cmp	r5, #0
   1bc20:	beq	1bc50 <fputs@plt+0xab08>
   1bc24:	mov	r2, r7
   1bc28:	mov	r1, r9
   1bc2c:	mov	r0, r5
   1bc30:	bl	110d0 <strncmp@plt>
   1bc34:	cmp	r0, #0
   1bc38:	bne	1bc50 <fputs@plt+0xab08>
   1bc3c:	ldrb	r3, [r5, r7]
   1bc40:	cmp	r3, #0
   1bc44:	bne	1bc50 <fputs@plt+0xab08>
   1bc48:	mov	r0, r4
   1bc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc50:	mov	r0, r4
   1bc54:	b	1bc00 <fputs@plt+0xaab8>
   1bc58:	mov	r0, #0
   1bc5c:	bx	lr
   1bc60:	cmp	r0, #13
   1bc64:	beq	1bcac <fputs@plt+0xab64>
   1bc68:	bgt	1bc8c <fputs@plt+0xab44>
   1bc6c:	cmp	r0, #4
   1bc70:	beq	1bcac <fputs@plt+0xab64>
   1bc74:	cmp	r0, #11
   1bc78:	beq	1bcac <fputs@plt+0xab64>
   1bc7c:	cmp	r0, #1
   1bc80:	movw	r0, #3850	; 0xf0a
   1bc84:	moveq	r0, #3
   1bc88:	bx	lr
   1bc8c:	cmp	r0, #37	; 0x25
   1bc90:	beq	1bcac <fputs@plt+0xab64>
   1bc94:	cmp	r0, #110	; 0x6e
   1bc98:	beq	1bcac <fputs@plt+0xab64>
   1bc9c:	cmp	r0, #16
   1bca0:	movw	r0, #3850	; 0xf0a
   1bca4:	moveq	r0, #5
   1bca8:	bx	lr
   1bcac:	mov	r0, #5
   1bcb0:	bx	lr
   1bcb4:	push	{r4, r5, r6, lr}
   1bcb8:	mov	r4, r0
   1bcbc:	mov	r5, r1
   1bcc0:	ldrb	r3, [r0, #16]
   1bcc4:	ldr	r0, [r0, #24]
   1bcc8:	cmp	r3, #0
   1bccc:	beq	1bce4 <fputs@plt+0xab9c>
   1bcd0:	mov	r1, #0
   1bcd4:	strb	r5, [r4, #16]
   1bcd8:	bl	110e8 <utimes@plt>
   1bcdc:	mov	r0, #0
   1bce0:	pop	{r4, r5, r6, pc}
   1bce4:	ldr	r3, [pc, #68]	; 1bd30 <fputs@plt+0xabe8>
   1bce8:	movw	r1, #511	; 0x1ff
   1bcec:	ldr	r3, [r3, #492]	; 0x1ec
   1bcf0:	blx	r3
   1bcf4:	cmp	r0, #0
   1bcf8:	bge	1bd20 <fputs@plt+0xabd8>
   1bcfc:	bl	1113c <__errno_location@plt>
   1bd00:	ldr	r3, [r0]
   1bd04:	cmp	r3, #17
   1bd08:	beq	1bd28 <fputs@plt+0xabe0>
   1bd0c:	mov	r0, r3
   1bd10:	bl	1bc60 <fputs@plt+0xab18>
   1bd14:	cmp	r0, #5
   1bd18:	strne	r3, [r4, #20]
   1bd1c:	pop	{r4, r5, r6, pc}
   1bd20:	strb	r5, [r4, #16]
   1bd24:	pop	{r4, r5, r6, pc}
   1bd28:	mov	r0, #5
   1bd2c:	pop	{r4, r5, r6, pc}
   1bd30:	andeq	fp, r8, r0, lsr r1
   1bd34:	push	{r4, r5, r6, r7, r8, r9, lr}
   1bd38:	sub	sp, sp, #36	; 0x24
   1bd3c:	ldrb	r2, [r0, #16]
   1bd40:	cmp	r2, r1
   1bd44:	bge	1bda8 <fputs@plt+0xac60>
   1bd48:	ldr	r7, [r0, #8]
   1bd4c:	ldrb	r3, [r7, #20]
   1bd50:	cmp	r2, r3
   1bd54:	beq	1bd74 <fputs@plt+0xac2c>
   1bd58:	cmp	r3, #2
   1bd5c:	cmpls	r1, #1
   1bd60:	beq	1bd7c <fputs@plt+0xac34>
   1bd64:	mov	r4, #5
   1bd68:	mov	r0, r4
   1bd6c:	add	sp, sp, #36	; 0x24
   1bd70:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1bd74:	cmp	r1, #1
   1bd78:	bne	1bdb0 <fputs@plt+0xac68>
   1bd7c:	sub	r3, r3, #1
   1bd80:	cmp	r3, #1
   1bd84:	bhi	1bdb0 <fputs@plt+0xac68>
   1bd88:	mov	r3, #1
   1bd8c:	strb	r3, [r0, #16]
   1bd90:	ldr	r3, [r7, #16]
   1bd94:	add	r3, r3, #1
   1bd98:	str	r3, [r7, #16]
   1bd9c:	ldr	r3, [r7, #32]
   1bda0:	add	r3, r3, #1
   1bda4:	str	r3, [r7, #32]
   1bda8:	mov	r4, #0
   1bdac:	b	1bd68 <fputs@plt+0xac20>
   1bdb0:	mov	r5, r1
   1bdb4:	mov	r6, r0
   1bdb8:	mov	r1, #0
   1bdbc:	mov	r0, #1
   1bdc0:	mov	r3, #0
   1bdc4:	cmp	r5, #1
   1bdc8:	strh	r3, [sp, #2]
   1bdcc:	strd	r0, [sp, #16]
   1bdd0:	beq	1bde0 <fputs@plt+0xac98>
   1bdd4:	cmp	r2, #2
   1bdd8:	cmpls	r5, #4
   1bddc:	bne	1bf08 <fputs@plt+0xadc0>
   1bde0:	ldr	r8, [pc, #456]	; 1bfb0 <fputs@plt+0xae68>
   1bde4:	subs	r3, r5, #1
   1bde8:	mov	r1, sp
   1bdec:	movne	r3, #1
   1bdf0:	mov	r0, r6
   1bdf4:	strh	r3, [sp]
   1bdf8:	ldr	r2, [r8, #608]	; 0x260
   1bdfc:	asr	r3, r2, #31
   1be00:	strd	r2, [sp, #8]
   1be04:	bl	18a04 <fputs@plt+0x78bc>
   1be08:	cmp	r0, #0
   1be0c:	beq	1be30 <fputs@plt+0xace8>
   1be10:	bl	1113c <__errno_location@plt>
   1be14:	ldr	r3, [r0]
   1be18:	mov	r0, r3
   1be1c:	bl	1bc60 <fputs@plt+0xab18>
   1be20:	cmp	r0, #5
   1be24:	mov	r4, r0
   1be28:	strne	r3, [r6, #20]
   1be2c:	b	1bd68 <fputs@plt+0xac20>
   1be30:	cmp	r5, #1
   1be34:	bne	1bf08 <fputs@plt+0xadc0>
   1be38:	ldr	r2, [r8, #608]	; 0x260
   1be3c:	mov	r1, sp
   1be40:	mov	r0, r6
   1be44:	add	r2, r2, #2
   1be48:	asr	r3, r2, #31
   1be4c:	strd	r2, [sp, #8]
   1be50:	movw	r2, #510	; 0x1fe
   1be54:	mov	r3, #0
   1be58:	strd	r2, [sp, #16]
   1be5c:	bl	18a04 <fputs@plt+0x78bc>
   1be60:	subs	r4, r0, #0
   1be64:	moveq	r9, r4
   1be68:	beq	1be80 <fputs@plt+0xad38>
   1be6c:	bl	1113c <__errno_location@plt>
   1be70:	ldr	r9, [r0]
   1be74:	mov	r0, r9
   1be78:	bl	1bc60 <fputs@plt+0xab18>
   1be7c:	mov	r4, r0
   1be80:	ldr	r2, [r8, #608]	; 0x260
   1be84:	mov	r1, sp
   1be88:	mov	r0, r6
   1be8c:	asr	r3, r2, #31
   1be90:	strd	r2, [sp, #8]
   1be94:	mov	r2, #1
   1be98:	mov	r3, #0
   1be9c:	strd	r2, [sp, #16]
   1bea0:	mov	r3, #2
   1bea4:	strh	r3, [sp]
   1bea8:	bl	18a04 <fputs@plt+0x78bc>
   1beac:	cmp	r0, #0
   1beb0:	beq	1bed0 <fputs@plt+0xad88>
   1beb4:	cmp	r4, #0
   1beb8:	bne	1bed8 <fputs@plt+0xad90>
   1bebc:	bl	1113c <__errno_location@plt>
   1bec0:	ldr	r9, [r0]
   1bec4:	movw	r4, #2058	; 0x80a
   1bec8:	str	r9, [r6, #20]
   1becc:	b	1bd68 <fputs@plt+0xac20>
   1bed0:	cmp	r4, #0
   1bed4:	beq	1bee4 <fputs@plt+0xad9c>
   1bed8:	cmp	r4, #5
   1bedc:	beq	1bd64 <fputs@plt+0xac1c>
   1bee0:	b	1bec8 <fputs@plt+0xad80>
   1bee4:	ldr	r3, [r7, #32]
   1bee8:	add	r3, r3, #1
   1beec:	str	r3, [r7, #32]
   1bef0:	mov	r3, #1
   1bef4:	str	r3, [r7, #16]
   1bef8:	uxtb	r5, r5
   1befc:	strb	r5, [r6, #16]
   1bf00:	strb	r5, [r7, #20]
   1bf04:	b	1bda8 <fputs@plt+0xac60>
   1bf08:	cmp	r5, #4
   1bf0c:	bne	1bf20 <fputs@plt+0xadd8>
   1bf10:	ldr	r3, [r7, #16]
   1bf14:	cmp	r3, #1
   1bf18:	movgt	r4, #5
   1bf1c:	bgt	1bfa0 <fputs@plt+0xae58>
   1bf20:	mov	r3, #1
   1bf24:	cmp	r5, #2
   1bf28:	mov	r1, sp
   1bf2c:	mov	r0, r6
   1bf30:	strh	r3, [sp]
   1bf34:	ldr	r3, [pc, #116]	; 1bfb0 <fputs@plt+0xae68>
   1bf38:	ldr	r2, [r3, #608]	; 0x260
   1bf3c:	addeq	r2, r2, #1
   1bf40:	addne	r2, r2, #2
   1bf44:	asreq	r3, r2, #31
   1bf48:	asrne	r3, r2, #31
   1bf4c:	strdeq	r2, [sp, #8]
   1bf50:	moveq	r2, #1
   1bf54:	strdne	r2, [sp, #8]
   1bf58:	movwne	r2, #510	; 0x1fe
   1bf5c:	mov	r3, #0
   1bf60:	strd	r2, [sp, #16]
   1bf64:	bl	18a04 <fputs@plt+0x78bc>
   1bf68:	cmp	r0, #0
   1bf6c:	beq	1bef8 <fputs@plt+0xadb0>
   1bf70:	bl	1113c <__errno_location@plt>
   1bf74:	ldr	r3, [r0]
   1bf78:	mov	r0, r3
   1bf7c:	bl	1bc60 <fputs@plt+0xab18>
   1bf80:	cmp	r0, #5
   1bf84:	mov	r4, r0
   1bf88:	beq	1bf98 <fputs@plt+0xae50>
   1bf8c:	cmp	r0, #0
   1bf90:	str	r3, [r6, #20]
   1bf94:	beq	1bef8 <fputs@plt+0xadb0>
   1bf98:	cmp	r5, #4
   1bf9c:	bne	1bd68 <fputs@plt+0xac20>
   1bfa0:	mov	r3, #3
   1bfa4:	strb	r3, [r6, #16]
   1bfa8:	strb	r3, [r7, #20]
   1bfac:	b	1bd68 <fputs@plt+0xac20>
   1bfb0:	andeq	fp, r8, r0, lsr r1
   1bfb4:	mov	r0, #0
   1bfb8:	bx	lr
   1bfbc:	mov	r0, #0
   1bfc0:	bx	lr
   1bfc4:	bx	lr
   1bfc8:	push	{r4, r5, r6, r7, r8, lr}
   1bfcc:	mov	r6, r1
   1bfd0:	clz	r1, r1
   1bfd4:	lsr	r1, r1, #5
   1bfd8:	cmp	r0, #0
   1bfdc:	moveq	r4, #1
   1bfe0:	movne	r4, r1
   1bfe4:	cmp	r4, #0
   1bfe8:	moveq	r5, r0
   1bfec:	moveq	r8, #20
   1bff0:	ldreq	r7, [r6]
   1bff4:	beq	1c020 <fputs@plt+0xaed8>
   1bff8:	mov	r0, #1
   1bffc:	pop	{r4, r5, r6, r7, r8, pc}
   1c000:	ldr	r3, [r6, #4]
   1c004:	mov	r0, r5
   1c008:	mla	r3, r8, r4, r3
   1c00c:	ldr	r1, [r3, #4]
   1c010:	bl	1a1d0 <fputs@plt+0x9088>
   1c014:	cmp	r0, #0
   1c018:	bge	1bff8 <fputs@plt+0xaeb0>
   1c01c:	add	r4, r4, #1
   1c020:	cmp	r4, r7
   1c024:	blt	1c000 <fputs@plt+0xaeb8>
   1c028:	mov	r0, #0
   1c02c:	pop	{r4, r5, r6, r7, r8, pc}
   1c030:	ldr	ip, [r0]
   1c034:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c038:	ldr	r7, [sp, #32]
   1c03c:	ldr	r4, [ip, #24]
   1c040:	ands	r4, r4, #8388608	; 0x800000
   1c044:	beq	1c0b0 <fputs@plt+0xaf68>
   1c048:	mov	r9, r3
   1c04c:	mov	r8, r2
   1c050:	bl	16214 <fputs@plt+0x50cc>
   1c054:	mov	r6, r0
   1c058:	mov	r5, r0
   1c05c:	mov	r4, #0
   1c060:	cmp	r5, #0
   1c064:	bne	1c084 <fputs@plt+0xaf3c>
   1c068:	cmp	r7, #0
   1c06c:	bne	1c0bc <fputs@plt+0xaf74>
   1c070:	cmp	r4, #0
   1c074:	bne	1c07c <fputs@plt+0xaf34>
   1c078:	mov	r6, #0
   1c07c:	mov	r0, r6
   1c080:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c084:	ldrb	r3, [r5, #8]
   1c088:	cmp	r3, r8
   1c08c:	bne	1c0a8 <fputs@plt+0xaf60>
   1c090:	mov	r1, r9
   1c094:	ldr	r0, [r5, #16]
   1c098:	bl	1bfc8 <fputs@plt+0xae80>
   1c09c:	cmp	r0, #0
   1c0a0:	ldrbne	r3, [r5, #9]
   1c0a4:	orrne	r4, r4, r3
   1c0a8:	ldr	r5, [r5, #32]
   1c0ac:	b	1c060 <fputs@plt+0xaf18>
   1c0b0:	cmp	r7, #0
   1c0b4:	movne	r6, r4
   1c0b8:	beq	1c078 <fputs@plt+0xaf30>
   1c0bc:	str	r4, [r7]
   1c0c0:	b	1c070 <fputs@plt+0xaf28>
   1c0c4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c0c8:	sub	sp, sp, #20
   1c0cc:	mov	r4, r0
   1c0d0:	mov	r8, r1
   1c0d4:	mov	r5, r2
   1c0d8:	add	r9, r0, #20
   1c0dc:	ldrd	r6, [sp, #48]	; 0x30
   1c0e0:	mov	r2, r6
   1c0e4:	mov	r3, r7
   1c0e8:	ldr	r0, [r4, #12]
   1c0ec:	str	r8, [sp]
   1c0f0:	stmib	sp, {r5, r9}
   1c0f4:	bl	1ba2c <fputs@plt+0xa8e4>
   1c0f8:	cmp	r5, r0
   1c0fc:	ble	1c144 <fputs@plt+0xaffc>
   1c100:	cmp	r0, #0
   1c104:	bgt	1c130 <fputs@plt+0xafe8>
   1c108:	beq	1c11c <fputs@plt+0xafd4>
   1c10c:	ldr	r3, [r4, #20]
   1c110:	cmp	r3, #28
   1c114:	movwne	r0, #778	; 0x30a
   1c118:	bne	1c128 <fputs@plt+0xafe0>
   1c11c:	mov	r3, #0
   1c120:	mov	r0, #13
   1c124:	str	r3, [r4, #20]
   1c128:	add	sp, sp, #20
   1c12c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c130:	adds	r6, r6, r0
   1c134:	sub	r5, r5, r0
   1c138:	adc	r7, r7, r0, asr #31
   1c13c:	add	r8, r8, r0
   1c140:	b	1c0e0 <fputs@plt+0xaf98>
   1c144:	mov	r0, #0
   1c148:	b	1c128 <fputs@plt+0xafe0>
   1c14c:	push	{r4, r5, r6, lr}
   1c150:	mov	r4, r0
   1c154:	mov	r5, r1
   1c158:	cmp	r4, #0
   1c15c:	popeq	{r4, r5, r6, pc}
   1c160:	mov	r1, r5
   1c164:	ldr	r0, [r4, #32]
   1c168:	bl	15460 <fputs@plt+0x4318>
   1c16c:	ldr	r0, [r4, #40]	; 0x28
   1c170:	bl	15460 <fputs@plt+0x4318>
   1c174:	ldr	r0, [r4, #56]	; 0x38
   1c178:	bl	15460 <fputs@plt+0x4318>
   1c17c:	ldr	r0, [r4, #60]	; 0x3c
   1c180:	bl	15460 <fputs@plt+0x4318>
   1c184:	ldr	r0, [r4]
   1c188:	cmp	r0, #0
   1c18c:	beq	1c194 <fputs@plt+0xb04c>
   1c190:	bl	19b1c <fputs@plt+0x89d4>
   1c194:	ldr	r0, [r4, #36]	; 0x24
   1c198:	cmp	r0, #0
   1c19c:	beq	1c1a8 <fputs@plt+0xb060>
   1c1a0:	mov	r1, r5
   1c1a4:	bl	19b1c <fputs@plt+0x89d4>
   1c1a8:	ldr	r0, [r4, #44]	; 0x2c
   1c1ac:	cmp	r0, #0
   1c1b0:	beq	1c1bc <fputs@plt+0xb074>
   1c1b4:	mov	r1, r5
   1c1b8:	bl	19b1c <fputs@plt+0x89d4>
   1c1bc:	ldr	r4, [r4, #48]	; 0x30
   1c1c0:	b	1c158 <fputs@plt+0xb010>
   1c1c4:	mov	r3, #0
   1c1c8:	push	{r0, r1, r4, lr}
   1c1cc:	mov	r4, r0
   1c1d0:	add	r1, sp, #4
   1c1d4:	ldr	r0, [r0, #12]
   1c1d8:	str	r3, [sp, #4]
   1c1dc:	bl	15460 <fputs@plt+0x4318>
   1c1e0:	add	r1, sp, #4
   1c1e4:	ldr	r0, [r4, #16]
   1c1e8:	bl	15460 <fputs@plt+0x4318>
   1c1ec:	ldr	r3, [r4, #4]
   1c1f0:	tst	r3, #2048	; 0x800
   1c1f4:	beq	1c218 <fputs@plt+0xb0d0>
   1c1f8:	add	r1, sp, #4
   1c1fc:	ldr	r0, [r4, #20]
   1c200:	bl	1c14c <fputs@plt+0xb004>
   1c204:	ldr	r3, [sp, #4]
   1c208:	add	r3, r3, #1
   1c20c:	str	r3, [r4, #24]
   1c210:	add	sp, sp, #8
   1c214:	pop	{r4, pc}
   1c218:	ldr	r0, [r4, #20]
   1c21c:	cmp	r0, #0
   1c220:	beq	1c204 <fputs@plt+0xb0bc>
   1c224:	add	r1, sp, #4
   1c228:	bl	19b1c <fputs@plt+0x89d4>
   1c22c:	ldr	r0, [r4, #20]
   1c230:	bl	19b84 <fputs@plt+0x8a3c>
   1c234:	ldr	r3, [r4, #4]
   1c238:	bic	r0, r0, #-16777216	; 0xff000000
   1c23c:	bic	r0, r0, #14614528	; 0xdf0000
   1c240:	bic	r0, r0, #65024	; 0xfe00
   1c244:	bic	r0, r0, #255	; 0xff
   1c248:	orr	r3, r3, r0
   1c24c:	str	r3, [r4, #4]
   1c250:	b	1c204 <fputs@plt+0xb0bc>
   1c254:	ldr	r3, [r0, #24]
   1c258:	push	{r4, lr}
   1c25c:	ldr	r2, [r0, #32]
   1c260:	sub	ip, r2, #1
   1c264:	str	ip, [r3, #96]	; 0x60
   1c268:	bl	1516c <fputs@plt+0x4024>
   1c26c:	str	r2, [r0, #8]
   1c270:	pop	{r4, pc}
   1c274:	ldrb	r3, [r0, #67]	; 0x43
   1c278:	cmp	r3, #0
   1c27c:	bxeq	lr
   1c280:	push	{r4, r5, r6, lr}
   1c284:	mov	r4, r0
   1c288:	ldr	r5, [r0, #16]
   1c28c:	ldr	r6, [r0, #20]
   1c290:	cmp	r6, #0
   1c294:	pople	{r4, r5, r6, pc}
   1c298:	ldr	r2, [r5, #4]
   1c29c:	cmp	r2, #0
   1c2a0:	beq	1c2c8 <fputs@plt+0xb180>
   1c2a4:	ldr	r3, [r4, #24]
   1c2a8:	ldrb	r1, [r5, #8]
   1c2ac:	ldr	r0, [r2, #4]
   1c2b0:	and	r3, r3, #56	; 0x38
   1c2b4:	ldr	r2, [r2]
   1c2b8:	orr	r1, r3, r1
   1c2bc:	str	r2, [r0, #4]
   1c2c0:	ldr	r0, [r0]
   1c2c4:	bl	1469c <fputs@plt+0x3554>
   1c2c8:	add	r5, r5, #16
   1c2cc:	sub	r6, r6, #1
   1c2d0:	b	1c290 <fputs@plt+0xb148>
   1c2d4:	cmp	r0, #0
   1c2d8:	beq	1c2f4 <fputs@plt+0xb1ac>
   1c2dc:	ldr	r3, [r0, #288]	; 0x120
   1c2e0:	cmp	r3, r1
   1c2e4:	bhi	1c2f4 <fputs@plt+0xb1ac>
   1c2e8:	ldr	r3, [r0, #292]	; 0x124
   1c2ec:	cmp	r3, r1
   1c2f0:	bhi	1c304 <fputs@plt+0xb1bc>
   1c2f4:	ldr	r3, [pc, #20]	; 1c310 <fputs@plt+0xb1c8>
   1c2f8:	mov	r0, r1
   1c2fc:	ldr	r3, [r3, #52]	; 0x34
   1c300:	bx	r3
   1c304:	add	r0, r0, #260	; 0x104
   1c308:	ldrh	r0, [r0]
   1c30c:	bx	lr
   1c310:	andeq	fp, r8, r0, lsr r1
   1c314:	push	{r4, lr}
   1c318:	mov	r4, r0
   1c31c:	bl	1c2d4 <fputs@plt+0xb18c>
   1c320:	ldr	r2, [r4, #456]	; 0x1c8
   1c324:	ldr	r3, [r2]
   1c328:	add	r0, r3, r0
   1c32c:	str	r0, [r2]
   1c330:	pop	{r4, pc}
   1c334:	subs	r2, r1, #0
   1c338:	bxeq	lr
   1c33c:	cmp	r0, #0
   1c340:	beq	1c388 <fputs@plt+0xb240>
   1c344:	ldr	ip, [r0, #456]	; 0x1c8
   1c348:	cmp	ip, #0
   1c34c:	beq	1c354 <fputs@plt+0xb20c>
   1c350:	b	1c314 <fputs@plt+0xb1cc>
   1c354:	ldr	r1, [r0, #288]	; 0x120
   1c358:	cmp	r1, r2
   1c35c:	bhi	1c388 <fputs@plt+0xb240>
   1c360:	ldr	r1, [r0, #292]	; 0x124
   1c364:	cmp	r1, r2
   1c368:	bls	1c388 <fputs@plt+0xb240>
   1c36c:	ldr	r1, [r0, #284]	; 0x11c
   1c370:	str	r1, [r2]
   1c374:	str	r2, [r0, #284]	; 0x11c
   1c378:	ldr	r2, [r0, #264]	; 0x108
   1c37c:	sub	r2, r2, #1
   1c380:	str	r2, [r0, #264]	; 0x108
   1c384:	bx	lr
   1c388:	mov	r0, r2
   1c38c:	b	183dc <fputs@plt+0x7294>
   1c390:	push	{r4, lr}
   1c394:	mov	r4, r0
   1c398:	ldrb	r3, [r0, #25]
   1c39c:	tst	r3, #4
   1c3a0:	beq	1c3bc <fputs@plt+0xb274>
   1c3a4:	ldr	r0, [r0]
   1c3a8:	ldr	r1, [r4, #8]
   1c3ac:	bl	1c334 <fputs@plt+0xb1ec>
   1c3b0:	ldrb	r3, [r4, #25]
   1c3b4:	bic	r3, r3, #4
   1c3b8:	strb	r3, [r4, #25]
   1c3bc:	mov	r3, #0
   1c3c0:	str	r3, [r4, #8]
   1c3c4:	pop	{r4, pc}
   1c3c8:	ldrb	r3, [r0, #89]	; 0x59
   1c3cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c3d0:	mov	r6, r1
   1c3d4:	mvn	r7, #18
   1c3d8:	ldr	r5, [r0, #24]
   1c3dc:	bic	r3, r3, #96	; 0x60
   1c3e0:	orr	r3, r3, #32
   1c3e4:	ldr	r4, [r1]
   1c3e8:	ldr	r2, [r0, #32]
   1c3ec:	ldr	r1, [r5, #120]	; 0x78
   1c3f0:	strb	r3, [r0, #89]	; 0x59
   1c3f4:	ldr	r3, [r0, #4]
   1c3f8:	sub	r2, r2, #1
   1c3fc:	ldr	r8, [pc, #252]	; 1c500 <fputs@plt+0xb3b8>
   1c400:	ldr	r9, [pc, #252]	; 1c504 <fputs@plt+0xb3bc>
   1c404:	add	r3, r3, #20
   1c408:	ldr	sl, [pc, #248]	; 1c508 <fputs@plt+0xb3c0>
   1c40c:	cmp	r2, #0
   1c410:	bge	1c430 <fputs@plt+0xb2e8>
   1c414:	ldr	r0, [r0]
   1c418:	bl	1c334 <fputs@plt+0xb1ec>
   1c41c:	mov	r3, #0
   1c420:	str	r3, [r5, #116]	; 0x74
   1c424:	str	r3, [r5, #120]	; 0x78
   1c428:	str	r4, [r6]
   1c42c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c430:	ldrb	ip, [r3, #-20]	; 0xffffffec
   1c434:	cmp	ip, #12
   1c438:	ldrls	pc, [pc, ip, lsl #2]
   1c43c:	b	1c494 <fputs@plt+0xb34c>
   1c440:	andeq	ip, r1, r8, lsl #9
   1c444:	andeq	ip, r1, r8, lsl #9
   1c448:	andeq	ip, r1, r4, ror r4
   1c44c:	andeq	ip, r1, ip, ror #9
   1c450:	strdeq	ip, [r1], -r8
   1c454:	andeq	ip, r1, ip, ror #9
   1c458:	strdeq	ip, [r1], -r8
   1c45c:	andeq	ip, r1, ip, ror #9
   1c460:	andeq	ip, r1, r8, asr #9
   1c464:	andeq	ip, r1, r8, asr #9
   1c468:	andeq	ip, r1, r8, asr #9
   1c46c:	andeq	ip, r1, r4, ror #9
   1c470:	ldrdeq	ip, [r1], -r4
   1c474:	ldr	lr, [r3, #-12]
   1c478:	cmp	lr, #0
   1c47c:	ldrbne	lr, [r0, #89]	; 0x59
   1c480:	bfcne	lr, #5, #1
   1c484:	strbne	lr, [r0, #89]	; 0x59
   1c488:	ldrb	lr, [r0, #89]	; 0x59
   1c48c:	orr	lr, lr, #64	; 0x40
   1c490:	strb	lr, [r0, #89]	; 0x59
   1c494:	add	ip, sl, ip
   1c498:	ldrb	ip, [ip, #2756]	; 0xac4
   1c49c:	tst	ip, #1
   1c4a0:	strb	ip, [r3, #-18]	; 0xffffffee
   1c4a4:	beq	1c4bc <fputs@plt+0xb374>
   1c4a8:	ldr	ip, [r3, #-12]
   1c4ac:	cmp	ip, #0
   1c4b0:	mvnlt	ip, ip
   1c4b4:	ldrlt	ip, [r1, ip, lsl #2]
   1c4b8:	strlt	ip, [r3, #-12]
   1c4bc:	sub	r2, r2, #1
   1c4c0:	add	r3, r3, #20
   1c4c4:	b	1c40c <fputs@plt+0xb2c4>
   1c4c8:	ldrb	lr, [r0, #89]	; 0x59
   1c4cc:	bic	lr, lr, #96	; 0x60
   1c4d0:	b	1c48c <fputs@plt+0xb344>
   1c4d4:	ldr	lr, [r3, #-12]
   1c4d8:	cmp	r4, lr
   1c4dc:	movlt	r4, lr
   1c4e0:	b	1c494 <fputs@plt+0xb34c>
   1c4e4:	ldr	lr, [r3, #-36]	; 0xffffffdc
   1c4e8:	b	1c4d8 <fputs@plt+0xb390>
   1c4ec:	str	r9, [r3, #-4]
   1c4f0:	strb	r7, [r3, #-19]	; 0xffffffed
   1c4f4:	b	1c494 <fputs@plt+0xb34c>
   1c4f8:	str	r8, [r3, #-4]
   1c4fc:	b	1c4f0 <fputs@plt+0xb3a8>
   1c500:	andeq	r2, r4, r0, ror r9
   1c504:	andeq	r2, r4, ip, lsl fp
   1c508:			; <UNDEFINED> instruction: 0x00072ab0
   1c50c:	push	{r4, r5, r6, r7, r8, lr}
   1c510:	mov	r7, r0
   1c514:	mov	r5, r1
   1c518:	mov	r6, r2
   1c51c:	mov	r8, r3
   1c520:	ldr	r4, [r5]
   1c524:	cmp	r4, #0
   1c528:	popeq	{r4, r5, r6, r7, r8, pc}
   1c52c:	cmp	r6, #0
   1c530:	blt	1c558 <fputs@plt+0xb410>
   1c534:	ldr	r3, [r4]
   1c538:	cmp	r3, r6
   1c53c:	bne	1c584 <fputs@plt+0xb43c>
   1c540:	ldr	r3, [r4, #4]
   1c544:	cmp	r3, #31
   1c548:	bgt	1c558 <fputs@plt+0xb410>
   1c54c:	lsr	r3, r8, r3
   1c550:	tst	r3, #1
   1c554:	bne	1c584 <fputs@plt+0xb43c>
   1c558:	ldr	r3, [r4, #12]
   1c55c:	cmp	r3, #0
   1c560:	beq	1c56c <fputs@plt+0xb424>
   1c564:	ldr	r0, [r4, #8]
   1c568:	blx	r3
   1c56c:	ldr	r3, [r4, #16]
   1c570:	mov	r1, r4
   1c574:	mov	r0, r7
   1c578:	str	r3, [r5]
   1c57c:	bl	1c334 <fputs@plt+0xb1ec>
   1c580:	b	1c520 <fputs@plt+0xb3d8>
   1c584:	add	r5, r4, #16
   1c588:	b	1c520 <fputs@plt+0xb3d8>
   1c58c:	mov	r1, r0
   1c590:	ldr	r0, [r0, #52]	; 0x34
   1c594:	b	1c334 <fputs@plt+0xb1ec>
   1c598:	push	{r4, r5, r6, lr}
   1c59c:	subs	r5, r1, #0
   1c5a0:	movne	r4, r0
   1c5a4:	movne	r6, #0
   1c5a8:	popeq	{r4, r5, r6, pc}
   1c5ac:	ldm	r5, {r1, r3}
   1c5b0:	cmp	r6, r3
   1c5b4:	blt	1c5d0 <fputs@plt+0xb488>
   1c5b8:	mov	r0, r4
   1c5bc:	bl	1c334 <fputs@plt+0xb1ec>
   1c5c0:	mov	r1, r5
   1c5c4:	mov	r0, r4
   1c5c8:	pop	{r4, r5, r6, lr}
   1c5cc:	b	1c334 <fputs@plt+0xb1ec>
   1c5d0:	mov	r0, r4
   1c5d4:	ldr	r1, [r1, r6, lsl #3]
   1c5d8:	add	r6, r6, #1
   1c5dc:	bl	1c334 <fputs@plt+0xb1ec>
   1c5e0:	b	1c5ac <fputs@plt+0xb464>
   1c5e4:	subs	r1, r0, #0
   1c5e8:	bxeq	lr
   1c5ec:	ldr	r0, [r1]
   1c5f0:	sub	r0, r0, #1
   1c5f4:	cmp	r0, #0
   1c5f8:	str	r0, [r1]
   1c5fc:	bxne	lr
   1c600:	b	1c334 <fputs@plt+0xb1ec>
   1c604:	ldr	r3, [r0, #12]
   1c608:	push	{r4, r5, r6, lr}
   1c60c:	ldr	r5, [r0]
   1c610:	sub	r3, r3, #1
   1c614:	cmp	r3, #0
   1c618:	str	r3, [r0, #12]
   1c61c:	popne	{r4, r5, r6, pc}
   1c620:	mov	r4, r0
   1c624:	ldr	r0, [r0, #8]
   1c628:	cmp	r0, #0
   1c62c:	beq	1c63c <fputs@plt+0xb4f4>
   1c630:	ldr	r3, [r0]
   1c634:	ldr	r3, [r3, #16]
   1c638:	blx	r3
   1c63c:	mov	r1, r4
   1c640:	mov	r0, r5
   1c644:	pop	{r4, r5, r6, lr}
   1c648:	b	1c334 <fputs@plt+0xb1ec>
   1c64c:	ldr	r3, [r1, #56]	; 0x38
   1c650:	add	r2, r1, #56	; 0x38
   1c654:	cmp	r3, #0
   1c658:	bxeq	lr
   1c65c:	ldr	ip, [r3]
   1c660:	ldr	r1, [r3, #24]
   1c664:	cmp	ip, r0
   1c668:	bne	1c678 <fputs@plt+0xb530>
   1c66c:	mov	r0, r3
   1c670:	str	r1, [r2]
   1c674:	b	1c604 <fputs@plt+0xb4bc>
   1c678:	add	r2, r3, #24
   1c67c:	mov	r3, r1
   1c680:	b	1c654 <fputs@plt+0xb50c>
   1c684:	ldr	r1, [r0, #344]	; 0x158
   1c688:	mov	r2, #0
   1c68c:	str	r2, [r0, #344]	; 0x158
   1c690:	cmp	r1, r2
   1c694:	bxeq	lr
   1c698:	push	{r4, lr}
   1c69c:	bl	15258 <fputs@plt+0x4110>
   1c6a0:	ldr	r4, [r1, #24]
   1c6a4:	mov	r0, r1
   1c6a8:	bl	1c604 <fputs@plt+0xb4bc>
   1c6ac:	subs	r1, r4, #0
   1c6b0:	bne	1c6a0 <fputs@plt+0xb558>
   1c6b4:	pop	{r4, pc}
   1c6b8:	push	{r4, r5, r6, lr}
   1c6bc:	subs	r6, r0, #0
   1c6c0:	mov	r5, r1
   1c6c4:	beq	1c6d4 <fputs@plt+0xb58c>
   1c6c8:	ldr	r3, [r6, #456]	; 0x1c8
   1c6cc:	cmp	r3, #0
   1c6d0:	bne	1c6e0 <fputs@plt+0xb598>
   1c6d4:	add	r1, r5, #56	; 0x38
   1c6d8:	mov	r0, #0
   1c6dc:	bl	1a2c8 <fputs@plt+0x9180>
   1c6e0:	ldr	r3, [r5, #52]	; 0x34
   1c6e4:	cmp	r3, #0
   1c6e8:	popeq	{r4, r5, r6, pc}
   1c6ec:	mov	r4, #0
   1c6f0:	b	1c70c <fputs@plt+0xb5c4>
   1c6f4:	cmp	r4, #1
   1c6f8:	beq	1c708 <fputs@plt+0xb5c0>
   1c6fc:	mov	r0, r6
   1c700:	ldr	r1, [r1, r4, lsl #2]
   1c704:	bl	1c334 <fputs@plt+0xb1ec>
   1c708:	add	r4, r4, #1
   1c70c:	ldr	r3, [r5, #48]	; 0x30
   1c710:	ldr	r1, [r5, #52]	; 0x34
   1c714:	cmp	r4, r3
   1c718:	blt	1c6f4 <fputs@plt+0xb5ac>
   1c71c:	mov	r0, r6
   1c720:	pop	{r4, r5, r6, lr}
   1c724:	b	1c334 <fputs@plt+0xb1ec>
   1c728:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c72c:	ldr	r6, [r0, #340]	; 0x154
   1c730:	cmp	r6, #0
   1c734:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c738:	mov	r4, #0
   1c73c:	mov	r7, r1
   1c740:	mov	r5, r0
   1c744:	mov	r9, r4
   1c748:	str	r4, [r0, #340]	; 0x154
   1c74c:	ldr	r3, [r5, #316]	; 0x13c
   1c750:	cmp	r3, r4
   1c754:	bgt	1c770 <fputs@plt+0xb628>
   1c758:	mov	r1, r6
   1c75c:	mov	r0, r5
   1c760:	bl	1c334 <fputs@plt+0xb1ec>
   1c764:	mov	r3, #0
   1c768:	str	r3, [r5, #316]	; 0x13c
   1c76c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c770:	ldr	r8, [r6, r4, lsl #2]
   1c774:	ldr	r0, [r8, #8]
   1c778:	cmp	r0, #0
   1c77c:	beq	1c794 <fputs@plt+0xb64c>
   1c780:	ldr	r3, [r0]
   1c784:	ldr	r3, [r3, r7]
   1c788:	cmp	r3, #0
   1c78c:	beq	1c794 <fputs@plt+0xb64c>
   1c790:	blx	r3
   1c794:	mov	r0, r8
   1c798:	str	r9, [r8, #20]
   1c79c:	add	r4, r4, #1
   1c7a0:	bl	1c604 <fputs@plt+0xb4bc>
   1c7a4:	b	1c74c <fputs@plt+0xb604>
   1c7a8:	ldr	r3, [r1, #36]	; 0x24
   1c7ac:	tst	r3, #17408	; 0x4400
   1c7b0:	bxeq	lr
   1c7b4:	tst	r3, #1024	; 0x400
   1c7b8:	push	{r4, r5, r6, lr}
   1c7bc:	mov	r4, r1
   1c7c0:	mov	r5, r0
   1c7c4:	beq	1c7ec <fputs@plt+0xb6a4>
   1c7c8:	ldrb	r2, [r1, #28]
   1c7cc:	cmp	r2, #0
   1c7d0:	beq	1c7ec <fputs@plt+0xb6a4>
   1c7d4:	ldr	r0, [r1, #32]
   1c7d8:	bl	183dc <fputs@plt+0x7294>
   1c7dc:	mov	r3, #0
   1c7e0:	strb	r3, [r4, #28]
   1c7e4:	str	r3, [r4, #32]
   1c7e8:	pop	{r4, r5, r6, pc}
   1c7ec:	tst	r3, #16384	; 0x4000
   1c7f0:	popeq	{r4, r5, r6, pc}
   1c7f4:	ldr	r3, [r4, #28]
   1c7f8:	cmp	r3, #0
   1c7fc:	popeq	{r4, r5, r6, pc}
   1c800:	mov	r0, r5
   1c804:	ldr	r1, [r3, #16]
   1c808:	bl	1c334 <fputs@plt+0xb1ec>
   1c80c:	mov	r0, r5
   1c810:	ldr	r1, [r4, #28]
   1c814:	bl	1c334 <fputs@plt+0xb1ec>
   1c818:	mov	r3, #0
   1c81c:	str	r3, [r4, #28]
   1c820:	pop	{r4, r5, r6, pc}
   1c824:	push	{r4, r5, r6, lr}
   1c828:	add	r5, r1, #56	; 0x38
   1c82c:	mov	r4, r1
   1c830:	mov	r6, r0
   1c834:	ldr	r1, [r1, #48]	; 0x30
   1c838:	cmp	r1, r5
   1c83c:	beq	1c844 <fputs@plt+0xb6fc>
   1c840:	bl	1c334 <fputs@plt+0xb1ec>
   1c844:	mov	r1, r4
   1c848:	mov	r0, r6
   1c84c:	bl	1c7a8 <fputs@plt+0xb660>
   1c850:	mov	r3, #0
   1c854:	mov	r2, #3
   1c858:	str	r3, [r4, #36]	; 0x24
   1c85c:	strh	r3, [r4, #40]	; 0x28
   1c860:	strh	r2, [r4, #44]	; 0x2c
   1c864:	str	r5, [r4, #48]	; 0x30
   1c868:	pop	{r4, r5, r6, pc}
   1c86c:	push	{r4, lr}
   1c870:	mov	r4, r0
   1c874:	ldr	r1, [r4, #424]	; 0x1a8
   1c878:	cmp	r1, #0
   1c87c:	bne	1c890 <fputs@plt+0xb748>
   1c880:	strb	r1, [r4, #75]	; 0x4b
   1c884:	str	r1, [r4, #432]	; 0x1b0
   1c888:	str	r1, [r4, #436]	; 0x1b4
   1c88c:	pop	{r4, pc}
   1c890:	ldr	r3, [r1, #24]
   1c894:	mov	r0, r4
   1c898:	str	r3, [r4, #424]	; 0x1a8
   1c89c:	bl	1c334 <fputs@plt+0xb1ec>
   1c8a0:	b	1c874 <fputs@plt+0xb72c>
   1c8a4:	push	{r4, r5, r6, lr}
   1c8a8:	subs	r4, r1, #0
   1c8ac:	popeq	{r4, r5, r6, pc}
   1c8b0:	ldr	r3, [r4]
   1c8b4:	sub	r3, r3, #1
   1c8b8:	cmp	r3, #0
   1c8bc:	str	r3, [r4]
   1c8c0:	popne	{r4, r5, r6, pc}
   1c8c4:	mov	r5, r0
   1c8c8:	ldr	r3, [r4, #4]
   1c8cc:	ldr	r0, [r4, #8]
   1c8d0:	blx	r3
   1c8d4:	mov	r1, r4
   1c8d8:	mov	r0, r5
   1c8dc:	pop	{r4, r5, r6, lr}
   1c8e0:	b	1c334 <fputs@plt+0xb1ec>
   1c8e4:	push	{r4, r5, r6, r7, lr}
   1c8e8:	subs	r7, r1, #0
   1c8ec:	sub	sp, sp, #76	; 0x4c
   1c8f0:	moveq	r0, r7
   1c8f4:	beq	1c990 <fputs@plt+0xb848>
   1c8f8:	ldr	r5, [r7, #16]
   1c8fc:	cmp	r5, #0
   1c900:	moveq	r0, r5
   1c904:	beq	1c990 <fputs@plt+0xb848>
   1c908:	mov	r4, r0
   1c90c:	mov	r2, #20
   1c910:	mov	r1, #0
   1c914:	add	r6, sp, #32
   1c918:	add	r0, sp, #12
   1c91c:	bl	10f20 <memset@plt>
   1c920:	mov	r2, #40	; 0x28
   1c924:	mov	r1, #0
   1c928:	mov	r0, r6
   1c92c:	bl	10f20 <memset@plt>
   1c930:	mov	r3, #1
   1c934:	mov	r0, sp
   1c938:	strd	r6, [sp]
   1c93c:	str	r4, [sp, #8]
   1c940:	strh	r3, [sp, #40]	; 0x28
   1c944:	ldr	r3, [r4, #32]
   1c948:	str	r3, [sp, #64]	; 0x40
   1c94c:	blx	r5
   1c950:	ldr	r3, [r4, #24]
   1c954:	cmp	r3, #0
   1c958:	ble	1c968 <fputs@plt+0xb820>
   1c95c:	ldr	r1, [r4, #20]
   1c960:	ldr	r0, [r4, #32]
   1c964:	bl	1c334 <fputs@plt+0xb1ec>
   1c968:	add	r2, sp, #72	; 0x48
   1c96c:	mov	r3, r6
   1c970:	add	r4, r4, #8
   1c974:	ldm	r3!, {r0, r1}
   1c978:	cmp	r3, r2
   1c97c:	mov	r6, r3
   1c980:	str	r0, [r4, #-8]
   1c984:	str	r1, [r4, #-4]
   1c988:	bne	1c96c <fputs@plt+0xb824>
   1c98c:	ldr	r0, [sp, #20]
   1c990:	add	sp, sp, #76	; 0x4c
   1c994:	pop	{r4, r5, r6, r7, pc}
   1c998:	ldrh	r3, [r0, #8]
   1c99c:	push	{r4, r5, r6, lr}
   1c9a0:	mov	r4, r0
   1c9a4:	tst	r3, #8192	; 0x2000
   1c9a8:	beq	1c9b4 <fputs@plt+0xb86c>
   1c9ac:	ldr	r1, [r0]
   1c9b0:	bl	1c8e4 <fputs@plt+0xb79c>
   1c9b4:	ldrh	r3, [r4, #8]
   1c9b8:	tst	r3, #1024	; 0x400
   1c9bc:	beq	1c9d8 <fputs@plt+0xb890>
   1c9c0:	ldr	r0, [r4, #16]
   1c9c4:	ldr	r3, [r4, #36]	; 0x24
   1c9c8:	blx	r3
   1c9cc:	mov	r3, #1
   1c9d0:	strh	r3, [r4, #8]
   1c9d4:	pop	{r4, r5, r6, pc}
   1c9d8:	tst	r3, #32
   1c9dc:	ldrne	r5, [r4]
   1c9e0:	ldrne	r1, [r5]
   1c9e4:	bne	1ca18 <fputs@plt+0xb8d0>
   1c9e8:	tst	r3, #64	; 0x40
   1c9ec:	beq	1c9cc <fputs@plt+0xb884>
   1c9f0:	ldr	r3, [r4]
   1c9f4:	ldr	r2, [r3]
   1c9f8:	ldr	r1, [r2, #180]	; 0xb4
   1c9fc:	str	r1, [r3, #4]
   1ca00:	str	r3, [r2, #180]	; 0xb4
   1ca04:	b	1c9cc <fputs@plt+0xb884>
   1ca08:	ldr	r6, [r1]
   1ca0c:	ldr	r0, [r5, #4]
   1ca10:	bl	1c334 <fputs@plt+0xb1ec>
   1ca14:	mov	r1, r6
   1ca18:	cmp	r1, #0
   1ca1c:	bne	1ca08 <fputs@plt+0xb8c0>
   1ca20:	mov	r3, #65536	; 0x10000
   1ca24:	str	r1, [r5]
   1ca28:	str	r1, [r5, #8]
   1ca2c:	str	r1, [r5, #12]
   1ca30:	str	r1, [r5, #20]
   1ca34:	str	r3, [r5, #24]
   1ca38:	b	1c9cc <fputs@plt+0xb884>
   1ca3c:	ldrh	r2, [r0, #8]
   1ca40:	movw	r1, #9312	; 0x2460
   1ca44:	tst	r1, r2
   1ca48:	beq	1ca50 <fputs@plt+0xb908>
   1ca4c:	b	1c998 <fputs@plt+0xb850>
   1ca50:	mov	r2, #1
   1ca54:	strh	r2, [r0, #8]
   1ca58:	bx	lr
   1ca5c:	push	{r4, r5, r6, lr}
   1ca60:	mov	r4, r0
   1ca64:	mov	r5, r1
   1ca68:	ldr	r0, [r0, #240]	; 0xf0
   1ca6c:	cmp	r0, #0
   1ca70:	beq	1ca78 <fputs@plt+0xb930>
   1ca74:	bl	1ca3c <fputs@plt+0xb8f4>
   1ca78:	mov	r1, r5
   1ca7c:	mov	r0, r4
   1ca80:	pop	{r4, r5, r6, lr}
   1ca84:	b	18698 <fputs@plt+0x7550>
   1ca88:	cmp	r1, #0
   1ca8c:	str	r1, [r0, #52]	; 0x34
   1ca90:	bne	1caa0 <fputs@plt+0xb958>
   1ca94:	ldr	r3, [r0, #240]	; 0xf0
   1ca98:	cmp	r3, #0
   1ca9c:	bxeq	lr
   1caa0:	b	1ca5c <fputs@plt+0xb914>
   1caa4:	push	{r4, lr}
   1caa8:	bl	1861c <fputs@plt+0x74d4>
   1caac:	mov	r1, #7
   1cab0:	bl	1ca88 <fputs@plt+0xb940>
   1cab4:	mov	r0, #7
   1cab8:	pop	{r4, pc}
   1cabc:	ldrb	ip, [r0, #69]	; 0x45
   1cac0:	movw	r3, #3082	; 0xc0a
   1cac4:	sub	r3, r1, r3
   1cac8:	clz	r3, r3
   1cacc:	lsr	r3, r3, #5
   1cad0:	cmp	ip, #0
   1cad4:	movne	r3, #1
   1cad8:	cmp	r3, #0
   1cadc:	beq	1cae4 <fputs@plt+0xb99c>
   1cae0:	b	1caa4 <fputs@plt+0xb95c>
   1cae4:	ldr	r0, [r0, #56]	; 0x38
   1cae8:	and	r0, r0, r1
   1caec:	bx	lr
   1caf0:	push	{r4, lr}
   1caf4:	subs	r4, r0, #0
   1caf8:	popeq	{r4, pc}
   1cafc:	ldr	r0, [r4]
   1cb00:	ldr	r1, [r4, #80]	; 0x50
   1cb04:	bl	1cabc <fputs@plt+0xb974>
   1cb08:	str	r0, [r4, #80]	; 0x50
   1cb0c:	pop	{r4, pc}
   1cb10:	cmp	r0, #0
   1cb14:	beq	1cb5c <fputs@plt+0xba14>
   1cb18:	ldr	r3, [r0, #20]
   1cb1c:	cmp	r3, #0
   1cb20:	beq	1cb3c <fputs@plt+0xb9f4>
   1cb24:	ldrh	r2, [r0, #84]	; 0x54
   1cb28:	cmp	r2, r1
   1cb2c:	bls	1cb3c <fputs@plt+0xb9f4>
   1cb30:	mov	r0, #40	; 0x28
   1cb34:	mla	r0, r0, r1, r3
   1cb38:	bx	lr
   1cb3c:	ldr	r0, [r0]
   1cb40:	cmp	r0, #0
   1cb44:	beq	1cb5c <fputs@plt+0xba14>
   1cb48:	push	{r4, lr}
   1cb4c:	mov	r1, #25
   1cb50:	bl	1ca88 <fputs@plt+0xb940>
   1cb54:	ldr	r0, [pc, #8]	; 1cb64 <fputs@plt+0xba1c>
   1cb58:	pop	{r4, pc}
   1cb5c:	ldr	r0, [pc]	; 1cb64 <fputs@plt+0xba1c>
   1cb60:	bx	lr
   1cb64:	andeq	r3, r7, r8, lsl r6
   1cb68:	push	{r4, r6, r7, lr}
   1cb6c:	mov	r4, r0
   1cb70:	mov	r7, r3
   1cb74:	mov	r6, r2
   1cb78:	bl	1ca3c <fputs@plt+0xb8f4>
   1cb7c:	mov	r3, #4
   1cb80:	strd	r6, [r4]
   1cb84:	strh	r3, [r4, #8]
   1cb88:	pop	{r4, r6, r7, pc}
   1cb8c:	ldrh	ip, [r0, #8]
   1cb90:	push	{r4, r5, lr}
   1cb94:	movw	lr, #9312	; 0x2460
   1cb98:	tst	lr, ip
   1cb9c:	beq	1cba8 <fputs@plt+0xba60>
   1cba0:	pop	{r4, r5, lr}
   1cba4:	b	1cb68 <fputs@plt+0xba20>
   1cba8:	mov	r5, r3
   1cbac:	mov	r4, r2
   1cbb0:	mov	r3, #4
   1cbb4:	strd	r4, [r0]
   1cbb8:	strh	r3, [r0, #8]
   1cbbc:	pop	{r4, r5, pc}
   1cbc0:	push	{r4, lr}
   1cbc4:	mov	r4, r0
   1cbc8:	bl	1ca3c <fputs@plt+0xb8f4>
   1cbcc:	mov	r3, #4
   1cbd0:	mov	r0, r4
   1cbd4:	strh	r3, [r4, #8]
   1cbd8:	pop	{r4, pc}
   1cbdc:	mov	r3, #40	; 0x28
   1cbe0:	movw	r2, #9312	; 0x2460
   1cbe4:	mla	r0, r3, r1, r0
   1cbe8:	ldrh	r3, [r0, #8]
   1cbec:	tst	r2, r3
   1cbf0:	beq	1cbf8 <fputs@plt+0xbab0>
   1cbf4:	b	1cbc0 <fputs@plt+0xba78>
   1cbf8:	mov	r3, #4
   1cbfc:	strh	r3, [r0, #8]
   1cc00:	bx	lr
   1cc04:	push	{r4, r5, r6, lr}
   1cc08:	mov	r4, r0
   1cc0c:	mov	r5, r1
   1cc10:	mov	r6, r2
   1cc14:	bl	1c998 <fputs@plt+0xb850>
   1cc18:	mov	r2, r6
   1cc1c:	mov	r1, r5
   1cc20:	mov	r0, r4
   1cc24:	pop	{r4, r5, r6, lr}
   1cc28:	b	1cc2c <fputs@plt+0xbae4>
   1cc2c:	push	{r4, r5, lr}
   1cc30:	movw	r5, #9312	; 0x2460
   1cc34:	ldrh	r4, [r0, #8]
   1cc38:	tst	r5, r4
   1cc3c:	beq	1cc48 <fputs@plt+0xbb00>
   1cc40:	pop	{r4, r5, lr}
   1cc44:	b	1cc04 <fputs@plt+0xbabc>
   1cc48:	mov	ip, r1
   1cc4c:	mov	r3, r0
   1cc50:	mov	lr, r2
   1cc54:	mov	r2, r1
   1cc58:	mov	r1, r0
   1cc5c:	add	r0, ip, #20
   1cc60:	ldr	r4, [r2], #4
   1cc64:	cmp	r2, r0
   1cc68:	str	r4, [r1], #4
   1cc6c:	bne	1cc60 <fputs@plt+0xbb18>
   1cc70:	ldrh	r2, [ip, #8]
   1cc74:	tst	r2, #2048	; 0x800
   1cc78:	popne	{r4, r5, pc}
   1cc7c:	ldrh	r2, [r3, #8]
   1cc80:	bic	r2, r2, #7168	; 0x1c00
   1cc84:	orr	r2, r2, lr
   1cc88:	strh	r2, [r3, #8]
   1cc8c:	pop	{r4, r5, pc}
   1cc90:	ldrh	r3, [r0, #8]
   1cc94:	movw	r2, #9312	; 0x2460
   1cc98:	push	{r4, lr}
   1cc9c:	mov	r4, r0
   1cca0:	tst	r2, r3
   1cca4:	beq	1ccac <fputs@plt+0xbb64>
   1cca8:	bl	1c998 <fputs@plt+0xb850>
   1ccac:	ldr	r3, [r4, #24]
   1ccb0:	cmp	r3, #0
   1ccb4:	beq	1cccc <fputs@plt+0xbb84>
   1ccb8:	ldr	r1, [r4, #20]
   1ccbc:	ldr	r0, [r4, #32]
   1ccc0:	bl	1c334 <fputs@plt+0xb1ec>
   1ccc4:	mov	r3, #0
   1ccc8:	str	r3, [r4, #24]
   1cccc:	mov	r3, #0
   1ccd0:	str	r3, [r4, #16]
   1ccd4:	pop	{r4, pc}
   1ccd8:	ldrh	r3, [r0, #8]
   1ccdc:	movw	r2, #9312	; 0x2460
   1cce0:	tst	r2, r3
   1cce4:	bne	1ccf4 <fputs@plt+0xbbac>
   1cce8:	ldr	r3, [r0, #24]
   1ccec:	cmp	r3, #0
   1ccf0:	bxeq	lr
   1ccf4:	b	1cc90 <fputs@plt+0xbb48>
   1ccf8:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ccfc:	mov	r6, #0
   1cd00:	mov	r7, r0
   1cd04:	mov	r8, r1
   1cd08:	mov	r9, #40	; 0x28
   1cd0c:	mov	sl, #1
   1cd10:	mov	fp, r6
   1cd14:	ldrsh	r3, [r7, #68]	; 0x44
   1cd18:	cmp	r3, r6
   1cd1c:	bgt	1cd2c <fputs@plt+0xbbe4>
   1cd20:	mov	r0, #0
   1cd24:	add	sp, sp, #4
   1cd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd2c:	ldr	r4, [r8, #60]	; 0x3c
   1cd30:	mul	r5, r9, r6
   1cd34:	ldr	r3, [r7, #60]	; 0x3c
   1cd38:	add	r4, r4, r5
   1cd3c:	mov	r0, r4
   1cd40:	add	r5, r3, r5
   1cd44:	bl	1ccd8 <fputs@plt+0xbb90>
   1cd48:	mov	r3, r5
   1cd4c:	add	r2, r5, #40	; 0x28
   1cd50:	ldr	r1, [r3], #4
   1cd54:	cmp	r3, r2
   1cd58:	str	r1, [r4], #4
   1cd5c:	bne	1cd50 <fputs@plt+0xbc08>
   1cd60:	add	r6, r6, #1
   1cd64:	strh	sl, [r5, #8]
   1cd68:	str	fp, [r5, #24]
   1cd6c:	b	1cd14 <fputs@plt+0xbbcc>
   1cd70:	cmp	r0, #0
   1cd74:	cmpne	r1, #0
   1cd78:	bxeq	lr
   1cd7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cd80:	mov	r5, #40	; 0x28
   1cd84:	mov	r4, r0
   1cd88:	mla	r5, r5, r1, r0
   1cd8c:	ldr	r8, [r0, #32]
   1cd90:	ldr	r3, [r8, #456]	; 0x1c8
   1cd94:	cmp	r3, #0
   1cd98:	movweq	r7, #9312	; 0x2460
   1cd9c:	moveq	r9, #128	; 0x80
   1cda0:	beq	1cdcc <fputs@plt+0xbc84>
   1cda4:	ldr	r3, [r4, #24]
   1cda8:	cmp	r3, #0
   1cdac:	beq	1cdbc <fputs@plt+0xbc74>
   1cdb0:	mov	r0, r8
   1cdb4:	ldr	r1, [r4, #20]
   1cdb8:	bl	1c334 <fputs@plt+0xb1ec>
   1cdbc:	add	r4, r4, #40	; 0x28
   1cdc0:	cmp	r5, r4
   1cdc4:	bhi	1cda4 <fputs@plt+0xbc5c>
   1cdc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cdcc:	ldrh	r3, [r4, #8]
   1cdd0:	ands	r6, r7, r3
   1cdd4:	beq	1cdf4 <fputs@plt+0xbcac>
   1cdd8:	mov	r0, r4
   1cddc:	bl	1ccd8 <fputs@plt+0xbb90>
   1cde0:	add	r4, r4, #40	; 0x28
   1cde4:	strh	r9, [r4, #-32]	; 0xffffffe0
   1cde8:	cmp	r5, r4
   1cdec:	bhi	1cdcc <fputs@plt+0xbc84>
   1cdf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cdf4:	ldr	r3, [r4, #24]
   1cdf8:	cmp	r3, #0
   1cdfc:	beq	1cde0 <fputs@plt+0xbc98>
   1ce00:	mov	r0, r8
   1ce04:	ldr	r1, [r4, #20]
   1ce08:	bl	1c334 <fputs@plt+0xb1ec>
   1ce0c:	str	r6, [r4, #24]
   1ce10:	b	1cde0 <fputs@plt+0xbc98>
   1ce14:	push	{r4, lr}
   1ce18:	subs	r4, r0, #0
   1ce1c:	popeq	{r4, pc}
   1ce20:	bl	1ccd8 <fputs@plt+0xbb90>
   1ce24:	mov	r1, r4
   1ce28:	pop	{r4, lr}
   1ce2c:	ldr	r0, [r1, #32]
   1ce30:	b	1c334 <fputs@plt+0xb1ec>
   1ce34:	push	{r4, r5, r6, r7, r8, lr}
   1ce38:	mov	r6, #2
   1ce3c:	mov	r5, r0
   1ce40:	mov	r7, r6
   1ce44:	ldr	r3, [r5, #20]
   1ce48:	cmp	r3, r7
   1ce4c:	bgt	1ce98 <fputs@plt+0xbd50>
   1ce50:	cmp	r6, #2
   1ce54:	str	r6, [r5, #20]
   1ce58:	popne	{r4, r5, r6, r7, r8, pc}
   1ce5c:	add	r4, r5, #392	; 0x188
   1ce60:	ldr	r1, [r5, #16]
   1ce64:	cmp	r1, r4
   1ce68:	popeq	{r4, r5, r6, r7, r8, pc}
   1ce6c:	mov	r3, r1
   1ce70:	mov	r2, r4
   1ce74:	add	r0, r1, #32
   1ce78:	ldr	ip, [r3], #4
   1ce7c:	cmp	r3, r0
   1ce80:	str	ip, [r2], #4
   1ce84:	bne	1ce78 <fputs@plt+0xbd30>
   1ce88:	mov	r0, r5
   1ce8c:	bl	1c334 <fputs@plt+0xb1ec>
   1ce90:	str	r4, [r5, #16]
   1ce94:	pop	{r4, r5, r6, r7, r8, pc}
   1ce98:	ldr	r4, [r5, #16]
   1ce9c:	add	r3, r4, r7, lsl #4
   1cea0:	ldr	r8, [r3, #4]
   1cea4:	cmp	r8, #0
   1cea8:	bne	1cec4 <fputs@plt+0xbd7c>
   1ceac:	mov	r0, r5
   1ceb0:	ldr	r1, [r4, r7, lsl #4]
   1ceb4:	bl	1c334 <fputs@plt+0xb1ec>
   1ceb8:	str	r8, [r4, r7, lsl #4]
   1cebc:	add	r7, r7, #1
   1cec0:	b	1ce44 <fputs@plt+0xbcfc>
   1cec4:	cmp	r7, r6
   1cec8:	ldmgt	r3, {r0, r1, r2, r3}
   1cecc:	addgt	ip, r4, r6, lsl #4
   1ced0:	add	r6, r6, #1
   1ced4:	stmgt	ip, {r0, r1, r2, r3}
   1ced8:	b	1cebc <fputs@plt+0xbd74>
   1cedc:	add	r3, r0, #124	; 0x7c
   1cee0:	add	ip, r0, #324	; 0x144
   1cee4:	mov	r1, #0
   1cee8:	ldr	r2, [r3, #12]
   1ceec:	cmp	r2, #0
   1cef0:	beq	1cf14 <fputs@plt+0xbdcc>
   1cef4:	ldrb	r2, [r3, #6]
   1cef8:	cmp	r2, #0
   1cefc:	beq	1cf10 <fputs@plt+0xbdc8>
   1cf00:	ldrb	r2, [r0, #19]
   1cf04:	cmp	r2, #7
   1cf08:	bls	1cf74 <fputs@plt+0xbe2c>
   1cf0c:	strb	r1, [r3, #6]
   1cf10:	str	r1, [r3, #12]
   1cf14:	add	r3, r3, #20
   1cf18:	cmp	ip, r3
   1cf1c:	bne	1cee8 <fputs@plt+0xbda0>
   1cf20:	bx	lr
   1cf24:	ldr	r2, [r3, #12]
   1cf28:	cmp	r2, #0
   1cf2c:	beq	1cf64 <fputs@plt+0xbe1c>
   1cf30:	ldrb	r2, [r3, #6]
   1cf34:	cmp	r2, #0
   1cf38:	beq	1cf60 <fputs@plt+0xbe18>
   1cf3c:	ldrb	r2, [r0, #19]
   1cf40:	cmp	r2, #7
   1cf44:	bhi	1cf5c <fputs@plt+0xbe14>
   1cf48:	add	lr, r2, #1
   1cf4c:	add	r2, r0, r2, lsl #2
   1cf50:	strb	lr, [r0, #19]
   1cf54:	ldr	lr, [r3, #12]
   1cf58:	str	lr, [r2, #28]
   1cf5c:	strb	r1, [r3, #6]
   1cf60:	str	r1, [r3, #12]
   1cf64:	add	r3, r3, #20
   1cf68:	cmp	ip, r3
   1cf6c:	bne	1cf24 <fputs@plt+0xbddc>
   1cf70:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf74:	push	{lr}		; (str lr, [sp, #-4]!)
   1cf78:	b	1cf48 <fputs@plt+0xbe00>
   1cf7c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf80:	mov	r6, #28
   1cf84:	mov	r4, r0
   1cf88:	mla	r6, r6, r1, r0
   1cf8c:	ldr	r7, [pc, #152]	; 1d02c <fputs@plt+0xbee4>
   1cf90:	ldr	r9, [pc, #152]	; 1d030 <fputs@plt+0xbee8>
   1cf94:	mov	r8, r7
   1cf98:	ldr	fp, [r4, #20]
   1cf9c:	mov	r0, fp
   1cfa0:	bl	16878 <fputs@plt+0x5730>
   1cfa4:	ldrb	r3, [fp]
   1cfa8:	add	r3, r9, r3
   1cfac:	ldrb	r5, [r3, #64]	; 0x40
   1cfb0:	mov	r3, #23
   1cfb4:	add	r0, r5, r0
   1cfb8:	sdiv	r5, r0, r3
   1cfbc:	mls	r5, r3, r5, r0
   1cfc0:	lsl	r5, r5, #2
   1cfc4:	add	r3, r7, r5
   1cfc8:	ldr	r3, [r3, #248]	; 0xf8
   1cfcc:	mov	sl, r3
   1cfd0:	cmp	sl, #0
   1cfd4:	bne	1cfec <fputs@plt+0xbea4>
   1cfd8:	add	r5, r8, r5
   1cfdc:	str	sl, [r4, #8]
   1cfe0:	str	r3, [r4, #24]
   1cfe4:	str	r4, [r5, #248]	; 0xf8
   1cfe8:	b	1d018 <fputs@plt+0xbed0>
   1cfec:	mov	r1, fp
   1cff0:	ldr	r0, [sl, #20]
   1cff4:	str	r3, [sp, #4]
   1cff8:	bl	12f2c <fputs@plt+0x1de4>
   1cffc:	cmp	r0, #0
   1d000:	ldrne	r3, [sp, #4]
   1d004:	ldrne	sl, [sl, #24]
   1d008:	bne	1cfd0 <fputs@plt+0xbe88>
   1d00c:	ldr	r3, [sl, #8]
   1d010:	str	r3, [r4, #8]
   1d014:	str	r4, [sl, #8]
   1d018:	add	r4, r4, #28
   1d01c:	cmp	r6, r4
   1d020:	bne	1cf98 <fputs@plt+0xbe50>
   1d024:	add	sp, sp, #12
   1d028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d02c:	ldrdeq	pc, [r8], -r0
   1d030:			; <UNDEFINED> instruction: 0x00072ab0
   1d034:	ldr	r1, [r0, #96]	; 0x60
   1d038:	ldr	r3, [r0, #108]	; 0x6c
   1d03c:	add	r3, r3, #1
   1d040:	str	r3, [r0, #108]	; 0x6c
   1d044:	mov	r3, #1
   1d048:	cmp	r1, #0
   1d04c:	bne	1d058 <fputs@plt+0xbf10>
   1d050:	ldr	r0, [r0, #212]	; 0xd4
   1d054:	b	1b238 <fputs@plt+0xa0f0>
   1d058:	str	r3, [r1, #16]
   1d05c:	ldr	r1, [r1, #44]	; 0x2c
   1d060:	b	1d048 <fputs@plt+0xbf00>
   1d064:	push	{r4, lr}
   1d068:	mov	r4, r0
   1d06c:	bl	17ff0 <fputs@plt+0x6ea8>
   1d070:	ldrb	r3, [r4, #41]	; 0x29
   1d074:	cmp	r3, #0
   1d078:	popne	{r4, pc}
   1d07c:	mov	r0, r4
   1d080:	pop	{r4, lr}
   1d084:	b	18154 <fputs@plt+0x700c>
   1d088:	push	{r4, r5, lr}
   1d08c:	add	r2, r1, r2
   1d090:	add	r3, r0, #124	; 0x7c
   1d094:	add	r4, r0, #324	; 0x144
   1d098:	mov	lr, #0
   1d09c:	ldr	ip, [r3, #12]
   1d0a0:	cmp	r1, ip
   1d0a4:	movle	r5, #1
   1d0a8:	movgt	r5, #0
   1d0ac:	cmp	r2, ip
   1d0b0:	movle	r5, #0
   1d0b4:	cmp	r5, #0
   1d0b8:	beq	1d0f0 <fputs@plt+0xbfa8>
   1d0bc:	ldrb	ip, [r3, #6]
   1d0c0:	cmp	ip, #0
   1d0c4:	beq	1d0ec <fputs@plt+0xbfa4>
   1d0c8:	ldrb	ip, [r0, #19]
   1d0cc:	cmp	ip, #7
   1d0d0:	bhi	1d0e8 <fputs@plt+0xbfa0>
   1d0d4:	add	r5, ip, #1
   1d0d8:	add	ip, r0, ip, lsl #2
   1d0dc:	strb	r5, [r0, #19]
   1d0e0:	ldr	r5, [r3, #12]
   1d0e4:	str	r5, [ip, #28]
   1d0e8:	strb	lr, [r3, #6]
   1d0ec:	str	lr, [r3, #12]
   1d0f0:	add	r3, r3, #20
   1d0f4:	cmp	r3, r4
   1d0f8:	bne	1d09c <fputs@plt+0xbf54>
   1d0fc:	pop	{r4, r5, pc}
   1d100:	push	{r4, r5, r6, lr}
   1d104:	mov	r5, r2
   1d108:	bl	1d088 <fputs@plt+0xbf40>
   1d10c:	ldr	r3, [r0, #60]	; 0x3c
   1d110:	cmp	r3, r5
   1d114:	movlt	r4, r0
   1d118:	movlt	r6, r1
   1d11c:	strlt	r5, [r4, #60]	; 0x3c
   1d120:	strlt	r6, [r4, #64]	; 0x40
   1d124:	pop	{r4, r5, r6, pc}
   1d128:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   1d12c:	subs	r2, r0, #1
   1d130:	mov	r5, #0
   1d134:	sbc	r3, r1, #0
   1d138:	cmp	r3, r5
   1d13c:	ldr	r4, [pc, #176]	; 1d1f4 <fputs@plt+0xc0ac>
   1d140:	cmpeq	r2, r4
   1d144:	bhi	1d1ec <fputs@plt+0xc0a4>
   1d148:	ldr	r3, [pc, #168]	; 1d1f8 <fputs@plt+0xc0b0>
   1d14c:	ldr	r2, [r3]
   1d150:	mov	r6, r3
   1d154:	cmp	r2, #0
   1d158:	beq	1d1e0 <fputs@plt+0xc098>
   1d15c:	ldr	r3, [r3, #56]	; 0x38
   1d160:	mov	r4, r0
   1d164:	blx	r3
   1d168:	ldr	r3, [pc, #140]	; 1d1fc <fputs@plt+0xc0b4>
   1d16c:	ldr	r2, [r3, #60]	; 0x3c
   1d170:	ldrd	sl, [r3, #224]	; 0xe0
   1d174:	cmp	r4, r2
   1d178:	strhi	r4, [r3, #60]	; 0x3c
   1d17c:	cmp	sl, #1
   1d180:	sbcs	r2, fp, #0
   1d184:	blt	1d1ac <fputs@plt+0xc064>
   1d188:	ldr	r8, [r3]
   1d18c:	subs	r4, sl, r0
   1d190:	mov	r9, #0
   1d194:	sbc	r5, fp, r0, asr #31
   1d198:	cmp	r8, r4
   1d19c:	sbcs	r2, r9, r5
   1d1a0:	movge	r2, #1
   1d1a4:	movlt	r2, #0
   1d1a8:	str	r2, [r3, #244]	; 0xf4
   1d1ac:	ldr	r3, [r6, #40]	; 0x28
   1d1b0:	blx	r3
   1d1b4:	subs	r4, r0, #0
   1d1b8:	beq	1d1d8 <fputs@plt+0xc090>
   1d1bc:	bl	12d54 <fputs@plt+0x1c0c>
   1d1c0:	mov	r1, r0
   1d1c4:	mov	r0, #0
   1d1c8:	bl	12ba0 <fputs@plt+0x1a58>
   1d1cc:	mov	r1, #1
   1d1d0:	mov	r0, #9
   1d1d4:	bl	12ba0 <fputs@plt+0x1a58>
   1d1d8:	mov	r0, r4
   1d1dc:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   1d1e0:	pop	{r4, r5, r6, r8, r9, sl, fp, lr}
   1d1e4:	ldr	r3, [r3, #40]	; 0x28
   1d1e8:	bx	r3
   1d1ec:	mov	r4, #0
   1d1f0:	b	1d1d8 <fputs@plt+0xc090>
   1d1f4:	svcvc	0x00fffefe
   1d1f8:	andeq	fp, r8, r0, lsr r1
   1d1fc:	ldrdeq	pc, [r8], -r0
   1d200:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d204:	mov	r5, r2
   1d208:	add	r2, sp, #4
   1d20c:	mov	r4, r0
   1d210:	mov	r6, r1
   1d214:	bl	13d4c <fputs@plt+0x2c04>
   1d218:	cmp	r0, #0
   1d21c:	beq	1d2a8 <fputs@plt+0xc160>
   1d220:	cmp	r5, #0
   1d224:	ldr	r7, [r0, #8]
   1d228:	strne	r6, [r0, #12]
   1d22c:	strne	r5, [r0, #8]
   1d230:	bne	1d29c <fputs@plt+0xc154>
   1d234:	ldm	r0, {r1, r3}
   1d238:	ldr	r2, [sp, #4]
   1d23c:	cmp	r3, #0
   1d240:	strne	r1, [r3]
   1d244:	streq	r1, [r4, #8]
   1d248:	ldr	r1, [r0]
   1d24c:	cmp	r1, #0
   1d250:	strne	r3, [r1, #4]
   1d254:	ldr	r3, [r4, #12]
   1d258:	cmp	r3, #0
   1d25c:	beq	1d27c <fputs@plt+0xc134>
   1d260:	add	ip, r3, r2, lsl #3
   1d264:	ldr	lr, [ip, #4]
   1d268:	cmp	r0, lr
   1d26c:	streq	r1, [ip, #4]
   1d270:	ldr	r1, [r3, r2, lsl #3]
   1d274:	sub	r1, r1, #1
   1d278:	str	r1, [r3, r2, lsl #3]
   1d27c:	bl	183dc <fputs@plt+0x7294>
   1d280:	ldr	r3, [r4, #4]
   1d284:	sub	r3, r3, #1
   1d288:	cmp	r3, #0
   1d28c:	str	r3, [r4, #4]
   1d290:	bne	1d29c <fputs@plt+0xc154>
   1d294:	mov	r0, r4
   1d298:	bl	18454 <fputs@plt+0x730c>
   1d29c:	mov	r0, r7
   1d2a0:	add	sp, sp, #12
   1d2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2a8:	cmp	r5, #0
   1d2ac:	beq	1d3a0 <fputs@plt+0xc258>
   1d2b0:	mov	r0, #16
   1d2b4:	mov	r1, #0
   1d2b8:	bl	1d128 <fputs@plt+0xbfe0>
   1d2bc:	subs	r7, r0, #0
   1d2c0:	moveq	r7, r5
   1d2c4:	beq	1d29c <fputs@plt+0xc154>
   1d2c8:	ldr	r0, [r4, #4]
   1d2cc:	add	r9, r4, #8
   1d2d0:	str	r5, [r7, #8]
   1d2d4:	str	r6, [r7, #12]
   1d2d8:	add	r0, r0, #1
   1d2dc:	cmp	r0, #9
   1d2e0:	str	r0, [r4, #4]
   1d2e4:	bls	1d384 <fputs@plt+0xc23c>
   1d2e8:	ldr	r3, [r4]
   1d2ec:	cmp	r0, r3, lsl #1
   1d2f0:	bls	1d384 <fputs@plt+0xc23c>
   1d2f4:	lsl	r2, r0, #4
   1d2f8:	cmp	r2, #1024	; 0x400
   1d2fc:	lslls	r5, r0, #1
   1d300:	movhi	r5, #128	; 0x80
   1d304:	cmp	r3, r5
   1d308:	beq	1d384 <fputs@plt+0xc23c>
   1d30c:	mov	sl, #0
   1d310:	bl	12d04 <fputs@plt+0x1bbc>
   1d314:	mov	r1, sl
   1d318:	lsl	r0, r5, #3
   1d31c:	bl	1d128 <fputs@plt+0xbfe0>
   1d320:	mov	r8, r0
   1d324:	bl	12d1c <fputs@plt+0x1bd4>
   1d328:	cmp	r8, sl
   1d32c:	beq	1d384 <fputs@plt+0xc23c>
   1d330:	ldr	r0, [r4, #12]
   1d334:	bl	183dc <fputs@plt+0x7294>
   1d338:	mov	r0, r8
   1d33c:	str	r8, [r4, #12]
   1d340:	bl	12d54 <fputs@plt+0x1c0c>
   1d344:	lsr	fp, r0, #3
   1d348:	bic	r2, r0, #7
   1d34c:	mov	r1, sl
   1d350:	mov	r0, r8
   1d354:	str	fp, [r4]
   1d358:	bl	10f20 <memset@plt>
   1d35c:	ldr	r5, [r4, #8]
   1d360:	str	sl, [r4, #8]
   1d364:	cmp	r5, #0
   1d368:	bne	1d3a8 <fputs@plt+0xc260>
   1d36c:	mov	r0, r6
   1d370:	bl	13d18 <fputs@plt+0x2bd0>
   1d374:	ldr	r3, [r4]
   1d378:	udiv	r2, r0, r3
   1d37c:	mls	r0, r2, r3, r0
   1d380:	str	r0, [sp, #4]
   1d384:	ldr	r1, [r4, #12]
   1d388:	mov	r2, r7
   1d38c:	mov	r0, r9
   1d390:	cmp	r1, #0
   1d394:	ldrne	r3, [sp, #4]
   1d398:	addne	r1, r1, r3, lsl #3
   1d39c:	bl	1894c <fputs@plt+0x7804>
   1d3a0:	mov	r7, #0
   1d3a4:	b	1d29c <fputs@plt+0xc154>
   1d3a8:	ldr	r0, [r5, #12]
   1d3ac:	bl	13d18 <fputs@plt+0x2bd0>
   1d3b0:	udiv	r1, r0, fp
   1d3b4:	ldr	sl, [r5]
   1d3b8:	mov	r2, r5
   1d3bc:	mov	r5, sl
   1d3c0:	mls	r1, r1, fp, r0
   1d3c4:	mov	r0, r9
   1d3c8:	add	r1, r8, r1, lsl #3
   1d3cc:	bl	1894c <fputs@plt+0x7804>
   1d3d0:	b	1d364 <fputs@plt+0xc21c>
   1d3d4:	push	{r4, lr}
   1d3d8:	mov	r1, r3
   1d3dc:	mov	r4, r0
   1d3e0:	mov	r0, r2
   1d3e4:	bl	1d128 <fputs@plt+0xbfe0>
   1d3e8:	subs	r1, r0, #0
   1d3ec:	bne	1d3f8 <fputs@plt+0xc2b0>
   1d3f0:	mov	r0, r4
   1d3f4:	bl	185e4 <fputs@plt+0x749c>
   1d3f8:	mov	r0, r1
   1d3fc:	pop	{r4, pc}
   1d400:	push	{r4, r5}
   1d404:	mov	r5, r3
   1d408:	mov	r4, r2
   1d40c:	ldr	r3, [r0, #256]	; 0x100
   1d410:	cmp	r3, #0
   1d414:	bne	1d48c <fputs@plt+0xc344>
   1d418:	add	r3, r0, #260	; 0x104
   1d41c:	ldrh	r2, [r3]
   1d420:	mov	r3, #0
   1d424:	cmp	r3, r5
   1d428:	cmpeq	r2, r4
   1d42c:	ldrcc	r3, [r0, #276]	; 0x114
   1d430:	addcc	r3, r3, #1
   1d434:	strcc	r3, [r0, #276]	; 0x114
   1d438:	bcc	1d498 <fputs@plt+0xc350>
   1d43c:	ldr	r1, [r0, #284]	; 0x11c
   1d440:	cmp	r1, #0
   1d444:	ldreq	r3, [r0, #280]	; 0x118
   1d448:	addeq	r3, r3, #1
   1d44c:	streq	r3, [r0, #280]	; 0x118
   1d450:	beq	1d498 <fputs@plt+0xc350>
   1d454:	ldr	r2, [r0, #272]	; 0x110
   1d458:	ldr	r3, [r1]
   1d45c:	add	r2, r2, #1
   1d460:	str	r2, [r0, #272]	; 0x110
   1d464:	str	r3, [r0, #284]	; 0x11c
   1d468:	ldr	r3, [r0, #264]	; 0x108
   1d46c:	ldr	r2, [r0, #268]	; 0x10c
   1d470:	add	r3, r3, #1
   1d474:	cmp	r3, r2
   1d478:	str	r3, [r0, #264]	; 0x108
   1d47c:	strgt	r3, [r0, #268]	; 0x10c
   1d480:	mov	r0, r1
   1d484:	pop	{r4, r5}
   1d488:	bx	lr
   1d48c:	ldrb	r3, [r0, #69]	; 0x45
   1d490:	cmp	r3, #0
   1d494:	bne	1d4a8 <fputs@plt+0xc360>
   1d498:	mov	r2, r4
   1d49c:	mov	r3, r5
   1d4a0:	pop	{r4, r5}
   1d4a4:	b	1d3d4 <fputs@plt+0xc28c>
   1d4a8:	mov	r1, #0
   1d4ac:	b	1d480 <fputs@plt+0xc338>
   1d4b0:	push	{r4, r5, r6, r7, r8, lr}
   1d4b4:	subs	r5, r1, #0
   1d4b8:	beq	1d4f0 <fputs@plt+0xc3a8>
   1d4bc:	mov	r4, r2
   1d4c0:	adds	r2, r2, #1
   1d4c4:	adc	r3, r3, #0
   1d4c8:	mov	r7, r5
   1d4cc:	bl	1d400 <fputs@plt+0xc2b8>
   1d4d0:	subs	r5, r0, #0
   1d4d4:	beq	1d4f0 <fputs@plt+0xc3a8>
   1d4d8:	mov	r2, r4
   1d4dc:	mov	r1, r7
   1d4e0:	bl	10fbc <memcpy@plt>
   1d4e4:	mov	r6, r4
   1d4e8:	mov	r3, #0
   1d4ec:	strb	r3, [r5, r4]
   1d4f0:	mov	r0, r5
   1d4f4:	pop	{r4, r5, r6, r7, r8, pc}
   1d4f8:	push	{r4, lr}
   1d4fc:	subs	r4, r1, #0
   1d500:	beq	1d518 <fputs@plt+0xc3d0>
   1d504:	mov	r3, #0
   1d508:	ldm	r4, {r1, r2}
   1d50c:	bl	1d4b0 <fputs@plt+0xc368>
   1d510:	mov	r4, r0
   1d514:	bl	12e9c <fputs@plt+0x1d54>
   1d518:	mov	r0, r4
   1d51c:	pop	{r4, pc}
   1d520:	push	{r4, r5, r6, lr}
   1d524:	subs	r5, r1, #0
   1d528:	popeq	{r4, r5, r6, pc}
   1d52c:	ldr	r4, [r5]
   1d530:	cmp	r4, #0
   1d534:	pople	{r4, r5, r6, pc}
   1d538:	sub	r4, r4, #1
   1d53c:	ldr	r1, [r2, #4]
   1d540:	cmp	r1, #1
   1d544:	bne	1d570 <fputs@plt+0xc428>
   1d548:	ldr	r1, [r2]
   1d54c:	cmp	r1, #0
   1d550:	bne	1d570 <fputs@plt+0xc428>
   1d554:	mov	r1, #72	; 0x48
   1d558:	mla	r4, r1, r4, r5
   1d55c:	ldrb	r3, [r4, #45]	; 0x2d
   1d560:	orr	r3, r3, #1
   1d564:	add	r4, r4, #40	; 0x28
   1d568:	strb	r3, [r4, #5]
   1d56c:	pop	{r4, r5, r6, pc}
   1d570:	mov	r1, r2
   1d574:	ldr	r0, [r0]
   1d578:	bl	1d4f8 <fputs@plt+0xc3b0>
   1d57c:	mov	r1, #72	; 0x48
   1d580:	mla	r3, r4, r1, r1
   1d584:	mla	r4, r1, r4, r5
   1d588:	str	r0, [r5, r3]
   1d58c:	adds	r0, r0, #0
   1d590:	ldrb	r3, [r4, #45]	; 0x2d
   1d594:	movne	r0, #1
   1d598:	bfi	r3, r0, #1, #1
   1d59c:	b	1d564 <fputs@plt+0xc41c>
   1d5a0:	cmp	r1, #0
   1d5a4:	bxeq	lr
   1d5a8:	push	{r4, r5, r6, lr}
   1d5ac:	mov	r4, r3
   1d5b0:	mov	ip, #20
   1d5b4:	ldm	r1, {r3, r5}
   1d5b8:	ldr	r0, [r0]
   1d5bc:	ldm	r2, {r1, r2}
   1d5c0:	mul	ip, ip, r3
   1d5c4:	mov	r3, #0
   1d5c8:	sub	ip, ip, #20
   1d5cc:	add	r5, r5, ip
   1d5d0:	bl	1d4b0 <fputs@plt+0xc368>
   1d5d4:	cmp	r0, #0
   1d5d8:	mov	r2, r0
   1d5dc:	str	r0, [r5, #4]
   1d5e0:	andne	r2, r4, #1
   1d5e4:	moveq	r2, #0
   1d5e8:	cmp	r2, #0
   1d5ec:	popeq	{r4, r5, r6, pc}
   1d5f0:	pop	{r4, r5, r6, lr}
   1d5f4:	b	12e9c <fputs@plt+0x1d54>
   1d5f8:	push	{r4, r5, r6, lr}
   1d5fc:	mov	r5, r2
   1d600:	add	r2, r2, r2, lsr #31
   1d604:	mov	r4, r1
   1d608:	asr	r2, r2, #1
   1d60c:	add	r2, r2, #1
   1d610:	asr	r3, r2, #31
   1d614:	bl	1d400 <fputs@plt+0xc2b8>
   1d618:	subs	r6, r0, #0
   1d61c:	movne	r1, r4
   1d620:	movne	r2, #0
   1d624:	subne	r5, r5, #1
   1d628:	bne	1d654 <fputs@plt+0xc50c>
   1d62c:	mov	r0, r6
   1d630:	pop	{r4, r5, r6, pc}
   1d634:	ldrb	r0, [r1, #-2]
   1d638:	bl	13a1c <fputs@plt+0x28d4>
   1d63c:	mov	r4, r0
   1d640:	ldrb	r0, [r1, #-1]
   1d644:	bl	13a1c <fputs@plt+0x28d4>
   1d648:	orr	r0, r0, r4, lsl #4
   1d64c:	strb	r0, [r6, r2, asr #1]
   1d650:	add	r2, r2, #2
   1d654:	cmp	r2, r5
   1d658:	add	r3, r6, r2, asr #1
   1d65c:	add	r1, r1, #2
   1d660:	blt	1d634 <fputs@plt+0xc4ec>
   1d664:	mov	r2, #0
   1d668:	strb	r2, [r3]
   1d66c:	b	1d62c <fputs@plt+0xc4e4>
   1d670:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1d674:	mov	r7, r3
   1d678:	mov	r3, #0
   1d67c:	subs	r5, r2, #0
   1d680:	mov	r4, r0
   1d684:	mov	r8, r1
   1d688:	str	r3, [sp, #4]
   1d68c:	bne	1d6fc <fputs@plt+0xc5b4>
   1d690:	mov	r6, #0
   1d694:	mov	r0, r4
   1d698:	add	r2, r6, #48	; 0x30
   1d69c:	mov	r3, #0
   1d6a0:	bl	1d400 <fputs@plt+0xc2b8>
   1d6a4:	subs	r4, r0, #0
   1d6a8:	beq	1d6f0 <fputs@plt+0xc5a8>
   1d6ac:	mov	r2, #48	; 0x30
   1d6b0:	mov	r1, #0
   1d6b4:	bl	10f20 <memset@plt>
   1d6b8:	mvn	r3, #0
   1d6bc:	cmp	r5, #0
   1d6c0:	strb	r8, [r4]
   1d6c4:	strh	r3, [r4, #34]	; 0x22
   1d6c8:	beq	1d6e8 <fputs@plt+0xc5a0>
   1d6cc:	cmp	r6, #0
   1d6d0:	bne	1d730 <fputs@plt+0xc5e8>
   1d6d4:	ldr	r3, [r4, #4]
   1d6d8:	orr	r3, r3, #1024	; 0x400
   1d6dc:	str	r3, [r4, #4]
   1d6e0:	ldr	r3, [sp, #4]
   1d6e4:	str	r3, [r4, #8]
   1d6e8:	mov	r3, #1
   1d6ec:	str	r3, [r4, #24]
   1d6f0:	mov	r0, r4
   1d6f4:	add	sp, sp, #8
   1d6f8:	pop	{r4, r5, r6, r7, r8, pc}
   1d6fc:	cmp	r1, #132	; 0x84
   1d700:	beq	1d710 <fputs@plt+0xc5c8>
   1d704:	ldr	r6, [r5, #4]
   1d708:	add	r6, r6, #1
   1d70c:	b	1d694 <fputs@plt+0xc54c>
   1d710:	ldr	r0, [r5]
   1d714:	cmp	r0, #0
   1d718:	beq	1d704 <fputs@plt+0xc5bc>
   1d71c:	add	r1, sp, #4
   1d720:	bl	13a30 <fputs@plt+0x28e8>
   1d724:	cmp	r0, #0
   1d728:	beq	1d704 <fputs@plt+0xc5bc>
   1d72c:	b	1d690 <fputs@plt+0xc548>
   1d730:	ldr	r2, [r5, #4]
   1d734:	add	r3, r4, #48	; 0x30
   1d738:	str	r3, [r4, #8]
   1d73c:	cmp	r2, #0
   1d740:	beq	1d754 <fputs@plt+0xc60c>
   1d744:	mov	r0, r3
   1d748:	ldr	r1, [r5]
   1d74c:	bl	10fbc <memcpy@plt>
   1d750:	mov	r3, r0
   1d754:	ldr	r2, [r5, #4]
   1d758:	mov	r1, #0
   1d75c:	cmp	r6, #2
   1d760:	movle	r6, #0
   1d764:	andgt	r6, r7, #1
   1d768:	cmp	r6, r1
   1d76c:	strb	r1, [r3, r2]
   1d770:	beq	1d6e8 <fputs@plt+0xc5a0>
   1d774:	ldr	r3, [r5]
   1d778:	ldrb	r5, [r3]
   1d77c:	cmp	r5, #39	; 0x27
   1d780:	beq	1d7a4 <fputs@plt+0xc65c>
   1d784:	cmp	r5, #91	; 0x5b
   1d788:	cmpne	r5, #34	; 0x22
   1d78c:	moveq	r3, #1
   1d790:	movne	r3, #0
   1d794:	cmp	r5, #96	; 0x60
   1d798:	orreq	r3, r3, #1
   1d79c:	cmp	r3, r1
   1d7a0:	beq	1d6e8 <fputs@plt+0xc5a0>
   1d7a4:	ldr	r0, [r4, #8]
   1d7a8:	bl	12e9c <fputs@plt+0x1d54>
   1d7ac:	cmp	r5, #34	; 0x22
   1d7b0:	ldreq	r3, [r4, #4]
   1d7b4:	orreq	r3, r3, #64	; 0x40
   1d7b8:	streq	r3, [r4, #4]
   1d7bc:	b	1d6e8 <fputs@plt+0xc5a0>
   1d7c0:	push	{r4, r5, r6, lr}
   1d7c4:	mov	r4, r3
   1d7c8:	mov	r3, #0
   1d7cc:	mov	r5, r1
   1d7d0:	mov	r6, r2
   1d7d4:	mov	r1, #152	; 0x98
   1d7d8:	mov	r2, r3
   1d7dc:	bl	1d670 <fputs@plt+0xc528>
   1d7e0:	cmp	r0, #0
   1d7e4:	popeq	{r4, r5, r6, pc}
   1d7e8:	mov	r2, #72	; 0x48
   1d7ec:	mla	r2, r2, r6, r5
   1d7f0:	ldr	r3, [r2, #24]
   1d7f4:	ldr	r1, [r2, #52]	; 0x34
   1d7f8:	str	r3, [r0, #44]	; 0x2c
   1d7fc:	ldrsh	r3, [r3, #32]
   1d800:	str	r1, [r0, #28]
   1d804:	cmp	r3, r4
   1d808:	mvneq	r3, #0
   1d80c:	strheq	r3, [r0, #32]
   1d810:	beq	1d850 <fputs@plt+0xc708>
   1d814:	cmp	r4, #63	; 0x3f
   1d818:	ldr	ip, [r2, #64]	; 0x40
   1d81c:	mov	lr, #1
   1d820:	strh	r4, [r0, #32]
   1d824:	movge	r4, #63	; 0x3f
   1d828:	add	r5, r2, #64	; 0x40
   1d82c:	sub	r3, r4, #32
   1d830:	rsb	r1, r4, #32
   1d834:	lsl	r3, lr, r3
   1d838:	orr	r3, r3, lr, lsr r1
   1d83c:	ldr	r1, [r2, #68]	; 0x44
   1d840:	orr	r4, ip, lr, lsl r4
   1d844:	str	r4, [r2, #64]	; 0x40
   1d848:	orr	r3, r1, r3
   1d84c:	str	r3, [r2, #68]	; 0x44
   1d850:	ldr	r3, [r0, #4]
   1d854:	orr	r3, r3, #4
   1d858:	str	r3, [r0, #4]
   1d85c:	pop	{r4, r5, r6, pc}
   1d860:	push	{r0, r1, r2, r4, r5, lr}
   1d864:	mov	r4, r0
   1d868:	subs	r0, r2, #0
   1d86c:	mov	r5, r1
   1d870:	str	r2, [sp]
   1d874:	beq	1d87c <fputs@plt+0xc734>
   1d878:	bl	16878 <fputs@plt+0x5730>
   1d87c:	mov	r3, #0
   1d880:	mov	r2, sp
   1d884:	str	r0, [sp, #4]
   1d888:	mov	r1, r5
   1d88c:	mov	r0, r4
   1d890:	bl	1d670 <fputs@plt+0xc528>
   1d894:	add	sp, sp, #12
   1d898:	pop	{r4, r5, pc}
   1d89c:	push	{r0, r1, r2, r4, r5, lr}
   1d8a0:	mov	r5, r0
   1d8a4:	mov	r0, r2
   1d8a8:	mov	r4, r1
   1d8ac:	str	r2, [sp]
   1d8b0:	bl	16878 <fputs@plt+0x5730>
   1d8b4:	cmp	r0, #0
   1d8b8:	str	r0, [sp, #4]
   1d8bc:	bne	1d8cc <fputs@plt+0xc784>
   1d8c0:	mov	r0, r4
   1d8c4:	add	sp, sp, #12
   1d8c8:	pop	{r4, r5, pc}
   1d8cc:	mov	r3, #0
   1d8d0:	mov	r2, sp
   1d8d4:	ldr	r0, [r5]
   1d8d8:	mov	r1, #95	; 0x5f
   1d8dc:	bl	1d670 <fputs@plt+0xc528>
   1d8e0:	cmp	r0, #0
   1d8e4:	beq	1d8c0 <fputs@plt+0xc778>
   1d8e8:	ldr	r3, [r0, #4]
   1d8ec:	str	r4, [r0, #12]
   1d8f0:	orr	r3, r3, #4352	; 0x1100
   1d8f4:	str	r3, [r0, #4]
   1d8f8:	b	1d8c4 <fputs@plt+0xc77c>
   1d8fc:	push	{r4, r5, r6, r7, r8, lr}
   1d900:	mov	r5, r0
   1d904:	mov	r8, r1
   1d908:	mov	r7, r2
   1d90c:	mov	r1, #157	; 0x9d
   1d910:	mov	r2, #0
   1d914:	mov	r4, r3
   1d918:	ldr	r6, [r0]
   1d91c:	mov	r0, r6
   1d920:	bl	1d860 <fputs@plt+0xc718>
   1d924:	cmp	r0, #0
   1d928:	popeq	{r4, r5, r6, r7, r8, pc}
   1d92c:	cmp	r4, #0
   1d930:	blt	1d97c <fputs@plt+0xc834>
   1d934:	ldrsh	r3, [r8, #32]
   1d938:	cmp	r3, r4
   1d93c:	beq	1d97c <fputs@plt+0xc834>
   1d940:	ldr	r3, [r8, #4]
   1d944:	mov	r1, r0
   1d948:	add	r3, r3, r4, lsl #4
   1d94c:	add	r4, r4, r7
   1d950:	add	r4, r4, #1
   1d954:	str	r4, [r0, #28]
   1d958:	ldrb	r2, [r3, #13]
   1d95c:	strb	r2, [r0, #1]
   1d960:	mov	r0, r5
   1d964:	ldr	r2, [r3, #8]
   1d968:	cmp	r2, #0
   1d96c:	ldreq	r3, [r6, #8]
   1d970:	pop	{r4, r5, r6, r7, r8, lr}
   1d974:	ldreq	r2, [r3]
   1d978:	b	1d89c <fputs@plt+0xc754>
   1d97c:	mov	r3, #68	; 0x44
   1d980:	strb	r3, [r0, #1]
   1d984:	str	r7, [r0, #28]
   1d988:	pop	{r4, r5, r6, r7, r8, pc}
   1d98c:	ldrh	r3, [r1, #44]	; 0x2c
   1d990:	cmp	r3, r2
   1d994:	bge	1d9f8 <fputs@plt+0xc8b0>
   1d998:	add	r2, r2, #7
   1d99c:	push	{r4, r5, r6, r7, r8, lr}
   1d9a0:	mov	r3, #0
   1d9a4:	bic	r5, r2, #7
   1d9a8:	mov	r6, r0
   1d9ac:	lsl	r2, r5, #2
   1d9b0:	mov	r4, r1
   1d9b4:	bl	1d400 <fputs@plt+0xc2b8>
   1d9b8:	subs	r7, r0, #0
   1d9bc:	beq	1da00 <fputs@plt+0xc8b8>
   1d9c0:	ldrh	r2, [r4, #44]	; 0x2c
   1d9c4:	ldr	r1, [r4, #48]	; 0x30
   1d9c8:	lsl	r2, r2, #2
   1d9cc:	bl	10fbc <memcpy@plt>
   1d9d0:	ldr	r1, [r4, #48]	; 0x30
   1d9d4:	add	r3, r4, #56	; 0x38
   1d9d8:	cmp	r1, r3
   1d9dc:	beq	1d9e8 <fputs@plt+0xc8a0>
   1d9e0:	mov	r0, r6
   1d9e4:	bl	1c334 <fputs@plt+0xb1ec>
   1d9e8:	mov	r0, #0
   1d9ec:	strh	r5, [r4, #44]	; 0x2c
   1d9f0:	str	r7, [r4, #48]	; 0x30
   1d9f4:	pop	{r4, r5, r6, r7, r8, pc}
   1d9f8:	mov	r0, #0
   1d9fc:	bx	lr
   1da00:	mov	r0, #7
   1da04:	pop	{r4, r5, r6, r7, r8, pc}
   1da08:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1da0c:	mov	r3, r0
   1da10:	mov	r5, r1
   1da14:	ldr	r0, [r0, #16]
   1da18:	cmp	r0, #0
   1da1c:	beq	1da58 <fputs@plt+0xc910>
   1da20:	ldrh	r3, [r1, #40]	; 0x28
   1da24:	cmp	r3, #0
   1da28:	bne	1da3c <fputs@plt+0xc8f4>
   1da2c:	mov	r6, #0
   1da30:	mov	r0, r6
   1da34:	add	sp, sp, #8
   1da38:	pop	{r4, r5, r6, r7, r8, pc}
   1da3c:	ldrsh	r3, [r1, #22]
   1da40:	str	r3, [sp, #4]
   1da44:	ldrsh	r3, [r1, #20]
   1da48:	str	r3, [sp]
   1da4c:	ldrd	r2, [r1]
   1da50:	bl	163bc <fputs@plt+0x5274>
   1da54:	b	1da2c <fputs@plt+0xc8e4>
   1da58:	ldr	r7, [r3]
   1da5c:	ldr	r3, [r7]
   1da60:	ldr	r6, [r3]
   1da64:	ldr	r3, [r1, #36]	; 0x24
   1da68:	tst	r3, #512	; 0x200
   1da6c:	ldrne	r4, [r7, #16]
   1da70:	bne	1db90 <fputs@plt+0xca48>
   1da74:	add	r0, r7, #16
   1da78:	mov	r1, r5
   1da7c:	bl	1665c <fputs@plt+0x5514>
   1da80:	subs	r7, r0, #0
   1da84:	beq	1da2c <fputs@plt+0xc8e4>
   1da88:	ldr	r4, [r7]
   1da8c:	cmp	r4, #0
   1da90:	addne	r7, r4, #52	; 0x34
   1da94:	bne	1dc04 <fputs@plt+0xcabc>
   1da98:	mov	r0, r6
   1da9c:	mov	r2, #72	; 0x48
   1daa0:	mov	r3, #0
   1daa4:	bl	1d400 <fputs@plt+0xc2b8>
   1daa8:	cmp	r0, #0
   1daac:	mov	r4, r0
   1dab0:	str	r0, [r7]
   1dab4:	moveq	r6, #7
   1dab8:	beq	1da30 <fputs@plt+0xc8e8>
   1dabc:	add	r3, r0, #56	; 0x38
   1dac0:	mov	r2, #3
   1dac4:	strh	r2, [r0, #44]	; 0x2c
   1dac8:	str	r3, [r0, #48]	; 0x30
   1dacc:	mov	r3, #0
   1dad0:	str	r3, [r0, #36]	; 0x24
   1dad4:	strh	r3, [r0, #40]	; 0x28
   1dad8:	str	r3, [r0, #52]	; 0x34
   1dadc:	mov	r0, r6
   1dae0:	mov	r1, r4
   1dae4:	bl	1c7a8 <fputs@plt+0xb660>
   1dae8:	ldrh	r2, [r5, #40]	; 0x28
   1daec:	mov	r1, r4
   1daf0:	mov	r0, r6
   1daf4:	bl	1d98c <fputs@plt+0xc844>
   1daf8:	subs	r6, r0, #0
   1dafc:	moveq	r3, r5
   1db00:	moveq	r2, r4
   1db04:	addeq	r1, r5, #44	; 0x2c
   1db08:	beq	1dc14 <fputs@plt+0xcacc>
   1db0c:	mov	r2, #0
   1db10:	mov	r6, #7
   1db14:	str	r2, [r4, #24]
   1db18:	str	r2, [r4, #28]
   1db1c:	str	r2, [r4, #32]
   1db20:	ldr	r3, [r4, #36]	; 0x24
   1db24:	tst	r3, #1024	; 0x400
   1db28:	bne	1da30 <fputs@plt+0xc8e8>
   1db2c:	ldr	r3, [r4, #28]
   1db30:	cmp	r3, #0
   1db34:	beq	1da30 <fputs@plt+0xc8e8>
   1db38:	ldr	r3, [r3, #44]	; 0x2c
   1db3c:	cmp	r3, #0
   1db40:	streq	r3, [r4, #28]
   1db44:	b	1da30 <fputs@plt+0xc8e8>
   1db48:	ldrb	r2, [r4, #16]
   1db4c:	ldrb	r3, [r5, #16]
   1db50:	cmp	r2, r3
   1db54:	bne	1db8c <fputs@plt+0xca44>
   1db58:	ldr	r3, [r4, #36]	; 0x24
   1db5c:	tst	r3, #512	; 0x200
   1db60:	beq	1db8c <fputs@plt+0xca44>
   1db64:	mov	r1, r5
   1db68:	mov	r0, r4
   1db6c:	bl	165a4 <fputs@plt+0x545c>
   1db70:	cmp	r0, #0
   1db74:	beq	1db9c <fputs@plt+0xca54>
   1db78:	ldrsh	r3, [r4, #20]
   1db7c:	strh	r3, [r5, #20]
   1db80:	ldrh	r3, [r4, #22]
   1db84:	sub	r3, r3, #1
   1db88:	strh	r3, [r5, #22]
   1db8c:	ldr	r4, [r4, #52]	; 0x34
   1db90:	cmp	r4, #0
   1db94:	bne	1db48 <fputs@plt+0xca00>
   1db98:	b	1da74 <fputs@plt+0xc92c>
   1db9c:	mov	r1, r4
   1dba0:	mov	r0, r5
   1dba4:	bl	165a4 <fputs@plt+0x545c>
   1dba8:	cmp	r0, #0
   1dbac:	beq	1db8c <fputs@plt+0xca44>
   1dbb0:	ldrsh	r3, [r4, #20]
   1dbb4:	strh	r3, [r5, #20]
   1dbb8:	ldrh	r3, [r4, #22]
   1dbbc:	add	r3, r3, #1
   1dbc0:	b	1db88 <fputs@plt+0xca40>
   1dbc4:	mov	r0, r7
   1dbc8:	mov	r1, r5
   1dbcc:	bl	1665c <fputs@plt+0x5514>
   1dbd0:	subs	r7, r0, #0
   1dbd4:	beq	1dadc <fputs@plt+0xc994>
   1dbd8:	ldr	r8, [r7]
   1dbdc:	cmp	r8, #0
   1dbe0:	beq	1dadc <fputs@plt+0xc994>
   1dbe4:	ldr	r3, [r8, #52]	; 0x34
   1dbe8:	mov	r1, r8
   1dbec:	mov	r0, r6
   1dbf0:	str	r3, [r7]
   1dbf4:	bl	1c824 <fputs@plt+0xb6dc>
   1dbf8:	mov	r1, r8
   1dbfc:	mov	r0, r6
   1dc00:	bl	1c334 <fputs@plt+0xb1ec>
   1dc04:	ldr	r3, [r7]
   1dc08:	cmp	r3, #0
   1dc0c:	bne	1dbc4 <fputs@plt+0xca7c>
   1dc10:	b	1dadc <fputs@plt+0xc994>
   1dc14:	ldr	r0, [r3], #4
   1dc18:	cmp	r3, r1
   1dc1c:	str	r0, [r2], #4
   1dc20:	bne	1dc14 <fputs@plt+0xcacc>
   1dc24:	ldrh	r2, [r4, #40]	; 0x28
   1dc28:	ldr	r0, [r4, #48]	; 0x30
   1dc2c:	ldr	r1, [r5, #48]	; 0x30
   1dc30:	lsl	r2, r2, #2
   1dc34:	bl	10fbc <memcpy@plt>
   1dc38:	ldr	r3, [r5, #36]	; 0x24
   1dc3c:	ands	r2, r3, #1024	; 0x400
   1dc40:	movne	r3, #0
   1dc44:	strbne	r3, [r5, #28]
   1dc48:	bne	1db20 <fputs@plt+0xc9d8>
   1dc4c:	tst	r3, #16384	; 0x4000
   1dc50:	strne	r2, [r5, #28]
   1dc54:	b	1db20 <fputs@plt+0xc9d8>
   1dc58:	ldrb	r3, [r2, #42]	; 0x2a
   1dc5c:	tst	r3, #8
   1dc60:	bne	1dc6c <fputs@plt+0xcb24>
   1dc64:	mov	r0, #0
   1dc68:	bx	lr
   1dc6c:	push	{r4, r5, r6, lr}
   1dc70:	ldr	r4, [r0, #416]	; 0x1a0
   1dc74:	cmp	r4, #0
   1dc78:	moveq	r4, r0
   1dc7c:	ldr	r3, [r4, #412]	; 0x19c
   1dc80:	cmp	r3, #0
   1dc84:	beq	1dccc <fputs@plt+0xcb84>
   1dc88:	ldr	ip, [r3, #4]
   1dc8c:	cmp	r2, ip
   1dc90:	bne	1dc9c <fputs@plt+0xcb54>
   1dc94:	ldr	r0, [r3, #12]
   1dc98:	pop	{r4, r5, r6, pc}
   1dc9c:	ldr	r3, [r3]
   1dca0:	b	1dc80 <fputs@plt+0xcb38>
   1dca4:	ldr	r2, [r4, #412]	; 0x19c
   1dca8:	str	r2, [r3]
   1dcac:	ldr	r2, [r4, #76]	; 0x4c
   1dcb0:	str	r3, [r4, #412]	; 0x19c
   1dcb4:	stmib	r3, {r5, r6}
   1dcb8:	add	r1, r2, #2
   1dcbc:	add	r2, r2, #3
   1dcc0:	str	r1, [r3, #12]
   1dcc4:	str	r2, [r4, #76]	; 0x4c
   1dcc8:	b	1dc94 <fputs@plt+0xcb4c>
   1dccc:	mov	r3, #0
   1dcd0:	mov	r5, r2
   1dcd4:	ldr	r0, [r0]
   1dcd8:	mov	r2, #16
   1dcdc:	mov	r6, r1
   1dce0:	bl	1d400 <fputs@plt+0xc2b8>
   1dce4:	subs	r3, r0, #0
   1dce8:	bne	1dca4 <fputs@plt+0xcb5c>
   1dcec:	mov	r0, #0
   1dcf0:	pop	{r4, r5, r6, pc}
   1dcf4:	push	{r4, r5, r6, lr}
   1dcf8:	mov	r4, r0
   1dcfc:	ldr	r6, [r0, #32]
   1dd00:	bl	1ccd8 <fputs@plt+0xbb90>
   1dd04:	mov	r2, #64	; 0x40
   1dd08:	mov	r3, #0
   1dd0c:	mov	r0, r6
   1dd10:	bl	1d400 <fputs@plt+0xc2b8>
   1dd14:	str	r0, [r4, #20]
   1dd18:	ldrb	r5, [r6, #69]	; 0x45
   1dd1c:	cmp	r5, #0
   1dd20:	beq	1dd38 <fputs@plt+0xcbf0>
   1dd24:	mov	r3, #1
   1dd28:	strh	r3, [r4, #8]
   1dd2c:	mov	r3, #0
   1dd30:	str	r3, [r4, #24]
   1dd34:	pop	{r4, r5, r6, pc}
   1dd38:	mov	r1, r0
   1dd3c:	mov	r0, r6
   1dd40:	bl	1c2d4 <fputs@plt+0xb18c>
   1dd44:	ldr	r3, [r4, #20]
   1dd48:	str	r0, [r4, #24]
   1dd4c:	sub	r0, r0, #32
   1dd50:	lsr	r0, r0, #4
   1dd54:	add	r2, r3, #32
   1dd58:	stm	r3, {r5, r6}
   1dd5c:	str	r5, [r3, #8]
   1dd60:	str	r5, [r3, #12]
   1dd64:	str	r2, [r3, #16]
   1dd68:	mov	r2, #1
   1dd6c:	str	r5, [r3, #20]
   1dd70:	strh	r0, [r3, #24]
   1dd74:	strh	r2, [r3, #26]
   1dd78:	str	r5, [r3, #28]
   1dd7c:	str	r3, [r4]
   1dd80:	mov	r3, #32
   1dd84:	strh	r3, [r4, #8]
   1dd88:	pop	{r4, r5, r6, pc}
   1dd8c:	ldrh	r3, [r0, #24]
   1dd90:	push	{r4, lr}
   1dd94:	mov	r4, r0
   1dd98:	cmp	r3, #0
   1dd9c:	bne	1ddd4 <fputs@plt+0xcc8c>
   1dda0:	mov	r2, #1016	; 0x3f8
   1dda4:	mov	r3, #0
   1dda8:	ldr	r0, [r0, #4]
   1ddac:	bl	1d400 <fputs@plt+0xc2b8>
   1ddb0:	cmp	r0, #0
   1ddb4:	popeq	{r4, pc}
   1ddb8:	ldr	r3, [r4]
   1ddbc:	str	r3, [r0]
   1ddc0:	mov	r3, #63	; 0x3f
   1ddc4:	str	r0, [r4]
   1ddc8:	add	r0, r0, #8
   1ddcc:	str	r0, [r4, #16]
   1ddd0:	strh	r3, [r4, #24]
   1ddd4:	ldrh	r3, [r4, #24]
   1ddd8:	ldr	r0, [r4, #16]
   1dddc:	sub	r3, r3, #1
   1dde0:	strh	r3, [r4, #24]
   1dde4:	add	r3, r0, #16
   1dde8:	str	r3, [r4, #16]
   1ddec:	pop	{r4, pc}
   1ddf0:	push	{r4, r6, r7, r8, r9, lr}
   1ddf4:	mov	r4, r0
   1ddf8:	mov	r8, r2
   1ddfc:	mov	r9, r3
   1de00:	bl	1dd8c <fputs@plt+0xcc44>
   1de04:	cmp	r0, #0
   1de08:	popeq	{r4, r6, r7, r8, r9, pc}
   1de0c:	mov	r3, #0
   1de10:	ldr	r2, [r4, #12]
   1de14:	strd	r8, [r0]
   1de18:	str	r3, [r0, #8]
   1de1c:	cmp	r2, r3
   1de20:	streq	r0, [r4, #8]
   1de24:	beq	1de4c <fputs@plt+0xcd04>
   1de28:	ldrh	r3, [r4, #26]
   1de2c:	tst	r3, #1
   1de30:	beq	1de48 <fputs@plt+0xcd00>
   1de34:	ldrd	r6, [r2]
   1de38:	cmp	r6, r8
   1de3c:	sbcs	r1, r7, r9
   1de40:	bicge	r3, r3, #1
   1de44:	strhge	r3, [r4, #26]
   1de48:	str	r0, [r2, #8]
   1de4c:	str	r0, [r4, #12]
   1de50:	pop	{r4, r6, r7, r8, r9, pc}
   1de54:	cmp	r0, #0
   1de58:	beq	1de60 <fputs@plt+0xcd18>
   1de5c:	b	1d400 <fputs@plt+0xc2b8>
   1de60:	push	{r4, r5}
   1de64:	mov	r0, r2
   1de68:	mov	r1, r3
   1de6c:	pop	{r4, r5}
   1de70:	b	1d128 <fputs@plt+0xbfe0>
   1de74:	ldr	r3, [r0, #8]
   1de78:	push	{r4, lr}
   1de7c:	mov	r4, r0
   1de80:	cmp	r3, #0
   1de84:	beq	1def0 <fputs@plt+0xcda8>
   1de88:	ldr	r2, [r0, #12]
   1de8c:	mov	r1, #0
   1de90:	strb	r1, [r3, r2]
   1de94:	ldr	r3, [r0, #20]
   1de98:	cmp	r3, r1
   1de9c:	beq	1def0 <fputs@plt+0xcda8>
   1dea0:	ldrb	r3, [r0, #25]
   1dea4:	ands	r3, r3, #4
   1dea8:	bne	1def0 <fputs@plt+0xcda8>
   1deac:	ldr	r2, [r4, #12]
   1deb0:	ldr	r0, [r0]
   1deb4:	add	r2, r2, #1
   1deb8:	bl	1de54 <fputs@plt+0xcd0c>
   1debc:	cmp	r0, #0
   1dec0:	str	r0, [r4, #8]
   1dec4:	moveq	r2, #1
   1dec8:	streq	r0, [r4, #16]
   1decc:	strbeq	r2, [r4, #24]
   1ded0:	beq	1def0 <fputs@plt+0xcda8>
   1ded4:	ldr	r1, [r4, #4]
   1ded8:	ldr	r2, [r4, #12]
   1dedc:	add	r2, r2, #1
   1dee0:	bl	10fbc <memcpy@plt>
   1dee4:	ldrb	r3, [r4, #25]
   1dee8:	orr	r3, r3, #4
   1deec:	strb	r3, [r4, #25]
   1def0:	ldr	r0, [r4, #8]
   1def4:	pop	{r4, pc}
   1def8:	push	{r4, r5, r6, lr}
   1defc:	mov	r5, r2
   1df00:	bl	1de54 <fputs@plt+0xcd0c>
   1df04:	subs	r4, r0, #0
   1df08:	beq	1df18 <fputs@plt+0xcdd0>
   1df0c:	mov	r2, r5
   1df10:	mov	r1, #0
   1df14:	bl	10f20 <memset@plt>
   1df18:	mov	r0, r4
   1df1c:	pop	{r4, r5, r6, pc}
   1df20:	mov	r3, #0
   1df24:	push	{r4, lr}
   1df28:	mov	r2, #40	; 0x28
   1df2c:	mov	r4, r0
   1df30:	bl	1def8 <fputs@plt+0xcdb0>
   1df34:	cmp	r0, #0
   1df38:	movne	r3, #1
   1df3c:	strne	r4, [r0, #32]
   1df40:	strhne	r3, [r0, #8]
   1df44:	pop	{r4, pc}
   1df48:	push	{r4, r5, r6, lr}
   1df4c:	mov	r2, #208	; 0xd0
   1df50:	mov	r5, r0
   1df54:	mov	r3, #0
   1df58:	ldr	r4, [r0]
   1df5c:	mov	r0, r4
   1df60:	bl	1def8 <fputs@plt+0xcdb0>
   1df64:	cmp	r0, #0
   1df68:	popeq	{r4, r5, r6, pc}
   1df6c:	ldr	r3, [r4, #4]
   1df70:	str	r4, [r0]
   1df74:	cmp	r3, #0
   1df78:	strne	r0, [r3, #48]	; 0x30
   1df7c:	str	r3, [r0, #52]	; 0x34
   1df80:	mov	r3, #0
   1df84:	str	r3, [r0, #48]	; 0x30
   1df88:	ldr	r3, [pc, #12]	; 1df9c <fputs@plt+0xce54>
   1df8c:	str	r0, [r4, #4]
   1df90:	str	r5, [r0, #24]
   1df94:	str	r3, [r0, #40]	; 0x28
   1df98:	pop	{r4, r5, r6, pc}
   1df9c:	ldrtcs	lr, [ip], r5, lsr #21
   1dfa0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dfa4:	subs	r9, r2, #0
   1dfa8:	mov	r6, r0
   1dfac:	mov	r8, r1
   1dfb0:	beq	1e078 <fputs@plt+0xcf30>
   1dfb4:	add	sl, r0, #364	; 0x16c
   1dfb8:	mov	r7, r3
   1dfbc:	mov	r1, r9
   1dfc0:	mov	r0, sl
   1dfc4:	bl	13dc8 <fputs@plt+0x2c80>
   1dfc8:	adds	r7, r7, #0
   1dfcc:	mov	r4, r0
   1dfd0:	movne	r7, #1
   1dfd4:	cmp	r0, #0
   1dfd8:	movne	r7, #0
   1dfdc:	cmp	r7, #0
   1dfe0:	beq	1e07c <fputs@plt+0xcf34>
   1dfe4:	mov	r0, r9
   1dfe8:	mov	r5, #0
   1dfec:	bl	16878 <fputs@plt+0x5730>
   1dff0:	add	r2, r0, #61	; 0x3d
   1dff4:	mov	r7, r0
   1dff8:	mov	r3, r5
   1dffc:	mov	r0, r6
   1e000:	bl	1def8 <fputs@plt+0xcdb0>
   1e004:	subs	r4, r0, #0
   1e008:	bne	1e014 <fputs@plt+0xcecc>
   1e00c:	mov	r0, #0
   1e010:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e014:	mov	r2, #1
   1e018:	add	r3, r4, #60	; 0x3c
   1e01c:	mov	r1, r9
   1e020:	mov	r0, r3
   1e024:	str	r3, [r4]
   1e028:	strb	r2, [r4, #4]
   1e02c:	mov	r2, #2
   1e030:	str	r3, [r4, #20]
   1e034:	strb	r2, [r4, #24]
   1e038:	mov	r2, #3
   1e03c:	str	r3, [r4, #40]	; 0x28
   1e040:	strb	r2, [r4, #44]	; 0x2c
   1e044:	mov	r2, r7
   1e048:	bl	10fbc <memcpy@plt>
   1e04c:	mov	r2, r4
   1e050:	strb	r5, [r0, r7]
   1e054:	mov	r0, sl
   1e058:	ldr	r1, [r4]
   1e05c:	bl	1d200 <fputs@plt+0xc0b8>
   1e060:	subs	r1, r0, #0
   1e064:	beq	1e084 <fputs@plt+0xcf3c>
   1e068:	mov	r0, r6
   1e06c:	bl	185e4 <fputs@plt+0x749c>
   1e070:	bl	1c334 <fputs@plt+0xb1ec>
   1e074:	b	1e00c <fputs@plt+0xcec4>
   1e078:	ldr	r4, [r0, #8]
   1e07c:	cmp	r4, #0
   1e080:	beq	1e00c <fputs@plt+0xcec4>
   1e084:	mov	r0, #20
   1e088:	mla	r0, r0, r8, r4
   1e08c:	sub	r0, r0, #20
   1e090:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e094:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e098:	mov	r9, r3
   1e09c:	mov	r5, r0
   1e0a0:	mov	r0, r1
   1e0a4:	mov	r6, r1
   1e0a8:	mov	sl, r2
   1e0ac:	mov	fp, #0
   1e0b0:	ldrb	r3, [sp, #48]	; 0x30
   1e0b4:	mov	r4, fp
   1e0b8:	str	r3, [sp]
   1e0bc:	bl	16878 <fputs@plt+0x5730>
   1e0c0:	add	r3, r5, #348	; 0x15c
   1e0c4:	mov	r8, r0
   1e0c8:	mov	r1, r6
   1e0cc:	mov	r0, r3
   1e0d0:	str	r3, [sp, #4]
   1e0d4:	bl	13dc8 <fputs@plt+0x2c80>
   1e0d8:	mov	r7, r0
   1e0dc:	cmp	r7, #0
   1e0e0:	bne	1e180 <fputs@plt+0xd038>
   1e0e4:	ldr	r3, [sp]
   1e0e8:	cmp	r3, #0
   1e0ec:	bne	1e13c <fputs@plt+0xcff4>
   1e0f0:	cmp	r4, #0
   1e0f4:	beq	1e104 <fputs@plt+0xcfbc>
   1e0f8:	ldr	r2, [r5, #24]
   1e0fc:	tst	r2, #2097152	; 0x200000
   1e100:	beq	1e13c <fputs@plt+0xcff4>
   1e104:	ldrb	r2, [r6]
   1e108:	mov	r1, #23
   1e10c:	ldr	r3, [pc, #328]	; 1e25c <fputs@plt+0xd114>
   1e110:	add	r3, r3, r2
   1e114:	ldrb	r3, [r3, #64]	; 0x40
   1e118:	add	r3, r3, r8
   1e11c:	sdiv	r2, r3, r1
   1e120:	mls	r2, r1, r2, r3
   1e124:	ldr	r3, [pc, #308]	; 1e260 <fputs@plt+0xd118>
   1e128:	add	r3, r3, r2, lsl #2
   1e12c:	ldr	r7, [r3, #248]	; 0xf8
   1e130:	cmp	r7, #0
   1e134:	bne	1e1a4 <fputs@plt+0xd05c>
   1e138:	mov	fp, r7
   1e13c:	ldr	r3, [sp]
   1e140:	and	r7, r3, #1
   1e144:	cmp	fp, #5
   1e148:	movgt	r3, #0
   1e14c:	andle	r3, r7, #1
   1e150:	cmp	r3, #0
   1e154:	beq	1e23c <fputs@plt+0xd0f4>
   1e158:	add	r2, r8, #29
   1e15c:	mov	r3, #0
   1e160:	mov	r0, r5
   1e164:	bl	1def8 <fputs@plt+0xcdb0>
   1e168:	subs	r4, r0, #0
   1e16c:	bne	1e1e8 <fputs@plt+0xd0a0>
   1e170:	mov	r4, #0
   1e174:	mov	r0, r4
   1e178:	add	sp, sp, #12
   1e17c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e180:	mov	r0, r7
   1e184:	mov	r2, r9
   1e188:	mov	r1, sl
   1e18c:	bl	15bdc <fputs@plt+0x4a94>
   1e190:	cmp	fp, r0
   1e194:	movlt	r4, r7
   1e198:	movlt	fp, r0
   1e19c:	ldr	r7, [r7, #8]
   1e1a0:	b	1e0dc <fputs@plt+0xcf94>
   1e1a4:	mov	r1, r6
   1e1a8:	ldr	r0, [r7, #20]
   1e1ac:	bl	12f2c <fputs@plt+0x1de4>
   1e1b0:	subs	fp, r0, #0
   1e1b4:	ldrne	r7, [r7, #24]
   1e1b8:	bne	1e130 <fputs@plt+0xcfe8>
   1e1bc:	mov	r0, r7
   1e1c0:	mov	r2, r9
   1e1c4:	mov	r1, sl
   1e1c8:	bl	15bdc <fputs@plt+0x4a94>
   1e1cc:	cmp	r0, fp
   1e1d0:	movgt	r4, r7
   1e1d4:	ldr	r7, [r7, #8]
   1e1d8:	movgt	fp, r0
   1e1dc:	cmp	r7, #0
   1e1e0:	bne	1e1bc <fputs@plt+0xd074>
   1e1e4:	b	1e13c <fputs@plt+0xcff4>
   1e1e8:	add	r3, r4, #28
   1e1ec:	add	r2, r8, #1
   1e1f0:	strb	sl, [r4]
   1e1f4:	mov	r1, r6
   1e1f8:	mov	r0, r3
   1e1fc:	strh	r9, [r4, #2]
   1e200:	str	r3, [r4, #20]
   1e204:	bl	10fbc <memcpy@plt>
   1e208:	mov	r1, r0
   1e20c:	mov	r2, r4
   1e210:	ldr	r0, [sp, #4]
   1e214:	bl	1d200 <fputs@plt+0xc0b8>
   1e218:	cmp	r4, r0
   1e21c:	strne	r0, [r4, #8]
   1e220:	bne	1e244 <fputs@plt+0xd0fc>
   1e224:	mov	r0, r5
   1e228:	mov	r1, r4
   1e22c:	bl	1c334 <fputs@plt+0xb1ec>
   1e230:	mov	r0, r5
   1e234:	bl	185e4 <fputs@plt+0x749c>
   1e238:	b	1e170 <fputs@plt+0xd028>
   1e23c:	cmp	r4, #0
   1e240:	beq	1e170 <fputs@plt+0xd028>
   1e244:	ldr	r3, [r4, #12]
   1e248:	cmp	r3, #0
   1e24c:	movne	r7, #1
   1e250:	cmp	r7, #0
   1e254:	bne	1e174 <fputs@plt+0xd02c>
   1e258:	b	1e170 <fputs@plt+0xd028>
   1e25c:			; <UNDEFINED> instruction: 0x00072ab0
   1e260:	ldrdeq	pc, [r8], -r0
   1e264:	mov	r3, #0
   1e268:	push	{r0, r1, r4, lr}
   1e26c:	mov	r4, r2
   1e270:	mov	r2, #2
   1e274:	str	r3, [sp]
   1e278:	mov	r3, #1
   1e27c:	bl	1e094 <fputs@plt+0xcf4c>
   1e280:	cmp	r0, #0
   1e284:	ldrhne	r2, [r0, #2]
   1e288:	orrne	r2, r2, r4
   1e28c:	strhne	r2, [r0, #2]
   1e290:	add	sp, sp, #8
   1e294:	pop	{r4, pc}
   1e298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e29c:	add	r3, r1, #444	; 0x1bc
   1e2a0:	sub	sp, sp, #36	; 0x24
   1e2a4:	mov	r4, r0
   1e2a8:	mov	r2, #20
   1e2ac:	mov	r5, r1
   1e2b0:	ldr	sl, [r1, #72]	; 0x48
   1e2b4:	ldr	r6, [r1, #76]	; 0x4c
   1e2b8:	ldr	r7, [r1, #84]	; 0x54
   1e2bc:	ldrsh	r9, [r3]
   1e2c0:	add	r6, r6, sl
   1e2c4:	ldr	r3, [r1, #400]	; 0x190
   1e2c8:	cmp	r7, #0
   1e2cc:	moveq	r7, #1
   1e2d0:	cmp	r6, #0
   1e2d4:	ldr	r8, [r0]
   1e2d8:	ldr	r0, [r0, #4]
   1e2dc:	str	r3, [sp, #16]
   1e2e0:	movle	r3, #0
   1e2e4:	movgt	r3, #1
   1e2e8:	cmp	sl, #0
   1e2ec:	movne	r3, #0
   1e2f0:	cmp	r3, #0
   1e2f4:	ldr	r3, [r4, #32]
   1e2f8:	addne	r6, r6, #1
   1e2fc:	mul	r2, r2, r3
   1e300:	ldr	r3, [r1, #92]	; 0x5c
   1e304:	add	r2, r2, #7
   1e308:	bic	r2, r2, #7
   1e30c:	add	r0, r0, r2
   1e310:	sub	r2, r3, r2
   1e314:	bic	r2, r2, #7
   1e318:	cmp	r2, #0
   1e31c:	str	r0, [sp, #20]
   1e320:	str	r2, [sp, #24]
   1e324:	ble	1e330 <fputs@plt+0xd1e8>
   1e328:	mov	r1, #0
   1e32c:	bl	10f20 <memset@plt>
   1e330:	add	r1, sp, #16
   1e334:	mov	r0, r4
   1e338:	bl	1c3c8 <fputs@plt+0xb280>
   1e33c:	ldrb	r3, [r5, #20]
   1e340:	cmp	r3, #0
   1e344:	beq	1e354 <fputs@plt+0xd20c>
   1e348:	ldrb	r3, [r5, #21]
   1e34c:	adds	r3, r3, #0
   1e350:	movne	r3, #1
   1e354:	ldrb	r2, [r4, #89]	; 0x59
   1e358:	cmp	r6, #9
   1e35c:	mov	fp, #0
   1e360:	bfi	r2, r3, #4, #1
   1e364:	movgt	r3, #0
   1e368:	movle	r3, #1
   1e36c:	strb	r2, [r4, #89]	; 0x59
   1e370:	ldrb	r2, [r5, #453]	; 0x1c5
   1e374:	cmp	r2, #0
   1e378:	moveq	r3, #0
   1e37c:	cmp	r3, #0
   1e380:	ldrb	r3, [r4, #87]	; 0x57
   1e384:	movne	r6, #10
   1e388:	bfc	r3, #0, #1
   1e38c:	strb	r3, [r4, #87]	; 0x57
   1e390:	mov	r3, #40	; 0x28
   1e394:	mul	r3, r3, r6
   1e398:	str	r3, [sp, #4]
   1e39c:	add	r3, r9, r9, lsl #2
   1e3a0:	lsl	r3, r3, #3
   1e3a4:	str	r3, [sp, #12]
   1e3a8:	lsl	r3, sl, #2
   1e3ac:	str	r3, [sp, #8]
   1e3b0:	ldr	r0, [r4, #8]
   1e3b4:	str	fp, [sp, #28]
   1e3b8:	cmp	r0, #0
   1e3bc:	bne	1e3cc <fputs@plt+0xd284>
   1e3c0:	add	r0, sp, #20
   1e3c4:	ldr	r1, [sp, #4]
   1e3c8:	bl	1942c <fputs@plt+0x82e4>
   1e3cc:	str	r0, [r4, #8]
   1e3d0:	ldr	r0, [r4, #60]	; 0x3c
   1e3d4:	cmp	r0, #0
   1e3d8:	bne	1e3e8 <fputs@plt+0xd2a0>
   1e3dc:	add	r0, sp, #20
   1e3e0:	ldr	r1, [sp, #12]
   1e3e4:	bl	1942c <fputs@plt+0x82e4>
   1e3e8:	str	r0, [r4, #60]	; 0x3c
   1e3ec:	ldr	r0, [r4, #12]
   1e3f0:	cmp	r0, #0
   1e3f4:	bne	1e408 <fputs@plt+0xd2c0>
   1e3f8:	ldr	r1, [sp, #16]
   1e3fc:	add	r0, sp, #20
   1e400:	lsl	r1, r1, #2
   1e404:	bl	1942c <fputs@plt+0x82e4>
   1e408:	str	r0, [r4, #12]
   1e40c:	ldr	r0, [r4, #56]	; 0x38
   1e410:	cmp	r0, #0
   1e414:	bne	1e424 <fputs@plt+0xd2dc>
   1e418:	add	r0, sp, #20
   1e41c:	ldr	r1, [sp, #8]
   1e420:	bl	1942c <fputs@plt+0x82e4>
   1e424:	str	r0, [r4, #56]	; 0x38
   1e428:	ldr	r0, [r4, #200]	; 0xc8
   1e42c:	cmp	r0, #0
   1e430:	bne	1e440 <fputs@plt+0xd2f8>
   1e434:	mov	r1, r7
   1e438:	add	r0, sp, #20
   1e43c:	bl	1942c <fputs@plt+0x82e4>
   1e440:	ldr	r2, [sp, #28]
   1e444:	str	r0, [r4, #200]	; 0xc8
   1e448:	cmp	r2, #0
   1e44c:	beq	1e478 <fputs@plt+0xd330>
   1e450:	asr	r3, r2, #31
   1e454:	mov	r0, r8
   1e458:	bl	1def8 <fputs@plt+0xcdb0>
   1e45c:	ldr	r3, [sp, #28]
   1e460:	str	r0, [r4, #172]	; 0xac
   1e464:	str	r0, [sp, #20]
   1e468:	str	r3, [sp, #24]
   1e46c:	ldrb	r3, [r8, #69]	; 0x45
   1e470:	cmp	r3, #0
   1e474:	beq	1e3b0 <fputs@plt+0xd268>
   1e478:	ldr	r3, [r4, #60]	; 0x3c
   1e47c:	str	sl, [r4, #36]	; 0x24
   1e480:	str	r7, [r4, #196]	; 0xc4
   1e484:	cmp	r3, #0
   1e488:	bne	1e518 <fputs@plt+0xd3d0>
   1e48c:	ldr	r3, [r5, #448]	; 0x1c0
   1e490:	ldr	r2, [r4, #8]
   1e494:	strh	r3, [r4, #70]	; 0x46
   1e498:	ldr	r3, [r5, #476]	; 0x1dc
   1e49c:	str	r3, [r4, #64]	; 0x40
   1e4a0:	mov	r3, #0
   1e4a4:	cmp	r2, r3
   1e4a8:	addne	r2, r2, #8
   1e4ac:	movne	r1, #128	; 0x80
   1e4b0:	str	r3, [r5, #448]	; 0x1c0
   1e4b4:	str	r3, [r5, #476]	; 0x1dc
   1e4b8:	strne	r6, [r4, #28]
   1e4bc:	bne	1e550 <fputs@plt+0xd408>
   1e4c0:	ldrb	r2, [r5, #453]	; 0x1c5
   1e4c4:	mov	r1, #2
   1e4c8:	ldrb	r3, [r4, #89]	; 0x59
   1e4cc:	strb	r1, [r4, #86]	; 0x56
   1e4d0:	mov	r1, #1
   1e4d4:	str	r1, [r4, #72]	; 0x48
   1e4d8:	bfi	r3, r2, #0, #2
   1e4dc:	mvn	r2, #0
   1e4e0:	str	r2, [r4, #76]	; 0x4c
   1e4e4:	strb	r2, [r4, #88]	; 0x58
   1e4e8:	mov	r2, #0
   1e4ec:	strb	r3, [r4, #89]	; 0x59
   1e4f0:	ldr	r3, [pc, #104]	; 1e560 <fputs@plt+0xd418>
   1e4f4:	str	r3, [r4, #40]	; 0x28
   1e4f8:	mov	r3, #0
   1e4fc:	str	r3, [r4, #80]	; 0x50
   1e500:	str	r3, [r4, #92]	; 0x5c
   1e504:	str	r3, [r4, #104]	; 0x68
   1e508:	mov	r3, #0
   1e50c:	strd	r2, [r4, #144]	; 0x90
   1e510:	add	sp, sp, #36	; 0x24
   1e514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e518:	add	r3, r3, #8
   1e51c:	mov	r2, #0
   1e520:	strh	r9, [r4, #68]	; 0x44
   1e524:	mov	r1, #1
   1e528:	cmp	r2, r9
   1e52c:	add	r3, r3, #40	; 0x28
   1e530:	bge	1e48c <fputs@plt+0xd344>
   1e534:	add	r2, r2, #1
   1e538:	strh	r1, [r3, #-40]	; 0xffffffd8
   1e53c:	str	r8, [r3, #-16]
   1e540:	b	1e528 <fputs@plt+0xd3e0>
   1e544:	add	r3, r3, #1
   1e548:	strh	r1, [r2, #-40]	; 0xffffffd8
   1e54c:	str	r8, [r2, #-16]
   1e550:	cmp	r6, r3
   1e554:	add	r2, r2, #40	; 0x28
   1e558:	bgt	1e544 <fputs@plt+0xd3fc>
   1e55c:	b	1e4c0 <fputs@plt+0xd378>
   1e560:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   1e564:	push	{r4, r5, r6, lr}
   1e568:	mov	r6, r2
   1e56c:	rsb	r2, r2, r2, lsl #3
   1e570:	mov	r4, r1
   1e574:	asr	r3, r2, #31
   1e578:	bl	1def8 <fputs@plt+0xcdb0>
   1e57c:	subs	r5, r0, #0
   1e580:	beq	1e5e8 <fputs@plt+0xd4a0>
   1e584:	ldrh	r2, [r4, #52]	; 0x34
   1e588:	ldr	r1, [r4, #32]
   1e58c:	lsl	r2, r2, #2
   1e590:	bl	10fbc <memcpy@plt>
   1e594:	ldrh	r2, [r4, #52]	; 0x34
   1e598:	add	r3, r5, r6, lsl #2
   1e59c:	str	r5, [r4, #32]
   1e5a0:	mov	r0, r3
   1e5a4:	ldr	r1, [r4, #4]
   1e5a8:	lsl	r2, r2, #1
   1e5ac:	bl	10fbc <memcpy@plt>
   1e5b0:	add	r3, r0, r6, lsl #1
   1e5b4:	ldrh	r2, [r4, #52]	; 0x34
   1e5b8:	str	r0, [r4, #4]
   1e5bc:	mov	r0, r3
   1e5c0:	ldr	r1, [r4, #28]
   1e5c4:	bl	10fbc <memcpy@plt>
   1e5c8:	mov	r3, r0
   1e5cc:	mov	r0, #0
   1e5d0:	str	r3, [r4, #28]
   1e5d4:	ldrb	r3, [r4, #55]	; 0x37
   1e5d8:	strh	r6, [r4, #52]	; 0x34
   1e5dc:	orr	r3, r3, #16
   1e5e0:	strb	r3, [r4, #55]	; 0x37
   1e5e4:	pop	{r4, r5, r6, pc}
   1e5e8:	mov	r0, #7
   1e5ec:	pop	{r4, r5, r6, pc}
   1e5f0:	push	{r4, r5, r6, r7, r8, lr}
   1e5f4:	mov	r6, r3
   1e5f8:	mov	r3, #7
   1e5fc:	add	r3, r3, r1, lsl #2
   1e600:	mov	r4, #5
   1e604:	mov	r5, r1
   1e608:	bic	r7, r3, #7
   1e60c:	mov	r3, #9
   1e610:	smlabb	r4, r1, r4, r3
   1e614:	bic	r4, r4, #7
   1e618:	add	r4, r4, r7
   1e61c:	add	r4, r4, #56	; 0x38
   1e620:	add	r2, r4, r2
   1e624:	asr	r3, r2, #31
   1e628:	bl	1def8 <fputs@plt+0xcdb0>
   1e62c:	cmp	r0, #0
   1e630:	popeq	{r4, r5, r6, r7, r8, pc}
   1e634:	add	r3, r0, #56	; 0x38
   1e638:	add	r2, r5, #1
   1e63c:	lsl	r2, r2, #1
   1e640:	uxth	r5, r5
   1e644:	add	r4, r0, r4
   1e648:	str	r3, [r0, #32]
   1e64c:	add	r3, r3, r7
   1e650:	str	r3, [r0, #8]
   1e654:	add	r3, r3, r2
   1e658:	sub	r2, r2, #2
   1e65c:	strh	r5, [r0, #52]	; 0x34
   1e660:	sub	r5, r5, #1
   1e664:	str	r3, [r0, #4]
   1e668:	add	r3, r3, r2
   1e66c:	str	r3, [r0, #28]
   1e670:	strh	r5, [r0, #50]	; 0x32
   1e674:	str	r4, [r6]
   1e678:	pop	{r4, r5, r6, r7, r8, pc}
   1e67c:	push	{r4, r5, r6, r7, r8, lr}
   1e680:	mov	r6, r2
   1e684:	mov	r3, #0
   1e688:	mov	r7, r1
   1e68c:	ldr	r2, [r2, #4]
   1e690:	add	r2, r2, #37	; 0x25
   1e694:	bl	1def8 <fputs@plt+0xcdb0>
   1e698:	subs	r5, r0, #0
   1e69c:	beq	1e6c0 <fputs@plt+0xd578>
   1e6a0:	add	r4, r5, #36	; 0x24
   1e6a4:	ldm	r6, {r1, r2}
   1e6a8:	mov	r0, r4
   1e6ac:	bl	10fbc <memcpy@plt>
   1e6b0:	mov	r0, r4
   1e6b4:	bl	12e9c <fputs@plt+0x1d54>
   1e6b8:	strb	r7, [r5]
   1e6bc:	str	r4, [r5, #12]
   1e6c0:	mov	r0, r5
   1e6c4:	pop	{r4, r5, r6, r7, r8, pc}
   1e6c8:	push	{r4, r5, r6, lr}
   1e6cc:	mov	r4, r1
   1e6d0:	mov	r5, r0
   1e6d4:	ldrh	r1, [r0, #84]	; 0x54
   1e6d8:	ldr	r6, [r0]
   1e6dc:	ldr	r0, [r0, #16]
   1e6e0:	lsl	r1, r1, #1
   1e6e4:	bl	1cd70 <fputs@plt+0xbc28>
   1e6e8:	mov	r0, r6
   1e6ec:	ldr	r1, [r5, #16]
   1e6f0:	bl	1c334 <fputs@plt+0xb1ec>
   1e6f4:	strh	r4, [r5, #84]	; 0x54
   1e6f8:	lsl	r4, r4, #1
   1e6fc:	mov	r2, #40	; 0x28
   1e700:	mov	r3, #0
   1e704:	mov	r0, r6
   1e708:	mul	r2, r2, r4
   1e70c:	bl	1def8 <fputs@plt+0xcdb0>
   1e710:	cmp	r0, #0
   1e714:	str	r0, [r5, #16]
   1e718:	movne	r3, #1
   1e71c:	popeq	{r4, r5, r6, pc}
   1e720:	cmp	r4, #0
   1e724:	pople	{r4, r5, r6, pc}
   1e728:	sub	r4, r4, #1
   1e72c:	add	r0, r0, #40	; 0x28
   1e730:	ldr	r2, [r5]
   1e734:	strh	r3, [r0, #-32]	; 0xffffffe0
   1e738:	str	r2, [r0, #-8]
   1e73c:	b	1e720 <fputs@plt+0xd5d8>
   1e740:	push	{r4, r5, r6, r7, r8, lr}
   1e744:	subs	r4, r1, #0
   1e748:	beq	1e784 <fputs@plt+0xd63c>
   1e74c:	mov	r5, r0
   1e750:	mov	r0, r4
   1e754:	bl	16878 <fputs@plt+0x5730>
   1e758:	add	r7, r0, #1
   1e75c:	mov	r0, r5
   1e760:	mov	r2, r7
   1e764:	asr	r3, r7, #31
   1e768:	mov	r6, r4
   1e76c:	bl	1de54 <fputs@plt+0xcd0c>
   1e770:	subs	r4, r0, #0
   1e774:	beq	1e784 <fputs@plt+0xd63c>
   1e778:	mov	r2, r7
   1e77c:	mov	r1, r6
   1e780:	bl	10fbc <memcpy@plt>
   1e784:	mov	r0, r4
   1e788:	pop	{r4, r5, r6, r7, r8, pc}
   1e78c:	ldr	r3, [r1]
   1e790:	cmp	r3, #0
   1e794:	bxeq	lr
   1e798:	push	{r4, r5, r6, lr}
   1e79c:	mov	r4, r1
   1e7a0:	mov	r5, r0
   1e7a4:	ldr	r6, [r0]
   1e7a8:	ldr	r1, [r0, #44]	; 0x2c
   1e7ac:	mov	r0, r6
   1e7b0:	bl	1c334 <fputs@plt+0xb1ec>
   1e7b4:	mov	r0, r6
   1e7b8:	ldr	r1, [r4]
   1e7bc:	bl	1e740 <fputs@plt+0xd5f8>
   1e7c0:	str	r0, [r5, #44]	; 0x2c
   1e7c4:	ldr	r0, [r4]
   1e7c8:	bl	183dc <fputs@plt+0x7294>
   1e7cc:	mov	r3, #0
   1e7d0:	str	r3, [r4]
   1e7d4:	pop	{r4, r5, r6, pc}
   1e7d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e7dc:	subs	r6, r1, #0
   1e7e0:	bne	1e7f0 <fputs@plt+0xd6a8>
   1e7e4:	mov	r4, #0
   1e7e8:	mov	r0, r4
   1e7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e7f0:	mov	r2, #8
   1e7f4:	mov	r3, #0
   1e7f8:	mov	r7, r0
   1e7fc:	bl	1d400 <fputs@plt+0xc2b8>
   1e800:	subs	r4, r0, #0
   1e804:	beq	1e7e4 <fputs@plt+0xd69c>
   1e808:	ldr	r2, [r6, #4]
   1e80c:	mov	r3, #0
   1e810:	mov	r0, r7
   1e814:	str	r2, [r4, #4]
   1e818:	lsl	r2, r2, #3
   1e81c:	bl	1d400 <fputs@plt+0xc2b8>
   1e820:	cmp	r0, #0
   1e824:	mov	r5, r0
   1e828:	str	r0, [r4]
   1e82c:	movne	r5, #0
   1e830:	bne	1e874 <fputs@plt+0xd72c>
   1e834:	mov	r1, r4
   1e838:	mov	r0, r7
   1e83c:	bl	1c334 <fputs@plt+0xb1ec>
   1e840:	b	1e7e4 <fputs@plt+0xd69c>
   1e844:	ldr	r2, [r6]
   1e848:	lsl	r3, r5, #3
   1e84c:	mov	r0, r7
   1e850:	ldr	r9, [r4]
   1e854:	add	r8, r2, r3
   1e858:	ldr	r1, [r2, r5, lsl #3]
   1e85c:	add	sl, r9, r3
   1e860:	bl	1e740 <fputs@plt+0xd5f8>
   1e864:	ldr	r3, [r8, #4]
   1e868:	str	r0, [r9, r5, lsl #3]
   1e86c:	add	r5, r5, #1
   1e870:	str	r3, [sl, #4]
   1e874:	ldr	r3, [r6, #4]
   1e878:	cmp	r3, r5
   1e87c:	bgt	1e844 <fputs@plt+0xd6fc>
   1e880:	b	1e7e8 <fputs@plt+0xd6a0>
   1e884:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1e888:	mov	r9, r2
   1e88c:	mov	r2, #0
   1e890:	cmp	r3, #0
   1e894:	mov	r5, r1
   1e898:	str	r2, [sp, #8]
   1e89c:	str	r2, [sp, #12]
   1e8a0:	bne	1e8b4 <fputs@plt+0xd76c>
   1e8a4:	mov	r4, r5
   1e8a8:	mov	r0, r4
   1e8ac:	add	sp, sp, #16
   1e8b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e8b4:	ldrb	r2, [r3]
   1e8b8:	cmp	r2, #152	; 0x98
   1e8bc:	bne	1e8a4 <fputs@plt+0xd75c>
   1e8c0:	ldr	r3, [r3, #44]	; 0x2c
   1e8c4:	cmp	r3, #0
   1e8c8:	beq	1e8a4 <fputs@plt+0xd75c>
   1e8cc:	ldrb	r2, [r3, #42]	; 0x2a
   1e8d0:	tst	r2, #16
   1e8d4:	beq	1e8a4 <fputs@plt+0xd75c>
   1e8d8:	ldr	r1, [r3, #56]	; 0x38
   1e8dc:	mov	r6, r0
   1e8e0:	bl	1a2a4 <fputs@plt+0x915c>
   1e8e4:	ldr	r8, [r0, #8]
   1e8e8:	ldr	sl, [r8]
   1e8ec:	ldr	r3, [sl, #72]	; 0x48
   1e8f0:	cmp	r3, #0
   1e8f4:	beq	1e8a4 <fputs@plt+0xd75c>
   1e8f8:	mov	r0, r6
   1e8fc:	ldr	r1, [r5, #20]
   1e900:	bl	1e740 <fputs@plt+0xd5f8>
   1e904:	subs	r7, r0, #0
   1e908:	subne	r3, r7, #1
   1e90c:	ldrne	r2, [pc, #208]	; 1e9e4 <fputs@plt+0xd89c>
   1e910:	beq	1e8a4 <fputs@plt+0xd75c>
   1e914:	ldrb	r4, [r3, #1]!
   1e918:	cmp	r4, #0
   1e91c:	bne	1e9d4 <fputs@plt+0xd88c>
   1e920:	add	r3, sp, #12
   1e924:	mov	r2, r7
   1e928:	mov	r1, r9
   1e92c:	mov	r0, r8
   1e930:	str	r3, [sp]
   1e934:	add	r3, sp, #8
   1e938:	ldr	sl, [sl, #72]	; 0x48
   1e93c:	blx	sl
   1e940:	mov	r8, r0
   1e944:	mov	r1, r7
   1e948:	mov	r0, r6
   1e94c:	bl	1c334 <fputs@plt+0xb1ec>
   1e950:	cmp	r8, #0
   1e954:	beq	1e8a4 <fputs@plt+0xd75c>
   1e958:	ldr	r0, [r5, #20]
   1e95c:	bl	16878 <fputs@plt+0x5730>
   1e960:	add	r2, r0, #29
   1e964:	mov	r3, r4
   1e968:	mov	r0, r6
   1e96c:	bl	1def8 <fputs@plt+0xcdb0>
   1e970:	subs	r4, r0, #0
   1e974:	beq	1e8a4 <fputs@plt+0xd75c>
   1e978:	mov	lr, r5
   1e97c:	mov	ip, r4
   1e980:	ldm	lr!, {r0, r1, r2, r3}
   1e984:	add	r6, r4, #28
   1e988:	stmia	ip!, {r0, r1, r2, r3}
   1e98c:	ldm	lr, {r0, r1, r2}
   1e990:	stm	ip, {r0, r1, r2}
   1e994:	str	r6, [r4, #20]
   1e998:	ldr	r5, [r5, #20]
   1e99c:	mov	r0, r5
   1e9a0:	bl	16878 <fputs@plt+0x5730>
   1e9a4:	add	r2, r0, #1
   1e9a8:	mov	r1, r5
   1e9ac:	mov	r0, r6
   1e9b0:	bl	10fbc <memcpy@plt>
   1e9b4:	ldr	r3, [sp, #8]
   1e9b8:	str	r3, [r4, #12]
   1e9bc:	ldr	r3, [sp, #12]
   1e9c0:	str	r3, [r4, #4]
   1e9c4:	ldrh	r3, [r4, #2]
   1e9c8:	orr	r3, r3, #16
   1e9cc:	strh	r3, [r4, #2]
   1e9d0:	b	1e8a8 <fputs@plt+0xd760>
   1e9d4:	add	r4, r2, r4
   1e9d8:	ldrb	r1, [r4, #64]	; 0x40
   1e9dc:	strb	r1, [r3]
   1e9e0:	b	1e914 <fputs@plt+0xd7cc>
   1e9e4:			; <UNDEFINED> instruction: 0x00072ab0
   1e9e8:	push	{r4, r5, r6, lr}
   1e9ec:	mov	r4, r0
   1e9f0:	mov	r6, r2
   1e9f4:	mov	r0, r1
   1e9f8:	mov	r5, r1
   1e9fc:	ldr	r1, [r4]
   1ea00:	bl	1c334 <fputs@plt+0xb1ec>
   1ea04:	mov	r1, r6
   1ea08:	mov	r0, r5
   1ea0c:	bl	1e740 <fputs@plt+0xd5f8>
   1ea10:	str	r0, [r4]
   1ea14:	pop	{r4, r5, r6, pc}
   1ea18:	push	{r4, r5, r6, lr}
   1ea1c:	mov	r4, r0
   1ea20:	mov	r5, r3
   1ea24:	mov	r3, #40	; 0x28
   1ea28:	rsb	r0, r1, #0
   1ea2c:	and	r0, r0, #7
   1ea30:	ldrh	ip, [r4, #6]
   1ea34:	add	r2, r0, r2
   1ea38:	mla	r3, ip, r3, r3
   1ea3c:	add	r3, r3, #16
   1ea40:	cmp	r2, r3
   1ea44:	movge	r3, #0
   1ea48:	addge	r0, r1, r0
   1ea4c:	strge	r3, [r5]
   1ea50:	bge	1ea70 <fputs@plt+0xd928>
   1ea54:	mov	r2, r3
   1ea58:	asr	r3, r3, #31
   1ea5c:	ldr	r0, [r4, #12]
   1ea60:	bl	1de54 <fputs@plt+0xcd0c>
   1ea64:	cmp	r0, #0
   1ea68:	str	r0, [r5]
   1ea6c:	popeq	{r4, r5, r6, pc}
   1ea70:	add	r3, r0, #16
   1ea74:	str	r4, [r0]
   1ea78:	str	r3, [r0, #4]
   1ea7c:	ldrh	r3, [r4, #6]
   1ea80:	add	r3, r3, #1
   1ea84:	strh	r3, [r0, #8]
   1ea88:	pop	{r4, r5, r6, pc}
   1ea8c:	push	{r4, r5, r6, r7, r8, lr}
   1ea90:	mov	r4, r1
   1ea94:	ldr	r5, [r1, #16]
   1ea98:	cmp	r5, #0
   1ea9c:	bne	1eb24 <fputs@plt+0xd9dc>
   1eaa0:	mov	r7, r0
   1eaa4:	ldrh	r0, [r1, #52]	; 0x34
   1eaa8:	ldr	r6, [r4, #12]
   1eaac:	add	r0, r0, #1
   1eab0:	asr	r1, r0, #31
   1eab4:	bl	1d128 <fputs@plt+0xbfe0>
   1eab8:	cmp	r0, #0
   1eabc:	mov	r1, r0
   1eac0:	str	r0, [r4, #16]
   1eac4:	movne	r7, #20
   1eac8:	movne	r8, #68	; 0x44
   1eacc:	bne	1eb0c <fputs@plt+0xd9c4>
   1ead0:	mov	r0, r7
   1ead4:	bl	185e4 <fputs@plt+0x749c>
   1ead8:	mov	r0, r1
   1eadc:	pop	{r4, r5, r6, r7, r8, pc}
   1eae0:	ldr	r2, [r4, #4]
   1eae4:	lsl	r3, r5, #1
   1eae8:	ldrsh	r3, [r2, r3]
   1eaec:	cmp	r3, #0
   1eaf0:	blt	1eb2c <fputs@plt+0xd9e4>
   1eaf4:	ldr	r2, [r6, #4]
   1eaf8:	add	r3, r2, r3, lsl #4
   1eafc:	ldrb	r2, [r3, #13]
   1eb00:	ldr	r3, [r4, #16]
   1eb04:	strb	r2, [r3, r5]
   1eb08:	add	r5, r5, #1
   1eb0c:	ldrh	r3, [r4, #52]	; 0x34
   1eb10:	cmp	r3, r5
   1eb14:	bgt	1eae0 <fputs@plt+0xd998>
   1eb18:	ldr	r3, [r4, #16]
   1eb1c:	mov	r2, #0
   1eb20:	strb	r2, [r3, r5]
   1eb24:	ldr	r1, [r4, #16]
   1eb28:	b	1ead8 <fputs@plt+0xd990>
   1eb2c:	cmn	r3, #1
   1eb30:	ldreq	r3, [r4, #16]
   1eb34:	strbeq	r8, [r3, r5]
   1eb38:	beq	1eb08 <fputs@plt+0xd9c0>
   1eb3c:	ldr	r3, [r4, #40]	; 0x28
   1eb40:	ldr	r2, [r3, #4]
   1eb44:	mul	r3, r7, r5
   1eb48:	ldr	r0, [r2, r3]
   1eb4c:	bl	15988 <fputs@plt+0x4840>
   1eb50:	ldr	r3, [r4, #16]
   1eb54:	cmp	r0, #0
   1eb58:	moveq	r0, #65	; 0x41
   1eb5c:	strb	r0, [r3, r5]
   1eb60:	b	1eb08 <fputs@plt+0xd9c0>
   1eb64:	push	{r4, r5, r6, lr}
   1eb68:	mov	r5, r0
   1eb6c:	bl	1d128 <fputs@plt+0xbfe0>
   1eb70:	subs	r4, r0, #0
   1eb74:	beq	1eb84 <fputs@plt+0xda3c>
   1eb78:	mov	r2, r5
   1eb7c:	mov	r1, #0
   1eb80:	bl	10f20 <memset@plt>
   1eb84:	mov	r0, r4
   1eb88:	pop	{r4, r5, r6, pc}
   1eb8c:	push	{r4, lr}
   1eb90:	mov	r1, #0
   1eb94:	mov	r4, r0
   1eb98:	mov	r0, #512	; 0x200
   1eb9c:	bl	1eb64 <fputs@plt+0xda1c>
   1eba0:	cmp	r0, #0
   1eba4:	strne	r4, [r0]
   1eba8:	pop	{r4, pc}
   1ebac:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1ebb0:	mov	r4, r0
   1ebb4:	mov	r7, r1
   1ebb8:	ldr	r5, [r0, #12]
   1ebbc:	cmp	r5, #0
   1ebc0:	bne	1ec08 <fputs@plt+0xdac0>
   1ebc4:	ldr	r0, [r0, #8]
   1ebc8:	add	r3, sp, #4
   1ebcc:	mov	r2, r5
   1ebd0:	mov	r1, r5
   1ebd4:	ldr	r0, [r0, #28]
   1ebd8:	bl	1ea18 <fputs@plt+0xd8d0>
   1ebdc:	ldr	r3, [sp, #4]
   1ebe0:	str	r0, [r4, #12]
   1ebe4:	cmp	r3, #0
   1ebe8:	bne	1ebf4 <fputs@plt+0xdaac>
   1ebec:	mov	r0, #7
   1ebf0:	b	1ec98 <fputs@plt+0xdb50>
   1ebf4:	ldr	r3, [r4, #8]
   1ebf8:	ldr	r3, [r3, #28]
   1ebfc:	ldrh	r3, [r3, #6]
   1ec00:	strh	r3, [r0, #8]
   1ec04:	strb	r5, [r0, #11]
   1ec08:	ldr	r3, [r7]
   1ec0c:	str	r3, [sp, #4]
   1ec10:	ldr	r3, [r4, #8]
   1ec14:	ldrb	r2, [r3, #60]	; 0x3c
   1ec18:	cmp	r2, #1
   1ec1c:	ldreq	r3, [pc, #212]	; 1ecf8 <fputs@plt+0xdbb0>
   1ec20:	beq	1ec34 <fputs@plt+0xdaec>
   1ec24:	cmp	r2, #2
   1ec28:	ldr	r1, [pc, #204]	; 1ecfc <fputs@plt+0xdbb4>
   1ec2c:	ldr	r3, [pc, #204]	; 1ed00 <fputs@plt+0xdbb8>
   1ec30:	moveq	r3, r1
   1ec34:	mov	r0, #256	; 0x100
   1ec38:	mov	r1, #0
   1ec3c:	str	r3, [r4, #32]
   1ec40:	bl	1eb64 <fputs@plt+0xda1c>
   1ec44:	subs	r8, r0, #0
   1ec48:	movne	r9, #0
   1ec4c:	beq	1ebec <fputs@plt+0xdaa4>
   1ec50:	ldr	r3, [sp, #4]
   1ec54:	cmp	r3, #0
   1ec58:	bne	1eca0 <fputs@plt+0xdb58>
   1ec5c:	sub	r5, r8, #4
   1ec60:	add	r6, r8, #252	; 0xfc
   1ec64:	ldr	r2, [r5, #4]!
   1ec68:	add	r3, sp, #4
   1ec6c:	mov	r0, r4
   1ec70:	ldr	r1, [sp, #4]
   1ec74:	bl	15368 <fputs@plt+0x4220>
   1ec78:	cmp	r5, r6
   1ec7c:	bne	1ec64 <fputs@plt+0xdb1c>
   1ec80:	ldr	r3, [sp, #4]
   1ec84:	mov	r0, r8
   1ec88:	str	r3, [r7]
   1ec8c:	bl	183dc <fputs@plt+0x7294>
   1ec90:	ldr	r3, [r4, #12]
   1ec94:	ldrb	r0, [r3, #11]
   1ec98:	add	sp, sp, #12
   1ec9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1eca0:	ldr	r5, [r7, #4]
   1eca4:	cmp	r5, #0
   1eca8:	ldreq	r5, [r3, #4]
   1ecac:	beq	1ecc0 <fputs@plt+0xdb78>
   1ecb0:	cmp	r5, r3
   1ecb4:	ldrne	r2, [r3, #4]
   1ecb8:	moveq	r5, #0
   1ecbc:	addne	r5, r5, r2
   1ecc0:	mov	r6, r8
   1ecc4:	str	r9, [r3, #4]
   1ecc8:	mov	r3, r6
   1eccc:	ldr	r2, [r6], #4
   1ecd0:	ldr	r1, [sp, #4]
   1ecd4:	cmp	r2, #0
   1ecd8:	streq	r1, [r3]
   1ecdc:	streq	r5, [sp, #4]
   1ece0:	beq	1ec50 <fputs@plt+0xdb08>
   1ece4:	add	r3, sp, #4
   1ece8:	mov	r0, r4
   1ecec:	bl	15368 <fputs@plt+0x4220>
   1ecf0:	str	r9, [r6, #-4]
   1ecf4:	b	1ecc8 <fputs@plt+0xdb80>
   1ecf8:	ldrdeq	pc, [r2], -r4
   1ecfc:	andeq	pc, r2, r8, asr #12
   1ed00:	andeq	pc, r2, ip, asr #6
   1ed04:	push	{r4, r5, r6, lr}
   1ed08:	mov	r4, #2
   1ed0c:	cmp	r4, r0
   1ed10:	blt	1ed5c <fputs@plt+0xdc14>
   1ed14:	mov	r0, #100	; 0x64
   1ed18:	bl	12e4c <fputs@plt+0x1d04>
   1ed1c:	subs	r5, r0, #0
   1ed20:	bne	1ed64 <fputs@plt+0xdc1c>
   1ed24:	mov	r0, #60	; 0x3c
   1ed28:	mul	r0, r0, r4
   1ed2c:	add	r0, r0, #16
   1ed30:	asr	r1, r0, #31
   1ed34:	bl	1eb64 <fputs@plt+0xda1c>
   1ed38:	cmp	r0, #0
   1ed3c:	popeq	{r4, r5, r6, pc}
   1ed40:	add	r3, r0, #16
   1ed44:	mov	r2, #56	; 0x38
   1ed48:	strd	r4, [r0]
   1ed4c:	mla	r4, r2, r4, r3
   1ed50:	str	r4, [r0, #8]
   1ed54:	str	r3, [r0, #12]
   1ed58:	pop	{r4, r5, r6, pc}
   1ed5c:	lsl	r4, r4, #1
   1ed60:	b	1ed0c <fputs@plt+0xdbc4>
   1ed64:	mov	r0, #0
   1ed68:	pop	{r4, r5, r6, pc}
   1ed6c:	ldr	r3, [r0, #44]	; 0x2c
   1ed70:	push	{r4, r5, r6, r7, r8, lr}
   1ed74:	mov	r5, r0
   1ed78:	lsl	r4, r3, #1
   1ed7c:	cmp	r4, #256	; 0x100
   1ed80:	movcc	r4, #256	; 0x100
   1ed84:	cmp	r3, #0
   1ed88:	beq	1ed90 <fputs@plt+0xdc48>
   1ed8c:	bl	12d04 <fputs@plt+0x1bbc>
   1ed90:	lsl	r0, r4, #2
   1ed94:	mov	r1, #0
   1ed98:	bl	1eb64 <fputs@plt+0xda1c>
   1ed9c:	ldr	r3, [r5, #44]	; 0x2c
   1eda0:	mov	r6, r0
   1eda4:	cmp	r3, #0
   1eda8:	beq	1ee14 <fputs@plt+0xdccc>
   1edac:	bl	12d1c <fputs@plt+0x1bd4>
   1edb0:	cmp	r6, #0
   1edb4:	movne	r2, #0
   1edb8:	ldrne	ip, [r5, #44]	; 0x2c
   1edbc:	ldrne	lr, [r5, #48]	; 0x30
   1edc0:	popeq	{r4, r5, r6, r7, r8, pc}
   1edc4:	cmp	ip, r2
   1edc8:	bne	1ede0 <fputs@plt+0xdc98>
   1edcc:	ldr	r0, [r5, #48]	; 0x30
   1edd0:	bl	183dc <fputs@plt+0x7294>
   1edd4:	str	r4, [r5, #44]	; 0x2c
   1edd8:	str	r6, [r5, #48]	; 0x30
   1eddc:	pop	{r4, r5, r6, r7, r8, pc}
   1ede0:	ldr	r3, [lr, r2, lsl #2]
   1ede4:	cmp	r3, #0
   1ede8:	addeq	r2, r2, #1
   1edec:	beq	1edc4 <fputs@plt+0xdc7c>
   1edf0:	ldr	r0, [r3, #8]
   1edf4:	ldr	r7, [r3, #16]
   1edf8:	udiv	r1, r0, r4
   1edfc:	mls	r1, r4, r1, r0
   1ee00:	ldr	r0, [r6, r1, lsl #2]
   1ee04:	str	r0, [r3, #16]
   1ee08:	str	r3, [r6, r1, lsl #2]
   1ee0c:	mov	r3, r7
   1ee10:	b	1ede4 <fputs@plt+0xdc9c>
   1ee14:	cmp	r0, #0
   1ee18:	bne	1edcc <fputs@plt+0xdc84>
   1ee1c:	pop	{r4, r5, r6, r7, r8, pc}
   1ee20:	push	{r4, r5, r6, r7, r8, lr}
   1ee24:	mov	r7, r0
   1ee28:	mov	r0, #52	; 0x34
   1ee2c:	mov	r8, r1
   1ee30:	mov	r5, r2
   1ee34:	ldr	r4, [pc, #188]	; 1eef8 <fputs@plt+0xddb0>
   1ee38:	ldr	r3, [r4, #168]	; 0xa8
   1ee3c:	mul	r0, r0, r3
   1ee40:	add	r0, r0, #60	; 0x3c
   1ee44:	asr	r1, r0, #31
   1ee48:	bl	1eb64 <fputs@plt+0xda1c>
   1ee4c:	subs	r6, r0, #0
   1ee50:	beq	1eef0 <fputs@plt+0xdda8>
   1ee54:	ldr	r3, [r4, #168]	; 0xa8
   1ee58:	cmp	r3, #0
   1ee5c:	movne	r3, #10
   1ee60:	addne	r4, r6, #60	; 0x3c
   1ee64:	addeq	r4, r4, #112	; 0x70
   1ee68:	strne	r3, [r6, #72]	; 0x48
   1ee6c:	ldrb	r3, [r4, #34]	; 0x22
   1ee70:	cmp	r3, #0
   1ee74:	bne	1ee8c <fputs@plt+0xdd44>
   1ee78:	mov	r3, #1
   1ee7c:	strb	r3, [r4, #34]	; 0x22
   1ee80:	add	r3, r4, #20
   1ee84:	str	r3, [r4, #44]	; 0x2c
   1ee88:	str	r3, [r4, #48]	; 0x30
   1ee8c:	adds	r3, r5, #0
   1ee90:	add	r1, r7, r8
   1ee94:	stm	r6, {r4, r7, r8}
   1ee98:	movne	r3, #1
   1ee9c:	add	r1, r1, #32
   1eea0:	mov	r0, r6
   1eea4:	str	r1, [r6, #12]
   1eea8:	str	r3, [r6, #16]
   1eeac:	bl	1ed6c <fputs@plt+0xdc24>
   1eeb0:	cmp	r5, #0
   1eeb4:	beq	1eed8 <fputs@plt+0xdd90>
   1eeb8:	ldr	r2, [r4, #8]
   1eebc:	mov	r3, #10
   1eec0:	str	r3, [r6, #20]
   1eec4:	add	r3, r2, r3
   1eec8:	str	r3, [r4, #8]
   1eecc:	ldr	r3, [r4, #4]
   1eed0:	sub	r3, r3, r2
   1eed4:	str	r3, [r4, #12]
   1eed8:	ldr	r4, [r6, #44]	; 0x2c
   1eedc:	cmp	r4, #0
   1eee0:	bne	1eef0 <fputs@plt+0xdda8>
   1eee4:	mov	r0, r6
   1eee8:	mov	r6, r4
   1eeec:	bl	18e8c <fputs@plt+0x7d44>
   1eef0:	mov	r0, r6
   1eef4:	pop	{r4, r5, r6, r7, r8, pc}
   1eef8:	ldrdeq	pc, [r8], -r0
   1eefc:	push	{r4, r5, r6, r7, r8, lr}
   1ef00:	subs	r4, r0, #0
   1ef04:	subne	r5, r1, #1
   1ef08:	bne	1ef30 <fputs@plt+0xdde8>
   1ef0c:	mov	r5, #0
   1ef10:	b	1efac <fputs@plt+0xde64>
   1ef14:	udiv	r3, r5, r0
   1ef18:	add	r4, r4, r3, lsl #2
   1ef1c:	mls	r5, r0, r3, r5
   1ef20:	ldr	r3, [r4, #12]
   1ef24:	cmp	r3, #0
   1ef28:	beq	1ef98 <fputs@plt+0xde50>
   1ef2c:	ldr	r4, [r4, #12]
   1ef30:	ldr	r3, [r4]
   1ef34:	cmp	r3, #4000	; 0xfa0
   1ef38:	bls	1f074 <fputs@plt+0xdf2c>
   1ef3c:	ldr	r0, [r4, #8]
   1ef40:	cmp	r0, #0
   1ef44:	bne	1ef14 <fputs@plt+0xddcc>
   1ef48:	mov	r3, #125	; 0x7d
   1ef4c:	add	r6, r5, #1
   1ef50:	udiv	r1, r5, r3
   1ef54:	mls	r1, r3, r1, r5
   1ef58:	add	r3, r4, r1, lsl #2
   1ef5c:	ldr	r3, [r3, #12]
   1ef60:	cmp	r3, #0
   1ef64:	beq	1efb4 <fputs@plt+0xde6c>
   1ef68:	add	r3, r4, r1, lsl #2
   1ef6c:	ldr	r3, [r3, #12]
   1ef70:	cmp	r3, r6
   1ef74:	beq	1ef0c <fputs@plt+0xddc4>
   1ef78:	add	r1, r1, #1
   1ef7c:	cmp	r1, #125	; 0x7d
   1ef80:	moveq	r1, #0
   1ef84:	add	r3, r4, r1, lsl #2
   1ef88:	ldr	r3, [r3, #12]
   1ef8c:	cmp	r3, #0
   1ef90:	bne	1ef68 <fputs@plt+0xde20>
   1ef94:	b	1efc0 <fputs@plt+0xde78>
   1ef98:	bl	1eb8c <fputs@plt+0xda44>
   1ef9c:	cmp	r0, #0
   1efa0:	str	r0, [r4, #12]
   1efa4:	bne	1ef2c <fputs@plt+0xdde4>
   1efa8:	mov	r5, #7
   1efac:	mov	r0, r5
   1efb0:	pop	{r4, r5, r6, r7, r8, pc}
   1efb4:	ldr	r3, [r4, #4]
   1efb8:	cmp	r3, #123	; 0x7b
   1efbc:	bls	1f05c <fputs@plt+0xdf14>
   1efc0:	ldr	r3, [r4, #4]
   1efc4:	cmp	r3, #61	; 0x3d
   1efc8:	bls	1f05c <fputs@plt+0xdf14>
   1efcc:	mov	r0, #500	; 0x1f4
   1efd0:	mov	r1, #0
   1efd4:	bl	1d128 <fputs@plt+0xbfe0>
   1efd8:	subs	r7, r0, #0
   1efdc:	beq	1efa8 <fputs@plt+0xde60>
   1efe0:	add	r5, r4, #12
   1efe4:	mov	r2, #500	; 0x1f4
   1efe8:	mov	r1, r5
   1efec:	add	r8, r7, #496	; 0x1f0
   1eff0:	bl	10fbc <memcpy@plt>
   1eff4:	mov	r2, #500	; 0x1f4
   1eff8:	mov	r1, #0
   1effc:	mov	r0, r5
   1f000:	bl	10f20 <memset@plt>
   1f004:	ldr	r3, [r4]
   1f008:	mov	r2, #125	; 0x7d
   1f00c:	mov	r1, r6
   1f010:	mov	r0, r4
   1f014:	sub	r6, r7, #4
   1f018:	add	r3, r3, #124	; 0x7c
   1f01c:	udiv	r3, r3, r2
   1f020:	str	r3, [r4, #8]
   1f024:	bl	1eefc <fputs@plt+0xddb4>
   1f028:	mov	r5, r0
   1f02c:	ldr	r1, [r6, #4]!
   1f030:	cmp	r1, #0
   1f034:	beq	1f044 <fputs@plt+0xdefc>
   1f038:	mov	r0, r4
   1f03c:	bl	1eefc <fputs@plt+0xddb4>
   1f040:	orr	r5, r5, r0
   1f044:	cmp	r8, r6
   1f048:	bne	1f02c <fputs@plt+0xdee4>
   1f04c:	mov	r1, r7
   1f050:	mov	r0, #0
   1f054:	bl	1c334 <fputs@plt+0xb1ec>
   1f058:	b	1efac <fputs@plt+0xde64>
   1f05c:	ldr	r3, [r4, #4]
   1f060:	add	r3, r3, #1
   1f064:	str	r3, [r4, #4]
   1f068:	add	r4, r4, r1, lsl #2
   1f06c:	str	r6, [r4, #12]
   1f070:	b	1ef0c <fputs@plt+0xddc4>
   1f074:	add	r4, r4, r5, lsr #3
   1f078:	and	r1, r5, #7
   1f07c:	mov	r5, #1
   1f080:	ldrb	r3, [r4, #12]
   1f084:	orr	r1, r3, r5, lsl r1
   1f088:	strb	r1, [r4, #12]
   1f08c:	b	1ef0c <fputs@plt+0xddc4>
   1f090:	push	{r4, r5, r6, r7, r8, lr}
   1f094:	mov	r4, #0
   1f098:	mov	r6, r0
   1f09c:	mov	r7, r1
   1f0a0:	mov	r5, r4
   1f0a4:	mov	r8, #48	; 0x30
   1f0a8:	ldr	r3, [r6, #104]	; 0x68
   1f0ac:	cmp	r3, r5
   1f0b0:	bgt	1f0bc <fputs@plt+0xdf74>
   1f0b4:	mov	r0, r4
   1f0b8:	pop	{r4, r5, r6, r7, r8, pc}
   1f0bc:	ldr	r3, [r6, #100]	; 0x64
   1f0c0:	mla	r3, r8, r5, r3
   1f0c4:	ldr	r2, [r3, #20]
   1f0c8:	cmp	r2, r7
   1f0cc:	bcc	1f0e0 <fputs@plt+0xdf98>
   1f0d0:	mov	r1, r7
   1f0d4:	ldr	r0, [r3, #16]
   1f0d8:	bl	1eefc <fputs@plt+0xddb4>
   1f0dc:	orr	r4, r4, r0
   1f0e0:	add	r5, r5, #1
   1f0e4:	b	1f0a8 <fputs@plt+0xdf60>
   1f0e8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1f0ec:	mov	r8, r0
   1f0f0:	mov	r5, #0
   1f0f4:	mov	r9, #48	; 0x30
   1f0f8:	ldr	r4, [r0, #16]
   1f0fc:	ldr	r6, [r0, #20]
   1f100:	ldr	r7, [r4, #104]	; 0x68
   1f104:	cmp	r5, r7
   1f108:	blt	1f118 <fputs@plt+0xdfd0>
   1f10c:	mov	r0, #0
   1f110:	add	sp, sp, #12
   1f114:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f118:	ldr	r3, [r4, #100]	; 0x64
   1f11c:	mla	r3, r9, r5, r3
   1f120:	ldr	r2, [r3, #20]
   1f124:	cmp	r6, r2
   1f128:	bhi	1f140 <fputs@plt+0xdff8>
   1f12c:	mov	r1, r6
   1f130:	ldr	r0, [r3, #16]
   1f134:	bl	13f68 <fputs@plt+0x2e20>
   1f138:	cmp	r0, #0
   1f13c:	beq	1f174 <fputs@plt+0xe02c>
   1f140:	add	r5, r5, #1
   1f144:	b	1f104 <fputs@plt+0xdfbc>
   1f148:	movgt	r3, r6
   1f14c:	movle	r3, #1020	; 0x3fc
   1f150:	stmib	r5, {r3, r6}
   1f154:	ldr	r3, [pc, #272]	; 1f26c <fputs@plt+0xe124>
   1f158:	str	r7, [r5, #60]	; 0x3c
   1f15c:	str	r3, [r5]
   1f160:	movw	r3, #8222	; 0x201e
   1f164:	str	r3, [r5, #56]	; 0x38
   1f168:	mov	r3, #0
   1f16c:	str	r3, [r5, #64]	; 0x40
   1f170:	b	1f1ec <fputs@plt+0xe0a4>
   1f174:	ldrb	r3, [r4, #5]
   1f178:	cmp	r3, #2
   1f17c:	beq	1f24c <fputs@plt+0xe104>
   1f180:	ldr	r5, [r4, #72]	; 0x48
   1f184:	ldr	r2, [r5]
   1f188:	cmp	r2, #0
   1f18c:	bne	1f1ec <fputs@plt+0xe0a4>
   1f190:	cmp	r3, #4
   1f194:	mvneq	r6, #0
   1f198:	beq	1f1b0 <fputs@plt+0xe068>
   1f19c:	ldr	r3, [pc, #204]	; 1f270 <fputs@plt+0xe128>
   1f1a0:	ldr	r6, [r3, #36]	; 0x24
   1f1a4:	ldrb	r3, [r4, #22]
   1f1a8:	cmp	r3, #0
   1f1ac:	mvnne	r6, #0
   1f1b0:	mov	r2, #72	; 0x48
   1f1b4:	mov	r1, #0
   1f1b8:	ldr	r7, [r4]
   1f1bc:	mov	r0, r5
   1f1c0:	bl	10f20 <memset@plt>
   1f1c4:	cmp	r6, #0
   1f1c8:	bne	1f148 <fputs@plt+0xe000>
   1f1cc:	movw	r3, #8222	; 0x201e
   1f1d0:	mov	r2, r5
   1f1d4:	str	r6, [sp]
   1f1d8:	mov	r1, r6
   1f1dc:	mov	r0, r7
   1f1e0:	bl	12c7c <fputs@plt+0x1b34>
   1f1e4:	cmp	r0, #0
   1f1e8:	bne	1f110 <fputs@plt+0xdfc8>
   1f1ec:	ldr	r3, [r4, #56]	; 0x38
   1f1f0:	ldr	r6, [r4, #160]	; 0xa0
   1f1f4:	ldr	r5, [r8, #4]
   1f1f8:	add	r6, r6, #4
   1f1fc:	asr	r1, r6, #31
   1f200:	umull	r6, r7, r6, r3
   1f204:	mla	r7, r3, r1, r7
   1f208:	ldr	r3, [r8, #20]
   1f20c:	mov	r2, r6
   1f210:	str	r3, [sp]
   1f214:	mov	r3, r7
   1f218:	ldr	r0, [r4, #72]	; 0x48
   1f21c:	bl	17bc0 <fputs@plt+0x6a78>
   1f220:	cmp	r0, #0
   1f224:	bne	1f110 <fputs@plt+0xdfc8>
   1f228:	adds	r2, r6, #4
   1f22c:	mov	r1, r5
   1f230:	adc	r3, r7, #0
   1f234:	strd	r2, [sp]
   1f238:	ldr	r0, [r4, #72]	; 0x48
   1f23c:	ldr	r2, [r4, #160]	; 0xa0
   1f240:	bl	12c04 <fputs@plt+0x1abc>
   1f244:	cmp	r0, #0
   1f248:	bne	1f110 <fputs@plt+0xdfc8>
   1f24c:	ldr	r3, [r4, #56]	; 0x38
   1f250:	mov	r0, r4
   1f254:	ldr	r1, [r8, #20]
   1f258:	add	r3, r3, #1
   1f25c:	str	r3, [r4, #56]	; 0x38
   1f260:	add	sp, sp, #12
   1f264:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1f268:	b	1f090 <fputs@plt+0xdf48>
   1f26c:	andeq	r2, r7, r8, lsl #29
   1f270:	andeq	fp, r8, r0, lsr r1
   1f274:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f278:	add	r5, r1, r2
   1f27c:	mov	r6, r0
   1f280:	add	r7, r5, r5, lsl #2
   1f284:	mov	r9, r1
   1f288:	mov	r1, #0
   1f28c:	mov	r8, r2
   1f290:	add	r0, r7, #24
   1f294:	bl	1d128 <fputs@plt+0xbfe0>
   1f298:	subs	r4, r0, #0
   1f29c:	beq	1f2e0 <fputs@plt+0xe198>
   1f2a0:	add	r5, r5, #5
   1f2a4:	strh	r9, [r4, #6]
   1f2a8:	mov	r0, r4
   1f2ac:	add	r5, r4, r5, lsl #2
   1f2b0:	strh	r8, [r4, #8]
   1f2b4:	mov	r2, r7
   1f2b8:	mov	r1, #0
   1f2bc:	str	r5, [r4, #16]
   1f2c0:	ldrb	r3, [r6, #66]	; 0x42
   1f2c4:	strb	r3, [r4, #4]
   1f2c8:	mov	r3, #1
   1f2cc:	str	r6, [r4, #12]
   1f2d0:	str	r3, [r0], #24
   1f2d4:	bl	10f20 <memset@plt>
   1f2d8:	mov	r0, r4
   1f2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f2e0:	mov	r0, r6
   1f2e4:	bl	185e4 <fputs@plt+0x749c>
   1f2e8:	b	1f2d8 <fputs@plt+0xe190>
   1f2ec:	ldr	r3, [pc, #128]	; 1f374 <fputs@plt+0xe22c>
   1f2f0:	push	{r4, r5, r6, lr}
   1f2f4:	ldr	r5, [pc, #124]	; 1f378 <fputs@plt+0xe230>
   1f2f8:	ldr	r2, [r3, #72]	; 0x48
   1f2fc:	cmp	r0, r2
   1f300:	ldr	r2, [r3, #240]	; 0xf0
   1f304:	strhi	r0, [r3, #72]	; 0x48
   1f308:	cmp	r2, #0
   1f30c:	beq	1f344 <fputs@plt+0xe1fc>
   1f310:	ldr	r1, [r5, #196]	; 0xc4
   1f314:	cmp	r1, r0
   1f318:	blt	1f344 <fputs@plt+0xe1fc>
   1f31c:	ldr	r4, [r3, #236]	; 0xec
   1f320:	sub	r2, r2, #1
   1f324:	mov	r0, #3
   1f328:	ldr	r1, [r4]
   1f32c:	str	r1, [r3, #236]	; 0xec
   1f330:	mov	r1, #1
   1f334:	str	r2, [r3, #240]	; 0xf0
   1f338:	bl	12ba0 <fputs@plt+0x1a58>
   1f33c:	mov	r0, r4
   1f340:	pop	{r4, r5, r6, pc}
   1f344:	asr	r1, r0, #31
   1f348:	bl	1d128 <fputs@plt+0xbfe0>
   1f34c:	ldr	r3, [r5]
   1f350:	mov	r4, r0
   1f354:	cmp	r3, #0
   1f358:	beq	1f33c <fputs@plt+0xe1f4>
   1f35c:	cmp	r0, #0
   1f360:	beq	1f33c <fputs@plt+0xe1f4>
   1f364:	bl	12d54 <fputs@plt+0x1c0c>
   1f368:	mov	r1, r0
   1f36c:	mov	r0, #4
   1f370:	b	1f338 <fputs@plt+0xe1f0>
   1f374:	ldrdeq	pc, [r8], -r0
   1f378:	andeq	fp, r8, r0, lsr r1
   1f37c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f380:	ldr	r9, [r0, #264]	; 0x108
   1f384:	cmp	r9, #0
   1f388:	movne	r9, #5
   1f38c:	bne	1f498 <fputs@plt+0xe350>
   1f390:	mov	r6, r3
   1f394:	ldrb	r3, [r0, #262]	; 0x106
   1f398:	mov	r4, r0
   1f39c:	mov	r8, r1
   1f3a0:	mov	r5, r2
   1f3a4:	cmp	r3, #0
   1f3a8:	beq	1f3b4 <fputs@plt+0xe26c>
   1f3ac:	ldr	r0, [r0, #288]	; 0x120
   1f3b0:	bl	183dc <fputs@plt+0x7294>
   1f3b4:	bic	r5, r5, #7
   1f3b8:	cmp	r5, #4
   1f3bc:	movle	r5, #0
   1f3c0:	cmp	r6, #0
   1f3c4:	movlt	r6, #0
   1f3c8:	movlt	r5, r6
   1f3cc:	movlt	r7, r6
   1f3d0:	blt	1f420 <fputs@plt+0xe2d8>
   1f3d4:	cmp	r6, #0
   1f3d8:	cmpne	r5, #0
   1f3dc:	moveq	r5, #0
   1f3e0:	moveq	r7, r5
   1f3e4:	beq	1f420 <fputs@plt+0xe2d8>
   1f3e8:	cmp	r8, #0
   1f3ec:	movne	r7, r8
   1f3f0:	bne	1f420 <fputs@plt+0xe2d8>
   1f3f4:	bl	12d04 <fputs@plt+0x1bbc>
   1f3f8:	mul	r0, r6, r5
   1f3fc:	asr	r1, r0, #31
   1f400:	bl	1d128 <fputs@plt+0xbfe0>
   1f404:	mov	r7, r0
   1f408:	bl	12d1c <fputs@plt+0x1bd4>
   1f40c:	cmp	r7, #0
   1f410:	beq	1f420 <fputs@plt+0xe2d8>
   1f414:	mov	r0, r7
   1f418:	bl	12d54 <fputs@plt+0x1c0c>
   1f41c:	sdiv	r6, r0, r5
   1f420:	mov	r3, #0
   1f424:	cmp	r7, #0
   1f428:	subne	r2, r6, #1
   1f42c:	str	r3, [r4, #284]	; 0x11c
   1f430:	add	r3, r4, #260	; 0x104
   1f434:	str	r7, [r4, #288]	; 0x120
   1f438:	strh	r5, [r3]
   1f43c:	movne	r3, r7
   1f440:	bne	1f470 <fputs@plt+0xe328>
   1f444:	mov	r3, #1
   1f448:	str	r3, [r4, #256]	; 0x100
   1f44c:	strb	r7, [r4, #262]	; 0x106
   1f450:	str	r4, [r4, #288]	; 0x120
   1f454:	str	r4, [r4, #292]	; 0x124
   1f458:	b	1f498 <fputs@plt+0xe350>
   1f45c:	ldr	r1, [r4, #284]	; 0x11c
   1f460:	sub	r2, r2, #1
   1f464:	str	r1, [r3]
   1f468:	str	r3, [r4, #284]	; 0x11c
   1f46c:	add	r3, r3, r5
   1f470:	cmp	r2, #0
   1f474:	bge	1f45c <fputs@plt+0xe314>
   1f478:	bic	r6, r6, r6, asr #31
   1f47c:	clz	r8, r8
   1f480:	mov	r3, #0
   1f484:	lsr	r8, r8, #5
   1f488:	str	r3, [r4, #256]	; 0x100
   1f48c:	mla	r5, r5, r6, r7
   1f490:	strb	r8, [r4, #262]	; 0x106
   1f494:	str	r5, [r4, #292]	; 0x124
   1f498:	mov	r0, r9
   1f49c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f4a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f4a4:	subs	r4, r0, #0
   1f4a8:	mov	r6, r2
   1f4ac:	mov	r7, r3
   1f4b0:	bne	1f4c4 <fputs@plt+0xe37c>
   1f4b4:	mov	r0, r2
   1f4b8:	mov	r1, r3
   1f4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f4c0:	b	1d128 <fputs@plt+0xbfe0>
   1f4c4:	orrs	r3, r6, r7
   1f4c8:	bne	1f4dc <fputs@plt+0xe394>
   1f4cc:	bl	183dc <fputs@plt+0x7294>
   1f4d0:	mov	r4, #0
   1f4d4:	mov	r0, r4
   1f4d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f4dc:	ldr	r2, [pc, #184]	; 1f59c <fputs@plt+0xe454>
   1f4e0:	mov	r3, #0
   1f4e4:	cmp	r7, r3
   1f4e8:	cmpeq	r6, r2
   1f4ec:	bhi	1f4d0 <fputs@plt+0xe388>
   1f4f0:	ldr	r5, [pc, #168]	; 1f5a0 <fputs@plt+0xe458>
   1f4f4:	bl	12d54 <fputs@plt+0x1c0c>
   1f4f8:	mov	sl, r0
   1f4fc:	mov	r0, r6
   1f500:	ldr	r3, [r5, #56]	; 0x38
   1f504:	blx	r3
   1f508:	cmp	sl, r0
   1f50c:	mov	r9, r0
   1f510:	beq	1f4d4 <fputs@plt+0xe38c>
   1f514:	ldr	r2, [r5]
   1f518:	ldr	r3, [r5, #48]	; 0x30
   1f51c:	cmp	r2, #0
   1f520:	beq	1f58c <fputs@plt+0xe444>
   1f524:	ldr	r8, [pc, #120]	; 1f5a4 <fputs@plt+0xe45c>
   1f528:	mov	r1, r0
   1f52c:	mov	r0, r4
   1f530:	ldr	r2, [r8, #60]	; 0x3c
   1f534:	cmp	r6, r2
   1f538:	strhi	r6, [r8, #60]	; 0x3c
   1f53c:	blx	r3
   1f540:	subs	r6, r0, #0
   1f544:	bne	1f570 <fputs@plt+0xe428>
   1f548:	ldrd	r2, [r8, #224]	; 0xe0
   1f54c:	cmp	r2, #1
   1f550:	sbcs	r3, r3, #0
   1f554:	blt	1f4d0 <fputs@plt+0xe388>
   1f558:	mov	r1, r9
   1f55c:	mov	r0, r4
   1f560:	ldr	r3, [r5, #48]	; 0x30
   1f564:	blx	r3
   1f568:	subs	r6, r0, #0
   1f56c:	beq	1f4d0 <fputs@plt+0xe388>
   1f570:	mov	r0, r6
   1f574:	mov	r4, r6
   1f578:	bl	12d54 <fputs@plt+0x1c0c>
   1f57c:	sub	r1, r0, sl
   1f580:	mov	r0, #0
   1f584:	bl	12ba0 <fputs@plt+0x1a58>
   1f588:	b	1f4d4 <fputs@plt+0xe38c>
   1f58c:	mov	r1, r0
   1f590:	mov	r0, r4
   1f594:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f598:	bx	r3
   1f59c:	svcvc	0x00fffeff
   1f5a0:	andeq	fp, r8, r0, lsr r1
   1f5a4:	ldrdeq	pc, [r8], -r0
   1f5a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f5ac:	mov	r8, #48	; 0x30
   1f5b0:	mov	r5, r0
   1f5b4:	mov	r3, #0
   1f5b8:	mov	r7, r1
   1f5bc:	mul	r2, r8, r1
   1f5c0:	ldr	r6, [r0, #104]	; 0x68
   1f5c4:	ldr	r0, [r0, #100]	; 0x64
   1f5c8:	bl	1f4a0 <fputs@plt+0xe358>
   1f5cc:	subs	r9, r0, #0
   1f5d0:	bne	1f5dc <fputs@plt+0xe494>
   1f5d4:	mov	r0, #7
   1f5d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f5dc:	mla	r4, r8, r6, r9
   1f5e0:	sub	r2, r7, r6
   1f5e4:	mov	r1, #0
   1f5e8:	mul	r2, r8, r2
   1f5ec:	mov	r0, r4
   1f5f0:	bl	10f20 <memset@plt>
   1f5f4:	str	r9, [r5, #100]	; 0x64
   1f5f8:	cmp	r6, r7
   1f5fc:	blt	1f608 <fputs@plt+0xe4c0>
   1f600:	mov	r0, #0
   1f604:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f608:	ldr	r0, [r5, #28]
   1f60c:	ldr	r3, [r5, #68]	; 0x44
   1f610:	ldr	r3, [r3]
   1f614:	str	r0, [r4, #20]
   1f618:	cmp	r3, #0
   1f61c:	beq	1f630 <fputs@plt+0xe4e8>
   1f620:	ldrd	r2, [r5, #80]	; 0x50
   1f624:	cmp	r2, #1
   1f628:	sbcs	r1, r3, #0
   1f62c:	bge	1f638 <fputs@plt+0xe4f0>
   1f630:	ldr	r2, [r5, #156]	; 0x9c
   1f634:	mov	r3, #0
   1f638:	strd	r2, [r4]
   1f63c:	ldr	r3, [r5, #56]	; 0x38
   1f640:	str	r3, [r4, #24]
   1f644:	bl	1eb8c <fputs@plt+0xda44>
   1f648:	cmp	r0, #0
   1f64c:	str	r0, [r4, #16]
   1f650:	beq	1f5d4 <fputs@plt+0xe48c>
   1f654:	ldr	r3, [r5, #216]	; 0xd8
   1f658:	cmp	r3, #0
   1f65c:	beq	1f680 <fputs@plt+0xe538>
   1f660:	ldr	r2, [r3, #68]	; 0x44
   1f664:	str	r2, [r4, #28]
   1f668:	ldr	r2, [r3, #76]	; 0x4c
   1f66c:	str	r2, [r4, #32]
   1f670:	ldr	r2, [r3, #80]	; 0x50
   1f674:	str	r2, [r4, #36]	; 0x24
   1f678:	ldr	r3, [r3, #112]	; 0x70
   1f67c:	str	r3, [r4, #40]	; 0x28
   1f680:	add	r6, r6, #1
   1f684:	add	r4, r4, #48	; 0x30
   1f688:	str	r6, [r5, #104]	; 0x68
   1f68c:	b	1f5f8 <fputs@plt+0xe4b0>
   1f690:	ldr	r3, [r0, #44]	; 0x2c
   1f694:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f698:	sub	sp, sp, #32
   1f69c:	ldrd	r4, [r0]
   1f6a0:	cmp	r3, #0
   1f6a4:	strd	r4, [sp, #8]
   1f6a8:	beq	1f6cc <fputs@plt+0xe584>
   1f6ac:	ldr	ip, [sp, #8]
   1f6b0:	adds	r8, r4, r1
   1f6b4:	adc	r9, r5, r1, asr #31
   1f6b8:	add	r3, r3, ip
   1f6bc:	str	r3, [r2]
   1f6c0:	strd	r8, [r0]
   1f6c4:	mov	r9, #0
   1f6c8:	b	1f824 <fputs@plt+0xe6dc>
   1f6cc:	ldr	sl, [r0, #40]	; 0x28
   1f6d0:	mov	r6, r2
   1f6d4:	mov	r5, r1
   1f6d8:	mov	r4, r0
   1f6dc:	ldrd	r0, [sp, #8]
   1f6e0:	asr	r3, sl, #31
   1f6e4:	mov	r2, sl
   1f6e8:	mov	r9, r3
   1f6ec:	bl	6fac8 <fputs@plt+0x5e980>
   1f6f0:	cmp	r2, #0
   1f6f4:	mov	r7, r2
   1f6f8:	beq	1f7cc <fputs@plt+0xe684>
   1f6fc:	ldr	r8, [r4, #40]	; 0x28
   1f700:	sub	r8, r8, r7
   1f704:	cmp	r5, r8
   1f708:	ble	1f830 <fputs@plt+0xe6e8>
   1f70c:	ldr	r9, [r4, #16]
   1f710:	cmp	r5, r9
   1f714:	ble	1f750 <fputs@plt+0xe608>
   1f718:	lsl	r9, r9, #1
   1f71c:	cmp	r9, #128	; 0x80
   1f720:	movlt	r9, #128	; 0x80
   1f724:	cmp	r5, r9
   1f728:	bgt	1f850 <fputs@plt+0xe708>
   1f72c:	mov	r2, r9
   1f730:	asr	r3, r9, #31
   1f734:	ldr	r0, [r4, #28]
   1f738:	bl	1f4a0 <fputs@plt+0xe358>
   1f73c:	cmp	r0, #0
   1f740:	moveq	r9, #7
   1f744:	beq	1f824 <fputs@plt+0xe6dc>
   1f748:	str	r9, [r4, #16]
   1f74c:	str	r0, [r4, #28]
   1f750:	mov	r2, r8
   1f754:	ldr	r0, [r4, #28]
   1f758:	ldr	r1, [r4, #36]	; 0x24
   1f75c:	add	r1, r1, r7
   1f760:	sub	r7, r5, r8
   1f764:	bl	10fbc <memcpy@plt>
   1f768:	ldrd	r2, [r4]
   1f76c:	adds	r0, r2, r8
   1f770:	adc	r1, r3, r8, asr #31
   1f774:	strd	r0, [r4]
   1f778:	ldr	r8, [r4, #40]	; 0x28
   1f77c:	add	r2, sp, #28
   1f780:	mov	r0, r4
   1f784:	cmp	r7, r8
   1f788:	movlt	r8, r7
   1f78c:	mov	r1, r8
   1f790:	bl	1f690 <fputs@plt+0xe548>
   1f794:	subs	r9, r0, #0
   1f798:	bne	1f824 <fputs@plt+0xe6dc>
   1f79c:	ldr	r0, [r4, #28]
   1f7a0:	sub	r3, r5, r7
   1f7a4:	mov	r2, r8
   1f7a8:	sub	r7, r7, r8
   1f7ac:	ldr	r1, [sp, #28]
   1f7b0:	add	r0, r0, r3
   1f7b4:	bl	10fbc <memcpy@plt>
   1f7b8:	cmp	r7, #0
   1f7bc:	bgt	1f778 <fputs@plt+0xe630>
   1f7c0:	ldr	r3, [r4, #28]
   1f7c4:	str	r3, [r6]
   1f7c8:	b	1f824 <fputs@plt+0xe6dc>
   1f7cc:	ldr	r3, [r4, #8]
   1f7d0:	ldr	r1, [sp, #8]
   1f7d4:	ldr	r2, [r4, #12]
   1f7d8:	subs	r1, r3, r1
   1f7dc:	str	r1, [sp, #16]
   1f7e0:	ldr	r1, [sp, #12]
   1f7e4:	sbc	r2, r2, r1
   1f7e8:	mov	r1, r9
   1f7ec:	str	r2, [sp, #20]
   1f7f0:	ldrd	r8, [sp, #16]
   1f7f4:	cmp	sl, r8
   1f7f8:	sbcs	r2, r1, r9
   1f7fc:	ldrge	r2, [sp, #8]
   1f800:	subge	sl, r3, r2
   1f804:	ldrd	r2, [sp, #8]
   1f808:	strd	r2, [sp]
   1f80c:	mov	r2, sl
   1f810:	ldr	r0, [r4, #24]
   1f814:	ldr	r1, [r4, #36]	; 0x24
   1f818:	bl	12bf8 <fputs@plt+0x1ab0>
   1f81c:	subs	r9, r0, #0
   1f820:	beq	1f6fc <fputs@plt+0xe5b4>
   1f824:	mov	r0, r9
   1f828:	add	sp, sp, #32
   1f82c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f830:	ldr	r3, [r4, #36]	; 0x24
   1f834:	add	r7, r3, r7
   1f838:	ldrd	r2, [r4]
   1f83c:	str	r7, [r6]
   1f840:	adds	r0, r2, r5
   1f844:	adc	r1, r3, r5, asr #31
   1f848:	strd	r0, [r4]
   1f84c:	b	1f6c4 <fputs@plt+0xe57c>
   1f850:	lsl	r9, r9, #1
   1f854:	b	1f724 <fputs@plt+0xe5dc>
   1f858:	push	{r4, r5, r6, r7, r8, lr}
   1f85c:	mov	r4, r0
   1f860:	sub	sp, sp, #24
   1f864:	ldr	r5, [r0, #44]	; 0x2c
   1f868:	ldr	r0, [r0]
   1f86c:	ldr	ip, [r4, #4]
   1f870:	cmp	r5, #0
   1f874:	beq	1f8b0 <fputs@plt+0xe768>
   1f878:	add	r0, r5, r0
   1f87c:	mov	r5, #0
   1f880:	bl	13894 <fputs@plt+0x274c>
   1f884:	ldr	r3, [r4]
   1f888:	uxtb	r0, r0
   1f88c:	mov	r1, #0
   1f890:	ldr	r2, [r4, #4]
   1f894:	adds	r3, r3, r0
   1f898:	adc	r2, r2, r1
   1f89c:	str	r3, [r4]
   1f8a0:	str	r2, [r4, #4]
   1f8a4:	mov	r0, r5
   1f8a8:	add	sp, sp, #24
   1f8ac:	pop	{r4, r5, r6, r7, r8, pc}
   1f8b0:	ldr	r8, [r4, #40]	; 0x28
   1f8b4:	mov	r7, r1
   1f8b8:	mov	r1, ip
   1f8bc:	mov	r2, r8
   1f8c0:	asr	r3, r8, #31
   1f8c4:	bl	6fac8 <fputs@plt+0x5e980>
   1f8c8:	subs	r6, r2, #0
   1f8cc:	beq	1f918 <fputs@plt+0xe7d0>
   1f8d0:	sub	r8, r8, r2
   1f8d4:	cmp	r8, #8
   1f8d8:	movle	r6, r5
   1f8dc:	ble	1f918 <fputs@plt+0xe7d0>
   1f8e0:	ldr	r0, [r4, #36]	; 0x24
   1f8e4:	mov	r1, r7
   1f8e8:	add	r0, r0, r2
   1f8ec:	bl	13894 <fputs@plt+0x274c>
   1f8f0:	ldr	r3, [r4]
   1f8f4:	uxtb	r0, r0
   1f8f8:	mov	r1, #0
   1f8fc:	ldr	r2, [r4, #4]
   1f900:	adds	r3, r3, r0
   1f904:	adc	r2, r2, r1
   1f908:	str	r3, [r4]
   1f90c:	str	r2, [r4, #4]
   1f910:	b	1f8a4 <fputs@plt+0xe75c>
   1f914:	mov	r6, r2
   1f918:	add	r2, sp, #4
   1f91c:	mov	r1, #1
   1f920:	mov	r0, r4
   1f924:	bl	1f690 <fputs@plt+0xe548>
   1f928:	subs	r5, r0, #0
   1f92c:	bne	1f8a4 <fputs@plt+0xe75c>
   1f930:	ldr	r3, [sp, #4]
   1f934:	add	r2, r6, #1
   1f938:	add	r1, sp, #24
   1f93c:	and	r6, r6, #15
   1f940:	add	r6, r1, r6
   1f944:	ldrb	r3, [r3]
   1f948:	tst	r3, #128	; 0x80
   1f94c:	strb	r3, [r6, #-16]
   1f950:	bne	1f914 <fputs@plt+0xe7cc>
   1f954:	mov	r1, r7
   1f958:	add	r0, sp, #8
   1f95c:	bl	13894 <fputs@plt+0x274c>
   1f960:	b	1f8a4 <fputs@plt+0xe75c>
   1f964:	push	{r4, lr}
   1f968:	mov	r4, r0
   1f96c:	ldrb	r3, [r0, #44]	; 0x2c
   1f970:	cmp	r3, #0
   1f974:	beq	1f994 <fputs@plt+0xe84c>
   1f978:	mov	r2, #1
   1f97c:	mov	r1, #0
   1f980:	bl	19174 <fputs@plt+0x802c>
   1f984:	mov	r3, #0
   1f988:	strb	r3, [r4, #44]	; 0x2c
   1f98c:	strb	r3, [r4, #47]	; 0x2f
   1f990:	str	r3, [r4, #104]	; 0x68
   1f994:	ldrsh	r1, [r4, #40]	; 0x28
   1f998:	cmp	r1, #0
   1f99c:	poplt	{r4, pc}
   1f9a0:	add	r1, r1, #3
   1f9a4:	mov	r0, r4
   1f9a8:	bl	190e0 <fputs@plt+0x7f98>
   1f9ac:	mvn	r3, #0
   1f9b0:	strh	r3, [r4, #40]	; 0x28
   1f9b4:	pop	{r4, pc}
   1f9b8:	push	{r0, r1, r2, r4, r5, lr}
   1f9bc:	mov	r4, r0
   1f9c0:	mov	r5, #0
   1f9c4:	ldr	r0, [r0, #60]	; 0x3c
   1f9c8:	bl	1849c <fputs@plt+0x7354>
   1f9cc:	mov	r0, r4
   1f9d0:	str	r5, [r4, #60]	; 0x3c
   1f9d4:	bl	184d8 <fputs@plt+0x7390>
   1f9d8:	ldr	r0, [r4, #216]	; 0xd8
   1f9dc:	cmp	r0, r5
   1f9e0:	beq	1fa54 <fputs@plt+0xe90c>
   1f9e4:	bl	1f964 <fputs@plt+0xe81c>
   1f9e8:	strb	r5, [r4, #17]
   1f9ec:	ldr	r3, [r4, #44]	; 0x2c
   1f9f0:	cmp	r3, #0
   1f9f4:	beq	1fa34 <fputs@plt+0xe8ec>
   1f9f8:	mov	r0, r4
   1f9fc:	bl	1d034 <fputs@plt+0xbeec>
   1fa00:	ldrb	r3, [r4, #13]
   1fa04:	ldrb	r2, [r4, #23]
   1fa08:	strb	r3, [r4, #19]
   1fa0c:	mov	r3, #0
   1fa10:	cmp	r2, r3
   1fa14:	strb	r3, [r4, #17]
   1fa18:	str	r3, [r4, #44]	; 0x2c
   1fa1c:	beq	1fa34 <fputs@plt+0xe8ec>
   1fa20:	mov	r2, #0
   1fa24:	ldr	r0, [r4, #64]	; 0x40
   1fa28:	str	r3, [sp]
   1fa2c:	mov	r3, #0
   1fa30:	bl	12c70 <fputs@plt+0x1b28>
   1fa34:	mov	r2, #0
   1fa38:	mov	r3, #0
   1fa3c:	strd	r2, [r4, #80]	; 0x50
   1fa40:	strd	r2, [r4, #88]	; 0x58
   1fa44:	mov	r3, #0
   1fa48:	strb	r3, [r4, #20]
   1fa4c:	add	sp, sp, #12
   1fa50:	pop	{r4, r5, pc}
   1fa54:	ldrb	r3, [r4, #4]
   1fa58:	cmp	r3, #0
   1fa5c:	bne	1f9ec <fputs@plt+0xe8a4>
   1fa60:	ldr	r0, [r4, #64]	; 0x40
   1fa64:	ldr	r3, [r0]
   1fa68:	cmp	r3, #0
   1fa6c:	bne	1faac <fputs@plt+0xe964>
   1fa70:	ldr	r0, [r4, #68]	; 0x44
   1fa74:	bl	12bc8 <fputs@plt+0x1a80>
   1fa78:	mov	r1, #0
   1fa7c:	mov	r0, r4
   1fa80:	bl	14598 <fputs@plt+0x3450>
   1fa84:	cmp	r0, #0
   1fa88:	beq	1fa9c <fputs@plt+0xe954>
   1fa8c:	ldrb	r3, [r4, #17]
   1fa90:	cmp	r3, #6
   1fa94:	moveq	r3, #5
   1fa98:	strbeq	r3, [r4, #18]
   1fa9c:	mov	r3, #0
   1faa0:	strb	r3, [r4, #17]
   1faa4:	strb	r3, [r4, #19]
   1faa8:	b	1f9ec <fputs@plt+0xe8a4>
   1faac:	bl	12c4c <fputs@plt+0x1b04>
   1fab0:	tst	r0, #2048	; 0x800
   1fab4:	beq	1fa70 <fputs@plt+0xe928>
   1fab8:	ldrb	r3, [r4, #5]
   1fabc:	and	r3, r3, #5
   1fac0:	cmp	r3, #1
   1fac4:	bne	1fa70 <fputs@plt+0xe928>
   1fac8:	b	1fa78 <fputs@plt+0xe930>
   1facc:	ldr	r3, [pc, #152]	; 1fb6c <fputs@plt+0xea24>
   1fad0:	push	{r4, r5, r6, lr}
   1fad4:	mov	r4, r0
   1fad8:	ldr	r2, [r3, #176]	; 0xb0
   1fadc:	mov	r6, r3
   1fae0:	cmp	r2, r0
   1fae4:	blt	1fb3c <fputs@plt+0xe9f4>
   1fae8:	ldr	r5, [r3, #200]	; 0xc8
   1faec:	cmp	r5, #0
   1faf0:	beq	1fb3c <fputs@plt+0xe9f4>
   1faf4:	ldr	r2, [r5]
   1faf8:	ldr	r1, [r3, #184]	; 0xb8
   1fafc:	str	r2, [r3, #200]	; 0xc8
   1fb00:	ldr	r2, [r3, #204]	; 0xcc
   1fb04:	sub	r2, r2, #1
   1fb08:	cmp	r2, r1
   1fb0c:	mov	r1, #1
   1fb10:	str	r2, [r3, #204]	; 0xcc
   1fb14:	movge	r2, #0
   1fb18:	movlt	r2, #1
   1fb1c:	str	r2, [r3, #208]	; 0xd0
   1fb20:	ldr	r2, [r3, #68]	; 0x44
   1fb24:	cmp	r0, r2
   1fb28:	strhi	r0, [r3, #68]	; 0x44
   1fb2c:	mov	r0, r1
   1fb30:	bl	12ba0 <fputs@plt+0x1a58>
   1fb34:	mov	r0, r5
   1fb38:	pop	{r4, r5, r6, pc}
   1fb3c:	mov	r0, r4
   1fb40:	asr	r1, r4, #31
   1fb44:	bl	1d128 <fputs@plt+0xbfe0>
   1fb48:	subs	r5, r0, #0
   1fb4c:	beq	1fb34 <fputs@plt+0xe9ec>
   1fb50:	bl	12d54 <fputs@plt+0x1c0c>
   1fb54:	ldr	r3, [r6, #68]	; 0x44
   1fb58:	mov	r1, r0
   1fb5c:	mov	r0, #2
   1fb60:	cmp	r4, r3
   1fb64:	strhi	r4, [r6, #68]	; 0x44
   1fb68:	b	1fb30 <fputs@plt+0xe9e8>
   1fb6c:	ldrdeq	pc, [r8], -r0
   1fb70:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1fb74:	mov	r4, r0
   1fb78:	mov	r7, r1
   1fb7c:	mov	r6, r2
   1fb80:	ldrb	r3, [r0, #16]
   1fb84:	cmp	r3, #0
   1fb88:	beq	1fb98 <fputs@plt+0xea50>
   1fb8c:	ldr	r3, [r0, #28]
   1fb90:	cmp	r3, #0
   1fb94:	bne	1fcb0 <fputs@plt+0xeb68>
   1fb98:	ldr	r3, [r4, #212]	; 0xd4
   1fb9c:	ldr	r8, [r7]
   1fba0:	ldr	r3, [r3, #12]
   1fba4:	adds	r5, r8, #0
   1fba8:	movne	r5, #1
   1fbac:	cmp	r3, #0
   1fbb0:	movne	r5, #0
   1fbb4:	cmp	r5, #0
   1fbb8:	beq	1fc24 <fputs@plt+0xeadc>
   1fbbc:	ldr	r3, [r4, #160]	; 0xa0
   1fbc0:	cmp	r8, r3
   1fbc4:	beq	1fcb0 <fputs@plt+0xeb68>
   1fbc8:	mov	r3, #0
   1fbcc:	mov	r2, #0
   1fbd0:	strd	r2, [sp]
   1fbd4:	ldrb	r3, [r4, #17]
   1fbd8:	cmp	r3, #0
   1fbdc:	bne	1fbf8 <fputs@plt+0xeab0>
   1fbe0:	mov	r0, r8
   1fbe4:	bl	1facc <fputs@plt+0xe984>
   1fbe8:	subs	r9, r0, #0
   1fbec:	bne	1fc54 <fputs@plt+0xeb0c>
   1fbf0:	mov	r5, #7
   1fbf4:	b	1fc1c <fputs@plt+0xead4>
   1fbf8:	ldr	r0, [r4, #64]	; 0x40
   1fbfc:	ldr	r3, [r0]
   1fc00:	cmp	r3, #0
   1fc04:	beq	1fbe0 <fputs@plt+0xea98>
   1fc08:	mov	r1, sp
   1fc0c:	bl	12c28 <fputs@plt+0x1ae0>
   1fc10:	subs	r5, r0, #0
   1fc14:	movne	r9, #0
   1fc18:	beq	1fbe0 <fputs@plt+0xea98>
   1fc1c:	mov	r0, r9
   1fc20:	bl	18c14 <fputs@plt+0x7acc>
   1fc24:	ldr	r3, [r4, #160]	; 0xa0
   1fc28:	cmp	r5, #0
   1fc2c:	str	r3, [r7]
   1fc30:	bne	1fc48 <fputs@plt+0xeb00>
   1fc34:	cmp	r6, #0
   1fc38:	mov	r0, r4
   1fc3c:	ldrshlt	r6, [r4, #150]	; 0x96
   1fc40:	strh	r6, [r4, #150]	; 0x96
   1fc44:	bl	14648 <fputs@plt+0x3500>
   1fc48:	mov	r0, r5
   1fc4c:	add	sp, sp, #12
   1fc50:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fc54:	mov	r0, r4
   1fc58:	bl	1d034 <fputs@plt+0xbeec>
   1fc5c:	ldr	r0, [r4, #212]	; 0xd4
   1fc60:	ldr	r3, [r0, #24]
   1fc64:	cmp	r3, #0
   1fc68:	beq	1fc7c <fputs@plt+0xeb34>
   1fc6c:	mov	r1, r8
   1fc70:	bl	18b40 <fputs@plt+0x79f8>
   1fc74:	subs	r5, r0, #0
   1fc78:	bne	1fc1c <fputs@plt+0xead4>
   1fc7c:	ldr	r0, [r4, #208]	; 0xd0
   1fc80:	bl	18c14 <fputs@plt+0x7acc>
   1fc84:	ldrd	r0, [sp]
   1fc88:	mov	r3, #0
   1fc8c:	mov	r2, r8
   1fc90:	str	r9, [r4, #208]	; 0xd0
   1fc94:	adds	r0, r8, r0
   1fc98:	adc	r1, r3, r1
   1fc9c:	subs	r0, r0, #1
   1fca0:	sbc	r1, r1, #0
   1fca4:	bl	6fac8 <fputs@plt+0x5e980>
   1fca8:	str	r0, [r4, #28]
   1fcac:	str	r8, [r4, #160]	; 0xa0
   1fcb0:	mov	r5, #0
   1fcb4:	b	1fc24 <fputs@plt+0xeadc>
   1fcb8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1fcbc:	sub	sp, sp, #28
   1fcc0:	mov	r6, r0
   1fcc4:	mov	r8, r2
   1fcc8:	mov	r9, r3
   1fccc:	mov	r7, r1
   1fcd0:	bl	145e4 <fputs@plt+0x349c>
   1fcd4:	mov	r5, r1
   1fcd8:	ldr	r1, [r6, #156]	; 0x9c
   1fcdc:	mov	r4, r0
   1fce0:	strd	r4, [r6, #80]	; 0x50
   1fce4:	adds	r2, r4, r1
   1fce8:	adc	r3, r5, #0
   1fcec:	cmp	r8, r2
   1fcf0:	sbcs	r3, r9, r3
   1fcf4:	bge	1fd04 <fputs@plt+0xebbc>
   1fcf8:	mov	r0, #101	; 0x65
   1fcfc:	add	sp, sp, #28
   1fd00:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fd04:	cmp	r7, #0
   1fd08:	bne	1fe44 <fputs@plt+0xecfc>
   1fd0c:	ldrd	r2, [r6, #88]	; 0x58
   1fd10:	cmp	r5, r3
   1fd14:	cmpeq	r4, r2
   1fd18:	bne	1fe44 <fputs@plt+0xecfc>
   1fd1c:	ldr	r3, [sp, #56]	; 0x38
   1fd20:	adds	r2, r4, #8
   1fd24:	ldr	r0, [r6, #68]	; 0x44
   1fd28:	str	r3, [sp]
   1fd2c:	adc	r3, r5, #0
   1fd30:	bl	17c7c <fputs@plt+0x6b34>
   1fd34:	cmp	r0, #0
   1fd38:	bne	1fcfc <fputs@plt+0xebb4>
   1fd3c:	add	r3, r6, #52	; 0x34
   1fd40:	adds	r2, r4, #12
   1fd44:	ldr	r0, [r6, #68]	; 0x44
   1fd48:	str	r3, [sp]
   1fd4c:	adc	r3, r5, #0
   1fd50:	bl	17c7c <fputs@plt+0x6b34>
   1fd54:	cmp	r0, #0
   1fd58:	bne	1fcfc <fputs@plt+0xebb4>
   1fd5c:	ldr	r3, [sp, #60]	; 0x3c
   1fd60:	adds	r2, r4, #16
   1fd64:	ldr	r0, [r6, #68]	; 0x44
   1fd68:	str	r3, [sp]
   1fd6c:	adc	r3, r5, #0
   1fd70:	bl	17c7c <fputs@plt+0x6b34>
   1fd74:	cmp	r0, #0
   1fd78:	bne	1fcfc <fputs@plt+0xebb4>
   1fd7c:	ldrd	r2, [r6, #80]	; 0x50
   1fd80:	orrs	r3, r2, r3
   1fd84:	bne	1fe2c <fputs@plt+0xece4>
   1fd88:	add	r3, sp, #12
   1fd8c:	adds	r2, r4, #20
   1fd90:	ldr	r0, [r6, #68]	; 0x44
   1fd94:	str	r3, [sp]
   1fd98:	adc	r3, r5, #0
   1fd9c:	bl	17c7c <fputs@plt+0x6b34>
   1fda0:	cmp	r0, #0
   1fda4:	bne	1fcfc <fputs@plt+0xebb4>
   1fda8:	add	r7, sp, #8
   1fdac:	adds	r2, r4, #24
   1fdb0:	ldr	r0, [r6, #68]	; 0x44
   1fdb4:	adc	r3, r5, #0
   1fdb8:	str	r7, [sp]
   1fdbc:	bl	17c7c <fputs@plt+0x6b34>
   1fdc0:	cmp	r0, #0
   1fdc4:	bne	1fcfc <fputs@plt+0xebb4>
   1fdc8:	ldr	r3, [sp, #8]
   1fdcc:	cmp	r3, #0
   1fdd0:	ldreq	r3, [r6, #160]	; 0xa0
   1fdd4:	streq	r3, [sp, #8]
   1fdd8:	ldr	r3, [sp, #8]
   1fddc:	cmp	r3, #512	; 0x200
   1fde0:	bcc	1fcf8 <fputs@plt+0xebb0>
   1fde4:	ldr	r0, [sp, #12]
   1fde8:	movw	r2, #65504	; 0xffe0
   1fdec:	sub	r1, r0, #32
   1fdf0:	cmp	r3, #65536	; 0x10000
   1fdf4:	cmpls	r1, r2
   1fdf8:	bhi	1fcf8 <fputs@plt+0xebb0>
   1fdfc:	sub	r1, r3, #1
   1fe00:	sub	r2, r0, #1
   1fe04:	and	r3, r3, r1
   1fe08:	and	r2, r2, r0
   1fe0c:	orrs	r3, r3, r2
   1fe10:	bne	1fcf8 <fputs@plt+0xebb0>
   1fe14:	mvn	r2, #0
   1fe18:	mov	r1, r7
   1fe1c:	mov	r0, r6
   1fe20:	bl	1fb70 <fputs@plt+0xea28>
   1fe24:	ldr	r3, [sp, #12]
   1fe28:	str	r3, [r6, #156]	; 0x9c
   1fe2c:	ldrd	r2, [r6, #80]	; 0x50
   1fe30:	ldr	r1, [r6, #156]	; 0x9c
   1fe34:	adds	r4, r2, r1
   1fe38:	adc	r5, r3, #0
   1fe3c:	strd	r4, [r6, #80]	; 0x50
   1fe40:	b	1fcfc <fputs@plt+0xebb4>
   1fe44:	mov	r2, #8
   1fe48:	add	r1, sp, #16
   1fe4c:	ldr	r0, [r6, #68]	; 0x44
   1fe50:	strd	r4, [sp]
   1fe54:	bl	12bf8 <fputs@plt+0x1ab0>
   1fe58:	cmp	r0, #0
   1fe5c:	bne	1fcfc <fputs@plt+0xebb4>
   1fe60:	mov	r2, #8
   1fe64:	ldr	r1, [pc, #16]	; 1fe7c <fputs@plt+0xed34>
   1fe68:	add	r0, sp, #16
   1fe6c:	bl	10e84 <memcmp@plt>
   1fe70:	cmp	r0, #0
   1fe74:	beq	1fd1c <fputs@plt+0xebd4>
   1fe78:	b	1fcf8 <fputs@plt+0xebb0>
   1fe7c:	andeq	r2, r7, lr, ror lr
   1fe80:	push	{r4, r5, r6, lr}
   1fe84:	mov	r6, r3
   1fe88:	ldm	r0, {r3, r4}
   1fe8c:	str	r3, [r4, #4]
   1fe90:	ldrh	r3, [r4, #22]
   1fe94:	tst	r3, #2
   1fe98:	bne	1ff08 <fputs@plt+0xedc0>
   1fe9c:	cmp	r2, #0
   1fea0:	mov	r5, r2
   1fea4:	ldrlt	r3, [r4, #36]	; 0x24
   1fea8:	ldrlt	r5, [r4, #32]
   1feac:	sublt	r5, r5, r3
   1feb0:	sub	r3, r1, #512	; 0x200
   1feb4:	cmp	r3, #65024	; 0xfe00
   1feb8:	bhi	1fed4 <fputs@plt+0xed8c>
   1febc:	sub	r3, r1, #1
   1fec0:	tst	r3, r1
   1fec4:	bne	1fed4 <fputs@plt+0xed8c>
   1fec8:	add	r0, r4, #80	; 0x50
   1fecc:	str	r1, [r4, #32]
   1fed0:	bl	19200 <fputs@plt+0x80b8>
   1fed4:	mov	r2, r5
   1fed8:	add	r1, r4, #32
   1fedc:	ldr	r0, [r4]
   1fee0:	bl	1fb70 <fputs@plt+0xea28>
   1fee4:	ldr	r3, [r4, #32]
   1fee8:	cmp	r6, #0
   1feec:	uxth	r5, r5
   1fef0:	sub	r5, r3, r5
   1fef4:	ldrhne	r3, [r4, #22]
   1fef8:	str	r5, [r4, #36]	; 0x24
   1fefc:	orrne	r3, r3, #2
   1ff00:	strhne	r3, [r4, #22]
   1ff04:	pop	{r4, r5, r6, pc}
   1ff08:	mov	r0, #8
   1ff0c:	pop	{r4, r5, r6, pc}
   1ff10:	push	{r4, lr}
   1ff14:	mov	r4, r0
   1ff18:	ldrb	r3, [r0, #13]
   1ff1c:	cmp	r3, #0
   1ff20:	beq	1ff30 <fputs@plt+0xede8>
   1ff24:	mov	r3, #512	; 0x200
   1ff28:	str	r3, [r4, #156]	; 0x9c
   1ff2c:	pop	{r4, pc}
   1ff30:	ldr	r0, [r0, #64]	; 0x40
   1ff34:	bl	12c4c <fputs@plt+0x1b04>
   1ff38:	tst	r0, #4096	; 0x1000
   1ff3c:	bne	1ff24 <fputs@plt+0xeddc>
   1ff40:	ldr	r0, [r4, #64]	; 0x40
   1ff44:	ldr	r3, [r0]
   1ff48:	ldr	r3, [r3, #44]	; 0x2c
   1ff4c:	cmp	r3, #0
   1ff50:	moveq	r0, #4096	; 0x1000
   1ff54:	beq	1ff70 <fputs@plt+0xee28>
   1ff58:	blx	r3
   1ff5c:	cmp	r0, #31
   1ff60:	movle	r0, #512	; 0x200
   1ff64:	ble	1ff70 <fputs@plt+0xee28>
   1ff68:	cmp	r0, #65536	; 0x10000
   1ff6c:	movge	r0, #65536	; 0x10000
   1ff70:	str	r0, [r4, #156]	; 0x9c
   1ff74:	pop	{r4, pc}
   1ff78:	push	{r4, r5, r6, lr}
   1ff7c:	mov	r4, r0
   1ff80:	mov	r2, #0
   1ff84:	mov	r5, r1
   1ff88:	ldr	r3, [pc, #36]	; 1ffb4 <fputs@plt+0xee6c>
   1ff8c:	ldr	r0, [r0]
   1ff90:	ldr	r3, [r3, #136]	; 0x88
   1ff94:	ldr	r0, [r0, #44]	; 0x2c
   1ff98:	blx	r3
   1ff9c:	subs	r2, r0, #0
   1ffa0:	popeq	{r4, r5, r6, pc}
   1ffa4:	mov	r1, r5
   1ffa8:	ldr	r0, [r4]
   1ffac:	pop	{r4, r5, r6, lr}
   1ffb0:	b	16900 <fputs@plt+0x57b8>
   1ffb4:	andeq	fp, r8, r0, lsr r1
   1ffb8:	push	{r4, r5, r6, lr}
   1ffbc:	mov	r4, r0
   1ffc0:	mov	r5, r1
   1ffc4:	ldr	r0, [r0]
   1ffc8:	add	r0, r0, #212	; 0xd4
   1ffcc:	bl	1ff78 <fputs@plt+0xee30>
   1ffd0:	cmp	r0, #0
   1ffd4:	popeq	{r4, r5, r6, pc}
   1ffd8:	mov	r2, r4
   1ffdc:	mov	r1, r5
   1ffe0:	pop	{r4, r5, r6, lr}
   1ffe4:	b	14e50 <fputs@plt+0x3d08>
   1ffe8:	push	{r4, r5, r6, r7, r8, lr}
   1ffec:	mov	r5, r0
   1fff0:	mov	r4, r1
   1fff4:	mov	r6, r2
   1fff8:	cmp	r4, #0
   1fffc:	popeq	{r4, r5, r6, r7, r8, pc}
   20000:	mov	r0, r5
   20004:	ldr	r1, [r4]
   20008:	ldr	r7, [r4, #48]	; 0x30
   2000c:	bl	20124 <fputs@plt+0xefdc>
   20010:	mov	r0, r5
   20014:	ldr	r1, [r4, #28]
   20018:	bl	209b0 <fputs@plt+0xf868>
   2001c:	mov	r0, r5
   20020:	ldr	r1, [r4, #32]
   20024:	bl	200a0 <fputs@plt+0xef58>
   20028:	mov	r0, r5
   2002c:	ldr	r1, [r4, #36]	; 0x24
   20030:	bl	20124 <fputs@plt+0xefdc>
   20034:	mov	r0, r5
   20038:	ldr	r1, [r4, #40]	; 0x28
   2003c:	bl	200a0 <fputs@plt+0xef58>
   20040:	mov	r0, r5
   20044:	ldr	r1, [r4, #44]	; 0x2c
   20048:	bl	20124 <fputs@plt+0xefdc>
   2004c:	mov	r0, r5
   20050:	ldr	r1, [r4, #56]	; 0x38
   20054:	bl	200a0 <fputs@plt+0xef58>
   20058:	mov	r0, r5
   2005c:	ldr	r1, [r4, #60]	; 0x3c
   20060:	bl	200a0 <fputs@plt+0xef58>
   20064:	ldr	r1, [r4, #64]	; 0x40
   20068:	cmp	r1, #0
   2006c:	beq	20078 <fputs@plt+0xef30>
   20070:	mov	r0, r5
   20074:	bl	20788 <fputs@plt+0xf640>
   20078:	cmp	r6, #0
   2007c:	beq	2008c <fputs@plt+0xef44>
   20080:	mov	r1, r4
   20084:	mov	r0, r5
   20088:	bl	1c334 <fputs@plt+0xb1ec>
   2008c:	mov	r6, #1
   20090:	mov	r4, r7
   20094:	b	1fff8 <fputs@plt+0xeeb0>
   20098:	mov	r2, #1
   2009c:	b	1ffe8 <fputs@plt+0xeea0>
   200a0:	push	{r4, r5, r6, lr}
   200a4:	subs	r4, r1, #0
   200a8:	popeq	{r4, r5, r6, pc}
   200ac:	mov	r5, r0
   200b0:	ldr	r3, [r4, #4]
   200b4:	tst	r3, #16384	; 0x4000
   200b8:	bne	20100 <fputs@plt+0xefb8>
   200bc:	ldr	r1, [r4, #12]
   200c0:	bl	200a0 <fputs@plt+0xef58>
   200c4:	mov	r0, r5
   200c8:	ldr	r1, [r4, #16]
   200cc:	bl	200a0 <fputs@plt+0xef58>
   200d0:	ldr	r3, [r4, #4]
   200d4:	tst	r3, #65536	; 0x10000
   200d8:	beq	200e8 <fputs@plt+0xefa0>
   200dc:	mov	r0, r5
   200e0:	ldr	r1, [r4, #8]
   200e4:	bl	1c334 <fputs@plt+0xb1ec>
   200e8:	ldr	r3, [r4, #4]
   200ec:	mov	r0, r5
   200f0:	ldr	r1, [r4, #20]
   200f4:	tst	r3, #2048	; 0x800
   200f8:	beq	2011c <fputs@plt+0xefd4>
   200fc:	bl	20098 <fputs@plt+0xef50>
   20100:	ldr	r3, [r4, #4]
   20104:	tst	r3, #32768	; 0x8000
   20108:	popne	{r4, r5, r6, pc}
   2010c:	mov	r1, r4
   20110:	mov	r0, r5
   20114:	pop	{r4, r5, r6, lr}
   20118:	b	1c334 <fputs@plt+0xb1ec>
   2011c:	bl	20124 <fputs@plt+0xefdc>
   20120:	b	20100 <fputs@plt+0xefb8>
   20124:	push	{r4, r5, r6, r7, r8, lr}
   20128:	subs	r5, r1, #0
   2012c:	movne	r4, r0
   20130:	movne	r7, #0
   20134:	ldrne	r6, [r5, #4]
   20138:	popeq	{r4, r5, r6, r7, r8, pc}
   2013c:	add	r6, r6, #20
   20140:	ldr	r3, [r5]
   20144:	cmp	r3, r7
   20148:	bgt	20168 <fputs@plt+0xf020>
   2014c:	mov	r0, r4
   20150:	ldr	r1, [r5, #4]
   20154:	bl	1c334 <fputs@plt+0xb1ec>
   20158:	mov	r1, r5
   2015c:	mov	r0, r4
   20160:	pop	{r4, r5, r6, r7, r8, lr}
   20164:	b	1c334 <fputs@plt+0xb1ec>
   20168:	mov	r0, r4
   2016c:	ldr	r1, [r6, #-20]	; 0xffffffec
   20170:	add	r7, r7, #1
   20174:	bl	200a0 <fputs@plt+0xef58>
   20178:	mov	r0, r4
   2017c:	ldr	r1, [r6, #-16]
   20180:	bl	1c334 <fputs@plt+0xb1ec>
   20184:	mov	r0, r4
   20188:	ldr	r1, [r6, #-12]
   2018c:	bl	1c334 <fputs@plt+0xb1ec>
   20190:	b	2013c <fputs@plt+0xeff4>
   20194:	push	{r4, r5, r6, lr}
   20198:	subs	r4, r0, #0
   2019c:	popeq	{r4, r5, r6, pc}
   201a0:	ldr	r5, [r4]
   201a4:	ldr	r1, [r4, #120]	; 0x78
   201a8:	mov	r0, r5
   201ac:	bl	1c334 <fputs@plt+0xb1ec>
   201b0:	mov	r0, r5
   201b4:	ldr	r1, [r4, #324]	; 0x144
   201b8:	bl	20124 <fputs@plt+0xefdc>
   201bc:	cmp	r5, #0
   201c0:	ldrne	r3, [r5, #256]	; 0x100
   201c4:	ldrbne	r2, [r4, #24]
   201c8:	subne	r3, r3, r2
   201cc:	strne	r3, [r5, #256]	; 0x100
   201d0:	mov	r3, #0
   201d4:	strb	r3, [r4, #24]
   201d8:	pop	{r4, r5, r6, pc}
   201dc:	push	{r4, r5, r6, lr}
   201e0:	mov	r4, r1
   201e4:	mov	r5, r0
   201e8:	ldr	r1, [r1, #36]	; 0x24
   201ec:	bl	200a0 <fputs@plt+0xef58>
   201f0:	mov	r0, r5
   201f4:	ldr	r1, [r4, #40]	; 0x28
   201f8:	bl	20124 <fputs@plt+0xefdc>
   201fc:	mov	r0, r5
   20200:	ldr	r1, [r4, #16]
   20204:	bl	1c334 <fputs@plt+0xb1ec>
   20208:	ldrb	r3, [r4, #55]	; 0x37
   2020c:	tst	r3, #16
   20210:	beq	20220 <fputs@plt+0xf0d8>
   20214:	mov	r0, r5
   20218:	ldr	r1, [r4, #32]
   2021c:	bl	1c334 <fputs@plt+0xb1ec>
   20220:	mov	r1, r4
   20224:	mov	r0, r5
   20228:	pop	{r4, r5, r6, lr}
   2022c:	b	1c334 <fputs@plt+0xb1ec>
   20230:	push	{r4, r5, r6, r7, r8, lr}
   20234:	ldr	r4, [r1, #4]
   20238:	cmp	r4, #0
   2023c:	movne	r6, r1
   20240:	movne	r5, r0
   20244:	movne	r7, #0
   20248:	popeq	{r4, r5, r6, r7, r8, pc}
   2024c:	add	r4, r4, #16
   20250:	ldrsh	r3, [r6, #34]	; 0x22
   20254:	cmp	r3, r7
   20258:	bgt	2026c <fputs@plt+0xf124>
   2025c:	mov	r0, r5
   20260:	ldr	r1, [r6, #4]
   20264:	pop	{r4, r5, r6, r7, r8, lr}
   20268:	b	1c334 <fputs@plt+0xb1ec>
   2026c:	mov	r0, r5
   20270:	ldr	r1, [r4, #-16]
   20274:	add	r7, r7, #1
   20278:	bl	1c334 <fputs@plt+0xb1ec>
   2027c:	mov	r0, r5
   20280:	ldr	r1, [r4, #-12]
   20284:	bl	200a0 <fputs@plt+0xef58>
   20288:	mov	r0, r5
   2028c:	ldr	r1, [r4, #-8]
   20290:	bl	1c334 <fputs@plt+0xb1ec>
   20294:	b	2024c <fputs@plt+0xf104>
   20298:	push	{r4, r5, r6, lr}
   2029c:	ldr	r6, [r1]
   202a0:	cmp	r6, #0
   202a4:	popeq	{r4, r5, r6, pc}
   202a8:	mov	r5, r0
   202ac:	mov	r4, r1
   202b0:	mov	r1, r6
   202b4:	bl	20230 <fputs@plt+0xf0e8>
   202b8:	mov	r1, r6
   202bc:	mov	r0, r5
   202c0:	bl	1c6b8 <fputs@plt+0xb570>
   202c4:	mov	r1, r6
   202c8:	mov	r0, r5
   202cc:	bl	1c334 <fputs@plt+0xb1ec>
   202d0:	mov	r3, #0
   202d4:	str	r3, [r4]
   202d8:	pop	{r4, r5, r6, pc}
   202dc:	subs	ip, r1, #0
   202e0:	bne	20308 <fputs@plt+0xf1c0>
   202e4:	push	{r4, r5, r6, lr}
   202e8:	mov	r1, r2
   202ec:	mov	r5, r0
   202f0:	mov	r4, r3
   202f4:	bl	200a0 <fputs@plt+0xef58>
   202f8:	mov	r1, r4
   202fc:	mov	r0, r5
   20300:	pop	{r4, r5, r6, lr}
   20304:	b	200a0 <fputs@plt+0xef58>
   20308:	cmp	r3, #0
   2030c:	beq	2032c <fputs@plt+0xf1e4>
   20310:	ldr	r1, [pc, #64]	; 20358 <fputs@plt+0xf210>
   20314:	str	r3, [ip, #16]
   20318:	ldr	r3, [r3, #4]
   2031c:	and	r1, r3, r1
   20320:	ldr	r3, [ip, #4]
   20324:	orr	r3, r3, r1
   20328:	str	r3, [ip, #4]
   2032c:	cmp	r2, #0
   20330:	beq	20350 <fputs@plt+0xf208>
   20334:	ldr	r3, [r2, #4]
   20338:	str	r2, [ip, #12]
   2033c:	ldr	r2, [pc, #20]	; 20358 <fputs@plt+0xf210>
   20340:	and	r2, r3, r2
   20344:	ldr	r3, [ip, #4]
   20348:	orr	r3, r3, r2
   2034c:	str	r3, [ip, #4]
   20350:	mov	r0, ip
   20354:	b	1c1c4 <fputs@plt+0xb07c>
   20358:	eoreq	r0, r0, r0, lsl #2
   2035c:	ldr	r3, [r0]
   20360:	push	{r4, r5, r6, r7, r8, lr}
   20364:	mov	r4, r0
   20368:	ldr	r6, [r0, #12]
   2036c:	ldr	r3, [r3]
   20370:	ldr	r5, [r0, #20]
   20374:	sub	r6, r6, #1
   20378:	ldr	r7, [r3]
   2037c:	cmp	r6, #0
   20380:	bge	203a0 <fputs@plt+0xf258>
   20384:	ldr	r1, [r4, #20]
   20388:	add	r4, r4, #24
   2038c:	cmp	r1, r4
   20390:	popeq	{r4, r5, r6, r7, r8, pc}
   20394:	mov	r0, r7
   20398:	pop	{r4, r5, r6, r7, r8, lr}
   2039c:	b	1c334 <fputs@plt+0xb1ec>
   203a0:	ldrh	r3, [r5, #20]
   203a4:	tst	r3, #1
   203a8:	beq	203b8 <fputs@plt+0xf270>
   203ac:	mov	r0, r7
   203b0:	ldr	r1, [r5]
   203b4:	bl	200a0 <fputs@plt+0xef58>
   203b8:	ldrh	r3, [r5, #20]
   203bc:	tst	r3, #16
   203c0:	beq	203e0 <fputs@plt+0xf298>
   203c4:	ldr	r8, [r5, #12]
   203c8:	mov	r0, r8
   203cc:	bl	2035c <fputs@plt+0xf214>
   203d0:	mov	r1, r8
   203d4:	mov	r0, r7
   203d8:	bl	1c334 <fputs@plt+0xb1ec>
   203dc:	b	203e8 <fputs@plt+0xf2a0>
   203e0:	tst	r3, #32
   203e4:	bne	203c4 <fputs@plt+0xf27c>
   203e8:	sub	r6, r6, #1
   203ec:	add	r5, r5, #48	; 0x30
   203f0:	b	2037c <fputs@plt+0xf234>
   203f4:	push	{r4, r5, r6, r7, r8, lr}
   203f8:	subs	r4, r1, #0
   203fc:	movne	r5, r0
   20400:	movne	r6, r4
   20404:	movne	r7, #0
   20408:	popeq	{r4, r5, r6, r7, r8, pc}
   2040c:	ldrb	r3, [r4, #43]	; 0x2b
   20410:	cmp	r3, r7
   20414:	bgt	2043c <fputs@plt+0xf2f4>
   20418:	add	r0, r4, #328	; 0x148
   2041c:	bl	2035c <fputs@plt+0xf214>
   20420:	ldr	r6, [r4, #16]
   20424:	cmp	r6, #0
   20428:	bne	2046c <fputs@plt+0xf324>
   2042c:	mov	r1, r4
   20430:	mov	r0, r5
   20434:	pop	{r4, r5, r6, r7, r8, lr}
   20438:	b	1c334 <fputs@plt+0xb1ec>
   2043c:	ldr	r3, [r6, #800]	; 0x320
   20440:	cmp	r3, #0
   20444:	beq	20460 <fputs@plt+0xf318>
   20448:	ldr	r3, [r3, #36]	; 0x24
   2044c:	tst	r3, #2048	; 0x800
   20450:	beq	20460 <fputs@plt+0xf318>
   20454:	mov	r0, r5
   20458:	ldr	r1, [r6, #796]	; 0x31c
   2045c:	bl	1c334 <fputs@plt+0xb1ec>
   20460:	add	r7, r7, #1
   20464:	add	r6, r6, #80	; 0x50
   20468:	b	2040c <fputs@plt+0xf2c4>
   2046c:	ldr	r3, [r6, #52]	; 0x34
   20470:	mov	r1, r6
   20474:	mov	r0, r5
   20478:	str	r3, [r4, #16]
   2047c:	bl	1c824 <fputs@plt+0xb6dc>
   20480:	mov	r1, r6
   20484:	mov	r0, r5
   20488:	bl	1c334 <fputs@plt+0xb1ec>
   2048c:	b	20420 <fputs@plt+0xf2d8>
   20490:	push	{r4, r5, r6, r7, r8, lr}
   20494:	subs	r6, r1, #0
   20498:	mov	r4, r2
   2049c:	beq	20528 <fputs@plt+0xf3e0>
   204a0:	cmp	r2, #0
   204a4:	beq	20530 <fputs@plt+0xf3e8>
   204a8:	mov	r5, r0
   204ac:	mov	r0, r6
   204b0:	bl	19c3c <fputs@plt+0x8af4>
   204b4:	cmp	r0, #0
   204b8:	beq	204ec <fputs@plt+0xf3a4>
   204bc:	mov	r1, r6
   204c0:	mov	r0, r5
   204c4:	bl	200a0 <fputs@plt+0xef58>
   204c8:	mov	r1, r4
   204cc:	mov	r0, r5
   204d0:	bl	200a0 <fputs@plt+0xef58>
   204d4:	mov	r0, r5
   204d8:	mov	r3, #0
   204dc:	ldr	r2, [pc, #84]	; 20538 <fputs@plt+0xf3f0>
   204e0:	mov	r1, #132	; 0x84
   204e4:	pop	{r4, r5, r6, r7, r8, lr}
   204e8:	b	1d670 <fputs@plt+0xc528>
   204ec:	mov	r0, r4
   204f0:	bl	19c3c <fputs@plt+0x8af4>
   204f4:	subs	r3, r0, #0
   204f8:	bne	204bc <fputs@plt+0xf374>
   204fc:	mov	r2, r3
   20500:	mov	r1, #72	; 0x48
   20504:	mov	r0, r5
   20508:	bl	1d670 <fputs@plt+0xc528>
   2050c:	mov	r7, r0
   20510:	mov	r3, r4
   20514:	mov	r1, r0
   20518:	mov	r2, r6
   2051c:	mov	r0, r5
   20520:	mov	r4, r7
   20524:	bl	202dc <fputs@plt+0xf194>
   20528:	mov	r0, r4
   2052c:	pop	{r4, r5, r6, r7, r8, pc}
   20530:	mov	r4, r6
   20534:	b	20528 <fputs@plt+0xf3e0>
   20538:	andeq	r3, r7, r0, asr #12
   2053c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20540:	mov	r8, r2
   20544:	mov	r4, r0
   20548:	mov	r5, r1
   2054c:	ldrd	r2, [r0, #12]
   20550:	cmp	r2, r3
   20554:	blt	2060c <fputs@plt+0xf4c4>
   20558:	ldr	r2, [r0]
   2055c:	ldr	r7, [r0, #20]
   20560:	ldr	r2, [r2]
   20564:	ldr	r6, [r2]
   20568:	mov	r2, #96	; 0x60
   2056c:	mul	r2, r2, r3
   20570:	mov	r3, #0
   20574:	mov	r0, r6
   20578:	bl	1d400 <fputs@plt+0xc2b8>
   2057c:	cmp	r0, #0
   20580:	str	r0, [r4, #20]
   20584:	bne	205ac <fputs@plt+0xf464>
   20588:	tst	r8, #1
   2058c:	beq	2059c <fputs@plt+0xf454>
   20590:	mov	r1, r5
   20594:	mov	r0, r6
   20598:	bl	200a0 <fputs@plt+0xef58>
   2059c:	mov	r6, #0
   205a0:	str	r7, [r4, #20]
   205a4:	mov	r0, r6
   205a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   205ac:	ldr	r3, [r4, #12]
   205b0:	mov	r2, #48	; 0x30
   205b4:	mov	r1, r7
   205b8:	mul	r2, r2, r3
   205bc:	bl	10fbc <memcpy@plt>
   205c0:	add	r3, r4, #24
   205c4:	cmp	r7, r3
   205c8:	beq	205d8 <fputs@plt+0xf490>
   205cc:	mov	r1, r7
   205d0:	mov	r0, r6
   205d4:	bl	1c334 <fputs@plt+0xb1ec>
   205d8:	mov	r0, r6
   205dc:	ldr	r1, [r4, #20]
   205e0:	bl	1c2d4 <fputs@plt+0xb18c>
   205e4:	mov	r3, #48	; 0x30
   205e8:	ldr	ip, [r4, #20]
   205ec:	mov	r1, #0
   205f0:	udiv	r2, r0, r3
   205f4:	ldr	r0, [r4, #12]
   205f8:	str	r2, [r4, #16]
   205fc:	sub	r2, r2, r0
   20600:	mla	r0, r3, r0, ip
   20604:	mul	r2, r3, r2
   20608:	bl	10f20 <memset@plt>
   2060c:	ldr	r6, [r4, #12]
   20610:	mov	r7, #48	; 0x30
   20614:	cmp	r5, #0
   20618:	ldr	r9, [r4, #20]
   2061c:	mul	r7, r7, r6
   20620:	add	r3, r6, #1
   20624:	str	r3, [r4, #12]
   20628:	add	sl, r9, r7
   2062c:	beq	20678 <fputs@plt+0xf530>
   20630:	ldr	r3, [r5, #4]
   20634:	tst	r3, #262144	; 0x40000
   20638:	beq	20678 <fputs@plt+0xf530>
   2063c:	ldr	r0, [r5, #28]
   20640:	asr	r1, r0, #31
   20644:	bl	13c58 <fputs@plt+0x2b10>
   20648:	sub	r0, r0, #268	; 0x10c
   2064c:	sub	r0, r0, #2
   20650:	sxth	r0, r0
   20654:	strh	r0, [sl, #16]
   20658:	mov	r0, r5
   2065c:	bl	15434 <fputs@plt+0x42ec>
   20660:	mvn	r3, #0
   20664:	str	r0, [r9, r7]
   20668:	str	r3, [sl, #4]
   2066c:	strh	r8, [sl, #20]
   20670:	str	r4, [sl, #24]
   20674:	b	205a4 <fputs@plt+0xf45c>
   20678:	mov	r0, #1
   2067c:	b	20654 <fputs@plt+0xf50c>
   20680:	push	{r4, r5, r6, lr}
   20684:	mov	r5, r0
   20688:	mov	r6, r2
   2068c:	mov	r0, r1
   20690:	bl	15434 <fputs@plt+0x42ec>
   20694:	subs	r4, r0, #0
   20698:	strb	r6, [r5, #8]
   2069c:	popeq	{r4, r5, r6, pc}
   206a0:	ldrb	r3, [r4]
   206a4:	cmp	r3, r6
   206a8:	beq	206bc <fputs@plt+0xf574>
   206ac:	mov	r0, r5
   206b0:	mov	r2, #0
   206b4:	pop	{r4, r5, r6, lr}
   206b8:	b	2053c <fputs@plt+0xf3f4>
   206bc:	mov	r2, r6
   206c0:	mov	r0, r5
   206c4:	ldr	r1, [r4, #12]
   206c8:	bl	20680 <fputs@plt+0xf538>
   206cc:	ldr	r1, [r4, #16]
   206d0:	b	2068c <fputs@plt+0xf544>
   206d4:	push	{r4, r5, r6, lr}
   206d8:	mov	r5, r0
   206dc:	mov	r4, r1
   206e0:	cmp	r4, #0
   206e4:	popeq	{r4, r5, r6, pc}
   206e8:	mov	r0, r5
   206ec:	ldr	r1, [r4, #16]
   206f0:	ldr	r6, [r4, #28]
   206f4:	bl	200a0 <fputs@plt+0xef58>
   206f8:	mov	r0, r5
   206fc:	ldr	r1, [r4, #20]
   20700:	bl	20124 <fputs@plt+0xefdc>
   20704:	mov	r0, r5
   20708:	ldr	r1, [r4, #8]
   2070c:	bl	20098 <fputs@plt+0xef50>
   20710:	mov	r0, r5
   20714:	ldr	r1, [r4, #24]
   20718:	bl	1c598 <fputs@plt+0xb450>
   2071c:	mov	r1, r4
   20720:	mov	r0, r5
   20724:	bl	1c334 <fputs@plt+0xb1ec>
   20728:	mov	r4, r6
   2072c:	b	206e0 <fputs@plt+0xf598>
   20730:	push	{r4, r5, r6, lr}
   20734:	subs	r4, r1, #0
   20738:	popeq	{r4, r5, r6, pc}
   2073c:	mov	r5, r0
   20740:	ldr	r1, [r4, #28]
   20744:	bl	206d4 <fputs@plt+0xf58c>
   20748:	mov	r0, r5
   2074c:	ldr	r1, [r4]
   20750:	bl	1c334 <fputs@plt+0xb1ec>
   20754:	mov	r0, r5
   20758:	ldr	r1, [r4, #4]
   2075c:	bl	1c334 <fputs@plt+0xb1ec>
   20760:	mov	r0, r5
   20764:	ldr	r1, [r4, #12]
   20768:	bl	200a0 <fputs@plt+0xef58>
   2076c:	mov	r0, r5
   20770:	ldr	r1, [r4, #16]
   20774:	bl	1c598 <fputs@plt+0xb450>
   20778:	mov	r1, r4
   2077c:	mov	r0, r5
   20780:	pop	{r4, r5, r6, lr}
   20784:	b	1c334 <fputs@plt+0xb1ec>
   20788:	push	{r4, r5, r6, r7, r8, lr}
   2078c:	mov	r5, r0
   20790:	mov	r6, r1
   20794:	add	r4, r1, #8
   20798:	mov	r7, #0
   2079c:	add	r4, r4, #16
   207a0:	ldr	r3, [r6]
   207a4:	cmp	r7, r3
   207a8:	blt	207bc <fputs@plt+0xf674>
   207ac:	mov	r1, r6
   207b0:	mov	r0, r5
   207b4:	pop	{r4, r5, r6, r7, r8, lr}
   207b8:	b	1c334 <fputs@plt+0xb1ec>
   207bc:	mov	r0, r5
   207c0:	ldr	r1, [r4, #-12]
   207c4:	add	r7, r7, #1
   207c8:	bl	20124 <fputs@plt+0xefdc>
   207cc:	mov	r0, r5
   207d0:	ldr	r1, [r4, #-8]
   207d4:	bl	20098 <fputs@plt+0xef50>
   207d8:	mov	r0, r5
   207dc:	ldr	r1, [r4, #-16]
   207e0:	bl	1c334 <fputs@plt+0xb1ec>
   207e4:	b	2079c <fputs@plt+0xf654>
   207e8:	push	{r4, r5, r6, lr}
   207ec:	mov	r4, r0
   207f0:	mov	r5, r1
   207f4:	ldr	r6, [r1, #28]
   207f8:	ldr	r1, [r6, #16]
   207fc:	bl	200a0 <fputs@plt+0xef58>
   20800:	mov	r0, r4
   20804:	ldr	r1, [r6, #20]
   20808:	bl	20124 <fputs@plt+0xefdc>
   2080c:	mov	r0, r4
   20810:	ldr	r1, [r6, #8]
   20814:	bl	20098 <fputs@plt+0xef50>
   20818:	mov	r0, r4
   2081c:	ldr	r1, [r5, #12]
   20820:	bl	200a0 <fputs@plt+0xef58>
   20824:	mov	r1, r5
   20828:	mov	r0, r4
   2082c:	pop	{r4, r5, r6, lr}
   20830:	b	1c334 <fputs@plt+0xb1ec>
   20834:	push	{r4, r5, r6, r7, r8, lr}
   20838:	subs	r6, r1, #0
   2083c:	popeq	{r4, r5, r6, r7, r8, pc}
   20840:	cmp	r0, #0
   20844:	beq	208c8 <fputs@plt+0xf780>
   20848:	ldr	r3, [r0, #456]	; 0x1c8
   2084c:	cmp	r3, #0
   20850:	beq	208c8 <fputs@plt+0xf780>
   20854:	ldr	r5, [r6, #8]
   20858:	mov	r4, r0
   2085c:	cmp	r5, #0
   20860:	bne	208e4 <fputs@plt+0xf79c>
   20864:	ldr	r5, [r6, #16]
   20868:	cmp	r5, #0
   2086c:	bne	20924 <fputs@plt+0xf7dc>
   20870:	mov	r1, r6
   20874:	mov	r0, r4
   20878:	bl	20230 <fputs@plt+0xf0e8>
   2087c:	mov	r0, r4
   20880:	ldr	r1, [r6]
   20884:	bl	1c334 <fputs@plt+0xb1ec>
   20888:	mov	r0, r4
   2088c:	ldr	r1, [r6, #20]
   20890:	bl	1c334 <fputs@plt+0xb1ec>
   20894:	mov	r0, r4
   20898:	ldr	r1, [r6, #12]
   2089c:	bl	20098 <fputs@plt+0xef50>
   208a0:	mov	r0, r4
   208a4:	ldr	r1, [r6, #24]
   208a8:	bl	20124 <fputs@plt+0xefdc>
   208ac:	mov	r1, r6
   208b0:	mov	r0, r4
   208b4:	bl	1c6b8 <fputs@plt+0xb570>
   208b8:	mov	r1, r6
   208bc:	mov	r0, r4
   208c0:	pop	{r4, r5, r6, r7, r8, lr}
   208c4:	b	1c334 <fputs@plt+0xb1ec>
   208c8:	ldrh	r3, [r6, #36]	; 0x24
   208cc:	sub	r3, r3, #1
   208d0:	uxth	r3, r3
   208d4:	cmp	r3, #0
   208d8:	strh	r3, [r6, #36]	; 0x24
   208dc:	beq	20854 <fputs@plt+0xf70c>
   208e0:	pop	{r4, r5, r6, r7, r8, pc}
   208e4:	cmp	r4, #0
   208e8:	ldr	r7, [r5, #20]
   208ec:	beq	208fc <fputs@plt+0xf7b4>
   208f0:	ldr	r3, [r4, #456]	; 0x1c8
   208f4:	cmp	r3, #0
   208f8:	bne	20910 <fputs@plt+0xf7c8>
   208fc:	mov	r2, #0
   20900:	ldr	r1, [r5]
   20904:	ldr	r0, [r5, #24]
   20908:	add	r0, r0, #24
   2090c:	bl	1d200 <fputs@plt+0xc0b8>
   20910:	mov	r1, r5
   20914:	mov	r0, r4
   20918:	bl	201dc <fputs@plt+0xf094>
   2091c:	mov	r5, r7
   20920:	b	2085c <fputs@plt+0xf714>
   20924:	cmp	r4, #0
   20928:	beq	20938 <fputs@plt+0xf7f0>
   2092c:	ldr	r3, [r4, #456]	; 0x1c8
   20930:	cmp	r3, #0
   20934:	bne	20970 <fputs@plt+0xf828>
   20938:	ldrd	r2, [r5, #12]
   2093c:	cmp	r3, #0
   20940:	strne	r2, [r3, #12]
   20944:	bne	20960 <fputs@plt+0xf818>
   20948:	ldr	r0, [r6, #64]	; 0x40
   2094c:	cmp	r2, #0
   20950:	ldrne	r1, [r2, #8]
   20954:	ldreq	r1, [r5, #8]
   20958:	add	r0, r0, #56	; 0x38
   2095c:	bl	1d200 <fputs@plt+0xc0b8>
   20960:	ldr	r3, [r5, #12]
   20964:	cmp	r3, #0
   20968:	ldrne	r2, [r5, #16]
   2096c:	strne	r2, [r3, #16]
   20970:	ldr	r1, [r5, #28]
   20974:	cmp	r1, #0
   20978:	beq	20984 <fputs@plt+0xf83c>
   2097c:	mov	r0, r4
   20980:	bl	207e8 <fputs@plt+0xf6a0>
   20984:	ldr	r1, [r5, #32]
   20988:	cmp	r1, #0
   2098c:	beq	20998 <fputs@plt+0xf850>
   20990:	mov	r0, r4
   20994:	bl	207e8 <fputs@plt+0xf6a0>
   20998:	ldr	r7, [r5, #4]
   2099c:	mov	r1, r5
   209a0:	mov	r0, r4
   209a4:	bl	1c334 <fputs@plt+0xb1ec>
   209a8:	mov	r5, r7
   209ac:	b	20868 <fputs@plt+0xf720>
   209b0:	push	{r4, r5, r6, r7, r8, lr}
   209b4:	subs	r6, r1, #0
   209b8:	movne	r5, r0
   209bc:	addne	r4, r6, #8
   209c0:	movne	r7, #0
   209c4:	popeq	{r4, r5, r6, r7, r8, pc}
   209c8:	ldr	r3, [r6]
   209cc:	cmp	r3, r7
   209d0:	bgt	209e4 <fputs@plt+0xf89c>
   209d4:	mov	r1, r6
   209d8:	mov	r0, r5
   209dc:	pop	{r4, r5, r6, r7, r8, lr}
   209e0:	b	1c334 <fputs@plt+0xb1ec>
   209e4:	mov	r0, r5
   209e8:	ldr	r1, [r4, #4]
   209ec:	bl	1c334 <fputs@plt+0xb1ec>
   209f0:	mov	r0, r5
   209f4:	ldr	r1, [r4, #8]
   209f8:	bl	1c334 <fputs@plt+0xb1ec>
   209fc:	mov	r0, r5
   20a00:	ldr	r1, [r4, #12]
   20a04:	bl	1c334 <fputs@plt+0xb1ec>
   20a08:	ldrb	r3, [r4, #37]	; 0x25
   20a0c:	tst	r3, #2
   20a10:	beq	20a20 <fputs@plt+0xf8d8>
   20a14:	mov	r0, r5
   20a18:	ldr	r1, [r4, #64]	; 0x40
   20a1c:	bl	1c334 <fputs@plt+0xb1ec>
   20a20:	ldrb	r3, [r4, #37]	; 0x25
   20a24:	tst	r3, #4
   20a28:	beq	20a38 <fputs@plt+0xf8f0>
   20a2c:	mov	r0, r5
   20a30:	ldr	r1, [r4, #64]	; 0x40
   20a34:	bl	20124 <fputs@plt+0xefdc>
   20a38:	mov	r0, r5
   20a3c:	ldr	r1, [r4, #16]
   20a40:	add	r7, r7, #1
   20a44:	bl	20834 <fputs@plt+0xf6ec>
   20a48:	mov	r0, r5
   20a4c:	ldr	r1, [r4, #20]
   20a50:	add	r4, r4, #72	; 0x48
   20a54:	bl	20098 <fputs@plt+0xef50>
   20a58:	mov	r0, r5
   20a5c:	ldr	r1, [r4, #-24]	; 0xffffffe8
   20a60:	bl	200a0 <fputs@plt+0xef58>
   20a64:	mov	r0, r5
   20a68:	ldr	r1, [r4, #-20]	; 0xffffffec
   20a6c:	bl	1c598 <fputs@plt+0xb450>
   20a70:	b	209c8 <fputs@plt+0xf880>
   20a74:	add	r3, r0, #8
   20a78:	push	{r4, r5, r6, r7, lr}
   20a7c:	mov	r4, r0
   20a80:	sub	sp, sp, #36	; 0x24
   20a84:	mov	r6, sp
   20a88:	add	r7, sp, #16
   20a8c:	ldm	r3, {r0, r1, r2, r3}
   20a90:	stm	r6, {r0, r1, r2, r3}
   20a94:	add	r3, r4, #40	; 0x28
   20a98:	ldm	r3, {r0, r1, r2, r3}
   20a9c:	stm	r7, {r0, r1, r2, r3}
   20aa0:	mov	r3, #0
   20aa4:	add	r0, r4, #24
   20aa8:	str	r3, [r4, #40]	; 0x28
   20aac:	str	r3, [r4, #44]	; 0x2c
   20ab0:	str	r3, [r4, #48]	; 0x30
   20ab4:	str	r3, [r4, #52]	; 0x34
   20ab8:	bl	18454 <fputs@plt+0x730c>
   20abc:	ldr	r5, [sp, #24]
   20ac0:	cmp	r5, #0
   20ac4:	bne	20b28 <fputs@plt+0xf9e0>
   20ac8:	mov	r0, r7
   20acc:	bl	18454 <fputs@plt+0x730c>
   20ad0:	str	r5, [r4, #8]
   20ad4:	str	r5, [r4, #12]
   20ad8:	str	r5, [r4, #16]
   20adc:	str	r5, [r4, #20]
   20ae0:	ldr	r5, [sp, #8]
   20ae4:	cmp	r5, #0
   20ae8:	bne	20b3c <fputs@plt+0xf9f4>
   20aec:	mov	r0, r6
   20af0:	bl	18454 <fputs@plt+0x730c>
   20af4:	add	r0, r4, #56	; 0x38
   20af8:	bl	18454 <fputs@plt+0x730c>
   20afc:	ldrh	r3, [r4, #78]	; 0x4e
   20b00:	str	r5, [r4, #72]	; 0x48
   20b04:	tst	r3, #1
   20b08:	beq	20b20 <fputs@plt+0xf9d8>
   20b0c:	ldr	r2, [r4, #4]
   20b10:	bic	r3, r3, #1
   20b14:	strh	r3, [r4, #78]	; 0x4e
   20b18:	add	r2, r2, #1
   20b1c:	str	r2, [r4, #4]
   20b20:	add	sp, sp, #36	; 0x24
   20b24:	pop	{r4, r5, r6, r7, pc}
   20b28:	mov	r0, #0
   20b2c:	ldr	r1, [r5, #8]
   20b30:	bl	20730 <fputs@plt+0xf5e8>
   20b34:	ldr	r5, [r5]
   20b38:	b	20ac0 <fputs@plt+0xf978>
   20b3c:	mov	r0, #0
   20b40:	ldr	r1, [r5, #8]
   20b44:	bl	20834 <fputs@plt+0xf6ec>
   20b48:	ldr	r5, [r5]
   20b4c:	b	20ae4 <fputs@plt+0xf99c>
   20b50:	push	{r4, r5, r6, lr}
   20b54:	mov	r5, #0
   20b58:	mov	r4, r0
   20b5c:	bl	14a2c <fputs@plt+0x38e4>
   20b60:	ldr	r3, [r4, #20]
   20b64:	cmp	r3, r5
   20b68:	bgt	20b8c <fputs@plt+0xfa44>
   20b6c:	ldr	r3, [r4, #24]
   20b70:	mov	r0, r4
   20b74:	bic	r3, r3, #2
   20b78:	str	r3, [r4, #24]
   20b7c:	bl	1c684 <fputs@plt+0xb53c>
   20b80:	mov	r0, r4
   20b84:	pop	{r4, r5, r6, lr}
   20b88:	b	1ce34 <fputs@plt+0xbcec>
   20b8c:	ldr	r3, [r4, #16]
   20b90:	add	r3, r3, r5, lsl #4
   20b94:	ldr	r0, [r3, #12]
   20b98:	cmp	r0, #0
   20b9c:	beq	20ba4 <fputs@plt+0xfa5c>
   20ba0:	bl	20a74 <fputs@plt+0xf92c>
   20ba4:	add	r5, r5, #1
   20ba8:	b	20b60 <fputs@plt+0xfa18>
   20bac:	ldr	r3, [r0, #16]
   20bb0:	push	{r4, r5, r6, lr}
   20bb4:	mov	r5, r1
   20bb8:	mov	r4, r0
   20bbc:	add	r3, r3, r1, lsl #4
   20bc0:	ldr	r0, [r3, #12]
   20bc4:	bl	20a74 <fputs@plt+0xf92c>
   20bc8:	cmp	r5, #1
   20bcc:	popeq	{r4, r5, r6, pc}
   20bd0:	ldr	r3, [r4, #16]
   20bd4:	pop	{r4, r5, r6, lr}
   20bd8:	ldr	r0, [r3, #28]
   20bdc:	b	20a74 <fputs@plt+0xf92c>
   20be0:	tst	r1, #1
   20be4:	push	{r4, lr}
   20be8:	moveq	r4, #48	; 0x30
   20bec:	beq	20c14 <fputs@plt+0xfacc>
   20bf0:	ldr	r3, [r0, #12]
   20bf4:	cmp	r3, #0
   20bf8:	movwne	r4, #8220	; 0x201c
   20bfc:	bne	20c14 <fputs@plt+0xfacc>
   20c00:	ldr	r2, [r0, #20]
   20c04:	movw	r3, #16396	; 0x400c
   20c08:	movw	r4, #8220	; 0x201c
   20c0c:	cmp	r2, #0
   20c10:	moveq	r4, r3
   20c14:	ldr	r3, [r0, #4]
   20c18:	ubfx	r4, r4, #0, #12
   20c1c:	tst	r3, #1024	; 0x400
   20c20:	bne	20c3c <fputs@plt+0xfaf4>
   20c24:	ldr	r0, [r0, #8]
   20c28:	cmp	r0, #0
   20c2c:	beq	20c3c <fputs@plt+0xfaf4>
   20c30:	bl	16878 <fputs@plt+0x5730>
   20c34:	add	r0, r0, #1
   20c38:	add	r4, r4, r0
   20c3c:	add	r0, r4, #7
   20c40:	bic	r0, r0, #7
   20c44:	pop	{r4, pc}
   20c48:	push	{r4, r5, r6, r7, r8, lr}
   20c4c:	mov	r4, r0
   20c50:	mov	r7, r1
   20c54:	mov	r6, #0
   20c58:	and	r8, r1, #1
   20c5c:	cmp	r4, #0
   20c60:	beq	20c98 <fputs@plt+0xfb50>
   20c64:	mov	r1, r7
   20c68:	mov	r0, r4
   20c6c:	bl	20be0 <fputs@plt+0xfa98>
   20c70:	cmp	r8, #0
   20c74:	mov	r5, r0
   20c78:	beq	20c9c <fputs@plt+0xfb54>
   20c7c:	mov	r1, r7
   20c80:	ldr	r0, [r4, #12]
   20c84:	bl	20c48 <fputs@plt+0xfb00>
   20c88:	add	r0, r0, r5
   20c8c:	ldr	r4, [r4, #16]
   20c90:	add	r6, r6, r0
   20c94:	b	20c5c <fputs@plt+0xfb14>
   20c98:	mov	r5, r4
   20c9c:	add	r0, r5, r6
   20ca0:	pop	{r4, r5, r6, r7, r8, pc}
   20ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20ca8:	subs	r4, r1, #0
   20cac:	sub	sp, sp, #20
   20cb0:	beq	20e5c <fputs@plt+0xfd14>
   20cb4:	cmp	r3, #0
   20cb8:	mov	sl, r3
   20cbc:	ldrne	r3, [r3]
   20cc0:	mov	r8, r0
   20cc4:	mov	r9, r2
   20cc8:	movne	fp, #32768	; 0x8000
   20ccc:	strne	r3, [sp, #12]
   20cd0:	bne	20cf8 <fputs@plt+0xfbb0>
   20cd4:	mov	r1, r2
   20cd8:	mov	r0, r4
   20cdc:	bl	20c48 <fputs@plt+0xfb00>
   20ce0:	mov	r2, r0
   20ce4:	asr	r3, r0, #31
   20ce8:	mov	fp, sl
   20cec:	mov	r0, r8
   20cf0:	bl	1d400 <fputs@plt+0xc2b8>
   20cf4:	str	r0, [sp, #12]
   20cf8:	ldr	r5, [sp, #12]
   20cfc:	cmp	r5, #0
   20d00:	beq	20e58 <fputs@plt+0xfd10>
   20d04:	cmp	r9, #0
   20d08:	moveq	r7, #48	; 0x30
   20d0c:	beq	20d34 <fputs@plt+0xfbec>
   20d10:	ldr	r3, [r4, #12]
   20d14:	cmp	r3, #0
   20d18:	movwne	r7, #8220	; 0x201c
   20d1c:	bne	20d34 <fputs@plt+0xfbec>
   20d20:	ldr	r2, [r4, #20]
   20d24:	movw	r3, #16396	; 0x400c
   20d28:	movw	r7, #8220	; 0x201c
   20d2c:	cmp	r2, #0
   20d30:	moveq	r7, r3
   20d34:	ubfx	r3, r7, #0, #12
   20d38:	str	r3, [sp]
   20d3c:	ldr	r3, [r4, #4]
   20d40:	tst	r3, #1024	; 0x400
   20d44:	movne	r6, #0
   20d48:	bne	20d6c <fputs@plt+0xfc24>
   20d4c:	ldr	r0, [r4, #8]
   20d50:	cmp	r0, #0
   20d54:	moveq	r6, r0
   20d58:	beq	20d6c <fputs@plt+0xfc24>
   20d5c:	str	r3, [sp, #4]
   20d60:	bl	16878 <fputs@plt+0x5730>
   20d64:	ldr	r3, [sp, #4]
   20d68:	add	r6, r0, #1
   20d6c:	cmp	r9, #0
   20d70:	beq	20e68 <fputs@plt+0xfd20>
   20d74:	ubfx	r2, r7, #0, #12
   20d78:	mov	r1, r4
   20d7c:	mov	r0, r5
   20d80:	bl	10fbc <memcpy@plt>
   20d84:	ldr	r3, [r5, #4]
   20d88:	and	r7, r7, #24576	; 0x6000
   20d8c:	cmp	r6, #0
   20d90:	bic	r3, r3, #122880	; 0x1e000
   20d94:	orr	fp, r3, fp
   20d98:	orr	r7, fp, r7
   20d9c:	str	r7, [r5, #4]
   20da0:	beq	20dc0 <fputs@plt+0xfc78>
   20da4:	ldr	r3, [sp]
   20da8:	mov	r2, r6
   20dac:	ldr	r0, [sp, #12]
   20db0:	add	r0, r0, r3
   20db4:	str	r0, [r5, #8]
   20db8:	ldr	r1, [r4, #8]
   20dbc:	bl	10fbc <memcpy@plt>
   20dc0:	ldr	r2, [r4, #4]
   20dc4:	ldr	r3, [r5, #4]
   20dc8:	orr	r3, r2, r3
   20dcc:	tst	r3, #16384	; 0x4000
   20dd0:	bne	20df0 <fputs@plt+0xfca8>
   20dd4:	tst	r2, #2048	; 0x800
   20dd8:	mov	r0, r8
   20ddc:	ldr	r1, [r4, #20]
   20de0:	mov	r2, r9
   20de4:	beq	20eb8 <fputs@plt+0xfd70>
   20de8:	bl	2102c <fputs@plt+0xfee4>
   20dec:	str	r0, [r5, #20]
   20df0:	ldr	r6, [r5, #4]
   20df4:	tst	r6, #24576	; 0x6000
   20df8:	beq	20ec0 <fputs@plt+0xfd78>
   20dfc:	mov	r1, r9
   20e00:	mov	r0, r4
   20e04:	bl	20be0 <fputs@plt+0xfa98>
   20e08:	ldr	r3, [sp, #12]
   20e0c:	tst	r6, #8192	; 0x2000
   20e10:	add	r0, r3, r0
   20e14:	str	r0, [sp, #12]
   20e18:	beq	20e4c <fputs@plt+0xfd04>
   20e1c:	add	r3, sp, #12
   20e20:	mov	r2, #1
   20e24:	ldr	r1, [r4, #12]
   20e28:	mov	r0, r8
   20e2c:	bl	20ca4 <fputs@plt+0xfb5c>
   20e30:	add	r3, sp, #12
   20e34:	mov	r2, #1
   20e38:	ldr	r1, [r4, #16]
   20e3c:	str	r0, [r5, #12]
   20e40:	mov	r0, r8
   20e44:	bl	20ca4 <fputs@plt+0xfb5c>
   20e48:	str	r0, [r5, #16]
   20e4c:	cmp	sl, #0
   20e50:	ldrne	r3, [sp, #12]
   20e54:	strne	r3, [sl]
   20e58:	mov	r4, r5
   20e5c:	mov	r0, r4
   20e60:	add	sp, sp, #20
   20e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20e68:	tst	r3, #16384	; 0x4000
   20e6c:	movne	r3, #12
   20e70:	bne	20e80 <fputs@plt+0xfd38>
   20e74:	tst	r3, #8192	; 0x2000
   20e78:	moveq	r3, #48	; 0x30
   20e7c:	movne	r3, #28
   20e80:	mov	r2, r3
   20e84:	mov	r1, r4
   20e88:	str	r3, [sp, #4]
   20e8c:	mov	r0, r5
   20e90:	bl	10fbc <memcpy@plt>
   20e94:	ldr	r3, [sp, #4]
   20e98:	cmp	r3, #48	; 0x30
   20e9c:	beq	20d84 <fputs@plt+0xfc3c>
   20ea0:	ldr	r0, [sp, #12]
   20ea4:	rsb	r2, r3, #48	; 0x30
   20ea8:	mov	r1, #0
   20eac:	add	r0, r0, r3
   20eb0:	bl	10f20 <memset@plt>
   20eb4:	b	20d84 <fputs@plt+0xfc3c>
   20eb8:	bl	20f00 <fputs@plt+0xfdb8>
   20ebc:	b	20dec <fputs@plt+0xfca4>
   20ec0:	ldr	r6, [r4, #4]
   20ec4:	ands	r6, r6, #16384	; 0x4000
   20ec8:	bne	20e58 <fputs@plt+0xfd10>
   20ecc:	mov	r2, r6
   20ed0:	mov	r0, r8
   20ed4:	ldr	r1, [r4, #12]
   20ed8:	bl	20ef8 <fputs@plt+0xfdb0>
   20edc:	mov	r2, r6
   20ee0:	ldr	r1, [r4, #16]
   20ee4:	str	r0, [r5, #12]
   20ee8:	mov	r0, r8
   20eec:	bl	20ef8 <fputs@plt+0xfdb0>
   20ef0:	str	r0, [r5, #16]
   20ef4:	b	20e58 <fputs@plt+0xfd10>
   20ef8:	mov	r3, #0
   20efc:	b	20ca4 <fputs@plt+0xfb5c>
   20f00:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f04:	subs	r8, r1, #0
   20f08:	bne	20f1c <fputs@plt+0xfdd4>
   20f0c:	mov	r7, #0
   20f10:	mov	r0, r7
   20f14:	add	sp, sp, #12
   20f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20f1c:	mov	r9, r2
   20f20:	mov	r3, #0
   20f24:	mov	r2, #8
   20f28:	mov	r6, r0
   20f2c:	bl	1d400 <fputs@plt+0xc2b8>
   20f30:	subs	r7, r0, #0
   20f34:	beq	20f0c <fputs@plt+0xfdc4>
   20f38:	ldr	r2, [r8]
   20f3c:	cmp	r9, #0
   20f40:	movne	r3, r2
   20f44:	str	r2, [r7]
   20f48:	bne	20f60 <fputs@plt+0xfe18>
   20f4c:	mov	r3, #1
   20f50:	b	20f58 <fputs@plt+0xfe10>
   20f54:	lsl	r3, r3, #1
   20f58:	cmp	r3, r2
   20f5c:	blt	20f54 <fputs@plt+0xfe0c>
   20f60:	mov	r2, #20
   20f64:	mov	r0, r6
   20f68:	mul	r2, r2, r3
   20f6c:	mov	r3, #0
   20f70:	bl	1d400 <fputs@plt+0xc2b8>
   20f74:	cmp	r0, #0
   20f78:	mov	r4, r0
   20f7c:	str	r0, [r7, #4]
   20f80:	movne	fp, #0
   20f84:	ldrne	r5, [r8, #4]
   20f88:	bne	2100c <fputs@plt+0xfec4>
   20f8c:	mov	r1, r7
   20f90:	mov	r0, r6
   20f94:	bl	1c334 <fputs@plt+0xb1ec>
   20f98:	b	20f0c <fputs@plt+0xfdc4>
   20f9c:	mov	r2, r9
   20fa0:	mov	r0, r6
   20fa4:	ldr	r1, [r5, #-20]	; 0xffffffec
   20fa8:	str	r3, [sp, #4]
   20fac:	add	fp, fp, #1
   20fb0:	bl	20ef8 <fputs@plt+0xfdb0>
   20fb4:	ldr	r1, [r5, #-16]
   20fb8:	str	r0, [r4, #-20]	; 0xffffffec
   20fbc:	mov	r0, r6
   20fc0:	bl	1e740 <fputs@plt+0xd5f8>
   20fc4:	str	r0, [r4, #-16]
   20fc8:	mov	r0, r6
   20fcc:	ldr	r1, [r5, #-12]
   20fd0:	bl	1e740 <fputs@plt+0xd5f8>
   20fd4:	str	r0, [r4, #-12]
   20fd8:	ldrb	r2, [r5, #-8]
   20fdc:	ldr	r3, [sp, #4]
   20fe0:	strb	r2, [r4, #-8]
   20fe4:	ldrb	r2, [sl, #13]
   20fe8:	bfc	r2, #0, #1
   20fec:	strb	r2, [sl, #13]
   20ff0:	uxtb	r2, r2
   20ff4:	ldrb	r3, [r3, #13]
   20ff8:	ubfx	r3, r3, #1, #1
   20ffc:	bfi	r2, r3, #1, #1
   21000:	strb	r2, [sl, #13]
   21004:	ldr	r3, [r5, #-4]
   21008:	str	r3, [r4, #-4]
   2100c:	ldr	r2, [r8]
   21010:	mov	r3, r5
   21014:	mov	sl, r4
   21018:	add	r5, r5, #20
   2101c:	add	r4, r4, #20
   21020:	cmp	r2, fp
   21024:	bgt	20f9c <fputs@plt+0xfe54>
   21028:	b	20f10 <fputs@plt+0xfdc8>
   2102c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21030:	subs	r6, r1, #0
   21034:	bne	21044 <fputs@plt+0xfefc>
   21038:	mov	r4, #0
   2103c:	mov	r0, r4
   21040:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21044:	mov	r7, r2
   21048:	mov	r3, #0
   2104c:	mov	r2, #68	; 0x44
   21050:	mov	r5, r0
   21054:	bl	1d400 <fputs@plt+0xc2b8>
   21058:	subs	r4, r0, #0
   2105c:	beq	21038 <fputs@plt+0xfef0>
   21060:	mov	r2, r7
   21064:	mov	r0, r5
   21068:	ldr	r1, [r6]
   2106c:	bl	20f00 <fputs@plt+0xfdb8>
   21070:	mov	r2, r7
   21074:	ldr	r1, [r6, #28]
   21078:	mov	r8, #0
   2107c:	str	r0, [r4]
   21080:	mov	r0, r5
   21084:	bl	211f0 <fputs@plt+0x100a8>
   21088:	mov	r2, r7
   2108c:	ldr	r1, [r6, #32]
   21090:	str	r0, [r4, #28]
   21094:	mov	r0, r5
   21098:	bl	20ef8 <fputs@plt+0xfdb0>
   2109c:	mov	r2, r7
   210a0:	ldr	r1, [r6, #36]	; 0x24
   210a4:	str	r0, [r4, #32]
   210a8:	mov	r0, r5
   210ac:	bl	20f00 <fputs@plt+0xfdb8>
   210b0:	mov	r2, r7
   210b4:	ldr	r1, [r6, #40]	; 0x28
   210b8:	str	r0, [r4, #36]	; 0x24
   210bc:	mov	r0, r5
   210c0:	bl	20ef8 <fputs@plt+0xfdb0>
   210c4:	mov	r2, r7
   210c8:	ldr	r1, [r6, #44]	; 0x2c
   210cc:	str	r0, [r4, #40]	; 0x28
   210d0:	mov	r0, r5
   210d4:	bl	20f00 <fputs@plt+0xfdb8>
   210d8:	str	r0, [r4, #44]	; 0x2c
   210dc:	mov	r2, r7
   210e0:	mov	r0, r5
   210e4:	ldrb	r3, [r6, #4]
   210e8:	strb	r3, [r4, #4]
   210ec:	ldr	r1, [r6, #48]	; 0x30
   210f0:	bl	2102c <fputs@plt+0xfee4>
   210f4:	cmp	r0, #0
   210f8:	mov	r2, r7
   210fc:	str	r0, [r4, #48]	; 0x30
   21100:	ldr	r1, [r6, #56]	; 0x38
   21104:	strne	r4, [r0, #52]	; 0x34
   21108:	mov	r0, r5
   2110c:	str	r8, [r4, #52]	; 0x34
   21110:	bl	20ef8 <fputs@plt+0xfdb0>
   21114:	mov	r2, r7
   21118:	ldr	r1, [r6, #60]	; 0x3c
   2111c:	str	r0, [r4, #56]	; 0x38
   21120:	mov	r0, r5
   21124:	bl	20ef8 <fputs@plt+0xfdb0>
   21128:	ldr	r3, [r6, #8]
   2112c:	ldr	r9, [r6, #64]	; 0x40
   21130:	str	r8, [r4, #12]
   21134:	str	r8, [r4, #16]
   21138:	bic	r3, r3, #16
   2113c:	str	r3, [r4, #8]
   21140:	mvn	r3, #0
   21144:	cmp	r9, r8
   21148:	str	r0, [r4, #60]	; 0x3c
   2114c:	str	r3, [r4, #20]
   21150:	str	r3, [r4, #24]
   21154:	ldrsh	r3, [r6, #6]
   21158:	strh	r3, [r4, #6]
   2115c:	bne	2116c <fputs@plt+0x10024>
   21160:	mov	sl, #0
   21164:	str	sl, [r4, #64]	; 0x40
   21168:	b	2103c <fputs@plt+0xfef4>
   2116c:	ldr	r2, [r9]
   21170:	mov	r0, r5
   21174:	lsl	r2, r2, #4
   21178:	add	r2, r2, #8
   2117c:	asr	r3, r2, #31
   21180:	bl	1def8 <fputs@plt+0xcdb0>
   21184:	subs	sl, r0, #0
   21188:	beq	21160 <fputs@plt+0x10018>
   2118c:	mov	r7, r9
   21190:	mov	r6, sl
   21194:	ldr	r3, [r7], #8
   21198:	str	r3, [r6], #8
   2119c:	ldr	r3, [r9]
   211a0:	add	r7, r7, #16
   211a4:	add	r6, r6, #16
   211a8:	cmp	r8, r3
   211ac:	bge	21164 <fputs@plt+0x1001c>
   211b0:	mov	r2, #0
   211b4:	mov	r0, r5
   211b8:	ldr	r1, [r7, #-8]
   211bc:	bl	2102c <fputs@plt+0xfee4>
   211c0:	mov	r2, #0
   211c4:	ldr	r1, [r7, #-12]
   211c8:	add	r8, r8, #1
   211cc:	str	r0, [r6, #-8]
   211d0:	mov	r0, r5
   211d4:	bl	20f00 <fputs@plt+0xfdb8>
   211d8:	ldr	r1, [r7, #-16]
   211dc:	str	r0, [r6, #-12]
   211e0:	mov	r0, r5
   211e4:	bl	1e740 <fputs@plt+0xd5f8>
   211e8:	str	r0, [r6, #-16]
   211ec:	b	2119c <fputs@plt+0x10054>
   211f0:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   211f4:	subs	r8, r1, #0
   211f8:	bne	2120c <fputs@plt+0x100c4>
   211fc:	mov	r7, #0
   21200:	mov	r0, r7
   21204:	add	sp, sp, #4
   21208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2120c:	ldr	r3, [r8]
   21210:	mov	sl, r2
   21214:	mov	r6, r0
   21218:	cmp	r3, #0
   2121c:	subgt	ip, r3, #1
   21220:	movgt	r3, #72	; 0x48
   21224:	movle	r3, #80	; 0x50
   21228:	mulgt	r3, r3, ip
   2122c:	addgt	r3, r3, #80	; 0x50
   21230:	mov	r2, r3
   21234:	asr	r3, r3, #31
   21238:	bl	1d400 <fputs@plt+0xc2b8>
   2123c:	subs	r7, r0, #0
   21240:	beq	211fc <fputs@plt+0x100b4>
   21244:	ldr	r3, [r8]
   21248:	mov	r5, r8
   2124c:	mov	r4, r7
   21250:	mov	r9, #0
   21254:	mov	fp, #72	; 0x48
   21258:	str	r3, [r7]
   2125c:	str	r3, [r7, #4]
   21260:	ldr	r3, [r8]
   21264:	cmp	r3, r9
   21268:	ble	21200 <fputs@plt+0x100b8>
   2126c:	ldr	r3, [r5, #8]
   21270:	mov	r0, r6
   21274:	str	r3, [r4, #8]
   21278:	ldr	r1, [r5, #12]
   2127c:	bl	1e740 <fputs@plt+0xd5f8>
   21280:	str	r0, [r4, #12]
   21284:	mov	r0, r6
   21288:	ldr	r1, [r5, #16]
   2128c:	bl	1e740 <fputs@plt+0xd5f8>
   21290:	str	r0, [r4, #16]
   21294:	mov	r0, r6
   21298:	ldr	r1, [r5, #20]
   2129c:	bl	1e740 <fputs@plt+0xd5f8>
   212a0:	str	r0, [r4, #20]
   212a4:	ldr	r3, [r5, #44]	; 0x2c
   212a8:	str	r3, [r4, #44]	; 0x2c
   212ac:	ldr	r3, [r5, #52]	; 0x34
   212b0:	str	r3, [r4, #52]	; 0x34
   212b4:	ldr	r3, [r5, #32]
   212b8:	str	r3, [r4, #32]
   212bc:	ldr	r3, [r5, #36]	; 0x24
   212c0:	str	r3, [r4, #36]	; 0x24
   212c4:	mla	r3, fp, r9, r7
   212c8:	ldrb	r3, [r3, #45]	; 0x2d
   212cc:	tst	r3, #2
   212d0:	beq	212e4 <fputs@plt+0x1019c>
   212d4:	mov	r0, r6
   212d8:	ldr	r1, [r5, #72]	; 0x48
   212dc:	bl	1e740 <fputs@plt+0xd5f8>
   212e0:	str	r0, [r4, #72]	; 0x48
   212e4:	ldr	r3, [r5, #76]	; 0x4c
   212e8:	str	r3, [r4, #76]	; 0x4c
   212ec:	mla	r3, fp, r9, r7
   212f0:	ldrb	r3, [r3, #45]	; 0x2d
   212f4:	tst	r3, #4
   212f8:	beq	21310 <fputs@plt+0x101c8>
   212fc:	mov	r2, sl
   21300:	mov	r0, r6
   21304:	ldr	r1, [r5, #72]	; 0x48
   21308:	bl	20f00 <fputs@plt+0xfdb8>
   2130c:	str	r0, [r4, #72]	; 0x48
   21310:	ldr	r3, [r5, #24]
   21314:	mov	r0, r6
   21318:	add	r9, r9, #1
   2131c:	add	r5, r5, #72	; 0x48
   21320:	add	r4, r4, #72	; 0x48
   21324:	cmp	r3, #0
   21328:	str	r3, [r4, #-48]	; 0xffffffd0
   2132c:	ldrhne	r2, [r3, #36]	; 0x24
   21330:	ldr	r1, [r5, #-44]	; 0xffffffd4
   21334:	addne	r2, r2, #1
   21338:	strhne	r2, [r3, #36]	; 0x24
   2133c:	mov	r2, sl
   21340:	bl	2102c <fputs@plt+0xfee4>
   21344:	mov	r2, sl
   21348:	str	r0, [r4, #-44]	; 0xffffffd4
   2134c:	mov	r0, r6
   21350:	ldr	r1, [r5, #-16]
   21354:	bl	20ef8 <fputs@plt+0xfdb0>
   21358:	str	r0, [r4, #-16]
   2135c:	mov	r0, r6
   21360:	ldr	r1, [r5, #-12]
   21364:	bl	1e7d8 <fputs@plt+0xd690>
   21368:	str	r0, [r4, #-12]
   2136c:	ldrd	r2, [r5, #-8]
   21370:	strd	r2, [r4, #-8]
   21374:	b	21260 <fputs@plt+0x10118>
   21378:	push	{r4, r5, r6, r7, r8, lr}
   2137c:	mov	r4, r3
   21380:	mov	r3, #20
   21384:	sub	sp, sp, #32
   21388:	mov	r7, r0
   2138c:	mul	r3, r3, r2
   21390:	mov	r2, #0
   21394:	ldr	r6, [r0]
   21398:	ldr	r1, [r1, r3]
   2139c:	ldr	r8, [sp, #60]	; 0x3c
   213a0:	mov	r0, r6
   213a4:	bl	20ef8 <fputs@plt+0xfdb0>
   213a8:	subs	r5, r0, #0
   213ac:	beq	21488 <fputs@plt+0x10340>
   213b0:	ldr	r3, [sp, #56]	; 0x38
   213b4:	ldrb	r3, [r3]
   213b8:	cmp	r3, #71	; 0x47
   213bc:	cmpne	r8, #0
   213c0:	ble	213ec <fputs@plt+0x102a4>
   213c4:	mov	r1, #0
   213c8:	mov	r2, #24
   213cc:	add	r0, sp, #4
   213d0:	bl	10f20 <memset@plt>
   213d4:	ldr	r3, [pc, #180]	; 21490 <fputs@plt+0x10348>
   213d8:	mov	r1, r5
   213dc:	add	r0, sp, #4
   213e0:	str	r3, [sp, #8]
   213e4:	str	r8, [sp, #28]
   213e8:	bl	1981c <fputs@plt+0x86d4>
   213ec:	ldrb	r3, [r4]
   213f0:	cmp	r3, #95	; 0x5f
   213f4:	bne	2140c <fputs@plt+0x102c4>
   213f8:	mov	r1, r5
   213fc:	mov	r0, r7
   21400:	ldr	r2, [r4, #8]
   21404:	bl	1d89c <fputs@plt+0xc754>
   21408:	mov	r5, r0
   2140c:	ldr	r3, [r5, #4]
   21410:	mov	r1, r4
   21414:	mov	r0, r6
   21418:	orr	r3, r3, #4194304	; 0x400000
   2141c:	str	r3, [r5, #4]
   21420:	ldr	r3, [r4, #4]
   21424:	orr	r3, r3, #32768	; 0x8000
   21428:	str	r3, [r4, #4]
   2142c:	bl	200a0 <fputs@plt+0xef58>
   21430:	mov	r3, r5
   21434:	mov	r2, r4
   21438:	add	r1, r5, #48	; 0x30
   2143c:	ldr	r0, [r3], #4
   21440:	cmp	r3, r1
   21444:	str	r0, [r2], #4
   21448:	bne	2143c <fputs@plt+0x102f4>
   2144c:	ldr	r3, [r4, #4]
   21450:	tst	r3, #1024	; 0x400
   21454:	bne	2147c <fputs@plt+0x10334>
   21458:	ldr	r1, [r4, #8]
   2145c:	cmp	r1, #0
   21460:	beq	2147c <fputs@plt+0x10334>
   21464:	mov	r0, r6
   21468:	bl	1e740 <fputs@plt+0xd5f8>
   2146c:	ldr	r3, [r4, #4]
   21470:	str	r0, [r4, #8]
   21474:	orr	r3, r3, #65536	; 0x10000
   21478:	str	r3, [r4, #4]
   2147c:	mov	r1, r5
   21480:	mov	r0, r6
   21484:	bl	1c334 <fputs@plt+0xb1ec>
   21488:	add	sp, sp, #32
   2148c:	pop	{r4, r5, r6, r7, r8, pc}
   21490:	andeq	r5, r1, r4, lsl r4
   21494:	ldrd	r2, [r0]
   21498:	push	{r4, r5, r6, lr}
   2149c:	str	r2, [r3, #4]
   214a0:	ldr	r3, [r3]
   214a4:	ldr	r4, [r3, #212]	; 0xd4
   214a8:	ldr	r3, [pc, #32]	; 214d0 <fputs@plt+0x10388>
   214ac:	mov	r0, r4
   214b0:	str	r1, [r4, #16]
   214b4:	ldr	r5, [r3, #128]	; 0x80
   214b8:	bl	141b8 <fputs@plt+0x3070>
   214bc:	mov	r1, r0
   214c0:	ldr	r0, [r4, #44]	; 0x2c
   214c4:	blx	r5
   214c8:	mov	r0, #0
   214cc:	pop	{r4, r5, r6, pc}
   214d0:	andeq	fp, r8, r0, lsr r1
   214d4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   214d8:	mov	r5, r0
   214dc:	ldr	r9, [r0, #4]
   214e0:	ldr	r4, [r0, #16]
   214e4:	ldr	r8, [r4, #52]	; 0x34
   214e8:	ldrd	sl, [r4, #80]	; 0x50
   214ec:	ldr	r3, [r4, #160]	; 0xa0
   214f0:	sub	r3, r3, #200	; 0xc8
   214f4:	cmp	r3, #0
   214f8:	bgt	215c0 <fputs@plt+0x10478>
   214fc:	ldrh	r3, [r5, #24]
   21500:	mov	r2, sl
   21504:	orr	r3, r3, #8
   21508:	strh	r3, [r5, #24]
   2150c:	ldr	r3, [r5, #20]
   21510:	str	r3, [sp]
   21514:	mov	r3, fp
   21518:	ldr	r0, [r4, #68]	; 0x44
   2151c:	bl	17bc0 <fputs@plt+0x6a78>
   21520:	cmp	r0, #0
   21524:	bne	215b8 <fputs@plt+0x10470>
   21528:	adds	r2, sl, #4
   2152c:	mov	r1, r9
   21530:	adc	r3, fp, #0
   21534:	strd	r2, [sp]
   21538:	ldr	r0, [r4, #68]	; 0x44
   2153c:	ldr	r2, [r4, #160]	; 0xa0
   21540:	bl	12c04 <fputs@plt+0x1abc>
   21544:	cmp	r0, #0
   21548:	bne	215b8 <fputs@plt+0x10470>
   2154c:	ldr	r3, [r4, #160]	; 0xa0
   21550:	str	r8, [sp]
   21554:	ldr	r0, [r4, #68]	; 0x44
   21558:	adds	r6, sl, r3
   2155c:	adc	r7, fp, r3, asr #31
   21560:	adds	r2, r6, #4
   21564:	adc	r3, r7, #0
   21568:	bl	17bc0 <fputs@plt+0x6a78>
   2156c:	cmp	r0, #0
   21570:	bne	215b8 <fputs@plt+0x10470>
   21574:	ldr	r0, [r4, #60]	; 0x3c
   21578:	ldr	r1, [r4, #160]	; 0xa0
   2157c:	ldrd	r2, [r4, #80]	; 0x50
   21580:	add	r1, r1, #8
   21584:	adds	r6, r2, r1
   21588:	adc	r7, r3, r1, asr #31
   2158c:	ldr	r3, [r4, #48]	; 0x30
   21590:	ldr	r1, [r5, #20]
   21594:	strd	r6, [r4, #80]	; 0x50
   21598:	add	r3, r3, #1
   2159c:	str	r3, [r4, #48]	; 0x30
   215a0:	bl	1eefc <fputs@plt+0xddb4>
   215a4:	mov	r6, r0
   215a8:	mov	r0, r4
   215ac:	ldr	r1, [r5, #20]
   215b0:	bl	1f090 <fputs@plt+0xdf48>
   215b4:	orr	r0, r6, r0
   215b8:	add	sp, sp, #12
   215bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215c0:	ldrb	r2, [r9, r3]
   215c4:	add	r8, r8, r2
   215c8:	b	214f0 <fputs@plt+0x103a8>
   215cc:	push	{r4, r5, r6, r7, lr}
   215d0:	mov	r7, r3
   215d4:	mov	r6, r2
   215d8:	ldrb	r3, [r0, #11]
   215dc:	ldr	r2, [sp, #20]
   215e0:	cmp	r3, #0
   215e4:	popeq	{r4, r5, r6, r7, pc}
   215e8:	mov	r1, #0
   215ec:	mov	ip, #1
   215f0:	ldr	r3, [r0, #4]
   215f4:	strb	r1, [r0, #11]
   215f8:	ldr	r3, [r3, #8]
   215fc:	cmp	r3, #0
   21600:	popeq	{r4, r5, r6, r7, pc}
   21604:	ldrb	lr, [r3, #64]	; 0x40
   21608:	tst	lr, #16
   2160c:	beq	21630 <fputs@plt+0x104e8>
   21610:	cmp	r2, #0
   21614:	strb	ip, [r0, #11]
   21618:	bne	2162c <fputs@plt+0x104e4>
   2161c:	ldrd	r4, [r3, #16]
   21620:	cmp	r7, r5
   21624:	cmpeq	r6, r4
   21628:	bne	21630 <fputs@plt+0x104e8>
   2162c:	strb	r1, [r3, #66]	; 0x42
   21630:	ldr	r3, [r3, #8]
   21634:	b	215fc <fputs@plt+0x104b4>
   21638:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2163c:	mov	r5, r0
   21640:	sub	sp, sp, #28
   21644:	ldrb	r3, [r0, #4]
   21648:	cmp	r3, #0
   2164c:	beq	21680 <fputs@plt+0x10538>
   21650:	mov	r1, #4
   21654:	bl	18f9c <fputs@plt+0x7e54>
   21658:	subs	r7, r0, #0
   2165c:	beq	21680 <fputs@plt+0x10538>
   21660:	mov	r1, #1
   21664:	mov	r0, r5
   21668:	bl	14598 <fputs@plt+0x3450>
   2166c:	mov	r0, r5
   21670:	bl	14648 <fputs@plt+0x3500>
   21674:	mov	r0, r7
   21678:	add	sp, sp, #28
   2167c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21680:	ldr	r7, [r5]
   21684:	mov	r6, #0
   21688:	mov	r1, r6
   2168c:	ldrb	r3, [r5, #4]
   21690:	ldr	sl, [r5, #64]	; 0x40
   21694:	ldr	r0, [r7, #4]
   21698:	str	r6, [r5, #216]	; 0xd8
   2169c:	str	r3, [sp, #12]
   216a0:	ldrd	r8, [r5, #168]	; 0xa8
   216a4:	add	r0, r0, #120	; 0x78
   216a8:	ldr	fp, [r5, #220]	; 0xdc
   216ac:	bl	1eb64 <fputs@plt+0xda1c>
   216b0:	subs	r4, r0, #0
   216b4:	moveq	r7, #7
   216b8:	beq	2166c <fputs@plt+0x10524>
   216bc:	ldr	r3, [sp, #12]
   216c0:	mov	r2, r4
   216c4:	mvn	r1, #0
   216c8:	mov	r0, r7
   216cc:	str	r7, [r2], #120	; 0x78
   216d0:	str	sl, [r4, #4]
   216d4:	strh	r1, [r4, #40]	; 0x28
   216d8:	movw	r1, #257	; 0x101
   216dc:	cmp	r3, r6
   216e0:	str	r2, [r4, #8]
   216e4:	movne	r3, #2
   216e8:	strd	r8, [r4, #16]
   216ec:	strh	r1, [r4, #48]	; 0x30
   216f0:	add	r1, sp, #20
   216f4:	strb	r3, [r4, #43]	; 0x2b
   216f8:	ldr	r3, [pc, #112]	; 21770 <fputs@plt+0x10628>
   216fc:	str	fp, [r4, #108]	; 0x6c
   21700:	str	r1, [sp]
   21704:	mov	r1, fp
   21708:	str	r3, [sp, #20]
   2170c:	bl	12c7c <fputs@plt+0x1b34>
   21710:	subs	r7, r0, #0
   21714:	bne	21750 <fputs@plt+0x10608>
   21718:	ldr	r3, [sp, #20]
   2171c:	mov	r0, sl
   21720:	tst	r3, #1
   21724:	movne	r3, #1
   21728:	strbne	r3, [r4, #46]	; 0x2e
   2172c:	bl	12c4c <fputs@plt+0x1b04>
   21730:	tst	r0, #1024	; 0x400
   21734:	movne	r3, #0
   21738:	strbne	r3, [r4, #48]	; 0x30
   2173c:	tst	r0, #4096	; 0x1000
   21740:	movne	r3, #0
   21744:	strbne	r3, [r4, #49]	; 0x31
   21748:	str	r4, [r5, #216]	; 0xd8
   2174c:	b	2166c <fputs@plt+0x10524>
   21750:	mov	r1, r6
   21754:	mov	r0, r4
   21758:	bl	1918c <fputs@plt+0x8044>
   2175c:	ldr	r0, [r4, #8]
   21760:	bl	12bc8 <fputs@plt+0x1a80>
   21764:	mov	r0, r4
   21768:	bl	183dc <fputs@plt+0x7294>
   2176c:	b	2166c <fputs@plt+0x10524>
   21770:	andeq	r0, r8, r6
   21774:	ldrb	r3, [r0, #13]
   21778:	cmp	r3, #0
   2177c:	bne	217dc <fputs@plt+0x10694>
   21780:	ldr	r3, [r0, #216]	; 0xd8
   21784:	push	{r4, lr}
   21788:	mov	r4, r0
   2178c:	cmp	r3, #0
   21790:	bne	217c4 <fputs@plt+0x1067c>
   21794:	bl	1478c <fputs@plt+0x3644>
   21798:	cmp	r0, #0
   2179c:	beq	217d4 <fputs@plt+0x1068c>
   217a0:	ldr	r0, [r4, #68]	; 0x44
   217a4:	bl	12bc8 <fputs@plt+0x1a80>
   217a8:	mov	r0, r4
   217ac:	bl	21638 <fputs@plt+0x104f0>
   217b0:	cmp	r0, #0
   217b4:	moveq	r3, #5
   217b8:	strbeq	r0, [r4, #17]
   217bc:	strbeq	r3, [r4, #5]
   217c0:	pop	{r4, pc}
   217c4:	mov	r3, #1
   217c8:	mov	r0, #0
   217cc:	str	r3, [r1]
   217d0:	pop	{r4, pc}
   217d4:	mov	r0, #14
   217d8:	pop	{r4, pc}
   217dc:	mov	r3, #1
   217e0:	mov	r0, #0
   217e4:	str	r3, [r1]
   217e8:	bx	lr
   217ec:	push	{r4, r5, r6, lr}
   217f0:	mov	r5, r0
   217f4:	subs	r0, r1, #0
   217f8:	beq	21844 <fputs@plt+0x106fc>
   217fc:	ldm	r0, {r3, r4}
   21800:	ldr	r0, [r4, #48]	; 0x30
   21804:	str	r3, [r4, #4]
   21808:	cmp	r0, #0
   2180c:	bne	21828 <fputs@plt+0x106e0>
   21810:	mov	r3, #0
   21814:	mov	r2, #84	; 0x54
   21818:	bl	1def8 <fputs@plt+0xcdb0>
   2181c:	ldr	r3, [pc, #140]	; 218b0 <fputs@plt+0x10768>
   21820:	str	r0, [r4, #48]	; 0x30
   21824:	str	r3, [r4, #52]	; 0x34
   21828:	ldr	r1, [r4, #48]	; 0x30
   2182c:	cmp	r1, #0
   21830:	bne	21858 <fputs@plt+0x10710>
   21834:	mov	r0, r5
   21838:	bl	185e4 <fputs@plt+0x749c>
   2183c:	mov	r0, r1
   21840:	pop	{r4, r5, r6, pc}
   21844:	mov	r2, #84	; 0x54
   21848:	mov	r3, #0
   2184c:	bl	1def8 <fputs@plt+0xcdb0>
   21850:	mov	r1, r0
   21854:	b	2182c <fputs@plt+0x106e4>
   21858:	ldrb	r3, [r1, #76]	; 0x4c
   2185c:	cmp	r3, #0
   21860:	bne	2183c <fputs@plt+0x106f4>
   21864:	str	r3, [r1, #8]
   21868:	str	r3, [r1, #12]
   2186c:	str	r3, [r1, #16]
   21870:	str	r3, [r1, #20]
   21874:	str	r3, [r1, #24]
   21878:	str	r3, [r1, #28]
   2187c:	str	r3, [r1, #32]
   21880:	str	r3, [r1, #36]	; 0x24
   21884:	str	r3, [r1, #40]	; 0x28
   21888:	str	r3, [r1, #44]	; 0x2c
   2188c:	str	r3, [r1, #48]	; 0x30
   21890:	str	r3, [r1, #52]	; 0x34
   21894:	str	r3, [r1, #56]	; 0x38
   21898:	str	r3, [r1, #60]	; 0x3c
   2189c:	str	r3, [r1, #64]	; 0x40
   218a0:	str	r3, [r1, #68]	; 0x44
   218a4:	mov	r3, #1
   218a8:	strb	r3, [r1, #77]	; 0x4d
   218ac:	b	2183c <fputs@plt+0x106f4>
   218b0:	andeq	r0, r2, r4, ror sl
   218b4:	push	{r0, r1, r2, r4, r5, lr}
   218b8:	mov	r4, r0
   218bc:	ldr	r0, [r0, #28]
   218c0:	bl	183dc <fputs@plt+0x7294>
   218c4:	ldr	r0, [r4, #36]	; 0x24
   218c8:	bl	183dc <fputs@plt+0x7294>
   218cc:	ldr	r3, [r4, #44]	; 0x2c
   218d0:	cmp	r3, #0
   218d4:	beq	218ec <fputs@plt+0x107a4>
   218d8:	mov	r2, #0
   218dc:	ldr	r0, [r4, #24]
   218e0:	str	r3, [sp]
   218e4:	mov	r3, #0
   218e8:	bl	12c70 <fputs@plt+0x1b28>
   218ec:	ldr	r5, [r4, #48]	; 0x30
   218f0:	cmp	r5, #0
   218f4:	beq	21908 <fputs@plt+0x107c0>
   218f8:	ldr	r0, [r5, #4]
   218fc:	bl	21920 <fputs@plt+0x107d8>
   21900:	mov	r0, r5
   21904:	bl	183dc <fputs@plt+0x7294>
   21908:	mov	r2, #56	; 0x38
   2190c:	mov	r1, #0
   21910:	mov	r0, r4
   21914:	add	sp, sp, #12
   21918:	pop	{r4, r5, lr}
   2191c:	b	10f20 <memset@plt>
   21920:	push	{r4, r5, r6, lr}
   21924:	subs	r5, r0, #0
   21928:	movne	r4, #0
   2192c:	movne	r6, #56	; 0x38
   21930:	bne	21950 <fputs@plt+0x10808>
   21934:	mov	r0, r5
   21938:	pop	{r4, r5, r6, lr}
   2193c:	b	183dc <fputs@plt+0x7294>
   21940:	ldr	r0, [r5, #12]
   21944:	mla	r0, r6, r4, r0
   21948:	add	r4, r4, #1
   2194c:	bl	218b4 <fputs@plt+0x1076c>
   21950:	ldr	r3, [r5]
   21954:	cmp	r3, r4
   21958:	bgt	21940 <fputs@plt+0x107f8>
   2195c:	b	21934 <fputs@plt+0x107ec>
   21960:	push	{r4, r5, r6, r7, r8, lr}
   21964:	mov	r4, r0
   21968:	mov	r0, #100	; 0x64
   2196c:	mov	r7, r2
   21970:	mov	r6, r1
   21974:	bl	12e4c <fputs@plt+0x1d04>
   21978:	subs	r5, r0, #0
   2197c:	movne	r3, #0
   21980:	strne	r3, [r7]
   21984:	bne	219e0 <fputs@plt+0x10898>
   21988:	mov	r0, #64	; 0x40
   2198c:	mov	r1, #0
   21990:	bl	1eb64 <fputs@plt+0xda1c>
   21994:	cmp	r0, #0
   21998:	str	r0, [r7]
   2199c:	beq	219e0 <fputs@plt+0x10898>
   219a0:	ldr	r3, [r4, #8]
   219a4:	ldr	r2, [r3, #8]
   219a8:	ldr	r3, [r3, #4]
   219ac:	stm	r0, {r4, r6}
   219b0:	add	r1, r2, #8
   219b4:	add	r3, r3, r3, lsr #31
   219b8:	asr	r3, r3, #1
   219bc:	cmp	r1, r3
   219c0:	addge	r3, r2, #9
   219c4:	str	r3, [r0, #16]
   219c8:	ldrd	r0, [r4, #64]	; 0x40
   219cc:	adds	r6, r0, r3
   219d0:	adc	r7, r1, r3, asr #31
   219d4:	strd	r6, [r4, #64]	; 0x40
   219d8:	mov	r0, r5
   219dc:	pop	{r4, r5, r6, r7, r8, pc}
   219e0:	mov	r0, r6
   219e4:	mov	r5, #7
   219e8:	bl	21920 <fputs@plt+0x107d8>
   219ec:	b	219d8 <fputs@plt+0x10890>
   219f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   219f4:	cmp	r3, r1
   219f8:	mov	r7, r2
   219fc:	movge	r8, r1
   21a00:	movlt	r8, r3
   21a04:	mov	r9, r0
   21a08:	mov	r5, r1
   21a0c:	ldr	r6, [sp, #32]
   21a10:	mov	r2, r8
   21a14:	mov	r0, r7
   21a18:	mov	r4, r3
   21a1c:	mov	r1, r6
   21a20:	bl	10e84 <memcmp@plt>
   21a24:	cmp	r0, #0
   21a28:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   21a2c:	cmp	r9, #0
   21a30:	subne	r3, r5, r8
   21a34:	addne	r7, r7, r5
   21a38:	bne	21a48 <fputs@plt+0x10900>
   21a3c:	sub	r0, r5, r4
   21a40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21a44:	sub	r3, r3, #1
   21a48:	cmp	r3, #0
   21a4c:	ble	21a60 <fputs@plt+0x10918>
   21a50:	ldrb	r2, [r7, #-1]!
   21a54:	cmp	r2, #32
   21a58:	beq	21a44 <fputs@plt+0x108fc>
   21a5c:	b	21a3c <fputs@plt+0x108f4>
   21a60:	subeq	r0, r4, r8
   21a64:	addeq	r6, r6, r4
   21a68:	bne	21a3c <fputs@plt+0x108f4>
   21a6c:	cmp	r0, #0
   21a70:	ble	21a88 <fputs@plt+0x10940>
   21a74:	ldrb	r3, [r6, #-1]!
   21a78:	cmp	r3, #32
   21a7c:	bne	21a3c <fputs@plt+0x108f4>
   21a80:	sub	r0, r0, #1
   21a84:	b	21a6c <fputs@plt+0x10924>
   21a88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21a8c:	b	21a3c <fputs@plt+0x108f4>
   21a90:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a94:	mov	r8, r0
   21a98:	mov	r0, #201	; 0xc9
   21a9c:	mov	r4, r1
   21aa0:	mov	r9, r2
   21aa4:	ldrd	r6, [sp, #48]	; 0x30
   21aa8:	bl	12e4c <fputs@plt+0x1d04>
   21aac:	subs	r5, r0, #0
   21ab0:	bne	21bf4 <fputs@plt+0x10aac>
   21ab4:	ldr	r3, [r4, #44]	; 0x2c
   21ab8:	cmp	r3, #0
   21abc:	beq	21ad8 <fputs@plt+0x10990>
   21ac0:	mov	r2, #0
   21ac4:	ldr	r0, [r4, #24]
   21ac8:	str	r3, [sp]
   21acc:	mov	r3, #0
   21ad0:	bl	12c70 <fputs@plt+0x1b28>
   21ad4:	str	r5, [r4, #44]	; 0x2c
   21ad8:	ldr	r1, [r8, #8]
   21adc:	ldr	r0, [r9]
   21ae0:	ldrd	sl, [r9, #8]
   21ae4:	ldr	r1, [r1, #24]
   21ae8:	strd	r6, [r4]
   21aec:	strd	sl, [r4, #8]
   21af0:	str	r0, [r4, #24]
   21af4:	ldr	r6, [r1, #140]	; 0x8c
   21af8:	asr	r7, r6, #31
   21afc:	cmp	r6, sl
   21b00:	sbcs	r3, r7, fp
   21b04:	bge	21bb0 <fputs@plt+0x10a68>
   21b08:	ldr	r3, [r4, #44]	; 0x2c
   21b0c:	cmp	r3, #0
   21b10:	bne	21be8 <fputs@plt+0x10aa0>
   21b14:	ldr	r3, [r8, #8]
   21b18:	ldrd	r0, [r4]
   21b1c:	ldr	r6, [r3, #12]
   21b20:	asr	r9, r6, #31
   21b24:	mov	r2, r6
   21b28:	mov	r3, r9
   21b2c:	bl	6fac8 <fputs@plt+0x5e980>
   21b30:	ldr	r3, [r4, #36]	; 0x24
   21b34:	mov	r7, r2
   21b38:	cmp	r3, #0
   21b3c:	bne	21b5c <fputs@plt+0x10a14>
   21b40:	mov	r0, r6
   21b44:	mov	r1, r9
   21b48:	bl	1d128 <fputs@plt+0xbfe0>
   21b4c:	cmp	r0, #0
   21b50:	str	r0, [r4, #36]	; 0x24
   21b54:	moveq	r5, #7
   21b58:	str	r6, [r4, #40]	; 0x28
   21b5c:	adds	r3, r7, #0
   21b60:	movne	r3, #1
   21b64:	cmp	r5, #0
   21b68:	movne	r3, #0
   21b6c:	cmp	r3, #0
   21b70:	beq	21be8 <fputs@plt+0x10aa0>
   21b74:	ldrd	r0, [r4]
   21b78:	sub	r2, r6, r7
   21b7c:	ldrd	r8, [r4, #8]
   21b80:	adds	sl, r0, r2
   21b84:	adc	fp, r1, r2, asr #31
   21b88:	cmp	r8, sl
   21b8c:	sbcs	r3, r9, fp
   21b90:	ldr	r3, [r4, #36]	; 0x24
   21b94:	sublt	r2, r8, r0
   21b98:	strd	r0, [sp, #48]	; 0x30
   21b9c:	ldr	r0, [r4, #24]
   21ba0:	add	r1, r3, r7
   21ba4:	add	sp, sp, #12
   21ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21bac:	b	12bf8 <fputs@plt+0x1ab0>
   21bb0:	ldr	r1, [r0]
   21bb4:	ldr	ip, [r1]
   21bb8:	cmp	ip, #2
   21bbc:	ble	21b08 <fputs@plt+0x109c0>
   21bc0:	add	r3, r4, #44	; 0x2c
   21bc4:	mov	r2, #0
   21bc8:	str	sl, [sp]
   21bcc:	str	r3, [sp, #4]
   21bd0:	mov	r3, #0
   21bd4:	ldr	r1, [r1, #68]	; 0x44
   21bd8:	blx	r1
   21bdc:	cmp	r0, #0
   21be0:	movne	r5, r0
   21be4:	beq	21b08 <fputs@plt+0x109c0>
   21be8:	mov	r0, r5
   21bec:	add	sp, sp, #12
   21bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21bf4:	movw	r5, #266	; 0x10a
   21bf8:	b	21be8 <fputs@plt+0x10aa0>
   21bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21c00:	mov	r2, #0
   21c04:	mov	r3, #0
   21c08:	sub	sp, sp, #92	; 0x5c
   21c0c:	mov	r5, r0
   21c10:	strd	r2, [sp, #40]	; 0x28
   21c14:	ldrd	r0, [r0]
   21c18:	ldrd	r2, [r5, #8]
   21c1c:	cmp	r0, r2
   21c20:	sbcs	r3, r1, r3
   21c24:	blt	21e3c <fputs@plt+0x10cf4>
   21c28:	ldr	r4, [r5, #48]	; 0x30
   21c2c:	cmp	r4, #0
   21c30:	beq	21e34 <fputs@plt+0x10cec>
   21c34:	mov	r1, #0
   21c38:	add	r0, sp, #48	; 0x30
   21c3c:	ldr	r7, [r4, #4]
   21c40:	ldrd	r2, [r4, #8]
   21c44:	ldr	r8, [r4, #48]	; 0x30
   21c48:	strd	r2, [sp, #8]
   21c4c:	mov	r2, #40	; 0x28
   21c50:	ldr	r3, [r4]
   21c54:	ldr	r3, [r3, #8]
   21c58:	ldr	r6, [r3, #12]
   21c5c:	bl	10f20 <memset@plt>
   21c60:	asr	fp, r6, #31
   21c64:	mov	r0, r6
   21c68:	mov	r1, fp
   21c6c:	bl	1d128 <fputs@plt+0xbfe0>
   21c70:	cmp	r0, #0
   21c74:	str	r0, [sp, #52]	; 0x34
   21c78:	moveq	r3, #7
   21c7c:	streq	r3, [sp, #48]	; 0x30
   21c80:	beq	21cb8 <fputs@plt+0x10b70>
   21c84:	mov	r2, r6
   21c88:	mov	r3, fp
   21c8c:	ldrd	r0, [sp, #8]
   21c90:	bl	6fac8 <fputs@plt+0x5e980>
   21c94:	ldr	r1, [sp, #8]
   21c98:	str	r6, [sp, #56]	; 0x38
   21c9c:	str	r2, [sp, #60]	; 0x3c
   21ca0:	str	r2, [sp, #64]	; 0x40
   21ca4:	str	r8, [sp, #80]	; 0x50
   21ca8:	subs	r2, r1, r2
   21cac:	ldr	r1, [sp, #12]
   21cb0:	sbc	r3, r1, r3
   21cb4:	strd	r2, [sp, #72]	; 0x48
   21cb8:	mov	r9, #56	; 0x38
   21cbc:	ldr	r3, [r7, #8]
   21cc0:	ldr	r1, [sp, #64]	; 0x40
   21cc4:	ldr	r6, [r3, #4]
   21cc8:	ldr	r3, [r7, #12]
   21ccc:	mla	r6, r9, r6, r3
   21cd0:	ldrd	r2, [sp, #72]	; 0x48
   21cd4:	ldr	r8, [r6, #20]
   21cd8:	adds	sl, r2, r1
   21cdc:	adc	fp, r3, r1, asr #31
   21ce0:	ldr	r1, [r6, #24]
   21ce4:	strd	sl, [sp, #16]
   21ce8:	cmp	r1, #0
   21cec:	beq	21df0 <fputs@plt+0x10ca8>
   21cf0:	ldr	r3, [sp, #16]
   21cf4:	asr	fp, r8, #31
   21cf8:	mov	sl, r8
   21cfc:	mov	r2, r8
   21d00:	mov	r1, #1
   21d04:	adds	r3, r8, r3
   21d08:	str	r3, [sp, #24]
   21d0c:	ldr	r3, [sp, #20]
   21d10:	adc	r3, fp, r3
   21d14:	str	r3, [sp, #28]
   21d18:	mov	r3, fp
   21d1c:	lsr	r0, r2, #7
   21d20:	lsr	ip, r3, #7
   21d24:	orr	r0, r0, r3, lsl #25
   21d28:	mov	r3, ip
   21d2c:	mov	r2, r0
   21d30:	orrs	r0, r2, r3
   21d34:	bne	21de8 <fputs@plt+0x10ca0>
   21d38:	ldrd	r2, [sp, #24]
   21d3c:	ldr	ip, [r4, #16]
   21d40:	adds	r2, r2, r1
   21d44:	adc	r3, r3, r1, asr #31
   21d48:	ldrd	r0, [sp, #8]
   21d4c:	adds	r0, r0, ip
   21d50:	adc	r1, r1, ip, asr #31
   21d54:	cmp	r0, r2
   21d58:	sbcs	r3, r1, r3
   21d5c:	blt	21df0 <fputs@plt+0x10ca8>
   21d60:	mov	r3, fp
   21d64:	mov	r2, sl
   21d68:	add	r0, sp, #48	; 0x30
   21d6c:	bl	1873c <fputs@plt+0x75f4>
   21d70:	mov	r2, r8
   21d74:	add	r0, sp, #48	; 0x30
   21d78:	ldr	r1, [r6, #32]
   21d7c:	bl	171e4 <fputs@plt+0x609c>
   21d80:	add	r1, sp, #36	; 0x24
   21d84:	ldr	r0, [r4, #4]
   21d88:	bl	21e6c <fputs@plt+0x10d24>
   21d8c:	subs	r6, r0, #0
   21d90:	beq	21cbc <fputs@plt+0x10b74>
   21d94:	add	r1, r4, #56	; 0x38
   21d98:	add	r0, sp, #48	; 0x30
   21d9c:	bl	18550 <fputs@plt+0x7408>
   21da0:	cmp	r6, #0
   21da4:	add	r3, r4, #48	; 0x30
   21da8:	moveq	r6, r0
   21dac:	ldm	r3, {r0, r1, r2, r3}
   21db0:	add	ip, r4, #32
   21db4:	stm	ip, {r0, r1, r2, r3}
   21db8:	ldrd	r0, [r4, #8]
   21dbc:	ldrd	r2, [r4, #40]	; 0x28
   21dc0:	cmp	r3, r1
   21dc4:	cmpeq	r2, r0
   21dc8:	bne	21df8 <fputs@plt+0x10cb0>
   21dcc:	mov	r3, #1
   21dd0:	cmp	r6, #0
   21dd4:	str	r3, [r4, #20]
   21dd8:	beq	21e34 <fputs@plt+0x10cec>
   21ddc:	mov	r0, r5
   21de0:	bl	218b4 <fputs@plt+0x1076c>
   21de4:	b	21e28 <fputs@plt+0x10ce0>
   21de8:	add	r1, r1, #1
   21dec:	b	21d1c <fputs@plt+0x10bd4>
   21df0:	mov	r6, #0
   21df4:	b	21d94 <fputs@plt+0x10c4c>
   21df8:	cmp	r6, #0
   21dfc:	bne	21ddc <fputs@plt+0x10c94>
   21e00:	ldr	r3, [r4, #20]
   21e04:	cmp	r3, #0
   21e08:	bne	21e34 <fputs@plt+0x10cec>
   21e0c:	mov	r2, ip
   21e10:	strd	r0, [sp]
   21e14:	mov	r1, r5
   21e18:	ldr	r0, [r4]
   21e1c:	bl	21a90 <fputs@plt+0x10948>
   21e20:	subs	r6, r0, #0
   21e24:	beq	21e3c <fputs@plt+0x10cf4>
   21e28:	mov	r0, r6
   21e2c:	add	sp, sp, #92	; 0x5c
   21e30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21e34:	mov	r6, #0
   21e38:	b	21ddc <fputs@plt+0x10c94>
   21e3c:	add	r1, sp, #40	; 0x28
   21e40:	mov	r0, r5
   21e44:	bl	1f858 <fputs@plt+0xe710>
   21e48:	subs	r6, r0, #0
   21e4c:	bne	21e28 <fputs@plt+0x10ce0>
   21e50:	ldr	r1, [sp, #40]	; 0x28
   21e54:	add	r2, r5, #32
   21e58:	mov	r0, r5
   21e5c:	str	r1, [r5, #20]
   21e60:	bl	1f690 <fputs@plt+0xe548>
   21e64:	mov	r6, r0
   21e68:	b	21e28 <fputs@plt+0x10ce0>
   21e6c:	ldr	r3, [r0, #8]
   21e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21e74:	mov	r5, r0
   21e78:	mov	r8, #56	; 0x38
   21e7c:	sub	sp, sp, #28
   21e80:	ldr	r9, [r0, #4]
   21e84:	str	r1, [sp, #12]
   21e88:	ldr	r4, [r3, #4]
   21e8c:	ldr	r0, [r0, #12]
   21e90:	mla	r0, r8, r4, r0
   21e94:	bl	21bfc <fputs@plt+0x10ab4>
   21e98:	cmp	r0, #0
   21e9c:	bne	21f08 <fputs@plt+0x10dc0>
   21ea0:	ldr	r3, [r5, #12]
   21ea4:	movw	r6, #65534	; 0xfffe
   21ea8:	orr	r7, r4, #1
   21eac:	and	r6, r4, r6
   21eb0:	str	r0, [sp, #20]
   21eb4:	ldr	fp, [pc, #284]	; 21fd8 <fputs@plt+0x10e90>
   21eb8:	mla	r6, r8, r6, r3
   21ebc:	mla	r7, r8, r7, r3
   21ec0:	ldr	r3, [r5]
   21ec4:	add	r4, r4, r3
   21ec8:	add	r4, r4, r4, lsr #31
   21ecc:	asr	r4, r4, #1
   21ed0:	cmp	r4, #0
   21ed4:	bgt	21f10 <fputs@plt+0x10dc8>
   21ed8:	ldr	r3, [r5, #8]
   21edc:	mov	r1, #56	; 0x38
   21ee0:	ldr	r2, [r5, #12]
   21ee4:	ldr	r3, [r3, #4]
   21ee8:	mla	r3, r1, r3, r2
   21eec:	ldr	r2, [sp, #12]
   21ef0:	ldr	r3, [r3, #24]
   21ef4:	clz	r3, r3
   21ef8:	lsr	r3, r3, #5
   21efc:	str	r3, [r2]
   21f00:	ldr	r3, [r9, #12]
   21f04:	ldrb	r0, [r3, #11]
   21f08:	add	sp, sp, #28
   21f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f10:	ldr	r3, [r6, #24]
   21f14:	eor	sl, r4, #1
   21f18:	cmp	r3, #0
   21f1c:	beq	21fb4 <fputs@plt+0x10e6c>
   21f20:	ldr	r3, [r7, #24]
   21f24:	cmp	r3, #0
   21f28:	bne	21f5c <fputs@plt+0x10e14>
   21f2c:	ldr	r1, [r5, #8]
   21f30:	ldr	r2, [r5, #12]
   21f34:	sub	r3, r6, r2
   21f38:	asr	r3, r3, #3
   21f3c:	mul	r3, fp, r3
   21f40:	str	r3, [r1, r4, lsl #2]
   21f44:	mov	r3, #0
   21f48:	ldr	r7, [r1, sl, lsl #2]
   21f4c:	str	r3, [sp, #20]
   21f50:	mla	r7, r8, r7, r2
   21f54:	asr	r4, r4, #1
   21f58:	b	21ed0 <fputs@plt+0x10d88>
   21f5c:	ldr	r3, [r7, #20]
   21f60:	add	r1, sp, #20
   21f64:	mov	r0, r9
   21f68:	str	r3, [sp, #4]
   21f6c:	ldr	r3, [r7, #32]
   21f70:	str	r3, [sp]
   21f74:	ldr	r3, [r6, #20]
   21f78:	ldr	r2, [r6, #32]
   21f7c:	ldr	ip, [r9, #32]
   21f80:	blx	ip
   21f84:	cmp	r0, #0
   21f88:	blt	21f2c <fputs@plt+0x10de4>
   21f8c:	moveq	r3, #1
   21f90:	movne	r3, #0
   21f94:	cmp	r6, r7
   21f98:	movcs	r3, #0
   21f9c:	andcc	r3, r3, #1
   21fa0:	cmp	r3, #0
   21fa4:	bne	21f2c <fputs@plt+0x10de4>
   21fa8:	ldr	r2, [r6, #24]
   21fac:	cmp	r2, #0
   21fb0:	strne	r3, [sp, #20]
   21fb4:	ldr	r1, [r5, #8]
   21fb8:	ldr	r2, [r5, #12]
   21fbc:	sub	r3, r7, r2
   21fc0:	asr	r3, r3, #3
   21fc4:	mul	r3, fp, r3
   21fc8:	str	r3, [r1, r4, lsl #2]
   21fcc:	ldr	r6, [r1, sl, lsl #2]
   21fd0:	mla	r6, r8, r6, r2
   21fd4:	b	21f54 <fputs@plt+0x10e0c>
   21fd8:			; <UNDEFINED> instruction: 0xb6db6db7
   21fdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21fe0:	sub	sp, sp, #36	; 0x24
   21fe4:	mov	fp, r0
   21fe8:	mov	r0, r1
   21fec:	str	r1, [sp, #8]
   21ff0:	strd	r2, [sp, #12]
   21ff4:	ldrd	r8, [r2]
   21ff8:	bl	1ed04 <fputs@plt+0xdbbc>
   21ffc:	ldr	r3, [sp, #16]
   22000:	subs	r6, r0, #0
   22004:	str	r0, [r3]
   22008:	beq	220f4 <fputs@plt+0x10fac>
   2200c:	mov	r2, #0
   22010:	add	r3, fp, #40	; 0x28
   22014:	mov	r7, r2
   22018:	str	r3, [sp, #20]
   2201c:	ldr	r3, [sp, #8]
   22020:	cmp	r7, r3
   22024:	movge	r3, #0
   22028:	movlt	r3, #1
   2202c:	cmp	r2, #0
   22030:	movne	r3, #0
   22034:	cmp	r3, #0
   22038:	bne	22074 <fputs@plt+0x10f2c>
   2203c:	cmp	r2, #0
   22040:	beq	22060 <fputs@plt+0x10f18>
   22044:	mov	r0, r6
   22048:	str	r2, [sp, #8]
   2204c:	bl	21920 <fputs@plt+0x107d8>
   22050:	ldr	r2, [sp, #16]
   22054:	mov	r3, #0
   22058:	str	r3, [r2]
   2205c:	ldr	r2, [sp, #8]
   22060:	mov	r0, r2
   22064:	ldr	r3, [sp, #12]
   22068:	strd	r8, [r3]
   2206c:	add	sp, sp, #36	; 0x24
   22070:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22074:	mov	r3, #56	; 0x38
   22078:	ldr	r5, [r6, #12]
   2207c:	mov	r0, fp
   22080:	strd	r8, [sp]
   22084:	mul	sl, r3, r7
   22088:	ldr	r2, [sp, #20]
   2208c:	add	r4, r5, sl
   22090:	mov	r1, r4
   22094:	bl	21a90 <fputs@plt+0x10948>
   22098:	subs	r2, r0, #0
   2209c:	bne	220e8 <fputs@plt+0x10fa0>
   220a0:	mov	r2, #0
   220a4:	mov	r3, #0
   220a8:	add	r1, sp, #24
   220ac:	mov	r0, r4
   220b0:	strd	r2, [sp, #24]
   220b4:	bl	1f858 <fputs@plt+0xe710>
   220b8:	ldr	r2, [r5, sl]
   220bc:	ldr	r1, [sp, #24]
   220c0:	ldr	r3, [r4, #4]
   220c4:	adds	r2, r2, r1
   220c8:	ldr	r1, [sp, #28]
   220cc:	adc	r3, r3, r1
   220d0:	strd	r2, [r4, #8]
   220d4:	subs	r2, r0, #0
   220d8:	bne	220e8 <fputs@plt+0x10fa0>
   220dc:	mov	r0, r4
   220e0:	bl	21bfc <fputs@plt+0x10ab4>
   220e4:	mov	r2, r0
   220e8:	add	r7, r7, #1
   220ec:	ldrd	r8, [r4, #8]
   220f0:	b	2201c <fputs@plt+0x10ed4>
   220f4:	mov	r2, #7
   220f8:	b	22044 <fputs@plt+0x10efc>
   220fc:	push	{r4, r5, r6, r7, r8, lr}
   22100:	mov	r4, r1
   22104:	mov	r6, #0
   22108:	mov	r7, r0
   2210c:	add	r5, r1, #64	; 0x40
   22110:	ldr	r0, [r1, #20]
   22114:	bl	21920 <fputs@plt+0x107d8>
   22118:	str	r6, [r4, #20]
   2211c:	ldrb	r3, [r4, #59]	; 0x3b
   22120:	cmp	r3, r6
   22124:	bgt	22160 <fputs@plt+0x11018>
   22128:	ldr	r3, [r4, #40]	; 0x28
   2212c:	cmp	r3, #0
   22130:	beq	221cc <fputs@plt+0x11084>
   22134:	mov	r5, #0
   22138:	mov	r0, r7
   2213c:	ldr	r1, [r4, #32]
   22140:	str	r5, [r4, #8]
   22144:	str	r5, [r4, #36]	; 0x24
   22148:	str	r5, [r4, #44]	; 0x2c
   2214c:	str	r5, [r4, #48]	; 0x30
   22150:	strb	r5, [r4, #56]	; 0x38
   22154:	bl	1c334 <fputs@plt+0xb1ec>
   22158:	str	r5, [r4, #32]
   2215c:	pop	{r4, r5, r6, r7, r8, pc}
   22160:	mov	r0, r7
   22164:	ldr	r1, [r5, #12]
   22168:	bl	1c334 <fputs@plt+0xb1ec>
   2216c:	ldr	r1, [r5, #16]
   22170:	cmp	r1, #0
   22174:	bne	221b8 <fputs@plt+0x11070>
   22178:	ldr	r0, [r5, #40]	; 0x28
   2217c:	cmp	r0, #0
   22180:	beq	22188 <fputs@plt+0x11040>
   22184:	bl	18434 <fputs@plt+0x72ec>
   22188:	ldr	r0, [r5, #56]	; 0x38
   2218c:	cmp	r0, #0
   22190:	beq	22198 <fputs@plt+0x11050>
   22194:	bl	18434 <fputs@plt+0x72ec>
   22198:	mov	r0, r5
   2219c:	mov	r2, #72	; 0x48
   221a0:	mov	r1, #0
   221a4:	add	r6, r6, #1
   221a8:	bl	10f20 <memset@plt>
   221ac:	add	r5, r5, #72	; 0x48
   221b0:	str	r4, [r5, #-64]	; 0xffffffc0
   221b4:	b	2211c <fputs@plt+0x10fd4>
   221b8:	ldr	r8, [r1, #4]
   221bc:	mov	r0, #0
   221c0:	bl	1c334 <fputs@plt+0xb1ec>
   221c4:	mov	r1, r8
   221c8:	b	22170 <fputs@plt+0x11028>
   221cc:	ldr	r1, [r4, #36]	; 0x24
   221d0:	cmp	r1, #0
   221d4:	beq	22134 <fputs@plt+0x10fec>
   221d8:	ldr	r5, [r1, #4]
   221dc:	mov	r0, #0
   221e0:	bl	1c334 <fputs@plt+0xb1ec>
   221e4:	mov	r1, r5
   221e8:	b	221d0 <fputs@plt+0x11088>
   221ec:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   221f0:	mov	r8, r1
   221f4:	mov	r6, r2
   221f8:	mov	r7, r0
   221fc:	ldr	r5, [r1]
   22200:	mov	r1, r2
   22204:	ldr	r2, [pc, #248]	; 22304 <fputs@plt+0x111bc>
   22208:	sub	r4, r1, r6
   2220c:	mov	r9, r1
   22210:	ldrb	ip, [r1], #1
   22214:	cmp	ip, #0
   22218:	beq	22240 <fputs@plt+0x110f8>
   2221c:	add	r0, r2, ip
   22220:	subs	r3, ip, #95	; 0x5f
   22224:	ldrb	r0, [r0, #320]	; 0x140
   22228:	movne	r3, #1
   2222c:	and	r0, r0, #6
   22230:	cmp	r0, #0
   22234:	movne	r3, #0
   22238:	cmp	r3, #0
   2223c:	beq	22208 <fputs@plt+0x110c0>
   22240:	ldrb	r3, [r6]
   22244:	add	r2, r2, r3
   22248:	ldrb	r3, [r2, #320]	; 0x140
   2224c:	tst	r3, #4
   22250:	beq	2229c <fputs@plt+0x11154>
   22254:	mov	r3, #34	; 0x22
   22258:	mov	r4, #1
   2225c:	strb	r3, [r7, r5]
   22260:	add	r5, r5, #1
   22264:	sub	r6, r6, #1
   22268:	ldrb	r3, [r6, #1]!
   2226c:	add	r2, r7, r5
   22270:	cmp	r3, #0
   22274:	bne	222e8 <fputs@plt+0x111a0>
   22278:	cmp	r4, #0
   2227c:	movne	r3, #34	; 0x22
   22280:	addne	r5, r5, #1
   22284:	strbne	r3, [r2]
   22288:	mov	r3, #0
   2228c:	strb	r3, [r7, r5]
   22290:	str	r5, [r8]
   22294:	add	sp, sp, #12
   22298:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2229c:	mov	r3, #27
   222a0:	cmp	r4, #1
   222a4:	str	r3, [sp, #4]
   222a8:	ble	222bc <fputs@plt+0x11174>
   222ac:	add	r2, sp, #4
   222b0:	mov	r1, r4
   222b4:	mov	r0, r6
   222b8:	bl	1a668 <fputs@plt+0x9520>
   222bc:	ldr	r3, [sp, #4]
   222c0:	cmp	r3, #27
   222c4:	bne	22254 <fputs@plt+0x1110c>
   222c8:	ldrb	r3, [r9]
   222cc:	clz	r4, r4
   222d0:	lsr	r4, r4, #5
   222d4:	cmp	r3, #0
   222d8:	movne	r4, #1
   222dc:	cmp	r4, #0
   222e0:	bne	22254 <fputs@plt+0x1110c>
   222e4:	b	22264 <fputs@plt+0x1111c>
   222e8:	add	r2, r5, #1
   222ec:	cmp	r3, #34	; 0x22
   222f0:	strb	r3, [r7, r5]
   222f4:	strbeq	r3, [r7, r2]
   222f8:	addeq	r2, r5, #2
   222fc:	mov	r5, r2
   22300:	b	22268 <fputs@plt+0x11120>
   22304:			; <UNDEFINED> instruction: 0x00072ab0
   22308:	push	{r4, r5, lr}
   2230c:	sub	sp, sp, #28
   22310:	ldr	r4, [r0, #140]	; 0x8c
   22314:	strd	r2, [sp, #8]
   22318:	asr	r5, r4, #31
   2231c:	cmp	r4, r2
   22320:	sbcs	r3, r5, r3
   22324:	blt	223ac <fputs@plt+0x11264>
   22328:	ldr	r3, [r1]
   2232c:	ldr	r3, [r3]
   22330:	cmp	r3, #2
   22334:	ble	223ac <fputs@plt+0x11264>
   22338:	mov	r3, #0
   2233c:	mov	r4, r1
   22340:	add	r2, sp, #20
   22344:	mov	r1, #6
   22348:	str	r3, [sp, #16]
   2234c:	mov	r3, #4096	; 0x1000
   22350:	mov	r0, r4
   22354:	str	r3, [sp, #20]
   22358:	bl	12c40 <fputs@plt+0x1af8>
   2235c:	add	r2, sp, #8
   22360:	mov	r1, #5
   22364:	mov	r0, r4
   22368:	bl	12c40 <fputs@plt+0x1af8>
   2236c:	add	r2, sp, #16
   22370:	ldr	r3, [r4]
   22374:	mov	r0, r4
   22378:	str	r2, [sp, #4]
   2237c:	ldr	r2, [sp, #8]
   22380:	str	r2, [sp]
   22384:	mov	r2, #0
   22388:	ldr	r1, [r3, #68]	; 0x44
   2238c:	mov	r3, #0
   22390:	blx	r1
   22394:	ldr	r3, [sp, #16]
   22398:	mov	r2, #0
   2239c:	mov	r0, r4
   223a0:	str	r3, [sp]
   223a4:	mov	r3, #0
   223a8:	bl	12c70 <fputs@plt+0x1b28>
   223ac:	add	sp, sp, #28
   223b0:	pop	{r4, r5, pc}
   223b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   223b8:	mov	r5, r0
   223bc:	sub	sp, sp, #28
   223c0:	mov	r9, r3
   223c4:	mov	r8, r2
   223c8:	ldr	r7, [r0]
   223cc:	ldr	r6, [sp, #56]	; 0x38
   223d0:	ldr	r0, [r7, #4]
   223d4:	asr	r1, r0, #31
   223d8:	bl	1eb64 <fputs@plt+0xda1c>
   223dc:	subs	r4, r0, #0
   223e0:	moveq	r3, #7
   223e4:	streq	r3, [sp, #12]
   223e8:	beq	2241c <fputs@plt+0x112d4>
   223ec:	add	r3, sp, #12
   223f0:	mov	r0, r7
   223f4:	mov	r2, r4
   223f8:	mov	r1, #0
   223fc:	str	r3, [sp]
   22400:	movw	r3, #4126	; 0x101e
   22404:	bl	12c7c <fputs@plt+0x1b34>
   22408:	subs	r7, r0, #0
   2240c:	beq	22428 <fputs@plt+0x112e0>
   22410:	mov	r0, r4
   22414:	bl	183dc <fputs@plt+0x7294>
   22418:	str	r7, [sp, #12]
   2241c:	ldr	r0, [sp, #12]
   22420:	add	sp, sp, #28
   22424:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22428:	ldr	r2, [pc, #64]	; 22470 <fputs@plt+0x11328>
   2242c:	mov	r3, #0
   22430:	mov	r1, #18
   22434:	mov	r0, r4
   22438:	str	r4, [r6]
   2243c:	str	r7, [sp, #12]
   22440:	strd	r2, [sp, #16]
   22444:	add	r2, sp, #16
   22448:	bl	12c40 <fputs@plt+0x1af8>
   2244c:	cmp	r8, #1
   22450:	sbcs	r3, r9, #0
   22454:	blt	2241c <fputs@plt+0x112d4>
   22458:	mov	r2, r8
   2245c:	mov	r3, r9
   22460:	ldr	r1, [r6]
   22464:	mov	r0, r5
   22468:	bl	22308 <fputs@plt+0x111c0>
   2246c:	b	2241c <fputs@plt+0x112d4>
   22470:	svcvc	0x00ff0000
   22474:	ldr	r3, [r1]
   22478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2247c:	mov	r9, r0
   22480:	sub	sp, sp, #36	; 0x24
   22484:	mov	r4, r1
   22488:	mov	r7, #0
   2248c:	str	r0, [r1, #4]
   22490:	str	r3, [sp, #12]
   22494:	ldr	r3, [sp, #12]
   22498:	cmp	r3, r7
   2249c:	bgt	224c4 <fputs@plt+0x1137c>
   224a0:	ldr	r6, [r4]
   224a4:	mov	r7, #56	; 0x38
   224a8:	mov	r8, #0
   224ac:	sub	r6, r6, #1
   224b0:	cmp	r6, #0
   224b4:	bgt	22590 <fputs@plt+0x11448>
   224b8:	ldr	r3, [r9, #12]
   224bc:	ldrb	r0, [r3, #11]
   224c0:	b	22540 <fputs@plt+0x113f8>
   224c4:	ldr	r8, [r4, #12]
   224c8:	mov	r3, #56	; 0x38
   224cc:	mla	r8, r3, r7, r8
   224d0:	ldr	r6, [r8, #48]	; 0x30
   224d4:	cmp	r6, #0
   224d8:	bne	224e4 <fputs@plt+0x1139c>
   224dc:	add	r7, r7, #1
   224e0:	b	22494 <fputs@plt+0x1134c>
   224e4:	ldr	r5, [r6]
   224e8:	ldr	r1, [r6, #4]
   224ec:	ldr	r3, [r5, #8]
   224f0:	mov	r0, r5
   224f4:	ldr	fp, [r3, #24]
   224f8:	bl	22474 <fputs@plt+0x1132c>
   224fc:	cmp	r0, #0
   22500:	bne	22540 <fputs@plt+0x113f8>
   22504:	ldr	r3, [r5, #56]	; 0x38
   22508:	ldr	sl, [r6, #16]
   2250c:	cmp	r3, #0
   22510:	beq	22548 <fputs@plt+0x11400>
   22514:	ldr	r3, [r5, #56]	; 0x38
   22518:	ldrd	r0, [r5, #64]	; 0x40
   2251c:	adds	r2, r0, sl
   22520:	str	r3, [r6, #48]	; 0x30
   22524:	adc	r3, r1, sl, asr #31
   22528:	strd	r0, [r6, #8]
   2252c:	mov	r0, r8
   22530:	strd	r2, [r5, #64]	; 0x40
   22534:	bl	21bfc <fputs@plt+0x10ab4>
   22538:	cmp	r0, #0
   2253c:	beq	224dc <fputs@plt+0x11394>
   22540:	add	sp, sp, #36	; 0x24
   22544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22548:	ldrd	r2, [r5, #64]	; 0x40
   2254c:	mov	r0, #202	; 0xca
   22550:	strd	r2, [sp, #16]
   22554:	bl	12e4c <fputs@plt+0x1d04>
   22558:	cmp	r0, #0
   2255c:	movwne	r0, #3338	; 0xd0a
   22560:	bne	22578 <fputs@plt+0x11430>
   22564:	add	r1, r5, #56	; 0x38
   22568:	mov	r0, fp
   2256c:	ldrd	r2, [sp, #16]
   22570:	str	r1, [sp]
   22574:	bl	223b4 <fputs@plt+0x1126c>
   22578:	mov	r2, #0
   2257c:	mov	r3, #0
   22580:	cmp	r0, #0
   22584:	strd	r2, [r5, #64]	; 0x40
   22588:	bne	22540 <fputs@plt+0x113f8>
   2258c:	b	22514 <fputs@plt+0x113cc>
   22590:	ldr	r5, [r4]
   22594:	add	r5, r5, r5, lsr #31
   22598:	asr	r5, r5, #1
   2259c:	cmp	r6, r5
   225a0:	ldrlt	r3, [r4, #8]
   225a4:	subge	r5, r6, r5
   225a8:	lslge	r5, r5, #1
   225ac:	addge	sl, r5, #1
   225b0:	ldrlt	r5, [r3, r6, lsl #3]
   225b4:	addlt	r3, r3, r6, lsl #3
   225b8:	ldrlt	sl, [r3, #4]
   225bc:	ldr	r3, [r4, #12]
   225c0:	mla	r2, r7, r5, r3
   225c4:	ldr	r1, [r2, #24]
   225c8:	cmp	r1, #0
   225cc:	beq	22618 <fputs@plt+0x114d0>
   225d0:	mla	r3, r7, sl, r3
   225d4:	ldr	r1, [r3, #24]
   225d8:	cmp	r1, #0
   225dc:	moveq	sl, r5
   225e0:	beq	22618 <fputs@plt+0x114d0>
   225e4:	ldr	r1, [r3, #20]
   225e8:	str	r8, [sp, #28]
   225ec:	ldr	r0, [r4, #4]
   225f0:	str	r1, [sp, #4]
   225f4:	add	r1, sp, #28
   225f8:	ldr	r3, [r3, #32]
   225fc:	str	r3, [sp]
   22600:	ldr	r3, [r2, #20]
   22604:	ldr	fp, [r0, #32]
   22608:	ldr	r2, [r2, #32]
   2260c:	blx	fp
   22610:	cmp	r0, #0
   22614:	movle	sl, r5
   22618:	ldr	r3, [r4, #8]
   2261c:	str	sl, [r3, r6, lsl #2]
   22620:	sub	r6, r6, #1
   22624:	b	224b0 <fputs@plt+0x11368>
   22628:	ldr	r3, [r0, #8]
   2262c:	mov	r2, #40	; 0x28
   22630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22634:	sub	sp, sp, #52	; 0x34
   22638:	mov	r4, r0
   2263c:	mov	r6, r1
   22640:	add	r0, sp, #8
   22644:	mov	r1, #0
   22648:	ldr	r5, [r3, #24]
   2264c:	bl	10f20 <memset@plt>
   22650:	ldr	r3, [r4, #40]	; 0x28
   22654:	cmp	r3, #0
   22658:	beq	2269c <fputs@plt+0x11554>
   2265c:	ldr	r3, [r6, #8]
   22660:	ldrd	r0, [r4, #48]	; 0x30
   22664:	adds	r8, r0, r3
   22668:	mov	r0, r5
   2266c:	adc	r9, r1, r3, asr #31
   22670:	adds	r2, r8, #9
   22674:	ldr	r1, [r4, #40]	; 0x28
   22678:	adc	r3, r9, #0
   2267c:	bl	22308 <fputs@plt+0x111c0>
   22680:	mov	r1, r6
   22684:	mov	r0, r4
   22688:	bl	1ebac <fputs@plt+0xda64>
   2268c:	cmp	r0, #0
   22690:	beq	226d4 <fputs@plt+0x1158c>
   22694:	add	sp, sp, #52	; 0x34
   22698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2269c:	mov	r0, #202	; 0xca
   226a0:	bl	12e4c <fputs@plt+0x1d04>
   226a4:	cmp	r0, #0
   226a8:	movwne	r0, #3338	; 0xd0a
   226ac:	bne	22694 <fputs@plt+0x1154c>
   226b0:	add	r3, r4, #40	; 0x28
   226b4:	mov	r2, #0
   226b8:	mov	r0, r5
   226bc:	str	r3, [sp]
   226c0:	mov	r3, #0
   226c4:	bl	223b4 <fputs@plt+0x1126c>
   226c8:	cmp	r0, #0
   226cc:	beq	2265c <fputs@plt+0x11514>
   226d0:	b	22694 <fputs@plt+0x1154c>
   226d4:	ldr	r3, [r4, #8]
   226d8:	mov	r1, r0
   226dc:	mov	r2, #40	; 0x28
   226e0:	add	r0, sp, #8
   226e4:	ldr	r9, [r4, #40]	; 0x28
   226e8:	ldr	r5, [r4, #48]	; 0x30
   226ec:	ldr	r8, [r3, #12]
   226f0:	ldr	r7, [r4, #52]	; 0x34
   226f4:	bl	10f20 <memset@plt>
   226f8:	asr	fp, r8, #31
   226fc:	mov	r0, r8
   22700:	mov	r1, fp
   22704:	bl	1d128 <fputs@plt+0xbfe0>
   22708:	cmp	r0, #0
   2270c:	str	r0, [sp, #12]
   22710:	moveq	r3, #7
   22714:	streq	r3, [sp, #8]
   22718:	beq	22750 <fputs@plt+0x11608>
   2271c:	mov	r0, r5
   22720:	mov	r1, r7
   22724:	mov	r2, r8
   22728:	mov	r3, fp
   2272c:	bl	6fac8 <fputs@plt+0x5e980>
   22730:	subs	r5, r5, r2
   22734:	str	r8, [sp, #16]
   22738:	sbc	r7, r7, r3
   2273c:	str	r2, [sp, #20]
   22740:	str	r2, [sp, #24]
   22744:	str	r5, [sp, #32]
   22748:	str	r7, [sp, #36]	; 0x24
   2274c:	str	r9, [sp, #40]	; 0x28
   22750:	ldr	r3, [r4, #28]
   22754:	add	r0, sp, #8
   22758:	ldr	r2, [r6, #8]
   2275c:	add	r3, r3, #1
   22760:	str	r3, [r4, #28]
   22764:	asr	r3, r2, #31
   22768:	bl	1873c <fputs@plt+0x75f4>
   2276c:	ldr	r5, [r6]
   22770:	cmp	r5, #0
   22774:	bne	2278c <fputs@plt+0x11644>
   22778:	add	r1, r4, #48	; 0x30
   2277c:	add	r0, sp, #8
   22780:	str	r5, [r6]
   22784:	bl	18550 <fputs@plt+0x7408>
   22788:	b	22694 <fputs@plt+0x1154c>
   2278c:	ldm	r5, {r2, r7}
   22790:	add	r0, sp, #8
   22794:	asr	r3, r2, #31
   22798:	bl	1873c <fputs@plt+0x75f4>
   2279c:	mov	r1, r5
   227a0:	add	r0, sp, #8
   227a4:	ldr	r2, [r1], #8
   227a8:	bl	171e4 <fputs@plt+0x609c>
   227ac:	ldr	r3, [r6, #4]
   227b0:	cmp	r3, #0
   227b4:	bne	227c0 <fputs@plt+0x11678>
   227b8:	mov	r0, r5
   227bc:	bl	183dc <fputs@plt+0x7294>
   227c0:	mov	r5, r7
   227c4:	b	22770 <fputs@plt+0x11628>
   227c8:	ldrb	r3, [r0, #17]
   227cc:	cmp	r3, #1
   227d0:	bhi	227e0 <fputs@plt+0x11698>
   227d4:	ldrb	r3, [r0, #18]
   227d8:	cmp	r3, #1
   227dc:	bls	22b04 <fputs@plt+0x119bc>
   227e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   227e4:	mov	r4, r0
   227e8:	sub	sp, sp, #20
   227ec:	mov	r6, r2
   227f0:	mov	r5, r1
   227f4:	bl	184d8 <fputs@plt+0x7390>
   227f8:	ldr	r0, [r4, #68]	; 0x44
   227fc:	ldr	r3, [r0]
   22800:	cmp	r3, #0
   22804:	bne	228d8 <fputs@plt+0x11790>
   22808:	mov	r5, #0
   2280c:	mov	r8, #0
   22810:	ldr	r0, [r4, #60]	; 0x3c
   22814:	and	r6, r6, #1
   22818:	bl	1849c <fputs@plt+0x7354>
   2281c:	str	r8, [r4, #48]	; 0x30
   22820:	str	r8, [r4, #60]	; 0x3c
   22824:	ldr	r0, [r4, #212]	; 0xd4
   22828:	bl	18bf8 <fputs@plt+0x7ab0>
   2282c:	ldr	r1, [r4, #28]
   22830:	ldr	r0, [r4, #212]	; 0xd4
   22834:	bl	1b238 <fputs@plt+0xa0f0>
   22838:	ldr	r7, [r4, #216]	; 0xd8
   2283c:	cmp	r7, r8
   22840:	beq	22a60 <fputs@plt+0x11918>
   22844:	ldrb	r3, [r7, #44]	; 0x2c
   22848:	cmp	r3, r8
   2284c:	beq	2286c <fputs@plt+0x11724>
   22850:	mov	r2, #1
   22854:	mov	r1, r8
   22858:	mov	r0, r7
   2285c:	bl	19174 <fputs@plt+0x802c>
   22860:	strb	r8, [r7, #44]	; 0x2c
   22864:	strb	r8, [r7, #47]	; 0x2f
   22868:	str	r8, [r7, #104]	; 0x68
   2286c:	cmp	r5, #0
   22870:	movne	r6, #0
   22874:	cmp	r6, #0
   22878:	beq	228a8 <fputs@plt+0x11760>
   2287c:	ldr	r0, [r4, #64]	; 0x40
   22880:	ldr	r3, [r0]
   22884:	cmp	r3, #0
   22888:	beq	228a4 <fputs@plt+0x1175c>
   2288c:	mov	r2, #0
   22890:	mov	r1, #22
   22894:	bl	12c34 <fputs@plt+0x1aec>
   22898:	cmp	r0, #12
   2289c:	mov	r5, r0
   228a0:	bne	228a8 <fputs@plt+0x11760>
   228a4:	mov	r5, #0
   228a8:	ldrb	r6, [r4, #4]
   228ac:	cmp	r6, #0
   228b0:	beq	22a98 <fputs@plt+0x11950>
   228b4:	mov	r0, #0
   228b8:	mov	r3, #1
   228bc:	strb	r3, [r4, #17]
   228c0:	mov	r3, #0
   228c4:	cmp	r5, r3
   228c8:	movne	r0, r5
   228cc:	strb	r3, [r4, #20]
   228d0:	add	sp, sp, #20
   228d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   228d8:	ldr	r2, [pc, #556]	; 22b0c <fputs@plt+0x119c4>
   228dc:	cmp	r3, r2
   228e0:	bne	228ec <fputs@plt+0x117a4>
   228e4:	bl	12bc8 <fputs@plt+0x1a80>
   228e8:	b	22808 <fputs@plt+0x116c0>
   228ec:	ldrb	r3, [r4, #5]
   228f0:	cmp	r3, #3
   228f4:	bne	2294c <fputs@plt+0x11804>
   228f8:	ldrd	r2, [r4, #80]	; 0x50
   228fc:	orrs	r3, r2, r3
   22900:	bne	2290c <fputs@plt+0x117c4>
   22904:	mov	r5, #0
   22908:	b	2293c <fputs@plt+0x117f4>
   2290c:	mov	r2, #0
   22910:	mov	r3, #0
   22914:	bl	12c10 <fputs@plt+0x1ac8>
   22918:	subs	r5, r0, #0
   2291c:	bne	2293c <fputs@plt+0x117f4>
   22920:	ldrb	r3, [r4, #8]
   22924:	cmp	r3, #0
   22928:	beq	22904 <fputs@plt+0x117bc>
   2292c:	ldrb	r1, [r4, #12]
   22930:	ldr	r0, [r4, #68]	; 0x44
   22934:	bl	12c1c <fputs@plt+0x1ad4>
   22938:	mov	r5, r0
   2293c:	mov	r2, #0
   22940:	mov	r3, #0
   22944:	strd	r2, [r4, #80]	; 0x50
   22948:	b	2280c <fputs@plt+0x116c4>
   2294c:	cmp	r3, #1
   22950:	beq	22964 <fputs@plt+0x1181c>
   22954:	ldrb	r2, [r4, #4]
   22958:	cmp	r2, #0
   2295c:	cmpne	r3, #5
   22960:	beq	22a38 <fputs@plt+0x118f0>
   22964:	ldrd	r2, [r4, #80]	; 0x50
   22968:	orrs	r3, r2, r3
   2296c:	beq	22904 <fputs@plt+0x117bc>
   22970:	ldrd	r8, [r4, #168]	; 0xa8
   22974:	mov	r2, #0
   22978:	orrs	r3, r8, r9
   2297c:	moveq	r3, #1
   22980:	movne	r3, #0
   22984:	cmp	r5, #0
   22988:	moveq	r1, r3
   2298c:	movne	r1, #1
   22990:	cmp	r1, #0
   22994:	mov	r3, #0
   22998:	beq	22a24 <fputs@plt+0x118dc>
   2299c:	bl	12c10 <fputs@plt+0x1ac8>
   229a0:	cmp	r0, #0
   229a4:	mov	r5, r0
   229a8:	bne	229cc <fputs@plt+0x11884>
   229ac:	ldrb	r3, [r4, #7]
   229b0:	cmp	r3, #0
   229b4:	bne	229cc <fputs@plt+0x11884>
   229b8:	ldrb	r1, [r4, #12]
   229bc:	ldr	r0, [r4, #68]	; 0x44
   229c0:	orr	r1, r1, #16
   229c4:	bl	12c1c <fputs@plt+0x1ad4>
   229c8:	mov	r5, r0
   229cc:	cmp	r8, #1
   229d0:	sbcs	r3, r9, #0
   229d4:	movge	r3, #1
   229d8:	movlt	r3, #0
   229dc:	cmp	r5, #0
   229e0:	movne	r3, #0
   229e4:	cmp	r3, #0
   229e8:	beq	2293c <fputs@plt+0x117f4>
   229ec:	add	r1, sp, #8
   229f0:	ldr	r0, [r4, #68]	; 0x44
   229f4:	bl	12c28 <fputs@plt+0x1ae0>
   229f8:	subs	r5, r0, #0
   229fc:	bne	2293c <fputs@plt+0x117f4>
   22a00:	ldrd	r2, [sp, #8]
   22a04:	cmp	r8, r2
   22a08:	sbcs	r3, r9, r3
   22a0c:	bge	2293c <fputs@plt+0x117f4>
   22a10:	mov	r2, r8
   22a14:	mov	r3, r9
   22a18:	ldr	r0, [r4, #68]	; 0x44
   22a1c:	bl	12c10 <fputs@plt+0x1ac8>
   22a20:	b	22938 <fputs@plt+0x117f0>
   22a24:	ldr	r1, [pc, #228]	; 22b10 <fputs@plt+0x119c8>
   22a28:	strd	r2, [sp]
   22a2c:	mov	r2, #28
   22a30:	bl	12c04 <fputs@plt+0x1abc>
   22a34:	b	229a0 <fputs@plt+0x11858>
   22a38:	ldrb	r5, [r4, #13]
   22a3c:	bl	12bc8 <fputs@plt+0x1a80>
   22a40:	cmp	r5, #0
   22a44:	bne	22808 <fputs@plt+0x116c0>
   22a48:	ldrb	r2, [r4, #9]
   22a4c:	ldr	r0, [r4]
   22a50:	ldr	r1, [r4, #180]	; 0xb4
   22a54:	bl	12c94 <fputs@plt+0x1b4c>
   22a58:	mov	r5, r0
   22a5c:	b	2280c <fputs@plt+0x116c4>
   22a60:	cmp	r5, #0
   22a64:	moveq	r3, r6
   22a68:	movne	r3, #0
   22a6c:	cmp	r3, #0
   22a70:	beq	2286c <fputs@plt+0x11724>
   22a74:	ldr	r1, [r4, #28]
   22a78:	ldr	r3, [r4, #36]	; 0x24
   22a7c:	cmp	r3, r1
   22a80:	movls	r5, r7
   22a84:	bls	2286c <fputs@plt+0x11724>
   22a88:	mov	r0, r4
   22a8c:	bl	16940 <fputs@plt+0x57f8>
   22a90:	mov	r5, r0
   22a94:	b	2286c <fputs@plt+0x11724>
   22a98:	ldr	r7, [r4, #216]	; 0xd8
   22a9c:	cmp	r7, #0
   22aa0:	bne	22abc <fputs@plt+0x11974>
   22aa4:	mov	r1, #1
   22aa8:	mov	r0, r4
   22aac:	bl	14598 <fputs@plt+0x3450>
   22ab0:	mov	r3, #0
   22ab4:	strb	r3, [r4, #19]
   22ab8:	b	228b8 <fputs@plt+0x11770>
   22abc:	ldrb	r3, [r7, #43]	; 0x2b
   22ac0:	cmp	r3, #0
   22ac4:	beq	228b4 <fputs@plt+0x1176c>
   22ac8:	ldrsh	r1, [r7, #40]	; 0x28
   22acc:	mov	r3, #6
   22ad0:	mov	r2, #1
   22ad4:	strb	r6, [r7, #43]	; 0x2b
   22ad8:	ldr	r0, [r7, #4]
   22adc:	add	r1, r1, #3
   22ae0:	bl	12c58 <fputs@plt+0x1b10>
   22ae4:	cmp	r0, #0
   22ae8:	movne	r3, #1
   22aec:	strbne	r3, [r7, #43]	; 0x2b
   22af0:	bne	228b4 <fputs@plt+0x1176c>
   22af4:	ldrb	r3, [r7, #43]	; 0x2b
   22af8:	cmp	r3, #0
   22afc:	beq	22aa4 <fputs@plt+0x1195c>
   22b00:	b	228b4 <fputs@plt+0x1176c>
   22b04:	mov	r0, #0
   22b08:	bx	lr
   22b0c:	andeq	r2, r7, r8, lsl #29
   22b10:	andeq	r3, r7, r0, asr r6
   22b14:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   22b18:	subs	r4, r1, #0
   22b1c:	beq	22b80 <fputs@plt+0x11a38>
   22b20:	mov	r7, r3
   22b24:	mov	r5, r0
   22b28:	ldrb	r3, [r4]
   22b2c:	mov	r6, r2
   22b30:	cmp	r3, #152	; 0x98
   22b34:	bne	22b8c <fputs@plt+0x11a44>
   22b38:	ldr	r3, [r4, #28]
   22b3c:	cmp	r3, r2
   22b40:	bne	22b8c <fputs@plt+0x11a44>
   22b44:	ldrsh	r3, [r4, #32]
   22b48:	cmp	r3, #0
   22b4c:	movlt	r3, #101	; 0x65
   22b50:	strblt	r3, [r4]
   22b54:	blt	22b80 <fputs@plt+0x11a38>
   22b58:	ldr	r1, [r7, #4]
   22b5c:	add	r3, r3, r3, lsl #2
   22b60:	mov	r2, #0
   22b64:	ldr	r1, [r1, r3, lsl #2]
   22b68:	bl	20ef8 <fputs@plt+0xfdb0>
   22b6c:	mov	r6, r0
   22b70:	mov	r1, r4
   22b74:	mov	r0, r5
   22b78:	mov	r4, r6
   22b7c:	bl	200a0 <fputs@plt+0xef58>
   22b80:	mov	r0, r4
   22b84:	add	sp, sp, #12
   22b88:	pop	{r4, r5, r6, r7, pc}
   22b8c:	mov	r3, r7
   22b90:	mov	r2, r6
   22b94:	ldr	r1, [r4, #12]
   22b98:	mov	r0, r5
   22b9c:	bl	22b14 <fputs@plt+0x119cc>
   22ba0:	mov	r3, r7
   22ba4:	mov	r2, r6
   22ba8:	str	r0, [r4, #12]
   22bac:	mov	r0, r5
   22bb0:	ldr	r1, [r4, #16]
   22bb4:	bl	22b14 <fputs@plt+0x119cc>
   22bb8:	ldr	r3, [r4, #4]
   22bbc:	str	r0, [r4, #16]
   22bc0:	ldr	r1, [r4, #20]
   22bc4:	tst	r3, #2048	; 0x800
   22bc8:	beq	22bf0 <fputs@plt+0x11aa8>
   22bcc:	cmp	r1, #0
   22bd0:	beq	22b80 <fputs@plt+0x11a38>
   22bd4:	mov	r3, #1
   22bd8:	mov	r2, r6
   22bdc:	mov	r0, r5
   22be0:	str	r3, [sp]
   22be4:	mov	r3, r7
   22be8:	bl	22c64 <fputs@plt+0x11b1c>
   22bec:	b	22b80 <fputs@plt+0x11a38>
   22bf0:	cmp	r1, #0
   22bf4:	beq	22b80 <fputs@plt+0x11a38>
   22bf8:	mov	r3, r7
   22bfc:	mov	r2, r6
   22c00:	mov	r0, r5
   22c04:	bl	22c0c <fputs@plt+0x11ac4>
   22c08:	b	22b80 <fputs@plt+0x11a38>
   22c0c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c10:	mov	r8, r0
   22c14:	mov	r5, r1
   22c18:	mov	r9, r2
   22c1c:	mov	sl, r3
   22c20:	mov	r4, #0
   22c24:	mov	fp, #20
   22c28:	ldr	r3, [r5]
   22c2c:	cmp	r4, r3
   22c30:	blt	22c3c <fputs@plt+0x11af4>
   22c34:	add	sp, sp, #4
   22c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c3c:	ldr	r7, [r5, #4]
   22c40:	mul	r6, fp, r4
   22c44:	mov	r3, sl
   22c48:	mov	r2, r9
   22c4c:	mov	r0, r8
   22c50:	add	r4, r4, #1
   22c54:	ldr	r1, [r7, r6]
   22c58:	bl	22b14 <fputs@plt+0x119cc>
   22c5c:	str	r0, [r7, r6]
   22c60:	b	22c28 <fputs@plt+0x11ae0>
   22c64:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c68:	mov	r5, r0
   22c6c:	mov	r4, r1
   22c70:	mov	r6, r2
   22c74:	mov	r7, r3
   22c78:	mov	fp, #1
   22c7c:	ldr	sl, [sp, #48]	; 0x30
   22c80:	ldr	r1, [r4]
   22c84:	cmp	r1, #0
   22c88:	beq	22c9c <fputs@plt+0x11b54>
   22c8c:	mov	r3, r7
   22c90:	mov	r2, r6
   22c94:	mov	r0, r5
   22c98:	bl	22c0c <fputs@plt+0x11ac4>
   22c9c:	ldr	r1, [r4, #36]	; 0x24
   22ca0:	cmp	r1, #0
   22ca4:	beq	22cb8 <fputs@plt+0x11b70>
   22ca8:	mov	r3, r7
   22cac:	mov	r2, r6
   22cb0:	mov	r0, r5
   22cb4:	bl	22c0c <fputs@plt+0x11ac4>
   22cb8:	ldr	r1, [r4, #44]	; 0x2c
   22cbc:	cmp	r1, #0
   22cc0:	beq	22cd4 <fputs@plt+0x11b8c>
   22cc4:	mov	r3, r7
   22cc8:	mov	r2, r6
   22ccc:	mov	r0, r5
   22cd0:	bl	22c0c <fputs@plt+0x11ac4>
   22cd4:	mov	r3, r7
   22cd8:	mov	r2, r6
   22cdc:	ldr	r1, [r4, #40]	; 0x28
   22ce0:	mov	r0, r5
   22ce4:	bl	22b14 <fputs@plt+0x119cc>
   22ce8:	mov	r3, r7
   22cec:	mov	r2, r6
   22cf0:	str	r0, [r4, #40]	; 0x28
   22cf4:	mov	r0, r5
   22cf8:	ldr	r1, [r4, #32]
   22cfc:	bl	22b14 <fputs@plt+0x119cc>
   22d00:	ldr	r8, [r4, #28]
   22d04:	ldr	r9, [r8], #8
   22d08:	str	r0, [r4, #32]
   22d0c:	cmp	r9, #0
   22d10:	bgt	22d30 <fputs@plt+0x11be8>
   22d14:	cmp	sl, #0
   22d18:	beq	22d28 <fputs@plt+0x11be0>
   22d1c:	ldr	r4, [r4, #48]	; 0x30
   22d20:	cmp	r4, #0
   22d24:	bne	22c80 <fputs@plt+0x11b38>
   22d28:	add	sp, sp, #12
   22d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d30:	ldr	r1, [r8, #20]
   22d34:	cmp	r1, #0
   22d38:	beq	22d50 <fputs@plt+0x11c08>
   22d3c:	mov	r3, r7
   22d40:	mov	r2, r6
   22d44:	str	fp, [sp]
   22d48:	mov	r0, r5
   22d4c:	bl	22c64 <fputs@plt+0x11b1c>
   22d50:	ldrb	r3, [r8, #37]	; 0x25
   22d54:	tst	r3, #4
   22d58:	beq	22d78 <fputs@plt+0x11c30>
   22d5c:	ldr	r1, [r8, #64]	; 0x40
   22d60:	cmp	r1, #0
   22d64:	beq	22d78 <fputs@plt+0x11c30>
   22d68:	mov	r3, r7
   22d6c:	mov	r2, r6
   22d70:	mov	r0, r5
   22d74:	bl	22c0c <fputs@plt+0x11ac4>
   22d78:	sub	r9, r9, #1
   22d7c:	add	r8, r8, #72	; 0x48
   22d80:	b	22d0c <fputs@plt+0x11bc4>
   22d84:	push	{r4, r5, r6, r7, r8, lr}
   22d88:	subs	r6, r2, #0
   22d8c:	beq	22db8 <fputs@plt+0x11c70>
   22d90:	mov	r8, r3
   22d94:	movw	r2, #8200	; 0x2008
   22d98:	ldr	r3, [r1, #8]
   22d9c:	mov	r5, r1
   22da0:	tst	r2, r3
   22da4:	bne	22db8 <fputs@plt+0x11c70>
   22da8:	ldr	r4, [r1, #56]	; 0x38
   22dac:	cmp	r4, #0
   22db0:	moveq	r7, r0
   22db4:	beq	22ddc <fputs@plt+0x11c94>
   22db8:	mov	r4, #0
   22dbc:	b	22e54 <fputs@plt+0x11d0c>
   22dc0:	mov	r3, r8
   22dc4:	mov	r1, r5
   22dc8:	ldr	r2, [r6, #16]
   22dcc:	mov	r0, r7
   22dd0:	bl	22d84 <fputs@plt+0x11c3c>
   22dd4:	ldr	r6, [r6, #12]
   22dd8:	add	r4, r4, r0
   22ddc:	ldrb	r3, [r6]
   22de0:	cmp	r3, #72	; 0x48
   22de4:	beq	22dc0 <fputs@plt+0x11c78>
   22de8:	ldr	r3, [r6, #4]
   22dec:	tst	r3, #1
   22df0:	bne	22db8 <fputs@plt+0x11c70>
   22df4:	mov	r2, r8
   22df8:	mov	r1, #3
   22dfc:	mov	r0, r6
   22e00:	bl	19888 <fputs@plt+0x8740>
   22e04:	cmp	r0, #0
   22e08:	beq	22e54 <fputs@plt+0x11d0c>
   22e0c:	add	r4, r4, #1
   22e10:	mov	r2, #0
   22e14:	mov	r1, r6
   22e18:	mov	r0, r7
   22e1c:	bl	20ef8 <fputs@plt+0xfdb0>
   22e20:	mov	r1, r0
   22e24:	mov	r2, r8
   22e28:	ldr	r3, [r5]
   22e2c:	mov	r0, r7
   22e30:	bl	22b14 <fputs@plt+0x119cc>
   22e34:	mov	r2, r0
   22e38:	mov	r0, r7
   22e3c:	ldr	r1, [r5, #32]
   22e40:	bl	20490 <fputs@plt+0xf348>
   22e44:	str	r0, [r5, #32]
   22e48:	ldr	r5, [r5, #48]	; 0x30
   22e4c:	cmp	r5, #0
   22e50:	bne	22e10 <fputs@plt+0x11cc8>
   22e54:	mov	r0, r4
   22e58:	pop	{r4, r5, r6, r7, r8, pc}
   22e5c:	cmp	r2, #1
   22e60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22e64:	ldr	r7, [r0]
   22e68:	ldr	lr, [r0, #40]	; 0x28
   22e6c:	bne	22ed8 <fputs@plt+0x11d90>
   22e70:	ldr	r5, [r0, #36]	; 0x24
   22e74:	ldr	r3, [r7, #12]
   22e78:	sub	ip, lr, r5
   22e7c:	cmp	r3, ip
   22e80:	bhi	22e90 <fputs@plt+0x11d48>
   22e84:	mov	r6, #0
   22e88:	mov	r0, r6
   22e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22e90:	ldr	r3, [r0, #28]
   22e94:	cmp	r3, ip
   22e98:	bls	22e84 <fputs@plt+0x11d3c>
   22e9c:	ldr	r3, [pc, #716]	; 23170 <fputs@plt+0x12028>
   22ea0:	ldr	r4, [r3, #180]	; 0xb4
   22ea4:	cmp	r4, #0
   22ea8:	mov	r4, r3
   22eac:	beq	22ec8 <fputs@plt+0x11d80>
   22eb0:	ldmib	r0, {r6, r8}
   22eb4:	add	r8, r6, r8
   22eb8:	ldr	r6, [r3, #176]	; 0xb0
   22ebc:	cmp	r8, r6
   22ec0:	ldrle	r3, [r3, #208]	; 0xd0
   22ec4:	ble	22ecc <fputs@plt+0x11d84>
   22ec8:	ldr	r3, [r4, #244]	; 0xf4
   22ecc:	cmp	r3, #0
   22ed0:	cmpne	r5, ip
   22ed4:	bcc	22e84 <fputs@plt+0x11d3c>
   22ed8:	ldr	r3, [r0, #44]	; 0x2c
   22edc:	mov	r5, r2
   22ee0:	mov	r4, r1
   22ee4:	mov	r8, r0
   22ee8:	cmp	lr, r3
   22eec:	bcc	22ef4 <fputs@plt+0x11dac>
   22ef0:	bl	1ed6c <fputs@plt+0xdc24>
   22ef4:	ldr	r3, [r8, #16]
   22ef8:	cmp	r3, #0
   22efc:	beq	22f8c <fputs@plt+0x11e44>
   22f00:	ldr	r6, [r7, #48]	; 0x30
   22f04:	ldrb	r3, [r6, #14]
   22f08:	cmp	r3, #0
   22f0c:	bne	22f8c <fputs@plt+0x11e44>
   22f10:	ldr	r2, [r8, #24]
   22f14:	ldr	r3, [r8, #40]	; 0x28
   22f18:	add	r3, r3, #1
   22f1c:	cmp	r3, r2
   22f20:	bcs	22f5c <fputs@plt+0x11e14>
   22f24:	ldr	r3, [pc, #580]	; 23170 <fputs@plt+0x12028>
   22f28:	ldr	r2, [r3, #180]	; 0xb4
   22f2c:	cmp	r2, #0
   22f30:	mov	r2, r3
   22f34:	beq	22f50 <fputs@plt+0x11e08>
   22f38:	ldmib	r8, {r0, r1}
   22f3c:	add	r0, r0, r1
   22f40:	ldr	r1, [r3, #176]	; 0xb0
   22f44:	cmp	r0, r1
   22f48:	ldrle	r3, [r3, #208]	; 0xd0
   22f4c:	ble	22f54 <fputs@plt+0x11e0c>
   22f50:	ldr	r3, [r2, #244]	; 0xf4
   22f54:	cmp	r3, #0
   22f58:	beq	22f8c <fputs@plt+0x11e44>
   22f5c:	mov	r1, #0
   22f60:	mov	r0, r6
   22f64:	bl	18ce4 <fputs@plt+0x7b9c>
   22f68:	mov	r0, r6
   22f6c:	bl	14364 <fputs@plt+0x321c>
   22f70:	ldr	r3, [r6, #20]
   22f74:	ldr	r2, [r8, #12]
   22f78:	ldr	r1, [r3, #12]
   22f7c:	cmp	r1, r2
   22f80:	beq	22fc8 <fputs@plt+0x11e80>
   22f84:	mov	r0, r6
   22f88:	bl	18ca0 <fputs@plt+0x7b58>
   22f8c:	ldr	r3, [r8, #52]	; 0x34
   22f90:	cmp	r3, #0
   22f94:	beq	23040 <fputs@plt+0x11ef8>
   22f98:	ldr	r6, [r8, #52]	; 0x34
   22f9c:	ldr	r3, [r6, #16]
   22fa0:	str	r3, [r8, #52]	; 0x34
   22fa4:	mov	r3, #0
   22fa8:	str	r3, [r6, #16]
   22fac:	ldr	r3, [r8, #16]
   22fb0:	cmp	r3, #0
   22fb4:	ldrne	r2, [r8]
   22fb8:	ldrne	r3, [r2, #16]
   22fbc:	addne	r3, r3, #1
   22fc0:	strne	r3, [r2, #16]
   22fc4:	b	22fe0 <fputs@plt+0x11e98>
   22fc8:	ldr	r3, [r3, #16]
   22fcc:	ldr	r2, [r8, #16]
   22fd0:	sub	r2, r3, r2
   22fd4:	ldr	r3, [r7, #16]
   22fd8:	sub	r3, r3, r2
   22fdc:	str	r3, [r7, #16]
   22fe0:	ldr	r2, [r8, #44]	; 0x2c
   22fe4:	mov	r1, #1
   22fe8:	udiv	r3, r4, r2
   22fec:	mls	r3, r2, r3, r4
   22ff0:	ldr	r2, [r8, #40]	; 0x28
   22ff4:	add	r2, r2, #1
   22ff8:	str	r2, [r8, #40]	; 0x28
   22ffc:	ldr	r2, [r8, #48]	; 0x30
   23000:	str	r4, [r6, #8]
   23004:	ldr	r2, [r2, r3, lsl #2]
   23008:	strb	r1, [r6, #12]
   2300c:	ldr	r1, [r6, #4]
   23010:	str	r2, [r6, #16]
   23014:	mov	r2, #0
   23018:	str	r8, [r6, #20]
   2301c:	str	r2, [r6, #24]
   23020:	str	r2, [r6, #28]
   23024:	str	r2, [r1]
   23028:	ldr	r2, [r8, #48]	; 0x30
   2302c:	str	r6, [r2, r3, lsl #2]
   23030:	ldr	r3, [r8, #32]
   23034:	cmp	r3, r4
   23038:	strcc	r4, [r8, #32]
   2303c:	b	22e88 <fputs@plt+0x11d40>
   23040:	ldr	r3, [r8, #40]	; 0x28
   23044:	cmp	r3, #0
   23048:	bne	230c8 <fputs@plt+0x11f80>
   2304c:	ldr	r6, [pc, #284]	; 23170 <fputs@plt+0x12028>
   23050:	ldr	r3, [r6, #172]	; 0xac
   23054:	cmp	r3, #0
   23058:	beq	230c8 <fputs@plt+0x11f80>
   2305c:	ldr	r3, [r8, #24]
   23060:	cmp	r3, #2
   23064:	bls	230c8 <fputs@plt+0x11f80>
   23068:	bl	12d04 <fputs@plt+0x1bbc>
   2306c:	ldr	r0, [r6, #172]	; 0xac
   23070:	ldr	lr, [r8, #12]
   23074:	ldr	ip, [r8, #24]
   23078:	cmp	r0, #0
   2307c:	ldrle	r3, [pc, #240]	; 23174 <fputs@plt+0x1202c>
   23080:	asr	r7, lr, #31
   23084:	smullgt	r0, r1, r0, lr
   23088:	smullle	r0, r1, r0, r3
   2308c:	umull	r2, r3, lr, ip
   23090:	mla	r3, ip, r7, r3
   23094:	cmp	r2, r0
   23098:	sbcs	r3, r3, r1
   2309c:	movlt	r1, #0
   230a0:	mullt	r0, ip, lr
   230a4:	bl	1d128 <fputs@plt+0xbfe0>
   230a8:	mov	r6, r0
   230ac:	str	r0, [r8, #56]	; 0x38
   230b0:	bl	12d1c <fputs@plt+0x1bd4>
   230b4:	cmp	r6, #0
   230b8:	bne	23118 <fputs@plt+0x11fd0>
   230bc:	ldr	r3, [r8, #52]	; 0x34
   230c0:	cmp	r3, #0
   230c4:	bne	22f98 <fputs@plt+0x11e50>
   230c8:	cmp	r5, #1
   230cc:	bne	230d4 <fputs@plt+0x11f8c>
   230d0:	bl	12d04 <fputs@plt+0x1bbc>
   230d4:	ldr	r0, [r8, #12]
   230d8:	bl	1facc <fputs@plt+0xe984>
   230dc:	ldr	r9, [r8, #4]
   230e0:	cmp	r5, #1
   230e4:	mov	r7, r0
   230e8:	add	r6, r0, r9
   230ec:	bne	230f4 <fputs@plt+0x11fac>
   230f0:	bl	12d1c <fputs@plt+0x1bd4>
   230f4:	cmp	r7, #0
   230f8:	beq	22e84 <fputs@plt+0x11d3c>
   230fc:	add	r3, r6, #32
   23100:	str	r7, [r7, r9]
   23104:	str	r3, [r6, #4]
   23108:	mov	r3, #0
   2310c:	strb	r3, [r6, #13]
   23110:	strb	r3, [r6, #14]
   23114:	b	22fac <fputs@plt+0x11e64>
   23118:	mov	r0, r6
   2311c:	mov	r7, #1
   23120:	bl	12d54 <fputs@plt+0x1c0c>
   23124:	ldr	r1, [r8, #12]
   23128:	mov	r2, #0
   2312c:	mov	r9, r2
   23130:	sdiv	r0, r0, r1
   23134:	cmp	r0, r2
   23138:	ldr	lr, [r8, #52]	; 0x34
   2313c:	ble	230bc <fputs@plt+0x11f74>
   23140:	ldr	ip, [r8, #4]
   23144:	add	r2, r2, #1
   23148:	add	r3, r6, ip
   2314c:	str	r6, [r6, ip]
   23150:	add	r6, r6, r1
   23154:	add	ip, r3, #32
   23158:	str	ip, [r3, #4]
   2315c:	strb	r7, [r3, #13]
   23160:	strb	r9, [r3, #14]
   23164:	str	lr, [r3, #16]
   23168:	str	r3, [r8, #52]	; 0x34
   2316c:	b	23134 <fputs@plt+0x11fec>
   23170:	ldrdeq	pc, [r8], -r0
   23174:			; <UNDEFINED> instruction: 0xfffffc00
   23178:	ldr	ip, [r0, #44]	; 0x2c
   2317c:	udiv	r3, r1, ip
   23180:	mls	r3, ip, r3, r1
   23184:	ldr	ip, [r0, #48]	; 0x30
   23188:	ldr	r3, [ip, r3, lsl #2]
   2318c:	cmp	r3, #0
   23190:	beq	231c0 <fputs@plt+0x12078>
   23194:	ldr	ip, [r3, #8]
   23198:	cmp	r1, ip
   2319c:	bne	231b4 <fputs@plt+0x1206c>
   231a0:	ldrb	r2, [r3, #12]
   231a4:	cmp	r2, #0
   231a8:	bne	231c8 <fputs@plt+0x12080>
   231ac:	mov	r0, r3
   231b0:	b	14364 <fputs@plt+0x321c>
   231b4:	ldr	r3, [r3, #16]
   231b8:	b	2318c <fputs@plt+0x12044>
   231bc:	b	22e5c <fputs@plt+0x11d14>
   231c0:	cmp	r2, #0
   231c4:	bne	231bc <fputs@plt+0x12074>
   231c8:	mov	r0, r3
   231cc:	bx	lr
   231d0:	push	{r4, r5, r6, lr}
   231d4:	subs	r4, r2, #0
   231d8:	popeq	{r4, r5, r6, pc}
   231dc:	add	r1, r1, #20
   231e0:	mov	r5, r0
   231e4:	cmp	r1, #19
   231e8:	ldrls	pc, [pc, r1, lsl #2]
   231ec:	b	232f4 <fputs@plt+0x121ac>
   231f0:	andeq	r3, r2, r0, asr #4
   231f4:	strdeq	r3, [r2], -r4
   231f8:	strdeq	r3, [r2], -r4
   231fc:	strdeq	r3, [r2], -r4
   23200:	strdeq	r3, [r2], -r4
   23204:	andeq	r3, r2, r0, lsr #5
   23208:	strdeq	r3, [r2], -r4
   2320c:	andeq	r3, r2, r0, lsr #5
   23210:	andeq	r3, r2, r0, lsr #5
   23214:	andeq	r3, r2, ip, ror r2
   23218:	ldrdeq	r3, [r2], -ip
   2321c:	strdeq	r3, [r2], -r4
   23220:			; <UNDEFINED> instruction: 0x000232b0
   23224:	strdeq	r3, [r2], -r4
   23228:	andeq	r3, r2, r4, ror #4
   2322c:	muleq	r2, r4, r2
   23230:	strdeq	r3, [r2], -r4
   23234:	strdeq	r3, [r2], -r4
   23238:	strdeq	r3, [r2], -r4
   2323c:	andeq	r3, r2, r0, lsr #5
   23240:	ldr	r1, [r4, #4]
   23244:	cmp	r1, #0
   23248:	beq	232a0 <fputs@plt+0x12158>
   2324c:	ldrh	r3, [r1, #2]
   23250:	tst	r3, #16
   23254:	beq	232a0 <fputs@plt+0x12158>
   23258:	mov	r0, r5
   2325c:	bl	1c334 <fputs@plt+0xb1ec>
   23260:	b	232a0 <fputs@plt+0x12158>
   23264:	ldr	r3, [r0, #456]	; 0x1c8
   23268:	cmp	r3, #0
   2326c:	popne	{r4, r5, r6, pc}
   23270:	mov	r0, r4
   23274:	pop	{r4, r5, r6, lr}
   23278:	b	1c5e4 <fputs@plt+0xb49c>
   2327c:	ldr	r3, [r0, #456]	; 0x1c8
   23280:	cmp	r3, #0
   23284:	popne	{r4, r5, r6, pc}
   23288:	mov	r0, r4
   2328c:	pop	{r4, r5, r6, lr}
   23290:	b	183dc <fputs@plt+0x7294>
   23294:	ldrh	r3, [r4, #2]
   23298:	tst	r3, #16
   2329c:	popeq	{r4, r5, r6, pc}
   232a0:	mov	r1, r4
   232a4:	mov	r0, r5
   232a8:	pop	{r4, r5, r6, lr}
   232ac:	b	1c334 <fputs@plt+0xb1ec>
   232b0:	ldr	r3, [r0, #456]	; 0x1c8
   232b4:	cmp	r3, #0
   232b8:	bne	232c8 <fputs@plt+0x12180>
   232bc:	mov	r0, r4
   232c0:	pop	{r4, r5, r6, lr}
   232c4:	b	1ce14 <fputs@plt+0xbccc>
   232c8:	ldr	r3, [r4, #24]
   232cc:	cmp	r3, #0
   232d0:	beq	232a0 <fputs@plt+0x12158>
   232d4:	ldr	r1, [r4, #20]
   232d8:	b	23258 <fputs@plt+0x12110>
   232dc:	ldr	r3, [r0, #456]	; 0x1c8
   232e0:	cmp	r3, #0
   232e4:	popne	{r4, r5, r6, pc}
   232e8:	mov	r0, r4
   232ec:	pop	{r4, r5, r6, lr}
   232f0:	b	1c604 <fputs@plt+0xb4bc>
   232f4:	pop	{r4, r5, r6, pc}
   232f8:	push	{r4, r5, r6, r7, r8, lr}
   232fc:	subs	r5, r1, #0
   23300:	mov	r7, r0
   23304:	movne	r6, #20
   23308:	movne	r4, r5
   2330c:	mlane	r6, r6, r2, r5
   23310:	bne	23340 <fputs@plt+0x121f8>
   23314:	mov	r1, r5
   23318:	mov	r0, r7
   2331c:	pop	{r4, r5, r6, r7, r8, lr}
   23320:	b	1c334 <fputs@plt+0xb1ec>
   23324:	ldrsb	r1, [r4, #1]
   23328:	cmp	r1, #0
   2332c:	beq	2333c <fputs@plt+0x121f4>
   23330:	mov	r0, r7
   23334:	ldr	r2, [r4, #16]
   23338:	bl	231d0 <fputs@plt+0x12088>
   2333c:	add	r4, r4, #20
   23340:	cmp	r6, r4
   23344:	bhi	23324 <fputs@plt+0x121dc>
   23348:	b	23314 <fputs@plt+0x121cc>
   2334c:	push	{r4, r5, r6, r7, r8, lr}
   23350:	mov	r4, r1
   23354:	mov	r5, r0
   23358:	ldrsh	r1, [r1, #68]	; 0x44
   2335c:	ldr	r0, [r4, #60]	; 0x3c
   23360:	bl	1cd70 <fputs@plt+0xbc28>
   23364:	ldrh	r1, [r4, #84]	; 0x54
   23368:	ldr	r0, [r4, #16]
   2336c:	lsl	r1, r1, #1
   23370:	bl	1cd70 <fputs@plt+0xbc28>
   23374:	ldr	r6, [r4, #192]	; 0xc0
   23378:	cmp	r6, #0
   2337c:	bne	233d4 <fputs@plt+0x1228c>
   23380:	ldrsh	r6, [r4, #70]	; 0x46
   23384:	sub	r6, r6, #1
   23388:	cmp	r6, #0
   2338c:	ldr	r1, [r4, #64]	; 0x40
   23390:	bge	233f8 <fputs@plt+0x122b0>
   23394:	mov	r0, r5
   23398:	bl	1c334 <fputs@plt+0xb1ec>
   2339c:	mov	r0, r5
   233a0:	ldr	r1, [r4, #4]
   233a4:	ldr	r2, [r4, #32]
   233a8:	bl	232f8 <fputs@plt+0x121b0>
   233ac:	mov	r0, r5
   233b0:	ldr	r1, [r4, #16]
   233b4:	bl	1c334 <fputs@plt+0xb1ec>
   233b8:	mov	r0, r5
   233bc:	ldr	r1, [r4, #168]	; 0xa8
   233c0:	bl	1c334 <fputs@plt+0xb1ec>
   233c4:	mov	r0, r5
   233c8:	ldr	r1, [r4, #172]	; 0xac
   233cc:	pop	{r4, r5, r6, r7, r8, lr}
   233d0:	b	1c334 <fputs@plt+0xb1ec>
   233d4:	mov	r0, r5
   233d8:	ldm	r6, {r1, r2}
   233dc:	ldr	r7, [r6, #24]
   233e0:	bl	232f8 <fputs@plt+0x121b0>
   233e4:	mov	r1, r6
   233e8:	mov	r0, r5
   233ec:	bl	1c334 <fputs@plt+0xb1ec>
   233f0:	mov	r6, r7
   233f4:	b	23378 <fputs@plt+0x12230>
   233f8:	mov	r0, r5
   233fc:	ldr	r1, [r1, r6, lsl #2]
   23400:	bl	1c334 <fputs@plt+0xb1ec>
   23404:	b	23384 <fputs@plt+0x1223c>
   23408:	push	{r4, r5, r6, lr}
   2340c:	mov	r1, r0
   23410:	mov	r4, r0
   23414:	ldr	r5, [r0]
   23418:	mov	r0, r5
   2341c:	bl	2334c <fputs@plt+0x12204>
   23420:	ldr	r3, [r4, #48]	; 0x30
   23424:	mov	r1, r4
   23428:	mov	r0, r5
   2342c:	ldr	r2, [r4, #52]	; 0x34
   23430:	cmp	r3, #0
   23434:	strne	r2, [r3, #52]	; 0x34
   23438:	streq	r2, [r5, #4]
   2343c:	ldr	r2, [r4, #52]	; 0x34
   23440:	cmp	r2, #0
   23444:	strne	r3, [r2, #48]	; 0x30
   23448:	ldr	r3, [pc, #16]	; 23460 <fputs@plt+0x12318>
   2344c:	str	r3, [r4, #40]	; 0x28
   23450:	mov	r3, #0
   23454:	str	r3, [r4]
   23458:	pop	{r4, r5, r6, lr}
   2345c:	b	1c334 <fputs@plt+0xb1ec>
   23460:	strlt	ip, [r6], -r8, asr #7
   23464:	ldr	ip, [r0]
   23468:	push	{r4, r5, r6, r7, r8, lr}
   2346c:	ldrb	r7, [ip, #69]	; 0x45
   23470:	cmp	r7, #0
   23474:	bne	234b0 <fputs@plt+0x12368>
   23478:	mov	r3, r0
   2347c:	mov	r4, #20
   23480:	ldr	r6, [r3, #4]
   23484:	mov	r0, ip
   23488:	mul	r4, r4, r1
   2348c:	add	r5, r6, r4
   23490:	ldrsb	r1, [r5, #1]
   23494:	ldr	r2, [r5, #16]
   23498:	bl	231d0 <fputs@plt+0x12088>
   2349c:	mov	r3, #160	; 0xa0
   234a0:	mov	r0, #1
   234a4:	str	r7, [r5, #16]
   234a8:	strh	r3, [r6, r4]
   234ac:	pop	{r4, r5, r6, r7, r8, pc}
   234b0:	mov	r0, #0
   234b4:	pop	{r4, r5, r6, r7, r8, pc}
   234b8:	push	{lr}		; (str lr, [sp, #-4]!)
   234bc:	mov	ip, r1
   234c0:	ldr	lr, [r0, #24]
   234c4:	ldr	r3, [r0, #32]
   234c8:	ldr	lr, [lr, #96]	; 0x60
   234cc:	sub	r1, r3, #1
   234d0:	cmp	r1, lr
   234d4:	ble	234f8 <fputs@plt+0x123b0>
   234d8:	ldr	r2, [r0, #4]
   234dc:	mov	lr, #20
   234e0:	mla	r3, lr, r3, r2
   234e4:	ldrb	r3, [r3, #-20]	; 0xffffffec
   234e8:	cmp	r3, ip
   234ec:	bne	234f8 <fputs@plt+0x123b0>
   234f0:	pop	{lr}		; (ldr lr, [sp], #4)
   234f4:	b	23464 <fputs@plt+0x1231c>
   234f8:	mov	r0, #0
   234fc:	pop	{pc}		; (ldr pc, [sp], #4)
   23500:	push	{r4, lr}
   23504:	ldr	lr, [r0]
   23508:	ldrb	r4, [lr, #69]	; 0x45
   2350c:	cmp	r4, #0
   23510:	beq	2352c <fputs@plt+0x123e4>
   23514:	cmn	r3, #10
   23518:	popeq	{r4, pc}
   2351c:	mov	r0, lr
   23520:	mov	r1, r3
   23524:	pop	{r4, lr}
   23528:	b	231d0 <fputs@plt+0x12088>
   2352c:	cmp	r1, #0
   23530:	mov	ip, r2
   23534:	ldrlt	r2, [r0, #32]
   23538:	mov	lr, #20
   2353c:	sublt	r1, r2, #1
   23540:	ldr	r2, [r0, #4]
   23544:	cmp	r3, #0
   23548:	mla	r1, lr, r1, r2
   2354c:	bge	2355c <fputs@plt+0x12414>
   23550:	ldrsb	r2, [r1, #1]
   23554:	cmp	r2, #0
   23558:	beq	23568 <fputs@plt+0x12420>
   2355c:	mov	r2, ip
   23560:	pop	{r4, lr}
   23564:	b	235a0 <fputs@plt+0x12458>
   23568:	cmn	r3, #14
   2356c:	bne	2357c <fputs@plt+0x12434>
   23570:	strb	r3, [r1, #1]
   23574:	str	ip, [r1, #16]
   23578:	pop	{r4, pc}
   2357c:	cmp	ip, #0
   23580:	popeq	{r4, pc}
   23584:	cmn	r3, #10
   23588:	strb	r3, [r1, #1]
   2358c:	str	ip, [r1, #16]
   23590:	ldreq	r3, [ip, #12]
   23594:	addeq	r3, r3, #1
   23598:	streq	r3, [ip, #12]
   2359c:	pop	{r4, pc}
   235a0:	push	{r4, r5, r6, r7, r8, lr}
   235a4:	mov	r4, r1
   235a8:	mov	r5, r0
   235ac:	mov	r7, r2
   235b0:	mov	r6, r3
   235b4:	ldrsb	r1, [r1, #1]
   235b8:	cmp	r1, #0
   235bc:	beq	235d8 <fputs@plt+0x12490>
   235c0:	ldr	r0, [r0]
   235c4:	ldr	r2, [r4, #16]
   235c8:	bl	231d0 <fputs@plt+0x12088>
   235cc:	mov	r3, #0
   235d0:	strb	r3, [r4, #1]
   235d4:	str	r3, [r4, #16]
   235d8:	cmp	r6, #0
   235dc:	bge	23608 <fputs@plt+0x124c0>
   235e0:	ldr	r1, [r5, #4]
   235e4:	mov	r3, r6
   235e8:	mov	r2, r7
   235ec:	mov	r0, r5
   235f0:	sub	r4, r4, r1
   235f4:	ldr	r1, [pc, #64]	; 2363c <fputs@plt+0x124f4>
   235f8:	asr	r4, r4, #2
   235fc:	mul	r1, r1, r4
   23600:	pop	{r4, r5, r6, r7, r8, lr}
   23604:	b	23500 <fputs@plt+0x123b8>
   23608:	bne	23618 <fputs@plt+0x124d0>
   2360c:	mov	r0, r7
   23610:	bl	16878 <fputs@plt+0x5730>
   23614:	mov	r6, r0
   23618:	asr	r3, r6, #31
   2361c:	mov	r2, r6
   23620:	mov	r1, r7
   23624:	ldr	r0, [r5]
   23628:	bl	1d4b0 <fputs@plt+0xc368>
   2362c:	mvn	r3, #0
   23630:	strb	r3, [r4, #1]
   23634:	str	r0, [r4, #16]
   23638:	pop	{r4, r5, r6, r7, r8, pc}
   2363c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   23640:	sub	r1, r1, #163	; 0xa3
   23644:	cmp	r1, #86	; 0x56
   23648:	ldrls	pc, [pc, r1, lsl #2]
   2364c:	b	23810 <fputs@plt+0x126c8>
   23650:	andeq	r3, r2, ip, lsr #15
   23654:	andeq	r3, r2, r0, lsl r8
   23658:	andeq	r3, r2, r0, lsl r8
   2365c:	andeq	r3, r2, r0, lsl r8
   23660:	andeq	r3, r2, r0, lsl r8
   23664:	andeq	r3, r2, r0, lsl r8
   23668:	andeq	r3, r2, r0, lsl r8
   2366c:	andeq	r3, r2, r0, lsl r8
   23670:	andeq	r3, r2, r0, lsl r8
   23674:	andeq	r3, r2, r4, ror #15
   23678:	andeq	r3, r2, r4, ror #15
   2367c:	andeq	r3, r2, r0, lsl r8
   23680:	andeq	r3, r2, r0, lsl r8
   23684:	andeq	r3, r2, r0, lsl r8
   23688:			; <UNDEFINED> instruction: 0x000237b8
   2368c:	andeq	r3, r2, r0, lsl r8
   23690:	andeq	r3, r2, r0, lsl r8
   23694:	andeq	r3, r2, r0, lsl r8
   23698:	andeq	r3, r2, r0, lsl r8
   2369c:	andeq	r3, r2, r0, lsl r8
   236a0:	andeq	r3, r2, r0, lsl r8
   236a4:	andeq	r3, r2, r0, lsl r8
   236a8:	andeq	r3, r2, r0, lsl r8
   236ac:			; <UNDEFINED> instruction: 0x000237b8
   236b0:			; <UNDEFINED> instruction: 0x000237b8
   236b4:	andeq	r3, r2, r0, lsl r8
   236b8:	andeq	r3, r2, r0, lsl r8
   236bc:	andeq	r3, r2, r0, lsl r8
   236c0:	andeq	r3, r2, r0, lsl r8
   236c4:	andeq	r3, r2, r0, lsl r8
   236c8:	andeq	r3, r2, r4, asr #15
   236cc:	andeq	r3, r2, ip, lsr #15
   236d0:	andeq	r3, r2, ip, lsr #15
   236d4:	ldrdeq	r3, [r2], -r0
   236d8:	andeq	r3, r2, r0, lsl r8
   236dc:	andeq	r3, r2, r0, lsl r8
   236e0:			; <UNDEFINED> instruction: 0x000237b8
   236e4:	andeq	r3, r2, r4, asr #15
   236e8:	andeq	r3, r2, r4, ror #15
   236ec:			; <UNDEFINED> instruction: 0x000237b8
   236f0:	andeq	r3, r2, r4, ror #15
   236f4:			; <UNDEFINED> instruction: 0x000237b8
   236f8:	andeq	r3, r2, r0, lsl r8
   236fc:	andeq	r3, r2, ip, lsr #15
   23700:			; <UNDEFINED> instruction: 0x000237b8
   23704:			; <UNDEFINED> instruction: 0x000237b8
   23708:			; <UNDEFINED> instruction: 0x000237b8
   2370c:	andeq	r3, r2, r0, lsl r8
   23710:	andeq	r3, r2, r4, asr #15
   23714:	andeq	r3, r2, r4, asr #15
   23718:	andeq	r3, r2, r0, lsl r8
   2371c:	andeq	r3, r2, r0, lsl r8
   23720:	andeq	r3, r2, r4, ror #15
   23724:	strdeq	r3, [r2], -r0
   23728:	strdeq	r3, [r2], -r0
   2372c:			; <UNDEFINED> instruction: 0x000237b8
   23730:	andeq	r3, r2, r0, lsl r8
   23734:	strdeq	r3, [r2], -r0
   23738:	andeq	r3, r2, r0, lsl r8
   2373c:	andeq	r3, r2, r0, lsl r8
   23740:	andeq	r3, r2, r0, lsl r8
   23744:	andeq	r3, r2, r4, ror #15
   23748:			; <UNDEFINED> instruction: 0x000237b8
   2374c:	andeq	r3, r2, r4, ror #15
   23750:	andeq	r3, r2, r0, lsl r8
   23754:	andeq	r3, r2, r0, lsl r8
   23758:	andeq	r3, r2, r0, lsl r8
   2375c:	andeq	r3, r2, r0, lsl r8
   23760:	strdeq	r3, [r2], -ip
   23764:	andeq	r3, r2, r0, lsl r8
   23768:	andeq	r3, r2, r8, lsl #16
   2376c:	andeq	r3, r2, r0, lsl r8
   23770:	andeq	r3, r2, r4, ror #15
   23774:	strdeq	r3, [r2], -ip
   23778:	andeq	r3, r2, r0, lsl r8
   2377c:	andeq	r3, r2, r0, lsl r8
   23780:	andeq	r3, r2, r0, lsl r8
   23784:	andeq	r3, r2, r4, ror #15
   23788:	andeq	r3, r2, r0, lsl r8
   2378c:	andeq	r3, r2, r0, lsl r8
   23790:	andeq	r3, r2, r0, lsl r8
   23794:	andeq	r3, r2, r0, lsl r8
   23798:	andeq	r3, r2, r0, lsl r8
   2379c:	andeq	r3, r2, r0, lsl r8
   237a0:	andeq	r3, r2, r0, lsl r8
   237a4:	andeq	r3, r2, r0, lsl r8
   237a8:	ldrdeq	r3, [r2], -r0
   237ac:	ldr	r0, [r0]
   237b0:	ldr	r1, [r2]
   237b4:	b	20098 <fputs@plt+0xef50>
   237b8:	ldr	r0, [r0]
   237bc:	ldr	r1, [r2]
   237c0:	b	20124 <fputs@plt+0xefdc>
   237c4:	ldr	r0, [r0]
   237c8:	ldr	r1, [r2]
   237cc:	b	209b0 <fputs@plt+0xf868>
   237d0:	ldr	r1, [r2]
   237d4:	cmp	r1, #0
   237d8:	bxeq	lr
   237dc:	ldr	r0, [r0]
   237e0:	b	20788 <fputs@plt+0xf640>
   237e4:	ldr	r0, [r0]
   237e8:	ldr	r1, [r2]
   237ec:	b	200a0 <fputs@plt+0xef58>
   237f0:	ldr	r1, [r2]
   237f4:	ldr	r0, [r0]
   237f8:	b	1c598 <fputs@plt+0xb450>
   237fc:	ldr	r0, [r0]
   23800:	ldr	r1, [r2]
   23804:	b	206d4 <fputs@plt+0xf58c>
   23808:	ldr	r1, [r2, #4]
   2380c:	b	237f4 <fputs@plt+0x126ac>
   23810:	bx	lr
   23814:	ldr	r3, [r0]
   23818:	sub	r2, r3, #1
   2381c:	lsl	r3, r3, #4
   23820:	str	r2, [r0]
   23824:	add	r2, r3, #12
   23828:	add	r3, r0, r3
   2382c:	add	r2, r0, r2
   23830:	ldrb	r1, [r3, #10]
   23834:	ldr	r0, [r0, #4]
   23838:	b	23640 <fputs@plt+0x124f8>
   2383c:	cmp	r0, #2
   23840:	ldrls	r3, [pc, #12]	; 23854 <fputs@plt+0x1270c>
   23844:	addls	r3, r3, r0, lsl #2
   23848:	ldrls	r0, [r3, #3004]	; 0xbbc
   2384c:	movhi	r0, #0
   23850:	bx	lr
   23854:			; <UNDEFINED> instruction: 0x00072ab0
   23858:	push	{r4, lr}
   2385c:	bl	12cac <fputs@plt+0x1b64>
   23860:	mov	r0, #0
   23864:	pop	{r4, pc}
   23868:	mov	r0, #0
   2386c:	bx	lr
   23870:	mov	r0, #0
   23874:	bx	lr
   23878:	cmp	r0, #0
   2387c:	beq	23898 <fputs@plt+0x12750>
   23880:	ldr	r3, [pc, #28]	; 238a4 <fputs@plt+0x1275c>
   23884:	push	{r4, lr}
   23888:	ldr	r3, [r3, #52]	; 0x34
   2388c:	blx	r3
   23890:	asr	r1, r0, #31
   23894:	pop	{r4, pc}
   23898:	mov	r0, #0
   2389c:	mov	r1, #0
   238a0:	bx	lr
   238a4:	andeq	fp, r8, r0, lsr r1
   238a8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   238ac:	mov	r6, r0
   238b0:	mov	r7, r2
   238b4:	mov	r5, r3
   238b8:	ldr	ip, [sp, #48]	; 0x30
   238bc:	cmp	r1, #10
   238c0:	ldrls	pc, [pc, r1, lsl #2]
   238c4:	b	23bd4 <fputs@plt+0x12a8c>
   238c8:	andeq	r3, r2, ip, lsl r9
   238cc:	andeq	r3, r2, r4, ror #18
   238d0:	strdeq	r3, [r2], -r8
   238d4:	andeq	r3, r2, r4, lsl fp
   238d8:	andeq	r3, r2, r4, asr #18
   238dc:	andeq	r3, r2, r4, asr #18
   238e0:	andeq	r3, r2, r4, asr #18
   238e4:	strdeq	r3, [r2], -r4
   238e8:	strdeq	r3, [r2], -r4
   238ec:	strdeq	r3, [r2], -r4
   238f0:	muleq	r2, ip, fp
   238f4:	ldr	lr, [r0, #20]
   238f8:	mov	r3, #0
   238fc:	lsl	r1, r1, #2
   23900:	mov	r2, r3
   23904:	mov	r4, r3
   23908:	cmp	lr, r2
   2390c:	bgt	23b64 <fputs@plt+0x12a1c>
   23910:	mov	r1, #0
   23914:	str	r1, [r5]
   23918:	b	23a2c <fputs@plt+0x128e4>
   2391c:	ldr	r3, [r0, #264]	; 0x108
   23920:	cmp	ip, #0
   23924:	str	r3, [r2]
   23928:	ldr	r3, [r0, #268]	; 0x10c
   2392c:	str	r3, [r5]
   23930:	ldrne	r3, [r0, #264]	; 0x108
   23934:	strne	r3, [r0, #268]	; 0x10c
   23938:	bne	2398c <fputs@plt+0x12844>
   2393c:	mov	r1, #0
   23940:	b	2398c <fputs@plt+0x12844>
   23944:	mov	r3, #0
   23948:	add	r1, r0, r1, lsl #2
   2394c:	cmp	ip, r3
   23950:	str	r3, [r2]
   23954:	ldr	r2, [r1, #256]	; 0x100
   23958:	str	r2, [r5]
   2395c:	strne	r3, [r1, #256]	; 0x100
   23960:	b	2393c <fputs@plt+0x127f4>
   23964:	ldr	sl, [pc, #624]	; 23bdc <fputs@plt+0x12a94>
   23968:	mov	r8, #0
   2396c:	mov	r9, r8
   23970:	bl	14a2c <fputs@plt+0x38e4>
   23974:	ldr	r3, [r6, #20]
   23978:	cmp	r3, r8
   2397c:	bgt	23998 <fputs@plt+0x12850>
   23980:	mov	r1, #0
   23984:	str	r9, [r7]
   23988:	str	r1, [r5]
   2398c:	mov	r0, r1
   23990:	add	sp, sp, #12
   23994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23998:	ldr	r3, [r6, #16]
   2399c:	add	r3, r3, r8, lsl #4
   239a0:	ldr	r3, [r3, #4]
   239a4:	cmp	r3, #0
   239a8:	beq	239f0 <fputs@plt+0x128a8>
   239ac:	ldr	r3, [r3, #4]
   239b0:	ldr	fp, [r3]
   239b4:	ldr	r3, [sl, #132]	; 0x84
   239b8:	ldrh	r4, [fp, #148]	; 0x94
   239bc:	ldr	r0, [fp, #160]	; 0xa0
   239c0:	ldr	r2, [fp, #212]	; 0xd4
   239c4:	add	r4, r4, r0
   239c8:	add	r4, r4, #60	; 0x3c
   239cc:	ldr	r0, [r2, #44]	; 0x2c
   239d0:	blx	r3
   239d4:	mul	r4, r0, r4
   239d8:	mov	r0, fp
   239dc:	bl	12d54 <fputs@plt+0x1c0c>
   239e0:	add	r0, r4, r0
   239e4:	ldr	r4, [fp, #160]	; 0xa0
   239e8:	add	r0, r0, r4
   239ec:	add	r9, r9, r0
   239f0:	add	r8, r8, #1
   239f4:	b	23974 <fputs@plt+0x1282c>
   239f8:	ldr	r9, [pc, #476]	; 23bdc <fputs@plt+0x12a94>
   239fc:	mov	r8, #0
   23a00:	str	r8, [sp, #4]
   23a04:	bl	14a2c <fputs@plt+0x38e4>
   23a08:	add	r3, sp, #4
   23a0c:	str	r3, [r0, #456]	; 0x1c8
   23a10:	ldr	r3, [r6, #20]
   23a14:	cmp	r3, r8
   23a18:	bgt	23a34 <fputs@plt+0x128ec>
   23a1c:	ldr	r3, [sp, #4]
   23a20:	mov	r1, #0
   23a24:	str	r1, [r6, #456]	; 0x1c8
   23a28:	str	r1, [r5]
   23a2c:	str	r3, [r7]
   23a30:	b	2398c <fputs@plt+0x12844>
   23a34:	ldr	r3, [r6, #16]
   23a38:	add	r3, r3, r8, lsl #4
   23a3c:	ldr	r4, [r3, #12]
   23a40:	cmp	r4, #0
   23a44:	bne	23a50 <fputs@plt+0x12908>
   23a48:	add	r8, r8, #1
   23a4c:	b	23a10 <fputs@plt+0x128c8>
   23a50:	mov	r0, #16
   23a54:	ldr	r3, [r9, #56]	; 0x38
   23a58:	blx	r3
   23a5c:	ldr	r3, [r4, #12]
   23a60:	ldr	r2, [r4, #44]	; 0x2c
   23a64:	add	r3, r3, r2
   23a68:	ldr	r2, [r4, #28]
   23a6c:	add	r3, r3, r2
   23a70:	ldr	r2, [r4, #60]	; 0x3c
   23a74:	add	r3, r3, r2
   23a78:	ldr	r2, [sp, #4]
   23a7c:	mla	r0, r0, r3, r2
   23a80:	str	r0, [sp, #4]
   23a84:	ldr	r0, [r4, #20]
   23a88:	bl	23878 <fputs@plt+0x12730>
   23a8c:	ldr	r3, [sp, #4]
   23a90:	add	r0, r3, r0
   23a94:	str	r0, [sp, #4]
   23a98:	ldr	r0, [r4, #52]	; 0x34
   23a9c:	bl	23878 <fputs@plt+0x12730>
   23aa0:	ldr	r3, [sp, #4]
   23aa4:	add	r0, r3, r0
   23aa8:	str	r0, [sp, #4]
   23aac:	ldr	r0, [r4, #36]	; 0x24
   23ab0:	bl	23878 <fputs@plt+0x12730>
   23ab4:	ldr	r3, [sp, #4]
   23ab8:	add	r0, r3, r0
   23abc:	str	r0, [sp, #4]
   23ac0:	ldr	r0, [r4, #68]	; 0x44
   23ac4:	bl	23878 <fputs@plt+0x12730>
   23ac8:	ldr	r3, [sp, #4]
   23acc:	ldr	sl, [r4, #48]	; 0x30
   23ad0:	add	r0, r3, r0
   23ad4:	str	r0, [sp, #4]
   23ad8:	cmp	sl, #0
   23adc:	bne	23b00 <fputs@plt+0x129b8>
   23ae0:	ldr	r4, [r4, #16]
   23ae4:	cmp	r4, #0
   23ae8:	beq	23a48 <fputs@plt+0x12900>
   23aec:	mov	r0, r6
   23af0:	ldr	r1, [r4, #8]
   23af4:	bl	20834 <fputs@plt+0xf6ec>
   23af8:	ldr	r4, [r4]
   23afc:	b	23ae4 <fputs@plt+0x1299c>
   23b00:	mov	r0, r6
   23b04:	ldr	r1, [sl, #8]
   23b08:	bl	20730 <fputs@plt+0xf5e8>
   23b0c:	ldr	sl, [sl]
   23b10:	b	23ad8 <fputs@plt+0x12990>
   23b14:	ldr	r4, [r0, #4]
   23b18:	mov	r3, #0
   23b1c:	str	r3, [sp, #4]
   23b20:	add	r3, sp, #4
   23b24:	str	r3, [r0, #456]	; 0x1c8
   23b28:	cmp	r4, #0
   23b2c:	bne	23b44 <fputs@plt+0x129fc>
   23b30:	ldr	r3, [sp, #4]
   23b34:	str	r4, [r6, #456]	; 0x1c8
   23b38:	str	r4, [r5]
   23b3c:	str	r3, [r7]
   23b40:	b	2393c <fputs@plt+0x127f4>
   23b44:	mov	r1, r4
   23b48:	mov	r0, r6
   23b4c:	bl	2334c <fputs@plt+0x12204>
   23b50:	mov	r1, r4
   23b54:	mov	r0, r6
   23b58:	bl	1c334 <fputs@plt+0xb1ec>
   23b5c:	ldr	r4, [r4, #52]	; 0x34
   23b60:	b	23b28 <fputs@plt+0x129e0>
   23b64:	ldr	r0, [r6, #16]
   23b68:	add	r0, r0, r2, lsl #4
   23b6c:	ldr	r0, [r0, #4]
   23b70:	cmp	r0, #0
   23b74:	beq	23b94 <fputs@plt+0x12a4c>
   23b78:	ldr	r0, [r0, #4]
   23b7c:	cmp	ip, #0
   23b80:	ldr	r0, [r0]
   23b84:	add	r0, r0, r1
   23b88:	ldr	r8, [r0, #164]	; 0xa4
   23b8c:	strne	r4, [r0, #164]	; 0xa4
   23b90:	add	r3, r3, r8
   23b94:	add	r2, r2, #1
   23b98:	b	23908 <fputs@plt+0x127c0>
   23b9c:	mov	r3, #0
   23ba0:	add	r1, r0, #448	; 0x1c0
   23ba4:	str	r3, [r5]
   23ba8:	ldrd	r2, [r1]
   23bac:	cmp	r2, #1
   23bb0:	sbcs	r3, r3, #0
   23bb4:	movge	r3, #1
   23bb8:	bge	23b3c <fputs@plt+0x129f4>
   23bbc:	ldrd	r2, [r1, #-8]
   23bc0:	cmp	r2, #1
   23bc4:	sbcs	r3, r3, #0
   23bc8:	movge	r3, #1
   23bcc:	movlt	r3, #0
   23bd0:	b	23b3c <fputs@plt+0x129f4>
   23bd4:	mov	r1, #1
   23bd8:	b	2398c <fputs@plt+0x12844>
   23bdc:	andeq	fp, r8, r0, lsr r1
   23be0:	cmp	r0, #0
   23be4:	bne	23bf8 <fputs@plt+0x12ab0>
   23be8:	adds	r0, r1, #0
   23bec:	movne	r0, #1
   23bf0:	rsb	r0, r0, #0
   23bf4:	bx	lr
   23bf8:	cmp	r1, #0
   23bfc:	beq	23c04 <fputs@plt+0x12abc>
   23c00:	b	12f2c <fputs@plt+0x1de4>
   23c04:	mov	r0, #1
   23c08:	bx	lr
   23c0c:	push	{r4, r5, r6, r7, r8, lr}
   23c10:	ldrh	r3, [r0, #50]	; 0x32
   23c14:	ldrh	r6, [r1, #50]	; 0x32
   23c18:	cmp	r3, r6
   23c1c:	bne	23cec <fputs@plt+0x12ba4>
   23c20:	ldrb	r2, [r0, #54]	; 0x36
   23c24:	ldrb	r3, [r1, #54]	; 0x36
   23c28:	cmp	r2, r3
   23c2c:	bne	23cec <fputs@plt+0x12ba4>
   23c30:	mov	r4, r1
   23c34:	mov	r5, r0
   23c38:	mov	r8, #0
   23c3c:	mov	r7, #20
   23c40:	cmp	r8, r6
   23c44:	blt	23c64 <fputs@plt+0x12b1c>
   23c48:	mvn	r2, #0
   23c4c:	ldr	r0, [r4, #36]	; 0x24
   23c50:	ldr	r1, [r5, #36]	; 0x24
   23c54:	bl	1b534 <fputs@plt+0xa3ec>
   23c58:	clz	r0, r0
   23c5c:	lsr	r0, r0, #5
   23c60:	pop	{r4, r5, r6, r7, r8, pc}
   23c64:	ldr	r2, [r4, #4]
   23c68:	lsl	r3, r8, #1
   23c6c:	ldr	r1, [r5, #4]
   23c70:	ldrsh	r2, [r2, r3]
   23c74:	ldrsh	r3, [r1, r3]
   23c78:	cmp	r3, r2
   23c7c:	bne	23cec <fputs@plt+0x12ba4>
   23c80:	cmn	r3, #2
   23c84:	bne	23cb4 <fputs@plt+0x12b6c>
   23c88:	ldr	r2, [r5, #40]	; 0x28
   23c8c:	mul	r3, r7, r8
   23c90:	ldr	r1, [r2, #4]
   23c94:	ldr	r2, [r4, #40]	; 0x28
   23c98:	ldr	r1, [r1, r3]
   23c9c:	ldr	r0, [r2, #4]
   23ca0:	mvn	r2, #0
   23ca4:	ldr	r0, [r0, r3]
   23ca8:	bl	1b534 <fputs@plt+0xa3ec>
   23cac:	cmp	r0, #0
   23cb0:	bne	23cec <fputs@plt+0x12ba4>
   23cb4:	ldr	r2, [r4, #28]
   23cb8:	ldr	r3, [r5, #28]
   23cbc:	ldrb	r2, [r2, r8]
   23cc0:	ldrb	r3, [r3, r8]
   23cc4:	cmp	r2, r3
   23cc8:	bne	23cec <fputs@plt+0x12ba4>
   23ccc:	ldr	r3, [r4, #32]
   23cd0:	ldr	r2, [r5, #32]
   23cd4:	ldr	r0, [r3, r8, lsl #2]
   23cd8:	ldr	r1, [r2, r8, lsl #2]
   23cdc:	bl	23be0 <fputs@plt+0x12a98>
   23ce0:	cmp	r0, #0
   23ce4:	addeq	r8, r8, #1
   23ce8:	beq	23c40 <fputs@plt+0x12af8>
   23cec:	mov	r0, #0
   23cf0:	pop	{r4, r5, r6, r7, r8, pc}
   23cf4:	cmp	r0, #0
   23cf8:	bne	23d0c <fputs@plt+0x12bc4>
   23cfc:	adds	r0, r1, #0
   23d00:	movne	r0, #1
   23d04:	rsb	r0, r0, #0
   23d08:	bx	lr
   23d0c:	cmp	r1, #0
   23d10:	beq	23d98 <fputs@plt+0x12c50>
   23d14:	push	{r4, r5, r6, r7, lr}
   23d18:	ldr	r5, [pc, #128]	; 23da0 <fputs@plt+0x12c58>
   23d1c:	cmp	r2, #0
   23d20:	mov	lr, r1
   23d24:	mov	r6, r0
   23d28:	sub	r4, r2, #1
   23d2c:	bgt	23d40 <fputs@plt+0x12bf8>
   23d30:	cmp	r4, #0
   23d34:	bge	23d74 <fputs@plt+0x12c2c>
   23d38:	mov	r0, #0
   23d3c:	pop	{r4, r5, r6, r7, pc}
   23d40:	ldrb	r3, [r0], #1
   23d44:	cmp	r3, #0
   23d48:	beq	23d30 <fputs@plt+0x12be8>
   23d4c:	ldrb	ip, [lr]
   23d50:	add	r3, r5, r3
   23d54:	add	r1, r1, #1
   23d58:	mov	r2, r4
   23d5c:	ldrb	r7, [r3, #64]	; 0x40
   23d60:	add	ip, r5, ip
   23d64:	ldrb	r3, [ip, #64]	; 0x40
   23d68:	cmp	r7, r3
   23d6c:	beq	23d1c <fputs@plt+0x12bd4>
   23d70:	b	23d30 <fputs@plt+0x12be8>
   23d74:	ldr	r3, [pc, #36]	; 23da0 <fputs@plt+0x12c58>
   23d78:	ldrb	r2, [r6]
   23d7c:	add	r2, r3, r2
   23d80:	ldrb	r0, [r2, #64]	; 0x40
   23d84:	ldrb	r2, [lr]
   23d88:	add	r3, r3, r2
   23d8c:	ldrb	r1, [r3, #64]	; 0x40
   23d90:	sub	r0, r0, r1
   23d94:	pop	{r4, r5, r6, r7, pc}
   23d98:	mov	r0, #1
   23d9c:	bx	lr
   23da0:			; <UNDEFINED> instruction: 0x00072ab0
   23da4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23da8:	mov	r2, #7
   23dac:	mov	r4, r0
   23db0:	mov	r5, #0
   23db4:	ldr	r1, [pc, #104]	; 23e24 <fputs@plt+0x12cdc>
   23db8:	bl	23cf4 <fputs@plt+0x12bac>
   23dbc:	cmp	r0, #0
   23dc0:	ldr	r7, [pc, #96]	; 23e28 <fputs@plt+0x12ce0>
   23dc4:	addeq	r4, r4, #7
   23dc8:	ldr	r9, [pc, #92]	; 23e2c <fputs@plt+0x12ce4>
   23dcc:	mov	r0, r4
   23dd0:	bl	16878 <fputs@plt+0x5730>
   23dd4:	mov	r6, r0
   23dd8:	ldr	r8, [r7], #4
   23ddc:	mov	r2, r6
   23de0:	mov	r0, r4
   23de4:	mov	r1, r8
   23de8:	bl	23cf4 <fputs@plt+0x12bac>
   23dec:	cmp	r0, #0
   23df0:	bne	23e08 <fputs@plt+0x12cc0>
   23df4:	ldrb	r3, [r8, r6]
   23df8:	add	r3, r9, r3
   23dfc:	ldrb	r3, [r3, #320]	; 0x140
   23e00:	tst	r3, #70	; 0x46
   23e04:	beq	23e1c <fputs@plt+0x12cd4>
   23e08:	add	r5, r5, #1
   23e0c:	cmp	r5, #3
   23e10:	bne	23dd8 <fputs@plt+0x12c90>
   23e14:	mov	r0, #0
   23e18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23e1c:	mov	r0, #1
   23e20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23e24:	andeq	r6, r7, r0, lsl #6
   23e28:	andeq	r3, r7, ip, ror #12
   23e2c:			; <UNDEFINED> instruction: 0x00072ab0
   23e30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23e34:	mov	r5, r0
   23e38:	mov	r7, r1
   23e3c:	mov	r8, r2
   23e40:	mov	r9, r3
   23e44:	mov	r4, #0
   23e48:	ldrb	r3, [r5, r4]
   23e4c:	subs	r6, r3, #46	; 0x2e
   23e50:	movne	r6, #1
   23e54:	cmp	r3, #0
   23e58:	moveq	r6, #0
   23e5c:	cmp	r6, #0
   23e60:	bne	23f08 <fputs@plt+0x12dc0>
   23e64:	cmp	r9, #0
   23e68:	beq	23e90 <fputs@plt+0x12d48>
   23e6c:	mov	r2, r4
   23e70:	mov	r1, r9
   23e74:	mov	r0, r5
   23e78:	bl	23cf4 <fputs@plt+0x12bac>
   23e7c:	cmp	r0, #0
   23e80:	bne	23f18 <fputs@plt+0x12dd0>
   23e84:	ldrb	r3, [r9, r4]
   23e88:	cmp	r3, #0
   23e8c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   23e90:	add	r4, r4, #1
   23e94:	add	r5, r5, r4
   23e98:	mov	r4, #0
   23e9c:	ldrb	r3, [r5, r4]
   23ea0:	subs	r6, r3, #46	; 0x2e
   23ea4:	movne	r6, #1
   23ea8:	cmp	r3, #0
   23eac:	moveq	r6, #0
   23eb0:	cmp	r6, #0
   23eb4:	bne	23f10 <fputs@plt+0x12dc8>
   23eb8:	cmp	r8, #0
   23ebc:	beq	23ee4 <fputs@plt+0x12d9c>
   23ec0:	mov	r2, r4
   23ec4:	mov	r1, r8
   23ec8:	mov	r0, r5
   23ecc:	bl	23cf4 <fputs@plt+0x12bac>
   23ed0:	cmp	r0, #0
   23ed4:	bne	23f18 <fputs@plt+0x12dd0>
   23ed8:	ldrb	r3, [r8, r4]
   23edc:	cmp	r3, #0
   23ee0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   23ee4:	cmp	r7, #0
   23ee8:	beq	23f20 <fputs@plt+0x12dd8>
   23eec:	add	r0, r4, #1
   23ef0:	mov	r1, r7
   23ef4:	add	r0, r5, r0
   23ef8:	bl	12f2c <fputs@plt+0x1de4>
   23efc:	clz	r0, r0
   23f00:	lsr	r0, r0, #5
   23f04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23f08:	add	r4, r4, #1
   23f0c:	b	23e48 <fputs@plt+0x12d00>
   23f10:	add	r4, r4, #1
   23f14:	b	23e9c <fputs@plt+0x12d54>
   23f18:	mov	r0, r6
   23f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23f20:	mov	r0, #1
   23f24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23f28:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f2c:	ldr	r5, [pc, #148]	; 23fc8 <fputs@plt+0x12e80>
   23f30:	ldrb	r3, [r0]
   23f34:	add	r3, r5, r3
   23f38:	ldrb	r4, [r3, #320]	; 0x140
   23f3c:	ands	r4, r4, #4
   23f40:	beq	23f54 <fputs@plt+0x12e0c>
   23f44:	bl	13b7c <fputs@plt+0x2a34>
   23f48:	uxtb	r0, r0
   23f4c:	add	sp, sp, #4
   23f50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f54:	ldr	r6, [pc, #112]	; 23fcc <fputs@plt+0x12e84>
   23f58:	mov	r8, r0
   23f5c:	mov	sl, r1
   23f60:	mov	r9, r2
   23f64:	add	r5, r5, #3024	; 0xbd0
   23f68:	bl	16878 <fputs@plt+0x5730>
   23f6c:	mov	r7, r0
   23f70:	add	fp, r5, #25
   23f74:	ldrb	r2, [r6], #1
   23f78:	cmp	r2, r7
   23f7c:	bne	23fb4 <fputs@plt+0x12e6c>
   23f80:	ldrb	r0, [r4, fp]
   23f84:	mov	r2, r7
   23f88:	mov	r1, r8
   23f8c:	add	r0, r5, r0
   23f90:	bl	23cf4 <fputs@plt+0x12bac>
   23f94:	cmp	r0, #0
   23f98:	ldr	r3, [pc, #48]	; 23fd0 <fputs@plt+0x12e88>
   23f9c:	bne	23fb4 <fputs@plt+0x12e6c>
   23fa0:	cmp	sl, #0
   23fa4:	ldrb	r0, [r4, r3]
   23fa8:	beq	23f4c <fputs@plt+0x12e04>
   23fac:	cmp	r0, #1
   23fb0:	bls	23f4c <fputs@plt+0x12e04>
   23fb4:	add	r4, r4, #1
   23fb8:	cmp	r4, #8
   23fbc:	bne	23f74 <fputs@plt+0x12e2c>
   23fc0:	mov	r0, r9
   23fc4:	b	23f4c <fputs@plt+0x12e04>
   23fc8:			; <UNDEFINED> instruction: 0x00072ab0
   23fcc:	andeq	r3, r7, r8, ror r6
   23fd0:	andeq	r3, r7, r1, lsr #13
   23fd4:	mov	r2, r1
   23fd8:	push	{r4, lr}
   23fdc:	mov	r1, #1
   23fe0:	bl	23f28 <fputs@plt+0x12de0>
   23fe4:	adds	r0, r0, #0
   23fe8:	movne	r0, #1
   23fec:	pop	{r4, pc}
   23ff0:	cmp	r3, r1
   23ff4:	push	{r4, r5, r6, lr}
   23ff8:	mov	r0, r2
   23ffc:	mov	r5, r1
   24000:	movge	r2, r1
   24004:	movlt	r2, r3
   24008:	mov	r4, r3
   2400c:	ldr	r1, [sp, #16]
   24010:	bl	23cf4 <fputs@plt+0x12bac>
   24014:	cmp	r0, #0
   24018:	subeq	r0, r5, r4
   2401c:	pop	{r4, r5, r6, pc}
   24020:	mov	r0, #0
   24024:	bx	lr
   24028:	ldr	r3, [pc, #8]	; 24038 <fputs@plt+0x12ef0>
   2402c:	str	r0, [r3, #220]	; 0xdc
   24030:	mov	r0, #0
   24034:	bx	lr
   24038:	andeq	fp, r8, r0, lsr r1
   2403c:	ldr	r0, [r0, #32]
   24040:	bx	lr
   24044:	ldr	r0, [r0, #36]	; 0x24
   24048:	bx	lr
   2404c:	cmp	r0, #0
   24050:	ldrne	r0, [r0, #168]	; 0xa8
   24054:	bx	lr
   24058:	cmp	r0, #0
   2405c:	ldrbne	r0, [r0, #87]	; 0x57
   24060:	andne	r0, r0, #1
   24064:	moveq	r0, #1
   24068:	bx	lr
   2406c:	push	{r4, r5, r6, r7, r8, lr}
   24070:	mov	r4, r0
   24074:	mov	r5, #0
   24078:	mov	r7, #40	; 0x28
   2407c:	mov	r8, #1
   24080:	ldrsh	r3, [r4, #68]	; 0x44
   24084:	cmp	r3, r5
   24088:	bgt	240b4 <fputs@plt+0x12f6c>
   2408c:	ldrsb	r3, [r4, #89]	; 0x59
   24090:	cmp	r3, #0
   24094:	bge	240ac <fputs@plt+0x12f64>
   24098:	ldr	r3, [r4, #188]	; 0xbc
   2409c:	cmp	r3, #0
   240a0:	ldrbne	r3, [r4, #87]	; 0x57
   240a4:	orrne	r3, r3, #1
   240a8:	strbne	r3, [r4, #87]	; 0x57
   240ac:	mov	r0, #0
   240b0:	pop	{r4, r5, r6, r7, r8, pc}
   240b4:	ldr	r0, [r4, #60]	; 0x3c
   240b8:	mul	r6, r7, r5
   240bc:	add	r5, r5, #1
   240c0:	add	r0, r0, r6
   240c4:	bl	1ccd8 <fputs@plt+0xbb90>
   240c8:	ldr	r3, [r4, #60]	; 0x3c
   240cc:	add	r3, r3, r6
   240d0:	strh	r8, [r3, #8]
   240d4:	b	24080 <fputs@plt+0x12f38>
   240d8:	b	19324 <fputs@plt+0x81dc>
   240dc:	push	{r4, lr}
   240e0:	bl	1922c <fputs@plt+0x80e4>
   240e4:	pop	{r4, pc}
   240e8:	b	1922c <fputs@plt+0x80e4>
   240ec:	ldrsh	r3, [r0, #8]
   240f0:	cmp	r3, #0
   240f4:	ldrblt	r0, [r0, #11]
   240f8:	movge	r0, #0
   240fc:	bx	lr
   24100:	ldrh	r3, [r0, #8]
   24104:	and	r2, r3, #31
   24108:	ldr	r3, [pc, #8]	; 24118 <fputs@plt+0x12fd0>
   2410c:	add	r3, r3, r2
   24110:	ldrb	r0, [r3, #3065]	; 0xbf9
   24114:	bx	lr
   24118:			; <UNDEFINED> instruction: 0x00072ab0
   2411c:	b	1ce14 <fputs@plt+0xbccc>
   24120:	push	{r4, lr}
   24124:	ldr	r4, [r0]
   24128:	vpush	{d8}
   2412c:	vmov.f64	d8, d0
   24130:	mov	r0, r4
   24134:	bl	1ca3c <fputs@plt+0xb8f4>
   24138:	vmov.f64	d0, d8
   2413c:	bl	12e6c <fputs@plt+0x1d24>
   24140:	cmp	r0, #0
   24144:	moveq	r3, #8
   24148:	vstreq	d8, [r4]
   2414c:	vpop	{d8}
   24150:	strheq	r3, [r4, #8]
   24154:	pop	{r4, pc}
   24158:	mov	r2, r1
   2415c:	asr	r3, r1, #31
   24160:	ldr	r0, [r0]
   24164:	b	1cb8c <fputs@plt+0xba44>
   24168:	ldr	r3, [r0]
   2416c:	ldr	r3, [r3, #32]
   24170:	ldr	r1, [r3, #84]	; 0x54
   24174:	b	24158 <fputs@plt+0x13010>
   24178:	ldr	r3, [r0]
   2417c:	ldr	r3, [r3, #32]
   24180:	ldr	r1, [r3, #88]	; 0x58
   24184:	b	24158 <fputs@plt+0x13010>
   24188:	ldr	r0, [r0]
   2418c:	b	1cb8c <fputs@plt+0xba44>
   24190:	ldr	r3, [r0]
   24194:	ldr	r3, [r3, #32]
   24198:	ldrd	r2, [r3, #32]
   2419c:	b	24188 <fputs@plt+0x13040>
   241a0:	ldr	r0, [r0]
   241a4:	b	1ca3c <fputs@plt+0xb8f4>
   241a8:	ldr	r2, [r0]
   241ac:	ldrh	r3, [r2, #8]
   241b0:	strb	r1, [r2, #11]
   241b4:	mvn	r3, r3, lsl #17
   241b8:	mvn	r3, r3, lsr #17
   241bc:	strh	r3, [r2, #8]
   241c0:	bx	lr
   241c4:	push	{r4, r5, r6, lr}
   241c8:	bic	r5, r1, r1, asr #31
   241cc:	ldr	r4, [r0]
   241d0:	mov	r0, r4
   241d4:	bl	1ccd8 <fputs@plt+0xbb90>
   241d8:	movw	r3, #16400	; 0x4010
   241dc:	mov	r2, #1
   241e0:	str	r5, [r4]
   241e4:	strh	r3, [r4, #8]
   241e8:	mov	r3, #0
   241ec:	strb	r2, [r4, #10]
   241f0:	str	r3, [r4, #12]
   241f4:	str	r3, [r4, #16]
   241f8:	pop	{r4, r5, r6, pc}
   241fc:	push	{r4, r6, r7, lr}
   24200:	ldr	r4, [r0]
   24204:	ldr	r1, [r4, #32]
   24208:	ldr	r0, [r1, #92]	; 0x5c
   2420c:	asr	r1, r0, #31
   24210:	cmp	r1, r3
   24214:	cmpeq	r0, r2
   24218:	bcc	24254 <fputs@plt+0x1310c>
   2421c:	mov	r0, r4
   24220:	mov	r6, r2
   24224:	mov	r7, r3
   24228:	bl	1ccd8 <fputs@plt+0xbb90>
   2422c:	movw	r3, #16400	; 0x4010
   24230:	bic	r2, r6, r6, asr #31
   24234:	mov	r0, #0
   24238:	strh	r3, [r4, #8]
   2423c:	mov	r3, #1
   24240:	str	r2, [r4]
   24244:	strb	r3, [r4, #10]
   24248:	str	r0, [r4, #12]
   2424c:	str	r0, [r4, #16]
   24250:	pop	{r4, r6, r7, pc}
   24254:	mov	r0, #18
   24258:	pop	{r4, r6, r7, pc}
   2425c:	push	{r4, lr}
   24260:	mov	r4, r0
   24264:	ldr	r0, [r0]
   24268:	bl	1ca3c <fputs@plt+0xb8f4>
   2426c:	mov	r3, #7
   24270:	str	r3, [r4, #20]
   24274:	mov	r3, #1
   24278:	strb	r3, [r4, #25]
   2427c:	ldr	r3, [r4]
   24280:	pop	{r4, lr}
   24284:	ldr	r0, [r3, #32]
   24288:	b	185e4 <fputs@plt+0x749c>
   2428c:	ldr	r3, [r0, #4]
   24290:	ldr	r0, [r3, #4]
   24294:	bx	lr
   24298:	ldr	r3, [r0]
   2429c:	ldr	r0, [r3, #32]
   242a0:	bx	lr
   242a4:	ldr	r3, [r0, #12]
   242a8:	ldr	r3, [r3, #204]	; 0xcc
   242ac:	cmp	r3, #0
   242b0:	bne	242bc <fputs@plt+0x13174>
   242b4:	mov	r0, r3
   242b8:	bx	lr
   242bc:	ldr	ip, [r3]
   242c0:	ldr	r2, [r0, #16]
   242c4:	cmp	ip, r2
   242c8:	bne	242d8 <fputs@plt+0x13190>
   242cc:	ldr	r2, [r3, #4]
   242d0:	cmp	r2, r1
   242d4:	beq	242e0 <fputs@plt+0x13198>
   242d8:	ldr	r3, [r3, #16]
   242dc:	b	242ac <fputs@plt+0x13164>
   242e0:	ldr	r3, [r3, #8]
   242e4:	b	242b4 <fputs@plt+0x1316c>
   242e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   242ec:	subs	r9, r1, #0
   242f0:	mov	r8, r2
   242f4:	movge	r5, r0
   242f8:	mov	r7, r3
   242fc:	ldrge	r6, [r5, #12]
   24300:	ldrge	r4, [r6, #204]	; 0xcc
   24304:	bge	24340 <fputs@plt+0x131f8>
   24308:	cmp	r7, #0
   2430c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   24310:	mov	r0, r8
   24314:	mov	r3, r7
   24318:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2431c:	bx	r3
   24320:	ldr	r2, [r4]
   24324:	ldr	r3, [r5, #16]
   24328:	cmp	r2, r3
   2432c:	bne	2433c <fputs@plt+0x131f4>
   24330:	ldr	r3, [r4, #4]
   24334:	cmp	r3, r9
   24338:	beq	24394 <fputs@plt+0x1324c>
   2433c:	ldr	r4, [r4, #16]
   24340:	cmp	r4, #0
   24344:	bne	24320 <fputs@plt+0x131d8>
   24348:	mov	r2, #20
   2434c:	mov	r3, #0
   24350:	ldr	r0, [r6]
   24354:	bl	1def8 <fputs@plt+0xcdb0>
   24358:	subs	r4, r0, #0
   2435c:	beq	24308 <fputs@plt+0x131c0>
   24360:	ldr	r3, [r5, #16]
   24364:	stm	r4, {r3, r9}
   24368:	ldr	r3, [r6, #204]	; 0xcc
   2436c:	str	r3, [r4, #16]
   24370:	str	r4, [r6, #204]	; 0xcc
   24374:	ldrb	r3, [r5, #25]
   24378:	cmp	r3, #0
   2437c:	streq	r3, [r5, #20]
   24380:	moveq	r3, #1
   24384:	strbeq	r3, [r5, #25]
   24388:	str	r8, [r4, #8]
   2438c:	str	r7, [r4, #12]
   24390:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24394:	ldr	r3, [r4, #12]
   24398:	cmp	r3, #0
   2439c:	beq	24388 <fputs@plt+0x13240>
   243a0:	ldr	r0, [r4, #8]
   243a4:	blx	r3
   243a8:	b	24388 <fputs@plt+0x13240>
   243ac:	ldr	r3, [r0, #8]
   243b0:	ldr	r0, [r3, #12]
   243b4:	bx	lr
   243b8:	cmp	r0, #0
   243bc:	ldrhne	r0, [r0, #84]	; 0x54
   243c0:	bx	lr
   243c4:	subs	r3, r0, #0
   243c8:	beq	243dc <fputs@plt+0x13294>
   243cc:	ldr	r0, [r3, #20]
   243d0:	cmp	r0, #0
   243d4:	ldrhne	r0, [r3, #84]	; 0x54
   243d8:	bx	lr
   243dc:	mov	r0, r3
   243e0:	bx	lr
   243e4:	push	{r4, lr}
   243e8:	mov	r4, r0
   243ec:	vpush	{d8}
   243f0:	bl	1cb10 <fputs@plt+0xb9c8>
   243f4:	bl	19324 <fputs@plt+0x81dc>
   243f8:	vmov.f64	d8, d0
   243fc:	mov	r0, r4
   24400:	bl	1caf0 <fputs@plt+0xb9a8>
   24404:	vmov.f64	d0, d8
   24408:	vpop	{d8}
   2440c:	pop	{r4, pc}
   24410:	push	{r4, r5, r6, lr}
   24414:	mov	r5, r0
   24418:	bl	1cb10 <fputs@plt+0xb9c8>
   2441c:	bl	240dc <fputs@plt+0x12f94>
   24420:	mov	r4, r0
   24424:	mov	r0, r5
   24428:	bl	1caf0 <fputs@plt+0xb9a8>
   2442c:	mov	r0, r4
   24430:	pop	{r4, r5, r6, pc}
   24434:	push	{r4, r5, r6, lr}
   24438:	mov	r6, r0
   2443c:	bl	1cb10 <fputs@plt+0xb9c8>
   24440:	bl	1922c <fputs@plt+0x80e4>
   24444:	mov	r4, r0
   24448:	mov	r5, r1
   2444c:	mov	r0, r6
   24450:	bl	1caf0 <fputs@plt+0xb9a8>
   24454:	mov	r0, r4
   24458:	mov	r1, r5
   2445c:	pop	{r4, r5, r6, pc}
   24460:	push	{r4, r5, r6, lr}
   24464:	mov	r5, r0
   24468:	bl	1cb10 <fputs@plt+0xb9c8>
   2446c:	ldrh	r3, [r0, #8]
   24470:	mov	r4, r0
   24474:	tst	r3, #2048	; 0x800
   24478:	bicne	r3, r3, #2048	; 0x800
   2447c:	orrne	r3, r3, #4096	; 0x1000
   24480:	strhne	r3, [r0, #8]
   24484:	mov	r0, r5
   24488:	bl	1caf0 <fputs@plt+0xb9a8>
   2448c:	mov	r0, r4
   24490:	pop	{r4, r5, r6, pc}
   24494:	push	{r4, r5, r6, lr}
   24498:	mov	r5, r0
   2449c:	bl	1cb10 <fputs@plt+0xb9c8>
   244a0:	ldrh	r3, [r0, #8]
   244a4:	mov	r0, r5
   244a8:	and	r2, r3, #31
   244ac:	ldr	r3, [pc, #16]	; 244c4 <fputs@plt+0x1337c>
   244b0:	add	r3, r3, r2
   244b4:	ldrb	r4, [r3, #3065]	; 0xbf9
   244b8:	bl	1caf0 <fputs@plt+0xb9a8>
   244bc:	mov	r0, r4
   244c0:	pop	{r4, r5, r6, pc}
   244c4:			; <UNDEFINED> instruction: 0x00072ab0
   244c8:	mov	r3, #0
   244cc:	ldr	r2, [pc]	; 244d4 <fputs@plt+0x1338c>
   244d0:	b	1864c <fputs@plt+0x7504>
   244d4:	andeq	sl, r2, r0, asr #5
   244d8:	mov	r3, #0
   244dc:	ldr	r2, [pc]	; 244e4 <fputs@plt+0x1339c>
   244e0:	b	1864c <fputs@plt+0x7504>
   244e4:	andeq	fp, r2, r8, lsl r9
   244e8:	mov	r3, #1
   244ec:	ldr	r2, [pc]	; 244f4 <fputs@plt+0x133ac>
   244f0:	b	1864c <fputs@plt+0x7504>
   244f4:	andeq	sl, r2, r0, asr #5
   244f8:	mov	r3, #1
   244fc:	ldr	r2, [pc]	; 24504 <fputs@plt+0x133bc>
   24500:	b	1864c <fputs@plt+0x7504>
   24504:	andeq	fp, r2, r8, lsl r9
   24508:	cmp	r0, #0
   2450c:	ldrshne	r0, [r0, #68]	; 0x44
   24510:	bx	lr
   24514:	cmp	r1, #0
   24518:	movgt	r3, #0
   2451c:	movle	r3, #1
   24520:	cmp	r0, #0
   24524:	moveq	r3, #1
   24528:	cmp	r3, #0
   2452c:	bne	2454c <fputs@plt+0x13404>
   24530:	ldrsh	r2, [r0, #70]	; 0x46
   24534:	cmp	r2, r1
   24538:	blt	2454c <fputs@plt+0x13404>
   2453c:	ldr	r3, [r0, #64]	; 0x40
   24540:	sub	r1, r1, #-1073741823	; 0xc0000001
   24544:	ldr	r0, [r3, r1, lsl #2]
   24548:	bx	lr
   2454c:	mov	r0, #0
   24550:	bx	lr
   24554:	adds	r3, r0, #0
   24558:	movne	r3, #1
   2455c:	cmp	r1, #0
   24560:	moveq	r3, #0
   24564:	cmp	r3, #0
   24568:	beq	24594 <fputs@plt+0x1344c>
   2456c:	push	{r4, r5, r6, lr}
   24570:	mov	r5, r0
   24574:	mov	r0, r1
   24578:	mov	r4, r1
   2457c:	bl	16878 <fputs@plt+0x5730>
   24580:	mov	r2, r0
   24584:	mov	r1, r4
   24588:	mov	r0, r5
   2458c:	pop	{r4, r5, r6, lr}
   24590:	b	1bbe8 <fputs@plt+0xaaa0>
   24594:	mov	r0, r3
   24598:	bx	lr
   2459c:	ldrsh	r2, [r0, #68]	; 0x44
   245a0:	ldrsh	r3, [r1, #68]	; 0x44
   245a4:	cmp	r2, r3
   245a8:	bne	245f0 <fputs@plt+0x134a8>
   245ac:	ldrsb	r3, [r1, #89]	; 0x59
   245b0:	cmp	r3, #0
   245b4:	bge	245cc <fputs@plt+0x13484>
   245b8:	ldr	r3, [r1, #188]	; 0xbc
   245bc:	cmp	r3, #0
   245c0:	ldrbne	r3, [r1, #87]	; 0x57
   245c4:	orrne	r3, r3, #1
   245c8:	strbne	r3, [r1, #87]	; 0x57
   245cc:	ldrsb	r3, [r0, #89]	; 0x59
   245d0:	cmp	r3, #0
   245d4:	bge	245ec <fputs@plt+0x134a4>
   245d8:	ldr	r3, [r0, #188]	; 0xbc
   245dc:	cmp	r3, #0
   245e0:	ldrbne	r3, [r0, #87]	; 0x57
   245e4:	orrne	r3, r3, #1
   245e8:	strbne	r3, [r0, #87]	; 0x57
   245ec:	b	1ccf8 <fputs@plt+0xbbb0>
   245f0:	mov	r0, #1
   245f4:	bx	lr
   245f8:	cmp	r0, #0
   245fc:	ldrne	r0, [r0]
   24600:	bx	lr
   24604:	cmp	r0, #0
   24608:	ldrbne	r0, [r0, #89]	; 0x59
   2460c:	ubfxne	r0, r0, #5, #1
   24610:	moveq	r0, #1
   24614:	bx	lr
   24618:	cmp	r0, #0
   2461c:	bxeq	lr
   24620:	ldr	r3, [r0, #76]	; 0x4c
   24624:	cmp	r3, #0
   24628:	ldrge	r0, [r0, #40]	; 0x28
   2462c:	ldrge	r3, [pc, #16]	; 24644 <fputs@plt+0x134fc>
   24630:	subge	r0, r0, r3
   24634:	clzge	r0, r0
   24638:	lsrge	r0, r0, #5
   2463c:	movlt	r0, #0
   24640:	bx	lr
   24644:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   24648:	cmp	r1, #0
   2464c:	ldreq	r0, [r0, #4]
   24650:	ldrne	r0, [r1, #52]	; 0x34
   24654:	bx	lr
   24658:	add	r1, r0, r1, lsl #2
   2465c:	cmp	r2, #0
   24660:	movne	r3, #0
   24664:	ldr	r0, [r1, #108]	; 0x6c
   24668:	strne	r3, [r1, #108]	; 0x6c
   2466c:	bx	lr
   24670:	ldrh	r3, [r0, #8]
   24674:	push	{r4, r5, r6, lr}
   24678:	ldr	r4, [pc, #52]	; 246b4 <fputs@plt+0x1356c>
   2467c:	and	r3, r3, #31
   24680:	add	r3, r4, r3
   24684:	ldrb	r3, [r3, #3065]	; 0xbf9
   24688:	cmp	r3, #3
   2468c:	bne	246ac <fputs@plt+0x13564>
   24690:	mov	r5, r0
   24694:	mov	r1, #0
   24698:	bl	15278 <fputs@plt+0x4130>
   2469c:	ldrh	r3, [r5, #8]
   246a0:	and	r3, r3, #31
   246a4:	add	r4, r4, r3
   246a8:	ldrb	r3, [r4, #3065]	; 0xbf9
   246ac:	mov	r0, r3
   246b0:	pop	{r4, r5, r6, pc}
   246b4:			; <UNDEFINED> instruction: 0x00072ab0
   246b8:	subs	r3, r0, #0
   246bc:	beq	246d0 <fputs@plt+0x13588>
   246c0:	ldr	r0, [r3, #20]
   246c4:	cmp	r0, #0
   246c8:	ldrne	r0, [r3, #4]
   246cc:	bx	lr
   246d0:	mov	r0, r3
   246d4:	bx	lr
   246d8:	push	{r4, lr}
   246dc:	str	r1, [r0, #296]	; 0x128
   246e0:	str	r2, [r0, #300]	; 0x12c
   246e4:	bl	15258 <fputs@plt+0x4110>
   246e8:	mov	r0, #0
   246ec:	pop	{r4, pc}
   246f0:	push	{r4, lr}
   246f4:	mov	r3, #91	; 0x5b
   246f8:	ldr	r2, [pc, #12]	; 2470c <fputs@plt+0x135c4>
   246fc:	bl	15c44 <fputs@plt+0x4afc>
   24700:	clz	r0, r0
   24704:	lsr	r0, r0, #5
   24708:	pop	{r4, pc}
   2470c:	andeq	r3, r7, r9, asr #13
   24710:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24714:	mov	r4, r0
   24718:	mov	r9, r1
   2471c:	mov	r5, r3
   24720:	sub	r8, r2, #2
   24724:	mov	r7, #0
   24728:	mov	sl, #10
   2472c:	ldrb	r3, [r4]
   24730:	cmp	r3, #0
   24734:	cmpne	r7, r9
   24738:	bge	24784 <fputs@plt+0x1363c>
   2473c:	mov	r6, r4
   24740:	mov	r0, #0
   24744:	b	24750 <fputs@plt+0x13608>
   24748:	mla	r0, sl, r0, r3
   2474c:	sub	r0, r0, #48	; 0x30
   24750:	mov	r4, r6
   24754:	ldrb	r3, [r6], #1
   24758:	sub	r2, r3, #48	; 0x30
   2475c:	cmp	r2, #9
   24760:	bls	24748 <fputs@plt+0x13600>
   24764:	mov	r1, #0
   24768:	add	r7, r7, #1
   2476c:	bl	13c58 <fputs@plt+0x2b10>
   24770:	strh	r0, [r8, #2]!
   24774:	ldrb	r3, [r4]
   24778:	cmp	r3, #32
   2477c:	moveq	r4, r6
   24780:	b	2472c <fputs@plt+0x135e4>
   24784:	ldrb	r3, [r5, #55]	; 0x37
   24788:	ldr	r6, [pc, #184]	; 24848 <fputs@plt+0x13700>
   2478c:	ldr	r7, [pc, #184]	; 2484c <fputs@plt+0x13704>
   24790:	bic	r3, r3, #68	; 0x44
   24794:	ldr	r8, [pc, #180]	; 24850 <fputs@plt+0x13708>
   24798:	strb	r3, [r5, #55]	; 0x37
   2479c:	ldrb	r3, [r4]
   247a0:	cmp	r3, #0
   247a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   247a8:	mov	r1, r4
   247ac:	mov	r0, r6
   247b0:	bl	246f0 <fputs@plt+0x135a8>
   247b4:	cmp	r0, #0
   247b8:	bne	247f4 <fputs@plt+0x136ac>
   247bc:	ldrb	r3, [r5, #55]	; 0x37
   247c0:	orr	r3, r3, #4
   247c4:	strb	r3, [r5, #55]	; 0x37
   247c8:	mov	r3, r4
   247cc:	mov	r2, r3
   247d0:	ldrb	r1, [r2], #1
   247d4:	tst	r1, #223	; 0xdf
   247d8:	bne	24840 <fputs@plt+0x136f8>
   247dc:	mov	r4, r3
   247e0:	add	r3, r3, #1
   247e4:	ldrb	r2, [r4]
   247e8:	cmp	r2, #32
   247ec:	beq	247dc <fputs@plt+0x13694>
   247f0:	b	2479c <fputs@plt+0x13654>
   247f4:	mov	r1, r4
   247f8:	mov	r0, r7
   247fc:	bl	246f0 <fputs@plt+0x135a8>
   24800:	cmp	r0, #0
   24804:	bne	24820 <fputs@plt+0x136d8>
   24808:	add	r0, r4, #3
   2480c:	bl	13b7c <fputs@plt+0x2a34>
   24810:	asr	r1, r0, #31
   24814:	bl	13c58 <fputs@plt+0x2b10>
   24818:	strh	r0, [r5, #48]	; 0x30
   2481c:	b	247c8 <fputs@plt+0x13680>
   24820:	mov	r1, r4
   24824:	mov	r0, r8
   24828:	bl	246f0 <fputs@plt+0x135a8>
   2482c:	cmp	r0, #0
   24830:	ldrbeq	r3, [r5, #55]	; 0x37
   24834:	orreq	r3, r3, #64	; 0x40
   24838:	beq	247c4 <fputs@plt+0x1367c>
   2483c:	b	247c8 <fputs@plt+0x13680>
   24840:	mov	r3, r2
   24844:	b	247cc <fputs@plt+0x13684>
   24848:	andeq	r6, r7, r8, lsl #6
   2484c:	andeq	r6, r7, r3, lsl r3
   24850:	andeq	r6, r7, sp, lsl r3
   24854:	push	{r4, r5, r6, r7, lr}
   24858:	subs	r5, r2, #0
   2485c:	sub	sp, sp, #60	; 0x3c
   24860:	beq	24900 <fputs@plt+0x137b8>
   24864:	ldr	r1, [r5]
   24868:	cmp	r1, #0
   2486c:	beq	24900 <fputs@plt+0x137b8>
   24870:	ldr	r3, [r5, #8]
   24874:	cmp	r3, #0
   24878:	beq	24900 <fputs@plt+0x137b8>
   2487c:	mov	r4, r0
   24880:	ldm	r0, {r0, r2}
   24884:	bl	1562c <fputs@plt+0x44e4>
   24888:	subs	r6, r0, #0
   2488c:	beq	24900 <fputs@plt+0x137b8>
   24890:	ldr	r7, [r5, #4]
   24894:	cmp	r7, #0
   24898:	ldreq	r0, [r5, #8]
   2489c:	beq	2491c <fputs@plt+0x137d4>
   248a0:	mov	r1, r7
   248a4:	ldr	r0, [r5]
   248a8:	bl	23be0 <fputs@plt+0x12a98>
   248ac:	cmp	r0, #0
   248b0:	bne	2490c <fputs@plt+0x137c4>
   248b4:	ldr	r0, [r6, #8]
   248b8:	bl	1a178 <fputs@plt+0x9030>
   248bc:	cmp	r0, #0
   248c0:	mov	r4, r0
   248c4:	ldr	r0, [r5, #8]
   248c8:	beq	2491c <fputs@plt+0x137d4>
   248cc:	ldrb	r3, [r4, #55]	; 0x37
   248d0:	ldrh	r1, [r4, #50]	; 0x32
   248d4:	ldr	r2, [r4, #8]
   248d8:	bfc	r3, #2, #1
   248dc:	add	r1, r1, #1
   248e0:	strb	r3, [r4, #55]	; 0x37
   248e4:	mov	r3, r4
   248e8:	bl	24710 <fputs@plt+0x135c8>
   248ec:	ldr	r3, [r4, #36]	; 0x24
   248f0:	cmp	r3, #0
   248f4:	ldreq	r3, [r4, #8]
   248f8:	ldrsheq	r3, [r3]
   248fc:	strheq	r3, [r6, #38]	; 0x26
   24900:	mov	r0, #0
   24904:	add	sp, sp, #60	; 0x3c
   24908:	pop	{r4, r5, r6, r7, pc}
   2490c:	mov	r1, r7
   24910:	ldm	r4, {r0, r2}
   24914:	bl	156a8 <fputs@plt+0x4560>
   24918:	b	248bc <fputs@plt+0x13774>
   2491c:	ldrh	r3, [r6, #40]	; 0x28
   24920:	add	r2, r6, #38	; 0x26
   24924:	mov	r1, #1
   24928:	strh	r3, [sp, #48]	; 0x30
   2492c:	mov	r3, sp
   24930:	bl	24710 <fputs@plt+0x135c8>
   24934:	ldrh	r3, [sp, #48]	; 0x30
   24938:	strh	r3, [r6, #40]	; 0x28
   2493c:	b	24900 <fputs@plt+0x137b8>
   24940:	mov	r3, r2
   24944:	push	{r4, lr}
   24948:	ldr	r2, [pc, #12]	; 2495c <fputs@plt+0x13814>
   2494c:	bl	15c44 <fputs@plt+0x4afc>
   24950:	clz	r0, r0
   24954:	lsr	r0, r0, #5
   24958:	pop	{r4, pc}
   2495c:	andeq	r3, r7, sp, asr #13
   24960:	ldr	r2, [pc, #76]	; 249b4 <fputs@plt+0x1386c>
   24964:	push	{r4, lr}
   24968:	ldr	r3, [r2, #340]	; 0x154
   2496c:	ldr	ip, [r2, #344]	; 0x158
   24970:	sub	r1, r3, #1
   24974:	mov	lr, r1
   24978:	add	r3, ip, r3, lsl #2
   2497c:	cmp	r1, #0
   24980:	bge	2498c <fputs@plt+0x13844>
   24984:	mov	r0, #0
   24988:	pop	{r4, pc}
   2498c:	ldr	r4, [r3, #-4]!
   24990:	cmp	r4, r0
   24994:	bne	249ac <fputs@plt+0x13864>
   24998:	str	lr, [r2, #340]	; 0x154
   2499c:	mov	r0, #1
   249a0:	ldr	r2, [ip, lr, lsl #2]
   249a4:	str	r2, [r3]
   249a8:	pop	{r4, pc}
   249ac:	sub	r1, r1, #1
   249b0:	b	2497c <fputs@plt+0x13834>
   249b4:	ldrdeq	pc, [r8], -r0
   249b8:	cmp	r0, #0
   249bc:	bxeq	lr
   249c0:	push	{r4, r5, r6, r7, r8, lr}
   249c4:	sub	r5, r0, #4
   249c8:	mov	r4, #1
   249cc:	mov	r6, r5
   249d0:	ldr	r7, [r0, #-4]
   249d4:	cmp	r4, r7
   249d8:	blt	249e8 <fputs@plt+0x138a0>
   249dc:	mov	r0, r5
   249e0:	pop	{r4, r5, r6, r7, r8, lr}
   249e4:	b	183dc <fputs@plt+0x7294>
   249e8:	ldr	r0, [r6, #4]!
   249ec:	cmp	r0, #0
   249f0:	beq	249f8 <fputs@plt+0x138b0>
   249f4:	bl	183dc <fputs@plt+0x7294>
   249f8:	add	r4, r4, #1
   249fc:	b	249d4 <fputs@plt+0x1388c>
   24a00:	ldrb	r2, [r0, #74]	; 0x4a
   24a04:	ldr	r3, [pc, #8]	; 24a14 <fputs@plt+0x138cc>
   24a08:	add	r3, r3, r2
   24a0c:	ldrb	r0, [r3, #3104]	; 0xc20
   24a10:	bx	lr
   24a14:			; <UNDEFINED> instruction: 0x00072ab0
   24a18:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a1c:	mov	r4, r0
   24a20:	mov	r5, #0
   24a24:	ldr	r6, [pc, #688]	; 24cdc <fputs@plt+0x13b94>
   24a28:	ldr	r8, [pc, #688]	; 24ce0 <fputs@plt+0x13b98>
   24a2c:	ldr	r9, [pc, #688]	; 24ce4 <fputs@plt+0x13b9c>
   24a30:	ldr	sl, [pc, #688]	; 24ce8 <fputs@plt+0x13ba0>
   24a34:	ldr	fp, [pc, #688]	; 24cec <fputs@plt+0x13ba4>
   24a38:	ldrb	r2, [r4]
   24a3c:	cmp	r2, #0
   24a40:	beq	24adc <fputs@plt+0x13994>
   24a44:	cmp	r2, #34	; 0x22
   24a48:	ldrb	r3, [r4, #1]
   24a4c:	beq	24b84 <fputs@plt+0x13a3c>
   24a50:	bhi	24a98 <fputs@plt+0x13950>
   24a54:	cmp	r2, #13
   24a58:	bhi	24a78 <fputs@plt+0x13930>
   24a5c:	cmp	r2, #12
   24a60:	bcs	24a70 <fputs@plt+0x13928>
   24a64:	sub	r3, r2, #9
   24a68:	cmp	r3, #1
   24a6c:	bhi	24a80 <fputs@plt+0x13938>
   24a70:	mov	r2, #1
   24a74:	b	24b0c <fputs@plt+0x139c4>
   24a78:	cmp	r2, #32
   24a7c:	beq	24a70 <fputs@plt+0x13928>
   24a80:	add	r3, r6, r2
   24a84:	ldrb	r3, [r3, #320]	; 0x140
   24a88:	tst	r3, #70	; 0x46
   24a8c:	beq	24b7c <fputs@plt+0x13a34>
   24a90:	mov	r7, #1
   24a94:	b	24bac <fputs@plt+0x13a64>
   24a98:	cmp	r2, #47	; 0x2f
   24a9c:	beq	24b20 <fputs@plt+0x139d8>
   24aa0:	bhi	24af0 <fputs@plt+0x139a8>
   24aa4:	cmp	r2, #39	; 0x27
   24aa8:	beq	24b84 <fputs@plt+0x13a3c>
   24aac:	cmp	r2, #45	; 0x2d
   24ab0:	bne	24a80 <fputs@plt+0x13938>
   24ab4:	cmp	r3, #45	; 0x2d
   24ab8:	bne	24b7c <fputs@plt+0x13a34>
   24abc:	mov	r2, r4
   24ac0:	mov	r4, r2
   24ac4:	ldrb	r3, [r2], #1
   24ac8:	cmp	r3, #0
   24acc:	cmpne	r3, #10
   24ad0:	bne	24ac0 <fputs@plt+0x13978>
   24ad4:	cmp	r3, #0
   24ad8:	bne	24a70 <fputs@plt+0x13928>
   24adc:	sub	r0, r5, #1
   24ae0:	clz	r0, r0
   24ae4:	lsr	r0, r0, #5
   24ae8:	add	sp, sp, #4
   24aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24af0:	cmp	r2, #91	; 0x5b
   24af4:	beq	24b58 <fputs@plt+0x13a10>
   24af8:	cmp	r2, #96	; 0x60
   24afc:	beq	24b84 <fputs@plt+0x13a3c>
   24b00:	cmp	r2, #59	; 0x3b
   24b04:	moveq	r2, #0
   24b08:	bne	24a80 <fputs@plt+0x13938>
   24b0c:	add	r5, r6, r5, lsl #3
   24b10:	add	r4, r4, #1
   24b14:	add	r2, r5, r2
   24b18:	ldrb	r5, [r2, #3110]	; 0xc26
   24b1c:	b	24a38 <fputs@plt+0x138f0>
   24b20:	cmp	r3, #42	; 0x2a
   24b24:	bne	24b7c <fputs@plt+0x13a34>
   24b28:	add	r3, r4, #2
   24b2c:	mov	r4, r3
   24b30:	ldrb	r0, [r3], #1
   24b34:	cmp	r0, #0
   24b38:	beq	24ae8 <fputs@plt+0x139a0>
   24b3c:	cmp	r0, #42	; 0x2a
   24b40:	ldrb	r2, [r3]
   24b44:	bne	24b2c <fputs@plt+0x139e4>
   24b48:	cmp	r2, #47	; 0x2f
   24b4c:	bne	24b2c <fputs@plt+0x139e4>
   24b50:	add	r4, r4, #1
   24b54:	b	24a70 <fputs@plt+0x13928>
   24b58:	add	r3, r4, #1
   24b5c:	ldrb	r0, [r3]
   24b60:	mov	r4, r3
   24b64:	add	r3, r3, #1
   24b68:	cmp	r0, #0
   24b6c:	cmpne	r0, #93	; 0x5d
   24b70:	bne	24b5c <fputs@plt+0x13a14>
   24b74:	cmp	r0, #0
   24b78:	beq	24ae8 <fputs@plt+0x139a0>
   24b7c:	mov	r2, #2
   24b80:	b	24b0c <fputs@plt+0x139c4>
   24b84:	add	r3, r4, #1
   24b88:	ldrb	r0, [r3]
   24b8c:	mov	r4, r3
   24b90:	add	r3, r3, #1
   24b94:	cmp	r0, #0
   24b98:	beq	24ae8 <fputs@plt+0x139a0>
   24b9c:	cmp	r0, r2
   24ba0:	bne	24b88 <fputs@plt+0x13a40>
   24ba4:	b	24b7c <fputs@plt+0x13a34>
   24ba8:	add	r7, r7, #1
   24bac:	ldrb	r1, [r4, r7]
   24bb0:	add	r1, r6, r1
   24bb4:	ldrb	r1, [r1, #320]	; 0x140
   24bb8:	tst	r1, #70	; 0x46
   24bbc:	bne	24ba8 <fputs@plt+0x13a60>
   24bc0:	cmp	r2, #84	; 0x54
   24bc4:	beq	24c2c <fputs@plt+0x13ae4>
   24bc8:	bhi	24be4 <fputs@plt+0x13a9c>
   24bcc:	cmp	r2, #67	; 0x43
   24bd0:	beq	24bfc <fputs@plt+0x13ab4>
   24bd4:	cmp	r2, #69	; 0x45
   24bd8:	beq	24c8c <fputs@plt+0x13b44>
   24bdc:	mov	r2, #2
   24be0:	b	24c20 <fputs@plt+0x13ad8>
   24be4:	cmp	r2, #101	; 0x65
   24be8:	beq	24c8c <fputs@plt+0x13b44>
   24bec:	cmp	r2, #116	; 0x74
   24bf0:	beq	24c2c <fputs@plt+0x13ae4>
   24bf4:	cmp	r2, #99	; 0x63
   24bf8:	bne	24bdc <fputs@plt+0x13a94>
   24bfc:	cmp	r7, #6
   24c00:	bne	24bdc <fputs@plt+0x13a94>
   24c04:	mov	r2, r7
   24c08:	mov	r1, fp
   24c0c:	mov	r0, r4
   24c10:	bl	23cf4 <fputs@plt+0x12bac>
   24c14:	cmp	r0, #0
   24c18:	movne	r2, #2
   24c1c:	moveq	r2, #4
   24c20:	sub	r3, r7, #1
   24c24:	add	r4, r4, r3
   24c28:	b	24b0c <fputs@plt+0x139c4>
   24c2c:	cmp	r7, #7
   24c30:	bne	24c54 <fputs@plt+0x13b0c>
   24c34:	mov	r2, r7
   24c38:	mov	r1, r8
   24c3c:	mov	r0, r4
   24c40:	bl	23cf4 <fputs@plt+0x12bac>
   24c44:	cmp	r0, #0
   24c48:	movne	r2, #2
   24c4c:	moveq	r2, #6
   24c50:	b	24c20 <fputs@plt+0x13ad8>
   24c54:	cmp	r7, #4
   24c58:	moveq	r2, r7
   24c5c:	ldreq	r1, [pc, #140]	; 24cf0 <fputs@plt+0x13ba8>
   24c60:	beq	24c74 <fputs@plt+0x13b2c>
   24c64:	cmp	r7, #9
   24c68:	bne	24bdc <fputs@plt+0x13a94>
   24c6c:	ldr	r1, [pc, #128]	; 24cf4 <fputs@plt+0x13bac>
   24c70:	mov	r2, r7
   24c74:	mov	r0, r4
   24c78:	bl	23cf4 <fputs@plt+0x12bac>
   24c7c:	cmp	r0, #0
   24c80:	movne	r2, #2
   24c84:	moveq	r2, #5
   24c88:	b	24c20 <fputs@plt+0x13ad8>
   24c8c:	cmp	r7, #3
   24c90:	bne	24cb4 <fputs@plt+0x13b6c>
   24c94:	mov	r2, r7
   24c98:	mov	r1, sl
   24c9c:	mov	r0, r4
   24ca0:	bl	23cf4 <fputs@plt+0x12bac>
   24ca4:	cmp	r0, #0
   24ca8:	movne	r2, #2
   24cac:	moveq	r2, #7
   24cb0:	b	24c20 <fputs@plt+0x13ad8>
   24cb4:	cmp	r7, #7
   24cb8:	bne	24bdc <fputs@plt+0x13a94>
   24cbc:	mov	r2, r7
   24cc0:	mov	r1, r9
   24cc4:	mov	r0, r4
   24cc8:	bl	23cf4 <fputs@plt+0x12bac>
   24ccc:	cmp	r0, #0
   24cd0:	movne	r2, #2
   24cd4:	moveq	r2, #3
   24cd8:	b	24c20 <fputs@plt+0x13ad8>
   24cdc:			; <UNDEFINED> instruction: 0x00072ab0
   24ce0:			; <UNDEFINED> instruction: 0x000799b0
   24ce4:	andeq	r6, r7, r3, asr #6
   24ce8:	andeq	r6, r7, pc, lsr r3
   24cec:	andeq	r6, r7, r9, lsr #6
   24cf0:	andeq	r6, r7, r0, lsr r3
   24cf4:	andeq	r6, r7, r5, lsr r3
   24cf8:	ldr	r0, [pc]	; 24d00 <fputs@plt+0x13bb8>
   24cfc:	bx	lr
   24d00:	andeq	r3, r7, r6, lsl r7
   24d04:	ldr	r0, [pc]	; 24d0c <fputs@plt+0x13bc4>
   24d08:	bx	lr
   24d0c:	andeq	r6, r7, fp, asr #6
   24d10:	ldr	r0, [pc]	; 24d18 <fputs@plt+0x13bd0>
   24d14:	bx	lr
   24d18:	eoreq	pc, sp, r0, lsr #11
   24d1c:	mov	r0, #0
   24d20:	bx	lr
   24d24:	push	{r0, r1, r2, r3}
   24d28:	ldr	r3, [pc, #632]	; 24fa8 <fputs@plt+0x13e60>
   24d2c:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   24d30:	ldr	r4, [r3, #228]	; 0xe4
   24d34:	cmp	r4, #0
   24d38:	beq	24d5c <fputs@plt+0x13c14>
   24d3c:	ldr	r0, [pc, #616]	; 24fac <fputs@plt+0x13e64>
   24d40:	bl	2c8a8 <fputs@plt+0x1b760>
   24d44:	mov	r4, r0
   24d48:	mov	r0, r4
   24d4c:	add	sp, sp, #8
   24d50:	pop	{r4, r6, r7, r8, r9, lr}
   24d54:	add	sp, sp, #16
   24d58:	bx	lr
   24d5c:	add	r2, sp, #36	; 0x24
   24d60:	str	r2, [sp, #4]
   24d64:	ldr	r2, [sp, #32]
   24d68:	sub	r2, r2, #4
   24d6c:	cmp	r2, #22
   24d70:	ldrls	pc, [pc, r2, lsl #2]
   24d74:	b	24dd4 <fputs@plt+0x13c8c>
   24d78:	ldrdeq	r4, [r2], -ip
   24d7c:	strdeq	r4, [r2], -ip
   24d80:	andeq	r4, r2, r4, lsr lr
   24d84:	andeq	r4, r2, r0, asr lr
   24d88:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24d8c:	andeq	r4, r2, r4, lsr #28
   24d90:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24d94:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24d98:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24d9c:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24da0:	andeq	r4, r2, r8, asr #26
   24da4:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24da8:	andeq	r4, r2, r8, ror #29
   24dac:	strdeq	r4, [r2], -ip
   24db0:	andeq	r4, r2, ip, ror lr
   24db4:	andeq	r4, r2, ip, lsr #29
   24db8:	andeq	r4, r2, ip, lsl #30
   24dbc:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24dc0:	andeq	r4, r2, ip, lsl pc
   24dc4:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24dc8:	andeq	r4, r2, ip, ror #28
   24dcc:	andeq	r4, r2, r8, lsl #31
   24dd0:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   24dd4:	mov	r4, #1
   24dd8:	b	24d48 <fputs@plt+0x13c00>
   24ddc:	ldr	r3, [sp, #4]
   24de0:	ldr	ip, [pc, #456]	; 24fb0 <fputs@plt+0x13e68>
   24de4:	ldr	lr, [r3]
   24de8:	ldm	lr!, {r0, r1, r2, r3}
   24dec:	stmia	ip!, {r0, r1, r2, r3}
   24df0:	ldm	lr, {r0, r1, r2, r3}
   24df4:	stm	ip, {r0, r1, r2, r3}
   24df8:	b	24d48 <fputs@plt+0x13c00>
   24dfc:	ldr	r3, [r3, #40]	; 0x28
   24e00:	cmp	r3, #0
   24e04:	bne	24e14 <fputs@plt+0x13ccc>
   24e08:	ldr	r1, [pc, #420]	; 24fb4 <fputs@plt+0x13e6c>
   24e0c:	mov	r0, #4
   24e10:	bl	24d24 <fputs@plt+0x13bdc>
   24e14:	ldr	r3, [sp, #4]
   24e18:	ldr	lr, [pc, #400]	; 24fb0 <fputs@plt+0x13e68>
   24e1c:	ldr	ip, [r3]
   24e20:	b	24de8 <fputs@plt+0x13ca0>
   24e24:	ldr	r2, [sp, #4]
   24e28:	ldr	r2, [r2]
   24e2c:	str	r2, [r3]
   24e30:	b	24d48 <fputs@plt+0x13c00>
   24e34:	ldr	r2, [sp, #4]
   24e38:	ldr	r1, [r2]
   24e3c:	str	r1, [r3, #192]	; 0xc0
   24e40:	ldmib	r2, {r1, r2}
   24e44:	str	r1, [r3, #196]	; 0xc4
   24e48:	str	r2, [r3, #200]	; 0xc8
   24e4c:	b	24d48 <fputs@plt+0x13c00>
   24e50:	ldr	r2, [sp, #4]
   24e54:	ldr	r1, [r2]
   24e58:	str	r1, [r3, #204]	; 0xcc
   24e5c:	ldmib	r2, {r1, r2}
   24e60:	str	r1, [r3, #208]	; 0xd0
   24e64:	str	r2, [r3, #212]	; 0xd4
   24e68:	b	24d48 <fputs@plt+0x13c00>
   24e6c:	ldr	r3, [sp, #4]
   24e70:	mov	r2, #160	; 0xa0
   24e74:	ldr	r3, [r3]
   24e78:	b	24e2c <fputs@plt+0x13ce4>
   24e7c:	ldr	r3, [sp, #4]
   24e80:	ldr	ip, [pc, #304]	; 24fb8 <fputs@plt+0x13e70>
   24e84:	ldr	lr, [r3]
   24e88:	ldm	lr!, {r0, r1, r2, r3}
   24e8c:	stmia	ip!, {r0, r1, r2, r3}
   24e90:	ldm	lr!, {r0, r1, r2, r3}
   24e94:	stmia	ip!, {r0, r1, r2, r3}
   24e98:	ldm	lr!, {r0, r1, r2, r3}
   24e9c:	stmia	ip!, {r0, r1, r2, r3}
   24ea0:	ldr	r3, [lr]
   24ea4:	str	r3, [ip]
   24ea8:	b	24d48 <fputs@plt+0x13c00>
   24eac:	ldr	r3, [r3, #116]	; 0x74
   24eb0:	cmp	r3, #0
   24eb4:	bne	24ec4 <fputs@plt+0x13d7c>
   24eb8:	ldr	r1, [pc, #252]	; 24fbc <fputs@plt+0x13e74>
   24ebc:	mov	r0, #18
   24ec0:	bl	24d24 <fputs@plt+0x13bdc>
   24ec4:	ldr	r3, [sp, #4]
   24ec8:	ldr	lr, [pc, #232]	; 24fb8 <fputs@plt+0x13e70>
   24ecc:	ldr	ip, [r3]
   24ed0:	b	24e88 <fputs@plt+0x13d40>
   24ed4:	ldr	r2, [sp, #4]
   24ed8:	ldm	r2, {r1, r2}
   24edc:	str	r1, [r3, #28]
   24ee0:	str	r2, [r3, #32]
   24ee4:	b	24d48 <fputs@plt+0x13c00>
   24ee8:	ldr	r2, [sp, #4]
   24eec:	ldm	r2, {r1, r2}
   24ef0:	str	r1, [r3, #256]	; 0x100
   24ef4:	str	r2, [r3, #260]	; 0x104
   24ef8:	b	24d48 <fputs@plt+0x13c00>
   24efc:	ldr	r2, [sp, #4]
   24f00:	ldr	r2, [r2]
   24f04:	str	r2, [r3, #12]
   24f08:	b	24d48 <fputs@plt+0x13c00>
   24f0c:	ldr	r2, [sp, #4]
   24f10:	ldr	r2, [r2]
   24f14:	str	r2, [r3, #16]
   24f18:	b	24d48 <fputs@plt+0x13c00>
   24f1c:	ldr	r2, [sp, #4]
   24f20:	mov	r9, #0
   24f24:	ldr	r8, [pc, #148]	; 24fc0 <fputs@plt+0x13e78>
   24f28:	add	r2, r2, #7
   24f2c:	bic	r2, r2, #7
   24f30:	ldrd	r6, [r2], #15
   24f34:	bic	r2, r2, #7
   24f38:	ldrd	r0, [r2]
   24f3c:	cmp	r1, r9
   24f40:	cmpeq	r0, r8
   24f44:	movhi	r0, r8
   24f48:	movhi	r1, r9
   24f4c:	cmp	r6, #0
   24f50:	sbcs	r2, r7, #0
   24f54:	movlt	ip, #0
   24f58:	movlt	r2, ip
   24f5c:	blt	24f78 <fputs@plt+0x13e30>
   24f60:	cmp	r6, r0
   24f64:	mov	ip, r0
   24f68:	sbcs	lr, r7, r1
   24f6c:	mov	r2, r1
   24f70:	movlt	ip, r6
   24f74:	movlt	r2, r7
   24f78:	str	ip, [r3, #176]	; 0xb0
   24f7c:	str	r2, [r3, #180]	; 0xb4
   24f80:	strd	r0, [r3, #184]	; 0xb8
   24f84:	b	24d48 <fputs@plt+0x13c00>
   24f88:	ldr	r2, [sp, #4]
   24f8c:	ldr	r2, [r2]
   24f90:	str	r2, [r3, #224]	; 0xe0
   24f94:	b	24d48 <fputs@plt+0x13c00>
   24f98:	ldr	r2, [sp, #4]
   24f9c:	ldr	r2, [r2]
   24fa0:	str	r2, [r3, #36]	; 0x24
   24fa4:	b	24d48 <fputs@plt+0x13c00>
   24fa8:	andeq	fp, r8, r0, lsr r1
   24fac:			; <UNDEFINED> instruction: 0x000209b3
   24fb0:	andeq	fp, r8, r8, asr r1
   24fb4:	andeq	r3, r7, r0, lsr #14
   24fb8:	muleq	r8, ip, r1
   24fbc:	andeq	r3, r7, r0, asr #14
   24fc0:	svcvc	0x00ff0000
   24fc4:	push	{r4, r5, r6, r7, r8, lr}
   24fc8:	ldr	r4, [pc, #720]	; 252a0 <fputs@plt+0x14158>
   24fcc:	ldr	r5, [r4, #228]	; 0xe4
   24fd0:	cmp	r5, #0
   24fd4:	movne	r5, #0
   24fd8:	bne	250dc <fputs@plt+0x13f94>
   24fdc:	ldr	r7, [r4, #240]	; 0xf0
   24fe0:	mov	r3, #1
   24fe4:	str	r3, [r4, #236]	; 0xec
   24fe8:	cmp	r7, #0
   24fec:	bne	25108 <fputs@plt+0x13fc0>
   24ff0:	ldr	r3, [r4, #40]	; 0x28
   24ff4:	cmp	r3, #0
   24ff8:	bne	25008 <fputs@plt+0x13ec0>
   24ffc:	ldr	r1, [pc, #672]	; 252a4 <fputs@plt+0x1415c>
   25000:	mov	r0, #4
   25004:	bl	24d24 <fputs@plt+0x13bdc>
   25008:	ldr	r6, [pc, #664]	; 252a8 <fputs@plt+0x14160>
   2500c:	mov	r2, #28
   25010:	mov	r1, #0
   25014:	add	r0, r6, #220	; 0xdc
   25018:	bl	10f20 <memset@plt>
   2501c:	ldr	r0, [r4, #192]	; 0xc0
   25020:	mov	r3, #8
   25024:	str	r3, [r6, #216]	; 0xd8
   25028:	cmp	r0, #0
   2502c:	beq	250f4 <fputs@plt+0x13fac>
   25030:	ldr	r2, [r4, #196]	; 0xc4
   25034:	cmp	r2, #99	; 0x63
   25038:	ble	250f4 <fputs@plt+0x13fac>
   2503c:	ldr	r3, [r4, #200]	; 0xc8
   25040:	cmp	r3, #0
   25044:	ble	250f4 <fputs@plt+0x13fac>
   25048:	bic	r2, r2, #7
   2504c:	mov	r1, r0
   25050:	str	r0, [r6, #236]	; 0xec
   25054:	rsb	ip, r2, #0
   25058:	str	r3, [r6, #240]	; 0xf0
   2505c:	sub	r3, r3, #1
   25060:	str	r2, [r4, #196]	; 0xc4
   25064:	cmp	r7, r3
   25068:	blt	250e4 <fputs@plt+0x13f9c>
   2506c:	mul	r3, r3, r2
   25070:	mov	r1, #0
   25074:	add	r2, r0, r3
   25078:	str	r1, [r0, r3]
   2507c:	add	r3, r2, #4
   25080:	str	r3, [r6, #232]	; 0xe8
   25084:	ldr	r3, [r4, #204]	; 0xcc
   25088:	cmp	r3, #0
   2508c:	beq	250a8 <fputs@plt+0x13f60>
   25090:	ldr	r3, [r4, #208]	; 0xd0
   25094:	cmp	r3, #512	; 0x200
   25098:	blt	250a8 <fputs@plt+0x13f60>
   2509c:	ldr	r3, [r4, #212]	; 0xd4
   250a0:	cmp	r3, #0
   250a4:	bgt	250b4 <fputs@plt+0x13f6c>
   250a8:	mov	r3, #0
   250ac:	str	r3, [r4, #204]	; 0xcc
   250b0:	str	r3, [r4, #208]	; 0xd0
   250b4:	ldr	r3, [r4, #60]	; 0x3c
   250b8:	ldr	r0, [r4, #68]	; 0x44
   250bc:	blx	r3
   250c0:	subs	r6, r0, #0
   250c4:	beq	25108 <fputs@plt+0x13fc0>
   250c8:	mov	r2, #32
   250cc:	mov	r1, #0
   250d0:	ldr	r0, [pc, #468]	; 252ac <fputs@plt+0x14164>
   250d4:	mov	r5, r6
   250d8:	bl	10f20 <memset@plt>
   250dc:	mov	r0, r5
   250e0:	pop	{r4, r5, r6, r7, r8, pc}
   250e4:	add	r1, r1, r2
   250e8:	add	r7, r7, #1
   250ec:	str	r1, [r1, ip]
   250f0:	b	25064 <fputs@plt+0x13f1c>
   250f4:	mov	r3, #0
   250f8:	str	r3, [r4, #192]	; 0xc0
   250fc:	str	r3, [r4, #196]	; 0xc4
   25100:	str	r3, [r4, #200]	; 0xc8
   25104:	b	25084 <fputs@plt+0x13f3c>
   25108:	mov	r3, #1
   2510c:	ldr	r1, [r4, #228]	; 0xe4
   25110:	str	r3, [r4, #240]	; 0xf0
   25114:	ldr	r3, [r4, #252]	; 0xfc
   25118:	cmp	r3, #0
   2511c:	moveq	r3, #8
   25120:	streq	r3, [r4, #252]	; 0xfc
   25124:	ldr	r3, [r4, #248]	; 0xf8
   25128:	add	r3, r3, #1
   2512c:	str	r3, [r4, #248]	; 0xf8
   25130:	ldr	r3, [r4, #232]	; 0xe8
   25134:	orrs	r1, r1, r3
   25138:	bne	251d4 <fputs@plt+0x1408c>
   2513c:	mov	r3, #1
   25140:	mov	r2, #92	; 0x5c
   25144:	ldr	r0, [pc, #356]	; 252b0 <fputs@plt+0x14168>
   25148:	str	r3, [r4, #232]	; 0xe8
   2514c:	bl	10f20 <memset@plt>
   25150:	mov	r1, #3
   25154:	ldr	r0, [pc, #344]	; 252b4 <fputs@plt+0x1416c>
   25158:	bl	1cf7c <fputs@plt+0xbe34>
   2515c:	mov	r1, #8
   25160:	ldr	r0, [pc, #336]	; 252b8 <fputs@plt+0x14170>
   25164:	bl	1cf7c <fputs@plt+0xbe34>
   25168:	mov	r1, #57	; 0x39
   2516c:	ldr	r0, [pc, #328]	; 252bc <fputs@plt+0x14174>
   25170:	bl	1cf7c <fputs@plt+0xbe34>
   25174:	ldr	r3, [r4, #244]	; 0xf4
   25178:	cmp	r3, #0
   2517c:	beq	251a0 <fputs@plt+0x14058>
   25180:	mov	r3, #1
   25184:	mov	r0, #10
   25188:	str	r3, [r4, #244]	; 0xf4
   2518c:	bl	253bc <fputs@plt+0x14274>
   25190:	cmp	r0, #0
   25194:	bne	251f0 <fputs@plt+0x140a8>
   25198:	mov	r5, #7
   2519c:	b	251cc <fputs@plt+0x14084>
   251a0:	ldr	r3, [r4, #116]	; 0x74
   251a4:	cmp	r3, #0
   251a8:	bne	251b8 <fputs@plt+0x14070>
   251ac:	ldr	r1, [pc, #268]	; 252c0 <fputs@plt+0x14178>
   251b0:	mov	r0, #18
   251b4:	bl	24d24 <fputs@plt+0x13bdc>
   251b8:	ldr	r0, [r4, #112]	; 0x70
   251bc:	ldr	r3, [r4, #116]	; 0x74
   251c0:	blx	r3
   251c4:	subs	r5, r0, #0
   251c8:	beq	25180 <fputs@plt+0x14038>
   251cc:	mov	r3, #0
   251d0:	str	r3, [r4, #232]	; 0xe8
   251d4:	ldr	r3, [r4, #248]	; 0xf8
   251d8:	sub	r3, r3, #1
   251dc:	cmp	r3, #0
   251e0:	str	r3, [r4, #248]	; 0xf8
   251e4:	movle	r3, #0
   251e8:	strle	r3, [r4, #252]	; 0xfc
   251ec:	b	250dc <fputs@plt+0x13f94>
   251f0:	bl	183dc <fputs@plt+0x7294>
   251f4:	bl	25378 <fputs@plt+0x14230>
   251f8:	subs	r5, r0, #0
   251fc:	bne	251cc <fputs@plt+0x14084>
   25200:	ldr	r3, [pc, #160]	; 252a8 <fputs@plt+0x14160>
   25204:	ldr	r2, [r3, #164]	; 0xa4
   25208:	cmp	r2, #0
   2520c:	beq	2527c <fputs@plt+0x14134>
   25210:	ldr	r1, [r4, #204]	; 0xcc
   25214:	mov	r0, #10
   25218:	ldr	ip, [r4, #208]	; 0xd0
   2521c:	ldr	r2, [r4, #212]	; 0xd4
   25220:	cmp	r1, #0
   25224:	mov	r7, r1
   25228:	moveq	r2, r1
   2522c:	moveq	ip, r1
   25230:	bic	ip, ip, #7
   25234:	cmp	r2, #90	; 0x5a
   25238:	mov	r6, r2
   2523c:	str	ip, [r3, #176]	; 0xb0
   25240:	str	r2, [r3, #180]	; 0xb4
   25244:	sdivle	r0, r2, r0
   25248:	str	r2, [r3, #204]	; 0xcc
   2524c:	addle	r0, r0, #1
   25250:	strd	r0, [r3, #184]	; 0xb8
   25254:	mov	r0, #0
   25258:	mov	lr, r0
   2525c:	str	r0, [r3, #200]	; 0xc8
   25260:	str	r0, [r3, #208]	; 0xd0
   25264:	subs	r6, r6, #1
   25268:	bcs	25288 <fputs@plt+0x14140>
   2526c:	mla	r2, ip, r2, r1
   25270:	cmp	r0, #0
   25274:	strne	lr, [r3, #200]	; 0xc8
   25278:	str	r2, [r3, #192]	; 0xc0
   2527c:	mov	r3, #1
   25280:	str	r3, [r4, #228]	; 0xe4
   25284:	b	251cc <fputs@plt+0x14084>
   25288:	mov	r8, r7
   2528c:	mov	r0, #1
   25290:	str	lr, [r8], ip
   25294:	mov	lr, r7
   25298:	mov	r7, r8
   2529c:	b	25264 <fputs@plt+0x1411c>
   252a0:	andeq	fp, r8, r0, lsr r1
   252a4:	andeq	r3, r7, r0, lsr #14
   252a8:	ldrdeq	pc, [r8], -r0
   252ac:	andeq	pc, r8, r8, lsr #17
   252b0:	andeq	pc, r8, r8, asr #17
   252b4:	muleq	r8, r4, r3
   252b8:	andeq	fp, r8, r8, ror #7
   252bc:	andeq	fp, r8, r8, asr #9
   252c0:	andeq	r3, r7, r0, asr #14
   252c4:	push	{r4, r5, r6, lr}
   252c8:	mov	r5, r0
   252cc:	bl	24fc4 <fputs@plt+0x13e7c>
   252d0:	cmp	r0, #0
   252d4:	ldreq	r3, [pc, #60]	; 25318 <fputs@plt+0x141d0>
   252d8:	ldreq	r4, [r3, #80]	; 0x50
   252dc:	beq	25308 <fputs@plt+0x141c0>
   252e0:	mov	r4, #0
   252e4:	b	25310 <fputs@plt+0x141c8>
   252e8:	cmp	r5, #0
   252ec:	beq	25310 <fputs@plt+0x141c8>
   252f0:	mov	r0, r5
   252f4:	ldr	r1, [r4, #16]
   252f8:	bl	11124 <strcmp@plt>
   252fc:	cmp	r0, #0
   25300:	beq	25310 <fputs@plt+0x141c8>
   25304:	ldr	r4, [r4, #12]
   25308:	cmp	r4, #0
   2530c:	bne	252e8 <fputs@plt+0x141a0>
   25310:	mov	r0, r4
   25314:	pop	{r4, r5, r6, pc}
   25318:	ldrdeq	pc, [r8], -r0
   2531c:	push	{r4, r5, r6, lr}
   25320:	mov	r5, r1
   25324:	mov	r4, r0
   25328:	bl	24fc4 <fputs@plt+0x13e7c>
   2532c:	subs	r1, r0, #0
   25330:	bne	2536c <fputs@plt+0x14224>
   25334:	mov	r0, r4
   25338:	bl	12cac <fputs@plt+0x1b64>
   2533c:	cmp	r5, #0
   25340:	ldr	r2, [pc, #44]	; 25374 <fputs@plt+0x1422c>
   25344:	bne	25360 <fputs@plt+0x14218>
   25348:	ldr	r3, [r2, #80]	; 0x50
   2534c:	cmp	r3, #0
   25350:	ldrne	r2, [r3, #12]
   25354:	strne	r2, [r4, #12]
   25358:	strne	r4, [r3, #12]
   2535c:	bne	2536c <fputs@plt+0x14224>
   25360:	ldr	r3, [r2, #80]	; 0x50
   25364:	str	r4, [r2, #80]	; 0x50
   25368:	str	r3, [r4, #12]
   2536c:	mov	r0, r1
   25370:	pop	{r4, r5, r6, pc}
   25374:	ldrdeq	pc, [r8], -r0
   25378:	push	{r4, lr}
   2537c:	mov	r1, #1
   25380:	ldr	r4, [pc, #48]	; 253b8 <fputs@plt+0x14270>
   25384:	mov	r0, r4
   25388:	bl	2531c <fputs@plt+0x141d4>
   2538c:	mov	r1, #0
   25390:	add	r0, r4, #88	; 0x58
   25394:	bl	2531c <fputs@plt+0x141d4>
   25398:	mov	r1, #0
   2539c:	add	r0, r4, #176	; 0xb0
   253a0:	bl	2531c <fputs@plt+0x141d4>
   253a4:	mov	r1, #0
   253a8:	add	r0, r4, #264	; 0x108
   253ac:	bl	2531c <fputs@plt+0x141d4>
   253b0:	mov	r0, #0
   253b4:	pop	{r4, pc}
   253b8:	andeq	fp, r8, r4, lsl #22
   253bc:	push	{r4, lr}
   253c0:	mov	r4, r0
   253c4:	bl	24fc4 <fputs@plt+0x13e7c>
   253c8:	cmp	r4, #0
   253cc:	movle	r3, #0
   253d0:	movgt	r3, #1
   253d4:	cmp	r0, #0
   253d8:	moveq	r0, r3
   253dc:	movne	r0, #0
   253e0:	cmp	r0, #0
   253e4:	popeq	{r4, pc}
   253e8:	mov	r0, r4
   253ec:	asr	r1, r4, #31
   253f0:	pop	{r4, lr}
   253f4:	b	1d128 <fputs@plt+0xbfe0>
   253f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   253fc:	mov	r5, r2
   25400:	sub	sp, sp, #84	; 0x54
   25404:	mov	r4, r0
   25408:	mov	r8, r1
   2540c:	ldr	r2, [r0, #8]
   25410:	cmp	r2, #0
   25414:	ble	255a0 <fputs@plt+0x14458>
   25418:	ldrd	r0, [sp, #120]	; 0x78
   2541c:	asr	r3, r2, #31
   25420:	adds	r0, r0, r5
   25424:	adc	r1, r1, r5, asr #31
   25428:	cmp	r2, r0
   2542c:	sbcs	r3, r3, r1
   25430:	bge	255a0 <fputs@plt+0x14458>
   25434:	mov	r2, #72	; 0x48
   25438:	mov	r1, r4
   2543c:	add	r0, sp, #8
   25440:	bl	10fbc <memcpy@plt>
   25444:	mov	r2, #72	; 0x48
   25448:	mov	r1, #0
   2544c:	mov	r0, r4
   25450:	bl	10f20 <memset@plt>
   25454:	mov	r3, #0
   25458:	mov	r2, r4
   2545c:	ldrd	r0, [sp, #68]	; 0x44
   25460:	str	r3, [sp]
   25464:	ldr	r3, [sp, #64]	; 0x40
   25468:	bl	12c7c <fputs@plt+0x1b34>
   2546c:	subs	fp, r0, #0
   25470:	bne	255b0 <fputs@plt+0x14468>
   25474:	ldr	sl, [sp, #12]
   25478:	mov	r6, #0
   2547c:	mov	r7, #0
   25480:	ldr	r9, [sp, #24]
   25484:	cmp	r9, #0
   25488:	bne	254b4 <fputs@plt+0x1436c>
   2548c:	add	r0, sp, #24
   25490:	bl	19574 <fputs@plt+0x842c>
   25494:	ldrd	r2, [sp, #120]	; 0x78
   25498:	mov	r1, r8
   2549c:	mov	r0, r4
   254a0:	strd	r2, [sp]
   254a4:	mov	r2, r5
   254a8:	bl	12c04 <fputs@plt+0x1abc>
   254ac:	mov	fp, r0
   254b0:	b	25594 <fputs@plt+0x1444c>
   254b4:	ldrd	r2, [sp, #32]
   254b8:	adds	r0, r6, sl
   254bc:	adc	r1, r7, sl, asr #31
   254c0:	strd	r6, [sp]
   254c4:	cmp	r2, r0
   254c8:	mov	r0, r4
   254cc:	sbcs	r1, r3, r1
   254d0:	add	r1, r9, #4
   254d4:	sublt	sl, r2, r6
   254d8:	mov	r2, sl
   254dc:	bl	12c04 <fputs@plt+0x1abc>
   254e0:	subs	fp, r0, #0
   254e4:	bne	255b0 <fputs@plt+0x14468>
   254e8:	adds	r6, r6, sl
   254ec:	ldr	r9, [r9]
   254f0:	adc	r7, r7, sl, asr #31
   254f4:	b	25484 <fputs@plt+0x1433c>
   254f8:	ldr	r9, [r4, #4]
   254fc:	ldrd	r0, [r4, #24]
   25500:	mov	r2, r9
   25504:	asr	r3, r9, #31
   25508:	bl	6fac8 <fputs@plt+0x5e980>
   2550c:	sub	r6, r9, r2
   25510:	mov	sl, r2
   25514:	cmp	r6, r7
   25518:	movge	r6, r7
   2551c:	cmp	r2, #0
   25520:	bne	2554c <fputs@plt+0x14404>
   25524:	add	r0, r9, #4
   25528:	ldr	fp, [r4, #32]
   2552c:	bl	253bc <fputs@plt+0x14274>
   25530:	cmp	r0, #0
   25534:	beq	255a8 <fputs@plt+0x14460>
   25538:	cmp	fp, #0
   2553c:	str	sl, [r0]
   25540:	strne	r0, [fp]
   25544:	streq	r0, [r4, #16]
   25548:	str	r0, [r4, #32]
   2554c:	ldr	r0, [r4, #32]
   25550:	mov	r1, r8
   25554:	mov	r2, r6
   25558:	add	r8, r8, r6
   2555c:	sub	r7, r7, r6
   25560:	add	r0, r0, #4
   25564:	add	r0, r0, sl
   25568:	bl	10fbc <memcpy@plt>
   2556c:	ldrd	r2, [r4, #24]
   25570:	adds	r0, r2, r6
   25574:	adc	r1, r3, r6, asr #31
   25578:	strd	r0, [r4, #24]
   2557c:	cmp	r7, #0
   25580:	bgt	254f8 <fputs@plt+0x143b0>
   25584:	ldr	r3, [sp, #120]	; 0x78
   25588:	mov	fp, #0
   2558c:	add	r5, r5, r3
   25590:	str	r5, [r4, #12]
   25594:	mov	r0, fp
   25598:	add	sp, sp, #84	; 0x54
   2559c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   255a0:	mov	r7, r5
   255a4:	b	2557c <fputs@plt+0x14434>
   255a8:	movw	fp, #3082	; 0xc0a
   255ac:	b	25594 <fputs@plt+0x1444c>
   255b0:	mov	r0, r4
   255b4:	bl	12bc8 <fputs@plt+0x1a80>
   255b8:	mov	r2, #72	; 0x48
   255bc:	add	r1, sp, #8
   255c0:	mov	r0, r4
   255c4:	bl	10fbc <memcpy@plt>
   255c8:	b	25594 <fputs@plt+0x1444c>
   255cc:	push	{r4, r5, r6, lr}
   255d0:	mov	r4, r0
   255d4:	mov	r5, r1
   255d8:	bl	24fc4 <fputs@plt+0x13e7c>
   255dc:	cmp	r0, #0
   255e0:	bne	255f4 <fputs@plt+0x144ac>
   255e4:	mov	r0, r4
   255e8:	mov	r1, r5
   255ec:	pop	{r4, r5, r6, lr}
   255f0:	b	1d128 <fputs@plt+0xbfe0>
   255f4:	mov	r0, #0
   255f8:	pop	{r4, r5, r6, pc}
   255fc:	push	{r4, r5, r6, lr}
   25600:	mov	r5, r0
   25604:	mov	r4, r1
   25608:	bl	24fc4 <fputs@plt+0x13e7c>
   2560c:	cmp	r0, #0
   25610:	bne	25628 <fputs@plt+0x144e0>
   25614:	bic	r2, r4, r4, asr #31
   25618:	mov	r0, r5
   2561c:	pop	{r4, r5, r6, lr}
   25620:	asr	r3, r2, #31
   25624:	b	1f4a0 <fputs@plt+0xe358>
   25628:	mov	r0, #0
   2562c:	pop	{r4, r5, r6, pc}
   25630:	push	{r4, r6, r7, lr}
   25634:	mov	r4, r0
   25638:	mov	r6, r2
   2563c:	mov	r7, r3
   25640:	bl	24fc4 <fputs@plt+0x13e7c>
   25644:	cmp	r0, #0
   25648:	bne	25660 <fputs@plt+0x14518>
   2564c:	mov	r2, r6
   25650:	mov	r3, r7
   25654:	mov	r0, r4
   25658:	pop	{r4, r6, r7, lr}
   2565c:	b	1f4a0 <fputs@plt+0xe358>
   25660:	mov	r0, #0
   25664:	pop	{r4, r6, r7, pc}
   25668:	push	{r4, r5, r6, r7, r8, lr}
   2566c:	ldrb	ip, [r0, #69]	; 0x45
   25670:	cmp	ip, #0
   25674:	movne	r6, #0
   25678:	bne	256b0 <fputs@plt+0x14568>
   2567c:	mov	r5, r1
   25680:	ldr	r1, [r0, #288]	; 0x120
   25684:	mov	r4, r0
   25688:	mov	r6, r2
   2568c:	mov	r7, r3
   25690:	cmp	r1, r5
   25694:	bhi	256b8 <fputs@plt+0x14570>
   25698:	ldr	r1, [r0, #292]	; 0x124
   2569c:	cmp	r1, r5
   256a0:	bls	256b8 <fputs@plt+0x14570>
   256a4:	bl	1d400 <fputs@plt+0xc2b8>
   256a8:	subs	r6, r0, #0
   256ac:	bne	256dc <fputs@plt+0x14594>
   256b0:	mov	r0, r6
   256b4:	pop	{r4, r5, r6, r7, r8, pc}
   256b8:	mov	r2, r6
   256bc:	mov	r3, r7
   256c0:	mov	r0, r5
   256c4:	bl	25630 <fputs@plt+0x144e8>
   256c8:	subs	r6, r0, #0
   256cc:	bne	256b0 <fputs@plt+0x14568>
   256d0:	mov	r0, r4
   256d4:	bl	185e4 <fputs@plt+0x749c>
   256d8:	b	256b0 <fputs@plt+0x14568>
   256dc:	add	r3, r4, #260	; 0x104
   256e0:	mov	r1, r5
   256e4:	ldrh	r2, [r3]
   256e8:	bl	10fbc <memcpy@plt>
   256ec:	mov	r1, r5
   256f0:	mov	r0, r4
   256f4:	bl	1c334 <fputs@plt+0xb1ec>
   256f8:	b	256b0 <fputs@plt+0x14568>
   256fc:	cmp	r1, #0
   25700:	bne	25708 <fputs@plt+0x145c0>
   25704:	b	1d400 <fputs@plt+0xc2b8>
   25708:	push	{r4, r5}
   2570c:	mov	r5, r3
   25710:	mov	ip, r0
   25714:	mov	r4, r2
   25718:	ldr	r3, [r0, #288]	; 0x120
   2571c:	cmp	r3, r1
   25720:	bhi	25748 <fputs@plt+0x14600>
   25724:	ldr	r3, [r0, #292]	; 0x124
   25728:	cmp	r3, r1
   2572c:	bls	25748 <fputs@plt+0x14600>
   25730:	add	r3, r0, #260	; 0x104
   25734:	ldrh	r2, [r3]
   25738:	mov	r3, #0
   2573c:	cmp	r3, r5
   25740:	cmpeq	r2, r4
   25744:	bcs	2575c <fputs@plt+0x14614>
   25748:	mov	r2, r4
   2574c:	mov	r3, r5
   25750:	pop	{r4, r5}
   25754:	mov	r0, ip
   25758:	b	25668 <fputs@plt+0x14520>
   2575c:	mov	r0, r1
   25760:	pop	{r4, r5}
   25764:	bx	lr
   25768:	push	{r4, r5, r6, lr}
   2576c:	mov	r5, r0
   25770:	mov	r6, r1
   25774:	bl	256fc <fputs@plt+0x145b4>
   25778:	subs	r4, r0, #0
   2577c:	bne	2578c <fputs@plt+0x14644>
   25780:	mov	r1, r6
   25784:	mov	r0, r5
   25788:	bl	1c334 <fputs@plt+0xb1ec>
   2578c:	mov	r0, r4
   25790:	pop	{r4, r5, r6, pc}
   25794:	ldr	r3, [r0, #24]
   25798:	push	{r4, r5, r6, r7, r8, lr}
   2579c:	mov	r4, r0
   257a0:	mov	r8, r2
   257a4:	cmp	r3, r1
   257a8:	bge	25858 <fputs@plt+0x14710>
   257ac:	cmp	r1, #32
   257b0:	ldr	r0, [r0, #32]
   257b4:	movlt	r1, #32
   257b8:	cmp	r3, #0
   257bc:	movle	r2, #0
   257c0:	andgt	r2, r2, #1
   257c4:	cmp	r2, #0
   257c8:	mov	r6, r1
   257cc:	asr	r7, r1, #31
   257d0:	beq	25820 <fputs@plt+0x146d8>
   257d4:	ldr	r1, [r4, #16]
   257d8:	ldr	r3, [r4, #20]
   257dc:	cmp	r1, r3
   257e0:	bne	25828 <fputs@plt+0x146e0>
   257e4:	mov	r2, r6
   257e8:	mov	r3, r7
   257ec:	mov	r8, #0
   257f0:	bl	25768 <fputs@plt+0x14620>
   257f4:	str	r0, [r4, #16]
   257f8:	str	r0, [r4, #20]
   257fc:	ldr	r5, [r4, #20]
   25800:	cmp	r5, #0
   25804:	bne	25848 <fputs@plt+0x14700>
   25808:	mov	r0, r4
   2580c:	bl	1ca3c <fputs@plt+0xb8f4>
   25810:	mov	r0, #7
   25814:	str	r5, [r4, #16]
   25818:	str	r5, [r4, #24]
   2581c:	pop	{r4, r5, r6, r7, r8, pc}
   25820:	cmp	r3, #0
   25824:	ble	25830 <fputs@plt+0x146e8>
   25828:	ldr	r1, [r4, #20]
   2582c:	bl	1c334 <fputs@plt+0xb1ec>
   25830:	mov	r2, r6
   25834:	mov	r3, r7
   25838:	ldr	r0, [r4, #32]
   2583c:	bl	1de54 <fputs@plt+0xcd0c>
   25840:	str	r0, [r4, #20]
   25844:	b	257fc <fputs@plt+0x146b4>
   25848:	mov	r1, r5
   2584c:	ldr	r0, [r4, #32]
   25850:	bl	1c2d4 <fputs@plt+0xb18c>
   25854:	str	r0, [r4, #24]
   25858:	cmp	r8, #0
   2585c:	beq	25880 <fputs@plt+0x14738>
   25860:	ldr	r1, [r4, #16]
   25864:	cmp	r1, #0
   25868:	beq	25880 <fputs@plt+0x14738>
   2586c:	ldr	r0, [r4, #20]
   25870:	cmp	r1, r0
   25874:	beq	25880 <fputs@plt+0x14738>
   25878:	ldr	r2, [r4, #12]
   2587c:	bl	10fbc <memcpy@plt>
   25880:	ldrh	r3, [r4, #8]
   25884:	tst	r3, #1024	; 0x400
   25888:	beq	25898 <fputs@plt+0x14750>
   2588c:	ldr	r0, [r4, #16]
   25890:	ldr	r3, [r4, #36]	; 0x24
   25894:	blx	r3
   25898:	ldr	r3, [r4, #20]
   2589c:	mov	r0, #0
   258a0:	str	r3, [r4, #16]
   258a4:	ldrh	r3, [r4, #8]
   258a8:	bic	r3, r3, #7168	; 0x1c00
   258ac:	strh	r3, [r4, #8]
   258b0:	pop	{r4, r5, r6, r7, r8, pc}
   258b4:	ldr	r2, [r0, #24]
   258b8:	mov	r3, r0
   258bc:	cmp	r2, r1
   258c0:	bge	258cc <fputs@plt+0x14784>
   258c4:	mov	r2, #0
   258c8:	b	25794 <fputs@plt+0x1464c>
   258cc:	ldr	r2, [r3, #20]
   258d0:	mov	r0, #0
   258d4:	str	r2, [r3, #16]
   258d8:	ldrh	r2, [r3, #8]
   258dc:	and	r2, r2, #13
   258e0:	strh	r2, [r3, #8]
   258e4:	bx	lr
   258e8:	push	{r4, r5, r6, lr}
   258ec:	subs	r6, r1, #0
   258f0:	ldr	r4, [r0, #8]
   258f4:	bgt	25910 <fputs@plt+0x147c8>
   258f8:	mov	r0, r4
   258fc:	bl	1ca3c <fputs@plt+0xb8f4>
   25900:	mov	r3, #0
   25904:	str	r3, [r4, #16]
   25908:	ldr	r0, [r4, #16]
   2590c:	pop	{r4, r5, r6, pc}
   25910:	mov	r5, r0
   25914:	mov	r0, r4
   25918:	bl	258b4 <fputs@plt+0x1476c>
   2591c:	mov	r3, #8192	; 0x2000
   25920:	ldr	r0, [r4, #16]
   25924:	strh	r3, [r4, #8]
   25928:	ldr	r3, [r5, #4]
   2592c:	cmp	r0, #0
   25930:	str	r3, [r4]
   25934:	beq	25908 <fputs@plt+0x147c0>
   25938:	mov	r2, r6
   2593c:	mov	r1, #0
   25940:	bl	10f20 <memset@plt>
   25944:	b	25908 <fputs@plt+0x147c0>
   25948:	ldr	r3, [r0, #8]
   2594c:	ldrh	r2, [r3, #8]
   25950:	tst	r2, #8192	; 0x2000
   25954:	bne	2595c <fputs@plt+0x14814>
   25958:	b	258e8 <fputs@plt+0x147a0>
   2595c:	ldr	r0, [r3, #16]
   25960:	bx	lr
   25964:	push	{r4, lr}
   25968:	mov	r1, #0
   2596c:	mov	r4, r0
   25970:	bl	25948 <fputs@plt+0x14800>
   25974:	cmp	r0, #0
   25978:	ldrdne	r2, [r0]
   2597c:	moveq	r2, #0
   25980:	mov	r0, r4
   25984:	moveq	r3, #0
   25988:	pop	{r4, lr}
   2598c:	b	24188 <fputs@plt+0x13040>
   25990:	push	{r4, r5, r6, lr}
   25994:	mov	r5, r1
   25998:	mov	r1, #8
   2599c:	mov	r4, r2
   259a0:	bl	25948 <fputs@plt+0x14800>
   259a4:	cmp	r5, #0
   259a8:	beq	259cc <fputs@plt+0x14884>
   259ac:	ldr	r3, [r4]
   259b0:	ldrh	r3, [r3, #8]
   259b4:	and	r2, r3, #31
   259b8:	ldr	r3, [pc, #48]	; 259f0 <fputs@plt+0x148a8>
   259bc:	add	r3, r3, r2
   259c0:	ldrb	r3, [r3, #3065]	; 0xbf9
   259c4:	cmp	r3, #5
   259c8:	popeq	{r4, r5, r6, pc}
   259cc:	cmp	r0, #0
   259d0:	popeq	{r4, r5, r6, pc}
   259d4:	ldr	r3, [r0]
   259d8:	ldr	r2, [r0, #4]
   259dc:	adds	r3, r3, #1
   259e0:	adc	r2, r2, #0
   259e4:	str	r3, [r0]
   259e8:	str	r2, [r0, #4]
   259ec:	pop	{r4, r5, r6, pc}
   259f0:			; <UNDEFINED> instruction: 0x00072ab0
   259f4:	push	{r4, r5, r6, lr}
   259f8:	mov	r1, #0
   259fc:	mov	r5, r0
   25a00:	bl	25948 <fputs@plt+0x14800>
   25a04:	subs	r4, r0, #0
   25a08:	popeq	{r4, r5, r6, pc}
   25a0c:	ldrd	r0, [r4, #16]
   25a10:	cmp	r0, #1
   25a14:	sbcs	r3, r1, #0
   25a18:	poplt	{r4, r5, r6, pc}
   25a1c:	bl	6fa68 <fputs@plt+0x5e920>
   25a20:	vmov	d7, r0, r1
   25a24:	mov	r0, r5
   25a28:	vldr	d0, [r4]
   25a2c:	pop	{r4, r5, r6, lr}
   25a30:	vdiv.f64	d0, d0, d7
   25a34:	b	24120 <fputs@plt+0x12fd8>
   25a38:	push	{r4, lr}
   25a3c:	mov	r1, #0
   25a40:	mov	r4, r0
   25a44:	bl	25948 <fputs@plt+0x14800>
   25a48:	cmp	r0, #0
   25a4c:	vldrne	d0, [r0]
   25a50:	mov	r0, r4
   25a54:	pop	{r4, lr}
   25a58:	vldreq	d0, [pc]	; 25a60 <fputs@plt+0x14918>
   25a5c:	b	24120 <fputs@plt+0x12fd8>
	...
   25a68:	push	{r4, r5, r6, r7, r8, lr}
   25a6c:	mov	r1, #32
   25a70:	mov	r6, r2
   25a74:	bl	25948 <fputs@plt+0x14800>
   25a78:	mov	r4, r0
   25a7c:	ldr	r0, [r6]
   25a80:	bl	24670 <fputs@plt+0x13528>
   25a84:	cmp	r4, #0
   25a88:	cmpne	r0, #5
   25a8c:	popeq	{r4, r5, r6, r7, r8, pc}
   25a90:	mov	r5, r0
   25a94:	ldr	r3, [r4, #16]
   25a98:	ldr	r2, [r4, #20]
   25a9c:	ldr	r0, [r6]
   25aa0:	adds	r3, r3, #1
   25aa4:	adc	r2, r2, #0
   25aa8:	cmp	r5, #1
   25aac:	str	r3, [r4, #16]
   25ab0:	str	r2, [r4, #20]
   25ab4:	bne	25b04 <fputs@plt+0x149bc>
   25ab8:	bl	1922c <fputs@plt+0x80e4>
   25abc:	mov	r6, r0
   25ac0:	mov	r7, r1
   25ac4:	bl	6fa68 <fputs@plt+0x5e920>
   25ac8:	vmov	d6, r0, r1
   25acc:	vldr	d7, [r4]
   25ad0:	ldrb	r2, [r4, #25]
   25ad4:	ldrb	r3, [r4, #24]
   25ad8:	vadd.f64	d7, d7, d6
   25adc:	orrs	r3, r2, r3
   25ae0:	vstr	d7, [r4]
   25ae4:	popne	{r4, r5, r6, r7, r8, pc}
   25ae8:	mov	r2, r6
   25aec:	mov	r3, r7
   25af0:	add	r0, r4, #8
   25af4:	bl	13ba4 <fputs@plt+0x2a5c>
   25af8:	cmp	r0, #0
   25afc:	strbne	r5, [r4, #24]
   25b00:	pop	{r4, r5, r6, r7, r8, pc}
   25b04:	bl	19324 <fputs@plt+0x81dc>
   25b08:	vldr	d7, [r4]
   25b0c:	mov	r3, #1
   25b10:	strb	r3, [r4, #25]
   25b14:	vadd.f64	d0, d7, d0
   25b18:	vstr	d0, [r4]
   25b1c:	pop	{r4, r5, r6, r7, r8, pc}
   25b20:	push	{r4, r5, r6, lr}
   25b24:	ldrh	r5, [r0, #8]
   25b28:	ands	r5, r5, #16384	; 0x4000
   25b2c:	beq	25b90 <fputs@plt+0x14a48>
   25b30:	ldr	r3, [r0]
   25b34:	mov	r2, #1
   25b38:	mov	r4, r0
   25b3c:	ldr	r1, [r0, #12]
   25b40:	add	r1, r1, r3
   25b44:	cmp	r1, r2
   25b48:	movlt	r1, r2
   25b4c:	bl	25794 <fputs@plt+0x1464c>
   25b50:	subs	r5, r0, #0
   25b54:	movne	r5, #7
   25b58:	bne	25b90 <fputs@plt+0x14a48>
   25b5c:	mov	r1, r5
   25b60:	ldr	r2, [r4]
   25b64:	ldr	r3, [r4, #12]
   25b68:	ldr	r0, [r4, #16]
   25b6c:	add	r0, r0, r3
   25b70:	bl	10f20 <memset@plt>
   25b74:	ldr	r2, [r4]
   25b78:	ldr	r3, [r4, #12]
   25b7c:	add	r3, r3, r2
   25b80:	str	r3, [r4, #12]
   25b84:	ldrh	r3, [r4, #8]
   25b88:	bic	r3, r3, #16896	; 0x4200
   25b8c:	strh	r3, [r4, #8]
   25b90:	mov	r0, r5
   25b94:	pop	{r4, r5, r6, pc}
   25b98:	ldrh	r3, [r0, #8]
   25b9c:	push	{r4, lr}
   25ba0:	mov	r4, r0
   25ba4:	tst	r3, #16384	; 0x4000
   25ba8:	beq	25bb0 <fputs@plt+0x14a68>
   25bac:	bl	25b20 <fputs@plt+0x149d8>
   25bb0:	ldrh	r3, [r4, #8]
   25bb4:	tst	r3, #18
   25bb8:	beq	25c14 <fputs@plt+0x14acc>
   25bbc:	ldr	r3, [r4, #24]
   25bc0:	cmp	r3, #0
   25bc4:	beq	25bd4 <fputs@plt+0x14a8c>
   25bc8:	ldrd	r2, [r4, #16]
   25bcc:	cmp	r2, r3
   25bd0:	beq	25c14 <fputs@plt+0x14acc>
   25bd4:	ldr	r1, [r4, #12]
   25bd8:	mov	r2, #1
   25bdc:	mov	r0, r4
   25be0:	add	r1, r1, #2
   25be4:	bl	25794 <fputs@plt+0x1464c>
   25be8:	cmp	r0, #0
   25bec:	bne	25c28 <fputs@plt+0x14ae0>
   25bf0:	ldr	r3, [r4, #12]
   25bf4:	ldr	r2, [r4, #16]
   25bf8:	strb	r0, [r2, r3]
   25bfc:	ldrd	r2, [r4, #12]
   25c00:	add	r3, r3, r2
   25c04:	strb	r0, [r3, #1]
   25c08:	ldrh	r3, [r4, #8]
   25c0c:	orr	r3, r3, #512	; 0x200
   25c10:	strh	r3, [r4, #8]
   25c14:	ldrh	r3, [r4, #8]
   25c18:	mov	r0, #0
   25c1c:	bic	r3, r3, #4096	; 0x1000
   25c20:	strh	r3, [r4, #8]
   25c24:	pop	{r4, pc}
   25c28:	mov	r0, #7
   25c2c:	pop	{r4, pc}
   25c30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25c34:	subs	r6, r1, #0
   25c38:	ldr	r9, [sp, #32]
   25c3c:	bne	25c4c <fputs@plt+0x14b04>
   25c40:	bl	1ca3c <fputs@plt+0xb8f4>
   25c44:	mov	r0, #0
   25c48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c4c:	mov	sl, r3
   25c50:	ldr	r3, [r0, #32]
   25c54:	mov	r4, r0
   25c58:	mov	r5, r2
   25c5c:	cmp	r3, #0
   25c60:	ldrne	r8, [r3, #92]	; 0x5c
   25c64:	ldreq	r8, [pc, #484]	; 25e50 <fputs@plt+0x14d08>
   25c68:	cmp	sl, #0
   25c6c:	beq	25e0c <fputs@plt+0x14cc4>
   25c70:	cmp	r2, #0
   25c74:	movge	r7, #2
   25c78:	bge	25e18 <fputs@plt+0x14cd0>
   25c7c:	cmp	sl, #1
   25c80:	bne	25ce0 <fputs@plt+0x14b98>
   25c84:	mov	r0, r6
   25c88:	mov	r7, #2
   25c8c:	bl	16878 <fputs@plt+0x5730>
   25c90:	cmp	r8, r0
   25c94:	mov	r5, r0
   25c98:	addlt	r5, r8, #1
   25c9c:	cmn	r9, #1
   25ca0:	orr	r7, r7, #512	; 0x200
   25ca4:	bne	25d64 <fputs@plt+0x14c1c>
   25ca8:	cmp	sl, #1
   25cac:	mov	r9, r5
   25cb0:	moveq	r3, #1
   25cb4:	movne	r3, #2
   25cb8:	add	r5, r5, r3
   25cbc:	b	25e24 <fputs@plt+0x14cdc>
   25cc0:	add	r5, r5, #2
   25cc4:	cmp	r5, r8
   25cc8:	bgt	25c9c <fputs@plt+0x14b54>
   25ccc:	ldrb	r2, [r1, r5]
   25cd0:	ldrb	r3, [r6, r5]
   25cd4:	orrs	r3, r2, r3
   25cd8:	bne	25cc0 <fputs@plt+0x14b78>
   25cdc:	b	25c9c <fputs@plt+0x14b54>
   25ce0:	mov	r7, #2
   25ce4:	mov	r5, #0
   25ce8:	add	r1, r6, #1
   25cec:	b	25cc4 <fputs@plt+0x14b7c>
   25cf0:	mov	r2, r5
   25cf4:	mov	r1, r6
   25cf8:	ldr	r0, [r4, #16]
   25cfc:	mov	r5, r9
   25d00:	bl	10fbc <memcpy@plt>
   25d04:	cmp	sl, #0
   25d08:	strh	r7, [r4, #8]
   25d0c:	moveq	r3, #1
   25d10:	str	r5, [r4, #12]
   25d14:	strbeq	r3, [r4, #10]
   25d18:	beq	25d54 <fputs@plt+0x14c0c>
   25d1c:	cmp	sl, #1
   25d20:	cmpne	r5, #1
   25d24:	strb	sl, [r4, #10]
   25d28:	ble	25d54 <fputs@plt+0x14c0c>
   25d2c:	ldr	r3, [r4, #16]
   25d30:	ldrb	r2, [r3]
   25d34:	ldrb	r3, [r3, #1]
   25d38:	cmp	r2, #254	; 0xfe
   25d3c:	cmpeq	r3, #255	; 0xff
   25d40:	beq	25db4 <fputs@plt+0x14c6c>
   25d44:	cmp	r2, #255	; 0xff
   25d48:	cmpeq	r3, #254	; 0xfe
   25d4c:	moveq	r6, #2
   25d50:	beq	25db8 <fputs@plt+0x14c70>
   25d54:	cmp	r8, r5
   25d58:	bge	25c44 <fputs@plt+0x14afc>
   25d5c:	mov	r0, #18
   25d60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25d64:	ldr	r3, [pc, #232]	; 25e54 <fputs@plt+0x14d0c>
   25d68:	mov	r0, r4
   25d6c:	cmp	r9, r3
   25d70:	bne	25d94 <fputs@plt+0x14c4c>
   25d74:	bl	1ccd8 <fputs@plt+0xbb90>
   25d78:	mov	r1, r6
   25d7c:	str	r6, [r4, #16]
   25d80:	str	r6, [r4, #20]
   25d84:	ldr	r0, [r4, #32]
   25d88:	bl	1c2d4 <fputs@plt+0xb18c>
   25d8c:	str	r0, [r4, #24]
   25d90:	b	25d04 <fputs@plt+0x14bbc>
   25d94:	bl	1ccd8 <fputs@plt+0xbb90>
   25d98:	cmp	r9, #0
   25d9c:	str	r6, [r4, #16]
   25da0:	moveq	r3, #2048	; 0x800
   25da4:	movne	r3, #1024	; 0x400
   25da8:	str	r9, [r4, #36]	; 0x24
   25dac:	orr	r7, r3, r7
   25db0:	b	25d04 <fputs@plt+0x14bbc>
   25db4:	mov	r6, #3
   25db8:	mov	r0, r4
   25dbc:	bl	25b98 <fputs@plt+0x14a50>
   25dc0:	subs	r7, r0, #0
   25dc4:	bne	25e48 <fputs@plt+0x14d00>
   25dc8:	ldr	r2, [r4, #12]
   25dcc:	ldr	r0, [r4, #16]
   25dd0:	sub	r2, r2, #2
   25dd4:	add	r1, r0, #2
   25dd8:	str	r2, [r4, #12]
   25ddc:	bl	11088 <memmove@plt>
   25de0:	ldr	r3, [r4, #12]
   25de4:	ldr	r2, [r4, #16]
   25de8:	strb	r7, [r2, r3]
   25dec:	ldrd	r2, [r4, #12]
   25df0:	add	r3, r3, r2
   25df4:	strb	r7, [r3, #1]
   25df8:	ldrh	r3, [r4, #8]
   25dfc:	strb	r6, [r4, #10]
   25e00:	orr	r3, r3, #512	; 0x200
   25e04:	strh	r3, [r4, #8]
   25e08:	b	25d54 <fputs@plt+0x14c0c>
   25e0c:	cmp	r2, #0
   25e10:	mov	r7, #16
   25e14:	blt	25ce4 <fputs@plt+0x14b9c>
   25e18:	cmn	r9, #1
   25e1c:	bne	25d64 <fputs@plt+0x14c1c>
   25e20:	mov	r9, r5
   25e24:	cmp	r8, r9
   25e28:	blt	25d5c <fputs@plt+0x14c14>
   25e2c:	cmp	r5, #32
   25e30:	mov	r0, r4
   25e34:	movge	r1, r5
   25e38:	movlt	r1, #32
   25e3c:	bl	258b4 <fputs@plt+0x1476c>
   25e40:	cmp	r0, #0
   25e44:	beq	25cf0 <fputs@plt+0x14ba8>
   25e48:	mov	r0, #7
   25e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25e50:	blcc	fe6d8658 <stderr@@GLIBC_2.4+0xfe64c8f0>
   25e54:	andeq	r2, r1, r4, asr sp
   25e58:	mov	r3, #1
   25e5c:	mvn	ip, #0
   25e60:	push	{r0, r1, r2, lr}
   25e64:	str	r3, [r0, #20]
   25e68:	strb	r3, [r0, #25]
   25e6c:	str	ip, [sp]
   25e70:	ldr	r0, [r0]
   25e74:	bl	25c30 <fputs@plt+0x14ae8>
   25e78:	add	sp, sp, #12
   25e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   25e80:	push	{r4, r5, r6, lr}
   25e84:	sub	sp, sp, #144	; 0x90
   25e88:	mov	r4, r0
   25e8c:	mov	r6, r1
   25e90:	mov	r5, r2
   25e94:	mov	r1, #0
   25e98:	mov	r2, #44	; 0x2c
   25e9c:	add	r0, sp, #4
   25ea0:	bl	10f20 <memset@plt>
   25ea4:	mov	ip, r4
   25ea8:	add	lr, sp, #48	; 0x30
   25eac:	ldm	ip!, {r0, r1, r2, r3}
   25eb0:	stmia	lr!, {r0, r1, r2, r3}
   25eb4:	ldm	ip!, {r0, r1, r2, r3}
   25eb8:	stmia	lr!, {r0, r1, r2, r3}
   25ebc:	ldm	ip, {r0, r1, r2, r3}
   25ec0:	stm	lr, {r0, r1, r2, r3}
   25ec4:	add	r0, sp, #48	; 0x30
   25ec8:	bl	1d064 <fputs@plt+0xbf1c>
   25ecc:	ldr	r3, [sp, #56]	; 0x38
   25ed0:	sub	r3, r3, #1968	; 0x7b0
   25ed4:	sub	r3, r3, #3
   25ed8:	cmp	r3, #66	; 0x42
   25edc:	bls	25fec <fputs@plt+0x14ea4>
   25ee0:	mov	r3, #2000	; 0x7d0
   25ee4:	mov	r2, #0
   25ee8:	str	r3, [sp, #56]	; 0x38
   25eec:	mov	r3, #1
   25ef0:	str	r3, [sp, #60]	; 0x3c
   25ef4:	str	r3, [sp, #64]	; 0x40
   25ef8:	mov	r3, #0
   25efc:	str	r3, [sp, #68]	; 0x44
   25f00:	str	r3, [sp, #72]	; 0x48
   25f04:	mov	r3, #0
   25f08:	strd	r2, [sp, #80]	; 0x50
   25f0c:	mov	r3, #0
   25f10:	add	r0, sp, #48	; 0x30
   25f14:	str	r3, [sp, #76]	; 0x4c
   25f18:	strb	r3, [sp, #90]	; 0x5a
   25f1c:	bl	17e78 <fputs@plt+0x6d30>
   25f20:	mov	r2, #1000	; 0x3e8
   25f24:	mov	r3, #0
   25f28:	ldrd	r0, [sp, #48]	; 0x30
   25f2c:	bl	6fac8 <fputs@plt+0x5e980>
   25f30:	ldr	r3, [pc, #256]	; 26038 <fputs@plt+0x14ef0>
   25f34:	add	r3, r0, r3
   25f38:	mov	r0, sp
   25f3c:	str	r3, [sp]
   25f40:	bl	10e78 <localtime@plt>
   25f44:	ldr	r3, [pc, #240]	; 2603c <fputs@plt+0x14ef4>
   25f48:	ldr	r4, [r3, #268]	; 0x10c
   25f4c:	cmp	r4, #0
   25f50:	bne	26008 <fputs@plt+0x14ec0>
   25f54:	cmp	r0, #0
   25f58:	beq	26008 <fputs@plt+0x14ec0>
   25f5c:	mov	lr, r0
   25f60:	add	ip, sp, #4
   25f64:	ldm	lr!, {r0, r1, r2, r3}
   25f68:	stmia	ip!, {r0, r1, r2, r3}
   25f6c:	ldm	lr!, {r0, r1, r2, r3}
   25f70:	stmia	ip!, {r0, r1, r2, r3}
   25f74:	ldr	r3, [sp, #24]
   25f78:	ldm	lr, {r0, r1, r2}
   25f7c:	add	r3, r3, #1888	; 0x760
   25f80:	add	r3, r3, #12
   25f84:	stm	ip, {r0, r1, r2}
   25f88:	add	r0, sp, #96	; 0x60
   25f8c:	str	r3, [sp, #104]	; 0x68
   25f90:	ldr	r3, [sp, #20]
   25f94:	add	r3, r3, #1
   25f98:	str	r3, [sp, #108]	; 0x6c
   25f9c:	ldr	r3, [sp, #16]
   25fa0:	str	r3, [sp, #112]	; 0x70
   25fa4:	ldr	r3, [sp, #12]
   25fa8:	str	r3, [sp, #116]	; 0x74
   25fac:	ldr	r3, [sp, #8]
   25fb0:	str	r3, [sp, #120]	; 0x78
   25fb4:	movw	r3, #257	; 0x101
   25fb8:	vldr	s15, [sp, #4]
   25fbc:	str	r3, [sp, #136]	; 0x88
   25fc0:	vcvt.f64.s32	d7, s15
   25fc4:	vstr	d7, [sp, #128]	; 0x80
   25fc8:	bl	17e78 <fputs@plt+0x6d30>
   25fcc:	ldr	r3, [sp, #48]	; 0x30
   25fd0:	str	r4, [r5]
   25fd4:	ldrd	r0, [sp, #96]	; 0x60
   25fd8:	subs	r0, r0, r3
   25fdc:	ldr	r3, [sp, #52]	; 0x34
   25fe0:	sbc	r1, r1, r3
   25fe4:	add	sp, sp, #144	; 0x90
   25fe8:	pop	{r4, r5, r6, pc}
   25fec:	vldr	d6, [pc, #60]	; 26030 <fputs@plt+0x14ee8>
   25ff0:	vldr	d7, [sp, #80]	; 0x50
   25ff4:	vadd.f64	d7, d7, d6
   25ff8:	vcvt.s32.f64	s14, d7
   25ffc:	vcvt.f64.s32	d7, s14
   26000:	vstr	d7, [sp, #80]	; 0x50
   26004:	b	25f0c <fputs@plt+0x14dc4>
   26008:	ldr	r1, [pc, #48]	; 26040 <fputs@plt+0x14ef8>
   2600c:	mov	r0, r6
   26010:	mvn	r2, #0
   26014:	bl	25e58 <fputs@plt+0x14d10>
   26018:	mov	r3, #1
   2601c:	mov	r0, #0
   26020:	mov	r1, r0
   26024:	str	r3, [r5]
   26028:	b	25fe4 <fputs@plt+0x14e9c>
   2602c:	nop	{0}
   26030:	andeq	r0, r0, r0
   26034:	svccc	0x00e00000
   26038:	ldrb	r9, [ip, -r0, asr #13]
   2603c:	andeq	fp, r8, r0, lsr r1
   26040:	andeq	r6, r7, r8, lsl #7
   26044:	push	{r4, lr}
   26048:	mov	r1, #0
   2604c:	mov	r4, r0
   26050:	bl	25948 <fputs@plt+0x14800>
   26054:	cmp	r0, #0
   26058:	popeq	{r4, pc}
   2605c:	ldrd	r2, [r0, #16]
   26060:	cmp	r2, #1
   26064:	sbcs	r3, r3, #0
   26068:	poplt	{r4, pc}
   2606c:	ldrb	r3, [r0, #24]
   26070:	cmp	r3, #0
   26074:	beq	2608c <fputs@plt+0x14f44>
   26078:	mov	r0, r4
   2607c:	mvn	r2, #0
   26080:	ldr	r1, [pc, #48]	; 260b8 <fputs@plt+0x14f70>
   26084:	pop	{r4, lr}
   26088:	b	25e58 <fputs@plt+0x14d10>
   2608c:	ldrb	r3, [r0, #25]
   26090:	cmp	r3, #0
   26094:	beq	260a8 <fputs@plt+0x14f60>
   26098:	vldr	d0, [r0]
   2609c:	mov	r0, r4
   260a0:	pop	{r4, lr}
   260a4:	b	24120 <fputs@plt+0x12fd8>
   260a8:	ldrd	r2, [r0, #8]
   260ac:	mov	r0, r4
   260b0:	pop	{r4, lr}
   260b4:	b	24188 <fputs@plt+0x13040>
   260b8:	muleq	r7, pc, r3	; <UNPREDICTABLE>
   260bc:	ldr	r3, [r2]
   260c0:	push	{r4, lr}
   260c4:	mov	r4, r0
   260c8:	ldrh	r2, [r3, #8]
   260cc:	and	r1, r2, #31
   260d0:	ldr	r2, [pc, #140]	; 26164 <fputs@plt+0x1501c>
   260d4:	add	r2, r2, r1
   260d8:	ldrb	r2, [r2, #3065]	; 0xbf9
   260dc:	cmp	r2, #1
   260e0:	beq	2610c <fputs@plt+0x14fc4>
   260e4:	cmp	r2, #5
   260e8:	beq	2615c <fputs@plt+0x15014>
   260ec:	mov	r0, r3
   260f0:	bl	19324 <fputs@plt+0x81dc>
   260f4:	vcmpe.f64	d0, #0.0
   260f8:	mov	r0, r4
   260fc:	pop	{r4, lr}
   26100:	vmrs	APSR_nzcv, fpscr
   26104:	vnegmi.f64	d0, d0
   26108:	b	24120 <fputs@plt+0x12fd8>
   2610c:	mov	r0, r3
   26110:	bl	1922c <fputs@plt+0x80e4>
   26114:	mov	r3, r1
   26118:	cmp	r0, #0
   2611c:	sbcs	r1, r3, #0
   26120:	mov	r2, r0
   26124:	bge	26150 <fputs@plt+0x15008>
   26128:	cmp	r3, #-2147483648	; 0x80000000
   2612c:	cmpeq	r2, #0
   26130:	bne	26148 <fputs@plt+0x15000>
   26134:	mov	r0, r4
   26138:	mvn	r2, #0
   2613c:	ldr	r1, [pc, #36]	; 26168 <fputs@plt+0x15020>
   26140:	pop	{r4, lr}
   26144:	b	25e58 <fputs@plt+0x14d10>
   26148:	rsbs	r2, r2, #0
   2614c:	rsc	r3, r3, #0
   26150:	mov	r0, r4
   26154:	pop	{r4, lr}
   26158:	b	24188 <fputs@plt+0x13040>
   2615c:	pop	{r4, lr}
   26160:	b	241a0 <fputs@plt+0x13058>
   26164:			; <UNDEFINED> instruction: 0x00072ab0
   26168:	muleq	r7, pc, r3	; <UNPREDICTABLE>
   2616c:	mov	r3, #1
   26170:	push	{r0, r1, r2, lr}
   26174:	str	r3, [r0, #20]
   26178:	strb	r3, [r0, #25]
   2617c:	mvn	r3, #0
   26180:	str	r3, [sp]
   26184:	mov	r3, #2
   26188:	ldr	r0, [r0]
   2618c:	bl	25c30 <fputs@plt+0x14ae8>
   26190:	add	sp, sp, #12
   26194:	pop	{pc}		; (ldr pc, [sp], #4)
   26198:	push	{r0, r1, r4, lr}
   2619c:	mov	r2, #1
   261a0:	ldr	r4, [r0]
   261a4:	str	r1, [r0, #20]
   261a8:	strb	r2, [r0, #25]
   261ac:	ldrh	r3, [r4, #8]
   261b0:	tst	r3, #1
   261b4:	beq	261dc <fputs@plt+0x15094>
   261b8:	mov	r0, r1
   261bc:	bl	1ad5c <fputs@plt+0x9c14>
   261c0:	mov	r3, #0
   261c4:	mov	r1, r0
   261c8:	mov	r0, r4
   261cc:	str	r3, [sp]
   261d0:	mov	r3, r2
   261d4:	mvn	r2, #0
   261d8:	bl	25c30 <fputs@plt+0x14ae8>
   261dc:	add	sp, sp, #8
   261e0:	pop	{r4, pc}
   261e4:	push	{r4, lr}
   261e8:	mov	r4, r0
   261ec:	ldr	r0, [r2]
   261f0:	bl	1922c <fputs@plt+0x80e4>
   261f4:	cmp	r0, #0
   261f8:	mov	r3, r1
   261fc:	sbcs	r1, r1, #0
   26200:	movge	r2, r0
   26204:	movlt	r2, #0
   26208:	movlt	r3, #0
   2620c:	mov	r0, r4
   26210:	bl	241fc <fputs@plt+0x130b4>
   26214:	subs	r1, r0, #0
   26218:	popeq	{r4, pc}
   2621c:	mov	r0, r4
   26220:	pop	{r4, lr}
   26224:	b	26198 <fputs@plt+0x15050>
   26228:	mov	r3, #18
   2622c:	push	{r0, r1, r2, lr}
   26230:	mov	r2, #0
   26234:	ldr	r1, [pc, #32]	; 2625c <fputs@plt+0x15114>
   26238:	str	r3, [r0, #20]
   2623c:	mov	r3, #1
   26240:	strb	r3, [r0, #25]
   26244:	str	r2, [sp]
   26248:	mvn	r2, #0
   2624c:	ldr	r0, [r0]
   26250:	bl	25c30 <fputs@plt+0x14ae8>
   26254:	add	sp, sp, #12
   26258:	pop	{pc}		; (ldr pc, [sp], #4)
   2625c:			; <UNDEFINED> instruction: 0x000763b0
   26260:	sub	r3, r1, #1
   26264:	push	{r4, lr}
   26268:	mov	r4, r2
   2626c:	cmn	r3, #3
   26270:	bhi	26278 <fputs@plt+0x15130>
   26274:	blx	r1
   26278:	cmp	r4, #0
   2627c:	beq	26288 <fputs@plt+0x15140>
   26280:	mov	r0, r4
   26284:	bl	26228 <fputs@plt+0x150e0>
   26288:	mov	r0, #18
   2628c:	pop	{r4, pc}
   26290:	ldr	r1, [r0]
   26294:	push	{r4, r5, r6, lr}
   26298:	ldr	r1, [r1, #32]
   2629c:	ldr	r4, [r1, #92]	; 0x5c
   262a0:	asr	r5, r4, #31
   262a4:	cmp	r4, r2
   262a8:	sbcs	r1, r5, r3
   262ac:	bge	262c0 <fputs@plt+0x15178>
   262b0:	mov	r4, #0
   262b4:	bl	26228 <fputs@plt+0x150e0>
   262b8:	mov	r0, r4
   262bc:	pop	{r4, r5, r6, pc}
   262c0:	mov	r6, r0
   262c4:	mov	r1, r3
   262c8:	mov	r0, r2
   262cc:	bl	1d128 <fputs@plt+0xbfe0>
   262d0:	subs	r4, r0, #0
   262d4:	bne	262b8 <fputs@plt+0x15170>
   262d8:	mov	r0, r6
   262dc:	bl	2425c <fputs@plt+0x13114>
   262e0:	b	262b8 <fputs@plt+0x15170>
   262e4:	push	{r0, r1, r4, lr}
   262e8:	mov	r4, r0
   262ec:	ldr	r0, [sp, #16]
   262f0:	str	r0, [sp]
   262f4:	ldr	r0, [r4]
   262f8:	bl	25c30 <fputs@plt+0x14ae8>
   262fc:	cmp	r0, #18
   26300:	bne	26314 <fputs@plt+0x151cc>
   26304:	mov	r0, r4
   26308:	add	sp, sp, #8
   2630c:	pop	{r4, lr}
   26310:	b	26228 <fputs@plt+0x150e0>
   26314:	add	sp, sp, #8
   26318:	pop	{r4, pc}
   2631c:	push	{r0, r1, r2, lr}
   26320:	str	r3, [sp]
   26324:	mov	r3, #0
   26328:	bl	262e4 <fputs@plt+0x1519c>
   2632c:	add	sp, sp, #12
   26330:	pop	{pc}		; (ldr pc, [sp], #4)
   26334:	push	{r4, r5, r6, r7, r8, lr}
   26338:	mov	r5, r0
   2633c:	mov	r4, r2
   26340:	ldr	r0, [r2]
   26344:	bl	240dc <fputs@plt+0x12f94>
   26348:	mov	r6, r0
   2634c:	ldr	r0, [r4, #4]
   26350:	bl	240dc <fputs@plt+0x12f94>
   26354:	add	r3, r6, #1
   26358:	mov	r8, r0
   2635c:	bic	r4, r3, #1
   26360:	ldr	r3, [r5]
   26364:	add	r2, r4, #7
   26368:	lsl	r2, r2, #3
   2636c:	ldr	r7, [r3, #32]
   26370:	asr	r3, r2, #31
   26374:	mov	r0, r7
   26378:	bl	1def8 <fputs@plt+0xcdb0>
   2637c:	subs	r1, r0, #0
   26380:	bne	26390 <fputs@plt+0x15248>
   26384:	mov	r0, r5
   26388:	pop	{r4, r5, r6, r7, r8, lr}
   2638c:	b	2425c <fputs@plt+0x13114>
   26390:	mov	r3, #0
   26394:	mov	r0, r5
   26398:	mov	r2, #56	; 0x38
   2639c:	str	r3, [r1]
   263a0:	add	r3, r1, #56	; 0x38
   263a4:	str	r6, [r1, #8]
   263a8:	str	r8, [r1, #12]
   263ac:	str	r3, [r1, #24]
   263b0:	add	r3, r3, r4, lsl #2
   263b4:	str	r7, [r1, #52]	; 0x34
   263b8:	pop	{r4, r5, r6, r7, r8, lr}
   263bc:	str	r3, [r1, #20]
   263c0:	ldr	r3, [pc]	; 263c8 <fputs@plt+0x15280>
   263c4:	b	2631c <fputs@plt+0x151d4>
   263c8:	andeq	ip, r1, ip, lsl #11
   263cc:	push	{r0, r1, r2, lr}
   263d0:	str	r3, [sp]
   263d4:	mov	r3, #1
   263d8:	bl	262e4 <fputs@plt+0x1519c>
   263dc:	add	sp, sp, #12
   263e0:	pop	{pc}		; (ldr pc, [sp], #4)
   263e4:	mov	r3, #0
   263e8:	mvn	r2, #0
   263ec:	ldr	r1, [pc]	; 263f4 <fputs@plt+0x152ac>
   263f0:	b	263cc <fputs@plt+0x15284>
   263f4:	andeq	r6, r7, fp, asr #6
   263f8:	ldr	r3, [r2]
   263fc:	mvn	r2, #0
   26400:	ldr	r1, [pc, #40]	; 26430 <fputs@plt+0x152e8>
   26404:	ldrh	r3, [r3, #8]
   26408:	and	r3, r3, #31
   2640c:	add	r3, r1, r3
   26410:	ldrb	r3, [r3, #3065]	; 0xbf9
   26414:	sub	r3, r3, #1
   26418:	cmp	r3, #3
   2641c:	addls	r1, r1, r3, lsl #2
   26420:	ldrhi	r1, [pc, #12]	; 26434 <fputs@plt+0x152ec>
   26424:	mov	r3, #0
   26428:	ldrls	r1, [r1, #3268]	; 0xcc4
   2642c:	b	263cc <fputs@plt+0x15284>
   26430:			; <UNDEFINED> instruction: 0x00072ab0
   26434:	andeq	r6, r7, fp, lsr #10
   26438:	mov	r3, #0
   2643c:	mvn	r2, #0
   26440:	ldr	r1, [pc]	; 26448 <fputs@plt+0x15300>
   26444:	b	263cc <fputs@plt+0x15284>
   26448:	andeq	r3, r7, r6, lsl r7
   2644c:	push	{r4, lr}
   26450:	mov	r4, r0
   26454:	ldr	r0, [r2]
   26458:	bl	240dc <fputs@plt+0x12f94>
   2645c:	cmp	r0, #2
   26460:	mvn	r2, #0
   26464:	ldrls	r3, [pc, #24]	; 26484 <fputs@plt+0x1533c>
   26468:	movhi	r1, #0
   2646c:	addls	r3, r3, r0, lsl #2
   26470:	mov	r0, r4
   26474:	pop	{r4, lr}
   26478:	ldrls	r1, [r3, #3004]	; 0xbbc
   2647c:	mov	r3, #0
   26480:	b	263cc <fputs@plt+0x15284>
   26484:			; <UNDEFINED> instruction: 0x00072ab0
   26488:	push	{r4, lr}
   2648c:	mov	r1, #0
   26490:	mov	r4, r0
   26494:	bl	25948 <fputs@plt+0x14800>
   26498:	subs	r3, r0, #0
   2649c:	popeq	{r4, pc}
   264a0:	ldrb	r3, [r3, #24]
   264a4:	cmp	r3, #2
   264a8:	bne	264b8 <fputs@plt+0x15370>
   264ac:	mov	r0, r4
   264b0:	pop	{r4, lr}
   264b4:	b	26228 <fputs@plt+0x150e0>
   264b8:	cmp	r3, #1
   264bc:	bne	264cc <fputs@plt+0x15384>
   264c0:	mov	r0, r4
   264c4:	pop	{r4, lr}
   264c8:	b	2425c <fputs@plt+0x13114>
   264cc:	bl	1de74 <fputs@plt+0xcd2c>
   264d0:	mov	r1, r0
   264d4:	ldr	r3, [pc, #12]	; 264e8 <fputs@plt+0x153a0>
   264d8:	mov	r0, r4
   264dc:	mvn	r2, #0
   264e0:	pop	{r4, lr}
   264e4:	b	263cc <fputs@plt+0x15284>
   264e8:	ldrdeq	r8, [r1], -ip
   264ec:	push	{r0, r1, r2, lr}
   264f0:	str	r3, [sp]
   264f4:	mov	r3, #2
   264f8:	bl	262e4 <fputs@plt+0x1519c>
   264fc:	add	sp, sp, #12
   26500:	pop	{pc}		; (ldr pc, [sp], #4)
   26504:	b	264ec <fputs@plt+0x153a4>
   26508:	push	{r0, r1, r2, lr}
   2650c:	str	r3, [sp]
   26510:	mov	r3, #3
   26514:	bl	262e4 <fputs@plt+0x1519c>
   26518:	add	sp, sp, #12
   2651c:	pop	{pc}		; (ldr pc, [sp], #4)
   26520:	push	{r4, r6, r7, r8, r9, lr}
   26524:	mov	r7, #0
   26528:	mvn	r6, #-2147483648	; 0x80000000
   2652c:	cmp	r3, r7
   26530:	cmpeq	r2, r6
   26534:	ldr	lr, [sp, #24]
   26538:	bls	26554 <fputs@plt+0x1540c>
   2653c:	mov	ip, r1
   26540:	mov	r2, r0
   26544:	mov	r1, lr
   26548:	mov	r0, ip
   2654c:	pop	{r4, r6, r7, r8, r9, lr}
   26550:	b	26260 <fputs@plt+0x15118>
   26554:	mov	r3, #0
   26558:	pop	{r4, r6, r7, r8, r9, lr}
   2655c:	b	262e4 <fputs@plt+0x1519c>
   26560:	push	{r4, r5, r6, r7, r8, lr}
   26564:	mov	r5, r3
   26568:	mov	r7, #0
   2656c:	mvn	r6, #-2147483648	; 0x80000000
   26570:	ldrb	r3, [sp, #28]
   26574:	ldr	lr, [sp, #24]
   26578:	cmp	r3, #4
   2657c:	moveq	r3, #2
   26580:	cmp	r5, r7
   26584:	cmpeq	r2, r6
   26588:	bls	265a4 <fputs@plt+0x1545c>
   2658c:	mov	ip, r1
   26590:	mov	r2, r0
   26594:	mov	r1, lr
   26598:	mov	r0, ip
   2659c:	pop	{r4, r5, r6, r7, r8, lr}
   265a0:	b	26260 <fputs@plt+0x15118>
   265a4:	pop	{r4, r5, r6, r7, r8, lr}
   265a8:	b	262e4 <fputs@plt+0x1519c>
   265ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   265b0:	mov	r7, r0
   265b4:	lsl	r0, r1, #2
   265b8:	sub	sp, sp, #20
   265bc:	mov	sl, r1
   265c0:	add	r0, r0, #1
   265c4:	mov	fp, r2
   265c8:	asr	r1, r0, #31
   265cc:	bl	255cc <fputs@plt+0x14484>
   265d0:	subs	r6, r0, #0
   265d4:	bne	266ec <fputs@plt+0x155a4>
   265d8:	mov	r0, r7
   265dc:	add	sp, sp, #20
   265e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   265e4:	b	2425c <fputs@plt+0x13114>
   265e8:	ldr	r0, [fp, r5, lsl #2]
   265ec:	bl	1922c <fputs@plt+0x80e4>
   265f0:	cmp	r1, r9
   265f4:	strd	r0, [sp, #8]
   265f8:	cmpeq	r0, r8
   265fc:	ldr	r3, [pc, #252]	; 26700 <fputs@plt+0x155b8>
   26600:	movwhi	r0, #65533	; 0xfffd
   26604:	movhi	r1, #0
   26608:	strdhi	r0, [sp, #8]
   2660c:	ldr	ip, [sp, #8]
   26610:	ldrb	lr, [sp, #8]
   26614:	tst	r3, ip
   26618:	strbeq	lr, [r4], #1
   2661c:	beq	2665c <fputs@plt+0x15514>
   26620:	ldr	r3, [sp, #8]
   26624:	and	r1, lr, #63	; 0x3f
   26628:	orr	r1, r1, #128	; 0x80
   2662c:	bic	r0, r3, #2032	; 0x7f0
   26630:	ubfx	r2, r3, #6, #8
   26634:	bic	r0, r0, #-268435441	; 0xf000000f
   26638:	bic	r0, r0, #266338304	; 0xfe00000
   2663c:	cmp	r0, #0
   26640:	bne	26694 <fputs@plt+0x1554c>
   26644:	and	r2, r2, #31
   26648:	mov	r0, r4
   2664c:	sub	r2, r2, #64	; 0x40
   26650:	strb	r2, [r0], #2
   26654:	strb	r1, [r4, #1]
   26658:	mov	r4, r0
   2665c:	add	r5, r5, #1
   26660:	cmp	r5, sl
   26664:	blt	265e8 <fputs@plt+0x154a0>
   26668:	mov	r3, #1
   2666c:	sub	r2, r4, r6
   26670:	mov	r1, r6
   26674:	mov	r0, r7
   26678:	str	r3, [sp, #4]
   2667c:	ldr	r3, [pc, #128]	; 26704 <fputs@plt+0x155bc>
   26680:	str	r3, [sp]
   26684:	asr	r3, r2, #31
   26688:	bl	26560 <fputs@plt+0x15418>
   2668c:	add	sp, sp, #20
   26690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26694:	and	r2, r2, #63	; 0x3f
   26698:	tst	ip, #2031616	; 0x1f0000
   2669c:	ubfx	r0, ip, #12, #8
   266a0:	orr	r2, r2, #128	; 0x80
   266a4:	bne	266c4 <fputs@plt+0x1557c>
   266a8:	and	r0, r0, #15
   266ac:	add	r4, r4, #3
   266b0:	strb	r2, [r4, #-2]
   266b4:	sub	r0, r0, #32
   266b8:	strb	r0, [r4, #-3]
   266bc:	strb	r1, [r4, #-1]
   266c0:	b	2665c <fputs@plt+0x15514>
   266c4:	lsr	ip, ip, #18
   266c8:	and	r0, r0, #63	; 0x3f
   266cc:	add	r4, r4, #4
   266d0:	sub	r0, r0, #128	; 0x80
   266d4:	sub	ip, ip, #16
   266d8:	strb	r2, [r4, #-2]
   266dc:	strb	ip, [r4, #-4]
   266e0:	strb	r0, [r4, #-3]
   266e4:	strb	r1, [r4, #-1]
   266e8:	b	2665c <fputs@plt+0x15514>
   266ec:	mov	r4, r6
   266f0:	mov	r5, #0
   266f4:	ldr	r8, [pc, #12]	; 26708 <fputs@plt+0x155c0>
   266f8:	mov	r9, #0
   266fc:	b	26660 <fputs@plt+0x15518>
   26700:	andseq	pc, pc, r0, lsl #31
   26704:	ldrdeq	r8, [r1], -ip
   26708:			; <UNDEFINED> instruction: 0x0010ffff
   2670c:	push	{lr}		; (str lr, [sp, #-4]!)
   26710:	mov	lr, r3
   26714:	ldr	r3, [r0]
   26718:	ldrb	r3, [r3, #69]	; 0x45
   2671c:	cmp	r3, #0
   26720:	bne	2674c <fputs@plt+0x15604>
   26724:	ldrh	ip, [r0, #84]	; 0x54
   26728:	mov	r3, #1
   2672c:	ldr	r0, [r0, #16]
   26730:	mla	ip, r2, ip, r1
   26734:	mov	r1, lr
   26738:	mov	lr, #40	; 0x28
   2673c:	mvn	r2, #0
   26740:	mla	r0, lr, ip, r0
   26744:	pop	{lr}		; (ldr lr, [sp], #4)
   26748:	b	25c30 <fputs@plt+0x14ae8>
   2674c:	mov	r0, #7
   26750:	pop	{pc}		; (ldr pc, [sp], #4)
   26754:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   26758:	mov	r4, #0
   2675c:	mov	r6, r0
   26760:	mov	r8, r4
   26764:	mov	r5, r1
   26768:	mov	r7, r2
   2676c:	bl	1e6c8 <fputs@plt+0xd580>
   26770:	cmp	r4, r5
   26774:	blt	26780 <fputs@plt+0x15638>
   26778:	add	sp, sp, #8
   2677c:	pop	{r4, r5, r6, r7, r8, pc}
   26780:	mov	r1, r4
   26784:	mov	r2, #0
   26788:	ldr	r3, [r7, r4, lsl #2]
   2678c:	mov	r0, r6
   26790:	str	r8, [sp]
   26794:	add	r4, r4, #1
   26798:	bl	2670c <fputs@plt+0x155c4>
   2679c:	b	26770 <fputs@plt+0x15628>
   267a0:	cmp	r0, #0
   267a4:	bxeq	lr
   267a8:	mov	ip, r3
   267ac:	push	{r0, r1, r2, lr}
   267b0:	mov	r3, r2
   267b4:	mvn	r2, #0
   267b8:	str	ip, [sp]
   267bc:	bl	25c30 <fputs@plt+0x14ae8>
   267c0:	add	sp, sp, #12
   267c4:	pop	{pc}		; (ldr pc, [sp], #4)
   267c8:	ldr	r3, [r0, #44]	; 0x2c
   267cc:	push	{r4, r5, r6, lr}
   267d0:	ldr	r4, [r0]
   267d4:	cmp	r3, #0
   267d8:	ldr	r6, [r0, #80]	; 0x50
   267dc:	beq	2683c <fputs@plt+0x156f4>
   267e0:	mov	r5, r0
   267e4:	ldrb	r3, [r4, #70]	; 0x46
   267e8:	add	r3, r3, #1
   267ec:	strb	r3, [r4, #70]	; 0x46
   267f0:	bl	12d04 <fputs@plt+0x1bbc>
   267f4:	ldr	r3, [r4, #240]	; 0xf0
   267f8:	cmp	r3, #0
   267fc:	bne	2680c <fputs@plt+0x156c4>
   26800:	mov	r0, r4
   26804:	bl	1df20 <fputs@plt+0xcdd8>
   26808:	str	r0, [r4, #240]	; 0xf0
   2680c:	mvn	r3, #0
   26810:	mov	r2, #1
   26814:	ldr	r1, [r5, #44]	; 0x2c
   26818:	ldr	r0, [r4, #240]	; 0xf0
   2681c:	bl	267a0 <fputs@plt+0x15658>
   26820:	bl	12d1c <fputs@plt+0x1bd4>
   26824:	ldrb	r3, [r4, #70]	; 0x46
   26828:	str	r6, [r4, #52]	; 0x34
   2682c:	sub	r3, r3, #1
   26830:	strb	r3, [r4, #70]	; 0x46
   26834:	mov	r0, r6
   26838:	pop	{r4, r5, r6, pc}
   2683c:	mov	r1, r6
   26840:	mov	r0, r4
   26844:	bl	1ca88 <fputs@plt+0xb940>
   26848:	b	26834 <fputs@plt+0x156ec>
   2684c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26850:	mov	r5, r0
   26854:	mov	r7, r1
   26858:	ldrb	r3, [r0, #10]
   2685c:	cmp	r3, #1
   26860:	beq	268b8 <fputs@plt+0x15770>
   26864:	cmp	r1, #1
   26868:	beq	268cc <fputs@plt+0x15784>
   2686c:	bl	25b98 <fputs@plt+0x14a50>
   26870:	cmp	r0, #0
   26874:	ldrdeq	r2, [r5, #12]
   26878:	biceq	r2, r2, #1
   2687c:	addeq	r2, r3, r2
   26880:	beq	268a4 <fputs@plt+0x1575c>
   26884:	mov	r0, #7
   26888:	add	sp, sp, #4
   2688c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26890:	ldrb	r3, [r1, #-2]
   26894:	ldrb	ip, [r1, #-1]
   26898:	strb	r3, [r1, #-1]
   2689c:	mov	r3, r1
   268a0:	strb	ip, [r1, #-2]
   268a4:	cmp	r2, r3
   268a8:	add	r1, r3, #2
   268ac:	bhi	26890 <fputs@plt+0x15748>
   268b0:	strb	r7, [r5, #10]
   268b4:	b	26888 <fputs@plt+0x15740>
   268b8:	ldr	r2, [r0, #12]
   268bc:	cmp	r1, #1
   268c0:	addne	r2, r2, #1
   268c4:	lslne	r2, r2, #1
   268c8:	bne	268e0 <fputs@plt+0x15798>
   268cc:	ldr	r2, [r5, #12]
   268d0:	bic	r2, r2, #1
   268d4:	str	r2, [r5, #12]
   268d8:	lsl	r2, r2, #1
   268dc:	add	r2, r2, #1
   268e0:	ldr	r6, [r5, #12]
   268e4:	asr	r3, r2, #31
   268e8:	ldr	r4, [r5, #16]
   268ec:	ldr	r0, [r5, #32]
   268f0:	bl	1de54 <fputs@plt+0xcd0c>
   268f4:	subs	r8, r0, #0
   268f8:	add	r6, r4, r6
   268fc:	beq	26884 <fputs@plt+0x1573c>
   26900:	ldrb	r3, [r5, #10]
   26904:	cmp	r3, #1
   26908:	bne	26b1c <fputs@plt+0x159d4>
   2690c:	cmp	r7, #2
   26910:	mov	r3, r8
   26914:	ldr	ip, [pc, #1036]	; 26d28 <fputs@plt+0x15be0>
   26918:	movw	r9, #65534	; 0xfffe
   2691c:	ldr	lr, [pc, #1032]	; 26d2c <fputs@plt+0x15be4>
   26920:	beq	26988 <fputs@plt+0x15840>
   26924:	cmp	r4, r6
   26928:	bcs	26990 <fputs@plt+0x15848>
   2692c:	ldrb	r2, [r4], #1
   26930:	cmp	r2, #191	; 0xbf
   26934:	addhi	r2, ip, r2
   26938:	movhi	r0, r4
   2693c:	ldrbhi	r2, [r2, #-192]	; 0xffffff40
   26940:	bhi	26a8c <fputs@plt+0x15944>
   26944:	lsr	r0, r2, #8
   26948:	mov	r1, r3
   2694c:	strb	r0, [r1], #2
   26950:	strb	r2, [r3, #1]
   26954:	mov	r3, r1
   26958:	b	26924 <fputs@plt+0x157dc>
   2695c:	ldrb	r2, [r4], #1
   26960:	cmp	r2, #191	; 0xbf
   26964:	addhi	r2, ip, r2
   26968:	movhi	r0, r4
   2696c:	ldrbhi	r2, [r2, #-192]	; 0xffffff40
   26970:	bhi	269f4 <fputs@plt+0x158ac>
   26974:	mov	r1, r3
   26978:	strb	r2, [r1], #2
   2697c:	lsr	r2, r2, #8
   26980:	strb	r2, [r3, #1]
   26984:	mov	r3, r1
   26988:	cmp	r4, r6
   2698c:	bcc	2695c <fputs@plt+0x15814>
   26990:	sub	r2, r3, r8
   26994:	str	r2, [r5, #12]
   26998:	mov	r2, #0
   2699c:	strb	r2, [r3], #1
   269a0:	mov	r6, #0
   269a4:	mov	r0, r5
   269a8:	strb	r6, [r3]
   269ac:	ldrh	r4, [r5, #8]
   269b0:	bl	1ccd8 <fputs@plt+0xbb90>
   269b4:	mov	r1, r8
   269b8:	strb	r7, [r5, #10]
   269bc:	str	r8, [r5, #16]
   269c0:	str	r8, [r5, #20]
   269c4:	bic	r3, r4, #32512	; 0x7f00
   269c8:	ldr	r0, [r5, #32]
   269cc:	bic	r3, r3, #226	; 0xe2
   269d0:	orr	r3, r3, #512	; 0x200
   269d4:	orr	r3, r3, #2
   269d8:	strh	r3, [r5, #8]
   269dc:	bl	1c2d4 <fputs@plt+0xb18c>
   269e0:	str	r0, [r5, #24]
   269e4:	mov	r0, r6
   269e8:	b	26888 <fputs@plt+0x15740>
   269ec:	and	r1, r1, #63	; 0x3f
   269f0:	add	r2, r1, r2, lsl #6
   269f4:	cmp	r0, r6
   269f8:	mov	r4, r0
   269fc:	beq	26a10 <fputs@plt+0x158c8>
   26a00:	ldrb	r1, [r0], #1
   26a04:	and	sl, r1, #192	; 0xc0
   26a08:	cmp	sl, #128	; 0x80
   26a0c:	beq	269ec <fputs@plt+0x158a4>
   26a10:	cmp	r2, #127	; 0x7f
   26a14:	bls	26a7c <fputs@plt+0x15934>
   26a18:	and	r1, r2, lr
   26a1c:	cmp	r1, #55296	; 0xd800
   26a20:	beq	26a7c <fputs@plt+0x15934>
   26a24:	bic	r1, r2, #1
   26a28:	cmp	r1, r9
   26a2c:	beq	26a7c <fputs@plt+0x15934>
   26a30:	cmp	r2, #65536	; 0x10000
   26a34:	uxtb	sl, r2
   26a38:	ubfx	r0, r2, #8, #8
   26a3c:	bcc	26974 <fputs@plt+0x1582c>
   26a40:	sub	r1, r2, #65536	; 0x10000
   26a44:	ubfx	r2, r2, #10, #6
   26a48:	and	r0, r0, #3
   26a4c:	lsr	fp, r1, #10
   26a50:	sub	r0, r0, #36	; 0x24
   26a54:	add	r3, r3, #4
   26a58:	ubfx	r1, r1, #18, #2
   26a5c:	strb	sl, [r3, #-2]
   26a60:	bic	fp, fp, #63	; 0x3f
   26a64:	strb	r0, [r3, #-1]
   26a68:	orr	r2, r2, fp
   26a6c:	sub	r1, r1, #40	; 0x28
   26a70:	strb	r2, [r3, #-4]
   26a74:	strb	r1, [r3, #-3]
   26a78:	b	26988 <fputs@plt+0x15840>
   26a7c:	movw	r2, #65533	; 0xfffd
   26a80:	b	26974 <fputs@plt+0x1582c>
   26a84:	and	r1, r1, #63	; 0x3f
   26a88:	add	r2, r1, r2, lsl #6
   26a8c:	cmp	r6, r0
   26a90:	mov	r4, r0
   26a94:	beq	26aa8 <fputs@plt+0x15960>
   26a98:	ldrb	r1, [r0], #1
   26a9c:	and	sl, r1, #192	; 0xc0
   26aa0:	cmp	sl, #128	; 0x80
   26aa4:	beq	26a84 <fputs@plt+0x1593c>
   26aa8:	cmp	r2, #127	; 0x7f
   26aac:	bls	26b14 <fputs@plt+0x159cc>
   26ab0:	and	r1, r2, lr
   26ab4:	cmp	r1, #55296	; 0xd800
   26ab8:	beq	26b14 <fputs@plt+0x159cc>
   26abc:	bic	r1, r2, #1
   26ac0:	cmp	r1, r9
   26ac4:	beq	26b14 <fputs@plt+0x159cc>
   26ac8:	cmp	r2, #65536	; 0x10000
   26acc:	ubfx	r0, r2, #8, #8
   26ad0:	uxtb	sl, r2
   26ad4:	bcc	26944 <fputs@plt+0x157fc>
   26ad8:	sub	r1, r2, #65536	; 0x10000
   26adc:	ubfx	r2, r2, #10, #6
   26ae0:	and	r0, r0, #3
   26ae4:	ubfx	fp, r1, #18, #2
   26ae8:	sub	r0, r0, #36	; 0x24
   26aec:	add	r3, r3, #4
   26af0:	lsr	r1, r1, #10
   26af4:	sub	fp, fp, #40	; 0x28
   26af8:	bic	r1, r1, #63	; 0x3f
   26afc:	orr	r2, r2, r1
   26b00:	strb	fp, [r3, #-4]
   26b04:	strb	r0, [r3, #-2]
   26b08:	strb	r2, [r3, #-3]
   26b0c:	strb	sl, [r3, #-1]
   26b10:	b	26924 <fputs@plt+0x157dc>
   26b14:	movw	r2, #65533	; 0xfffd
   26b18:	b	26944 <fputs@plt+0x157fc>
   26b1c:	cmp	r3, #2
   26b20:	mov	r3, r8
   26b24:	beq	26c44 <fputs@plt+0x15afc>
   26b28:	cmp	r4, r6
   26b2c:	bcs	26c4c <fputs@plt+0x15b04>
   26b30:	mov	r0, r4
   26b34:	ldrb	r2, [r4, #1]
   26b38:	ldrb	r1, [r0], #2
   26b3c:	add	r2, r2, r1, lsl #8
   26b40:	sub	r1, r2, #55296	; 0xd800
   26b44:	cmp	r1, #2048	; 0x800
   26b48:	bcs	26cc0 <fputs@plt+0x15b78>
   26b4c:	cmp	r6, r0
   26b50:	bls	26ce4 <fputs@plt+0x15b9c>
   26b54:	ldrb	ip, [r4, #2]
   26b58:	add	r0, r4, #4
   26b5c:	add	r3, r3, #4
   26b60:	ldrb	r1, [r4, #3]
   26b64:	add	r1, r1, ip, lsl #8
   26b68:	lsl	ip, r2, #10
   26b6c:	and	r2, r2, #960	; 0x3c0
   26b70:	ubfx	r1, r1, #0, #10
   26b74:	add	r2, r2, #64	; 0x40
   26b78:	uxth	ip, ip
   26b7c:	add	r1, r1, ip
   26b80:	add	r2, r1, r2, lsl #10
   26b84:	lsr	r1, r2, #18
   26b88:	sub	r1, r1, #16
   26b8c:	strb	r1, [r3, #-4]
   26b90:	ubfx	r1, r2, #12, #6
   26b94:	sub	r1, r1, #128	; 0x80
   26b98:	strb	r1, [r3, #-3]
   26b9c:	ubfx	r1, r2, #6, #6
   26ba0:	and	r2, r2, #63	; 0x3f
   26ba4:	sub	r2, r2, #128	; 0x80
   26ba8:	sub	r1, r1, #128	; 0x80
   26bac:	strb	r1, [r3, #-2]
   26bb0:	strb	r2, [r3, #-1]
   26bb4:	mov	r4, r0
   26bb8:	b	26b28 <fputs@plt+0x159e0>
   26bbc:	mov	r0, r4
   26bc0:	ldrb	r1, [r4, #1]
   26bc4:	ldrb	r2, [r0], #2
   26bc8:	add	r2, r2, r1, lsl #8
   26bcc:	sub	r1, r2, #55296	; 0xd800
   26bd0:	cmp	r1, #2048	; 0x800
   26bd4:	bcs	26c58 <fputs@plt+0x15b10>
   26bd8:	cmp	r6, r0
   26bdc:	bls	26c7c <fputs@plt+0x15b34>
   26be0:	ldrb	ip, [r4, #3]
   26be4:	add	r0, r4, #4
   26be8:	add	r3, r3, #4
   26bec:	ldrb	r1, [r4, #2]
   26bf0:	add	r1, r1, ip, lsl #8
   26bf4:	lsl	ip, r2, #10
   26bf8:	and	r2, r2, #960	; 0x3c0
   26bfc:	ubfx	r1, r1, #0, #10
   26c00:	add	r2, r2, #64	; 0x40
   26c04:	uxth	ip, ip
   26c08:	add	r1, r1, ip
   26c0c:	add	r2, r1, r2, lsl #10
   26c10:	lsr	r1, r2, #18
   26c14:	sub	r1, r1, #16
   26c18:	strb	r1, [r3, #-4]
   26c1c:	ubfx	r1, r2, #12, #6
   26c20:	sub	r1, r1, #128	; 0x80
   26c24:	strb	r1, [r3, #-3]
   26c28:	ubfx	r1, r2, #6, #6
   26c2c:	and	r2, r2, #63	; 0x3f
   26c30:	sub	r2, r2, #128	; 0x80
   26c34:	sub	r1, r1, #128	; 0x80
   26c38:	strb	r1, [r3, #-2]
   26c3c:	strb	r2, [r3, #-1]
   26c40:	mov	r4, r0
   26c44:	cmp	r4, r6
   26c48:	bcc	26bbc <fputs@plt+0x15a74>
   26c4c:	sub	r2, r3, r8
   26c50:	str	r2, [r5, #12]
   26c54:	b	269a0 <fputs@plt+0x15858>
   26c58:	uxtb	r1, r2
   26c5c:	cmp	r2, #127	; 0x7f
   26c60:	strbls	r1, [r3], #1
   26c64:	bls	26c40 <fputs@plt+0x15af8>
   26c68:	and	r1, r1, #63	; 0x3f
   26c6c:	cmp	r2, #2048	; 0x800
   26c70:	ubfx	ip, r2, #6, #8
   26c74:	orr	r1, r1, #128	; 0x80
   26c78:	bcc	26ca8 <fputs@plt+0x15b60>
   26c7c:	lsr	r1, r2, #12
   26c80:	add	r3, r3, #3
   26c84:	sub	r1, r1, #32
   26c88:	strb	r1, [r3, #-3]
   26c8c:	ubfx	r1, r2, #6, #6
   26c90:	and	r2, r2, #63	; 0x3f
   26c94:	sub	r2, r2, #128	; 0x80
   26c98:	sub	r1, r1, #128	; 0x80
   26c9c:	strb	r1, [r3, #-2]
   26ca0:	strb	r2, [r3, #-1]
   26ca4:	b	26c40 <fputs@plt+0x15af8>
   26ca8:	mov	r2, r3
   26cac:	sub	ip, ip, #64	; 0x40
   26cb0:	strb	ip, [r2], #2
   26cb4:	strb	r1, [r3, #1]
   26cb8:	mov	r3, r2
   26cbc:	b	26c40 <fputs@plt+0x15af8>
   26cc0:	uxtb	r1, r2
   26cc4:	cmp	r2, #127	; 0x7f
   26cc8:	strbls	r1, [r3], #1
   26ccc:	bls	26bb4 <fputs@plt+0x15a6c>
   26cd0:	and	r1, r1, #63	; 0x3f
   26cd4:	cmp	r2, #2048	; 0x800
   26cd8:	ubfx	ip, r2, #6, #8
   26cdc:	orr	r1, r1, #128	; 0x80
   26ce0:	bcc	26d10 <fputs@plt+0x15bc8>
   26ce4:	lsr	r1, r2, #12
   26ce8:	add	r3, r3, #3
   26cec:	sub	r1, r1, #32
   26cf0:	strb	r1, [r3, #-3]
   26cf4:	ubfx	r1, r2, #6, #6
   26cf8:	and	r2, r2, #63	; 0x3f
   26cfc:	sub	r2, r2, #128	; 0x80
   26d00:	sub	r1, r1, #128	; 0x80
   26d04:	strb	r1, [r3, #-2]
   26d08:	strb	r2, [r3, #-1]
   26d0c:	b	26bb4 <fputs@plt+0x15a6c>
   26d10:	mov	r2, r3
   26d14:	sub	ip, ip, #64	; 0x40
   26d18:	strb	ip, [r2], #2
   26d1c:	strb	r1, [r3, #1]
   26d20:	mov	r3, r2
   26d24:	b	26bb4 <fputs@plt+0x15a6c>
   26d28:			; <UNDEFINED> instruction: 0x00072ab0
   26d2c:			; <UNDEFINED> instruction: 0xfffff800
   26d30:	ldrh	r2, [r0, #8]
   26d34:	tst	r2, #2
   26d38:	beq	26d50 <fputs@plt+0x15c08>
   26d3c:	ldrb	r3, [r0, #10]
   26d40:	cmp	r3, r1
   26d44:	beq	26d50 <fputs@plt+0x15c08>
   26d48:	uxtb	r1, r1
   26d4c:	b	2684c <fputs@plt+0x15704>
   26d50:	mov	r0, #0
   26d54:	bx	lr
   26d58:	push	{r4, r5, r6, r7, lr}
   26d5c:	mov	r4, #0
   26d60:	sub	sp, sp, #52	; 0x34
   26d64:	mov	r5, r0
   26d68:	mov	r6, r1
   26d6c:	mov	r7, r2
   26d70:	mov	r1, #0
   26d74:	mov	r2, #40	; 0x28
   26d78:	add	r0, sp, #8
   26d7c:	bl	10f20 <memset@plt>
   26d80:	mov	r3, #2
   26d84:	mov	r2, r7
   26d88:	str	r4, [sp]
   26d8c:	mov	r1, r6
   26d90:	add	r0, sp, #8
   26d94:	str	r5, [sp, #40]	; 0x28
   26d98:	bl	25c30 <fputs@plt+0x14ae8>
   26d9c:	mov	r1, #1
   26da0:	add	r0, sp, #8
   26da4:	bl	26d30 <fputs@plt+0x15be8>
   26da8:	ldrb	r3, [r5, #69]	; 0x45
   26dac:	cmp	r3, r4
   26db0:	beq	26dc0 <fputs@plt+0x15c78>
   26db4:	add	r0, sp, #8
   26db8:	bl	1ccd8 <fputs@plt+0xbb90>
   26dbc:	str	r4, [sp, #24]
   26dc0:	ldr	r0, [sp, #24]
   26dc4:	add	sp, sp, #52	; 0x34
   26dc8:	pop	{r4, r5, r6, r7, pc}
   26dcc:	push	{r4, r5, r6, lr}
   26dd0:	subs	r5, r0, #0
   26dd4:	bne	26de4 <fputs@plt+0x15c9c>
   26dd8:	mov	r4, #0
   26ddc:	mov	r0, r4
   26de0:	pop	{r4, r5, r6, pc}
   26de4:	mov	r0, #40	; 0x28
   26de8:	bl	253bc <fputs@plt+0x14274>
   26dec:	subs	r4, r0, #0
   26df0:	beq	26dd8 <fputs@plt+0x15c90>
   26df4:	mov	r2, #40	; 0x28
   26df8:	mov	r1, #0
   26dfc:	bl	10f20 <memset@plt>
   26e00:	mov	r0, r5
   26e04:	mov	r3, r4
   26e08:	add	r2, r5, #20
   26e0c:	ldr	r1, [r0], #4
   26e10:	cmp	r0, r2
   26e14:	str	r1, [r3], #4
   26e18:	bne	26e0c <fputs@plt+0x15cc4>
   26e1c:	ldrh	r3, [r4, #8]
   26e20:	mov	r5, #0
   26e24:	str	r5, [r4, #32]
   26e28:	bic	r2, r3, #1024	; 0x400
   26e2c:	tst	r3, #18
   26e30:	strh	r2, [r4, #8]
   26e34:	beq	26ddc <fputs@plt+0x15c94>
   26e38:	bic	r3, r3, #3072	; 0xc00
   26e3c:	mov	r0, r4
   26e40:	orr	r3, r3, #4096	; 0x1000
   26e44:	strh	r3, [r4, #8]
   26e48:	bl	25b98 <fputs@plt+0x14a50>
   26e4c:	cmp	r0, r5
   26e50:	beq	26ddc <fputs@plt+0x15c94>
   26e54:	mov	r0, r4
   26e58:	mov	r4, r5
   26e5c:	bl	1ce14 <fputs@plt+0xbccc>
   26e60:	b	26ddc <fputs@plt+0x15c94>
   26e64:	ldrh	r3, [r0, #8]
   26e68:	movw	r2, #9312	; 0x2460
   26e6c:	push	{r4, r5, r6, lr}
   26e70:	mov	r4, r0
   26e74:	mov	r5, r1
   26e78:	tst	r2, r3
   26e7c:	beq	26e84 <fputs@plt+0x15d3c>
   26e80:	bl	1c998 <fputs@plt+0xb850>
   26e84:	mov	r3, r5
   26e88:	mov	r2, r4
   26e8c:	add	r1, r5, #20
   26e90:	ldr	r0, [r3], #4
   26e94:	cmp	r3, r1
   26e98:	str	r0, [r2], #4
   26e9c:	bne	26e90 <fputs@plt+0x15d48>
   26ea0:	ldrh	r2, [r4, #8]
   26ea4:	bic	r3, r2, #1024	; 0x400
   26ea8:	tst	r2, #18
   26eac:	uxth	r3, r3
   26eb0:	strh	r3, [r4, #8]
   26eb4:	beq	26ed8 <fputs@plt+0x15d90>
   26eb8:	ldrh	r2, [r5, #8]
   26ebc:	tst	r2, #2048	; 0x800
   26ec0:	bne	26ed8 <fputs@plt+0x15d90>
   26ec4:	orr	r3, r3, #4096	; 0x1000
   26ec8:	mov	r0, r4
   26ecc:	strh	r3, [r4, #8]
   26ed0:	pop	{r4, r5, r6, lr}
   26ed4:	b	25b98 <fputs@plt+0x14a50>
   26ed8:	mov	r0, #0
   26edc:	pop	{r4, r5, r6, pc}
   26ee0:	ldr	r0, [r0]
   26ee4:	b	26e64 <fputs@plt+0x15d1c>
   26ee8:	push	{r4, r5, r6, lr}
   26eec:	mov	r1, #0
   26ef0:	mov	r5, r0
   26ef4:	bl	25948 <fputs@plt+0x14800>
   26ef8:	subs	r4, r0, #0
   26efc:	popeq	{r4, r5, r6, pc}
   26f00:	ldrh	r3, [r4, #8]
   26f04:	cmp	r3, #0
   26f08:	beq	26f18 <fputs@plt+0x15dd0>
   26f0c:	mov	r1, r4
   26f10:	mov	r0, r5
   26f14:	bl	26ee0 <fputs@plt+0x15d98>
   26f18:	mov	r0, r4
   26f1c:	pop	{r4, r5, r6, lr}
   26f20:	b	1ccd8 <fputs@plt+0xbb90>
   26f24:	ldr	r1, [r0, #12]
   26f28:	mov	r2, #1
   26f2c:	push	{r4, lr}
   26f30:	mov	r4, r0
   26f34:	add	r1, r1, #2
   26f38:	bl	25794 <fputs@plt+0x1464c>
   26f3c:	cmp	r0, #0
   26f40:	bne	26f6c <fputs@plt+0x15e24>
   26f44:	ldr	r3, [r4, #12]
   26f48:	ldr	r2, [r4, #16]
   26f4c:	strb	r0, [r2, r3]
   26f50:	ldrd	r2, [r4, #12]
   26f54:	add	r3, r3, r2
   26f58:	strb	r0, [r3, #1]
   26f5c:	ldrh	r3, [r4, #8]
   26f60:	orr	r3, r3, #512	; 0x200
   26f64:	strh	r3, [r4, #8]
   26f68:	pop	{r4, pc}
   26f6c:	mov	r0, #7
   26f70:	pop	{r4, pc}
   26f74:	push	{r4, r5, r6, r7, r8, lr}
   26f78:	mov	r5, r3
   26f7c:	mov	r4, r0
   26f80:	mov	r7, r1
   26f84:	mov	r6, r2
   26f88:	ldr	r3, [r0, #416]	; 0x1a0
   26f8c:	ldr	r8, [sp, #24]
   26f90:	cmp	r3, #0
   26f94:	movne	r4, r3
   26f98:	mov	r3, #0
   26f9c:	ldr	r2, [r4, #404]	; 0x194
   26fa0:	ldr	r1, [r4, #408]	; 0x198
   26fa4:	cmp	r2, r3
   26fa8:	bgt	26ff0 <fputs@plt+0x15ea8>
   26fac:	add	r2, r2, #1
   26fb0:	ldr	r0, [r4]
   26fb4:	lsl	r2, r2, #4
   26fb8:	asr	r3, r2, #31
   26fbc:	bl	25768 <fputs@plt+0x14620>
   26fc0:	cmp	r0, #0
   26fc4:	str	r0, [r4, #408]	; 0x198
   26fc8:	beq	2702c <fputs@plt+0x15ee4>
   26fcc:	ldr	r2, [r4, #404]	; 0x194
   26fd0:	add	r3, r2, #1
   26fd4:	str	r3, [r4, #404]	; 0x194
   26fd8:	add	r3, r0, r2, lsl #4
   26fdc:	str	r7, [r0, r2, lsl #4]
   26fe0:	str	r6, [r3, #4]
   26fe4:	strb	r5, [r3, #8]
   26fe8:	str	r8, [r3, #12]
   26fec:	pop	{r4, r5, r6, r7, r8, pc}
   26ff0:	ldr	ip, [r1, r3, lsl #4]
   26ff4:	add	r0, r1, r3, lsl #4
   26ff8:	cmp	ip, r7
   26ffc:	bne	27024 <fputs@plt+0x15edc>
   27000:	ldr	ip, [r0, #4]
   27004:	cmp	ip, r6
   27008:	bne	27024 <fputs@plt+0x15edc>
   2700c:	ldrb	r3, [r0, #8]
   27010:	orrs	r3, r5, r3
   27014:	movne	r3, #1
   27018:	moveq	r3, #0
   2701c:	strb	r3, [r0, #8]
   27020:	pop	{r4, r5, r6, r7, r8, pc}
   27024:	add	r3, r3, #1
   27028:	b	26fa4 <fputs@plt+0x15e5c>
   2702c:	str	r0, [r4, #404]	; 0x194
   27030:	ldr	r0, [r4]
   27034:	pop	{r4, r5, r6, r7, r8, lr}
   27038:	b	185e4 <fputs@plt+0x749c>
   2703c:	push	{r4, r5, r6, lr}
   27040:	mov	r5, r0
   27044:	ldr	r4, [r0, #116]	; 0x74
   27048:	add	r3, r4, #1
   2704c:	str	r3, [r0, #116]	; 0x74
   27050:	sub	r3, r4, #1
   27054:	ands	r3, r3, r4
   27058:	bne	27074 <fputs@plt+0x15f2c>
   2705c:	lsl	r2, r4, #3
   27060:	ldr	r0, [r0]
   27064:	add	r2, r2, #4
   27068:	ldr	r1, [r5, #120]	; 0x78
   2706c:	bl	25768 <fputs@plt+0x14620>
   27070:	str	r0, [r5, #120]	; 0x78
   27074:	ldr	r3, [r5, #120]	; 0x78
   27078:	mvn	r0, r4
   2707c:	cmp	r3, #0
   27080:	mvnne	r2, #0
   27084:	strne	r2, [r3, r4, lsl #2]
   27088:	pop	{r4, r5, r6, pc}
   2708c:	push	{r4, r5, r6, r7, r8, lr}
   27090:	mov	r7, #20
   27094:	mov	r5, r0
   27098:	mov	r3, #0
   2709c:	ldr	r4, [r0, #24]
   270a0:	ldr	r1, [r5, #4]
   270a4:	ldr	r0, [r4]
   270a8:	ldr	r2, [r4, #88]	; 0x58
   270ac:	cmp	r2, #0
   270b0:	lslne	r2, r2, #1
   270b4:	moveq	r2, #51	; 0x33
   270b8:	mul	r2, r7, r2
   270bc:	bl	256fc <fputs@plt+0x145b4>
   270c0:	subs	r6, r0, #0
   270c4:	beq	270ec <fputs@plt+0x15fa4>
   270c8:	mov	r1, r6
   270cc:	ldr	r0, [r4]
   270d0:	bl	1c2d4 <fputs@plt+0xb18c>
   270d4:	str	r0, [r4, #92]	; 0x5c
   270d8:	udiv	r0, r0, r7
   270dc:	str	r0, [r4, #88]	; 0x58
   270e0:	mov	r0, #0
   270e4:	str	r6, [r5, #4]
   270e8:	pop	{r4, r5, r6, r7, r8, pc}
   270ec:	mov	r0, #7
   270f0:	pop	{r4, r5, r6, r7, r8, pc}
   270f4:	push	{r4, r5, r6, r7, r8, lr}
   270f8:	mov	r4, r0
   270fc:	mov	r5, r1
   27100:	mov	r6, r2
   27104:	mov	r7, r3
   27108:	ldr	r8, [sp, #24]
   2710c:	bl	2708c <fputs@plt+0x15f44>
   27110:	cmp	r0, #0
   27114:	bne	27134 <fputs@plt+0x15fec>
   27118:	mov	r3, r7
   2711c:	mov	r2, r6
   27120:	str	r8, [sp, #24]
   27124:	mov	r1, r5
   27128:	mov	r0, r4
   2712c:	pop	{r4, r5, r6, r7, r8, lr}
   27130:	b	2713c <fputs@plt+0x15ff4>
   27134:	mov	r0, #1
   27138:	pop	{r4, r5, r6, r7, r8, pc}
   2713c:	push	{r4, r5, r6, r7, r8, lr}
   27140:	ldr	r8, [r0, #24]
   27144:	ldr	ip, [r0, #32]
   27148:	ldr	r4, [sp, #24]
   2714c:	ldr	r8, [r8, #88]	; 0x58
   27150:	cmp	r8, ip
   27154:	bgt	27160 <fputs@plt+0x16018>
   27158:	pop	{r4, r5, r6, r7, r8, lr}
   2715c:	b	270f4 <fputs@plt+0x15fac>
   27160:	mov	lr, r0
   27164:	mov	r7, r1
   27168:	mov	r6, r2
   2716c:	mov	r2, #20
   27170:	ldr	r1, [lr, #4]
   27174:	mov	r5, r3
   27178:	add	r3, ip, #1
   2717c:	mul	r2, r2, ip
   27180:	mov	r0, ip
   27184:	str	r3, [lr, #32]
   27188:	add	r3, r1, r2
   2718c:	strb	r7, [r1, r2]
   27190:	mov	r2, #0
   27194:	strb	r2, [r3, #1]
   27198:	strb	r2, [r3, #3]
   2719c:	str	r6, [r3, #4]
   271a0:	str	r5, [r3, #8]
   271a4:	str	r4, [r3, #12]
   271a8:	str	r2, [r3, #16]
   271ac:	pop	{r4, r5, r6, r7, r8, pc}
   271b0:	mov	r3, #0
   271b4:	push	{r0, r1, r2, lr}
   271b8:	mov	r2, r3
   271bc:	str	r3, [sp]
   271c0:	bl	2713c <fputs@plt+0x15ff4>
   271c4:	add	sp, sp, #12
   271c8:	pop	{pc}		; (ldr pc, [sp], #4)
   271cc:	push	{r4, r5, r6, lr}
   271d0:	ldr	r5, [r0, #8]
   271d4:	cmp	r5, #0
   271d8:	bne	2721c <fputs@plt+0x160d4>
   271dc:	mov	r4, r0
   271e0:	bl	1df48 <fputs@plt+0xce00>
   271e4:	cmp	r0, #0
   271e8:	mov	r5, r0
   271ec:	str	r0, [r4, #8]
   271f0:	beq	271fc <fputs@plt+0x160b4>
   271f4:	mov	r1, #158	; 0x9e
   271f8:	bl	271b0 <fputs@plt+0x16068>
   271fc:	ldr	r3, [r4, #416]	; 0x1a0
   27200:	cmp	r3, #0
   27204:	bne	2721c <fputs@plt+0x160d4>
   27208:	ldr	r3, [r4]
   2720c:	ldrh	r3, [r3, #64]	; 0x40
   27210:	tst	r3, #8
   27214:	moveq	r3, #1
   27218:	strbeq	r3, [r4, #23]
   2721c:	mov	r0, r5
   27220:	pop	{r4, r5, r6, pc}
   27224:	push	{r0, r1, r2, r4, r5, lr}
   27228:	mov	r5, r0
   2722c:	ldr	ip, [sp, #24]
   27230:	str	ip, [sp]
   27234:	bl	2713c <fputs@plt+0x15ff4>
   27238:	ldr	r2, [sp, #28]
   2723c:	mov	r4, r0
   27240:	mov	r1, r0
   27244:	mvn	r3, #13
   27248:	mov	r0, r5
   2724c:	bl	23500 <fputs@plt+0x123b8>
   27250:	mov	r0, r4
   27254:	add	sp, sp, #12
   27258:	pop	{r4, r5, pc}
   2725c:	push	{r0, r1, r2, r4, r5, lr}
   27260:	mov	r5, r0
   27264:	ldr	ip, [sp, #24]
   27268:	str	ip, [sp]
   2726c:	bl	2713c <fputs@plt+0x15ff4>
   27270:	ldrd	r2, [sp, #28]
   27274:	mov	r4, r0
   27278:	mov	r1, r0
   2727c:	mov	r0, r5
   27280:	bl	23500 <fputs@plt+0x123b8>
   27284:	mov	r0, r4
   27288:	add	sp, sp, #12
   2728c:	pop	{r4, r5, pc}
   27290:	mov	ip, #0
   27294:	push	{r0, r1, r2, r3, r4, lr}
   27298:	mov	r3, r1
   2729c:	mov	r1, #97	; 0x61
   272a0:	str	ip, [sp]
   272a4:	stmib	sp, {r2, ip}
   272a8:	mov	r2, ip
   272ac:	bl	2725c <fputs@plt+0x16114>
   272b0:	add	sp, sp, #20
   272b4:	pop	{pc}		; (ldr pc, [sp], #4)
   272b8:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   272bc:	mov	r5, r2
   272c0:	mov	sl, r0
   272c4:	mov	r7, r1
   272c8:	mov	r8, r3
   272cc:	ldrsb	r9, [sp, #48]	; 0x30
   272d0:	ldrb	r6, [sp, #52]	; 0x34
   272d4:	bl	271cc <fputs@plt+0x16084>
   272d8:	cmp	r5, #2
   272dc:	mov	r4, r0
   272e0:	bne	272ec <fputs@plt+0x161a4>
   272e4:	mov	r0, sl
   272e8:	bl	15bc4 <fputs@plt+0x4a7c>
   272ec:	mov	r3, #0
   272f0:	mov	r2, r7
   272f4:	mov	r1, #21
   272f8:	mov	r0, r4
   272fc:	stm	sp, {r3, r8, r9}
   27300:	mov	r3, r5
   27304:	bl	2725c <fputs@plt+0x16114>
   27308:	mov	r1, r6
   2730c:	mov	r0, r4
   27310:	add	sp, sp, #16
   27314:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   27318:	b	19404 <fputs@plt+0x82bc>
   2731c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   27320:	mov	r6, r0
   27324:	mov	r7, r2
   27328:	ldr	r4, [r1, #20]
   2732c:	cmp	r4, #0
   27330:	bne	273ac <fputs@plt+0x16264>
   27334:	ldrsh	r0, [r1, #34]	; 0x22
   27338:	mov	r5, r1
   2733c:	ldr	r8, [r6]
   27340:	add	r0, r0, #1
   27344:	asr	r1, r0, #31
   27348:	bl	1d128 <fputs@plt+0xbfe0>
   2734c:	subs	r4, r0, #0
   27350:	movne	r3, #0
   27354:	bne	2737c <fputs@plt+0x16234>
   27358:	mov	r0, r8
   2735c:	add	sp, sp, #16
   27360:	pop	{r4, r5, r6, r7, r8, lr}
   27364:	b	185e4 <fputs@plt+0x749c>
   27368:	ldr	r2, [r5, #4]
   2736c:	add	r2, r2, r3, lsl #4
   27370:	ldrb	r2, [r2, #13]
   27374:	strb	r2, [r4, r3]
   27378:	add	r3, r3, #1
   2737c:	ldrsh	r2, [r5, #34]	; 0x22
   27380:	cmp	r2, r3
   27384:	bgt	27368 <fputs@plt+0x16220>
   27388:	add	r3, r4, r3
   2738c:	mov	r1, #0
   27390:	cmp	r4, r3
   27394:	strb	r1, [r3]
   27398:	beq	273a8 <fputs@plt+0x16260>
   2739c:	ldrb	r2, [r3, #-1]!
   273a0:	cmp	r2, #65	; 0x41
   273a4:	beq	27390 <fputs@plt+0x16248>
   273a8:	str	r4, [r5, #20]
   273ac:	mov	r0, r4
   273b0:	bl	16878 <fputs@plt+0x5730>
   273b4:	subs	r3, r0, #0
   273b8:	beq	273e0 <fputs@plt+0x16298>
   273bc:	cmp	r7, #0
   273c0:	beq	273e8 <fputs@plt+0x162a0>
   273c4:	mov	r2, #0
   273c8:	mov	r1, #48	; 0x30
   273cc:	mov	r0, r6
   273d0:	stm	sp, {r2, r4}
   273d4:	mov	r2, r7
   273d8:	str	r3, [sp, #8]
   273dc:	bl	2725c <fputs@plt+0x16114>
   273e0:	add	sp, sp, #16
   273e4:	pop	{r4, r5, r6, r7, r8, pc}
   273e8:	mov	r2, r4
   273ec:	mvn	r1, #0
   273f0:	mov	r0, r6
   273f4:	add	sp, sp, #16
   273f8:	pop	{r4, r5, r6, r7, r8, lr}
   273fc:	b	23500 <fputs@plt+0x123b8>
   27400:	push	{r4, r5, lr}
   27404:	mvn	r3, #0
   27408:	sub	sp, sp, #20
   2740c:	mov	r4, #0
   27410:	mov	r5, r0
   27414:	str	r4, [sp]
   27418:	strd	r2, [sp, #4]
   2741c:	mov	r2, r1
   27420:	mov	r3, r4
   27424:	mov	r1, #123	; 0x7b
   27428:	bl	2725c <fputs@plt+0x16114>
   2742c:	ldr	r3, [r5]
   27430:	ldr	r3, [r3, #20]
   27434:	cmp	r3, r4
   27438:	bgt	27444 <fputs@plt+0x162fc>
   2743c:	add	sp, sp, #20
   27440:	pop	{r4, r5, pc}
   27444:	mov	r1, r4
   27448:	mov	r0, r5
   2744c:	bl	1519c <fputs@plt+0x4054>
   27450:	add	r4, r4, #1
   27454:	b	2742c <fputs@plt+0x162e4>
   27458:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   2745c:	cmp	r3, #0
   27460:	movne	r5, r0
   27464:	movne	r4, r2
   27468:	subne	r1, r1, r3
   2746c:	bne	2747c <fputs@plt+0x16334>
   27470:	add	sp, sp, #16
   27474:	pop	{r4, r5, r6, pc}
   27478:	sub	r4, r4, #1
   2747c:	cmp	r4, #0
   27480:	mov	r2, r3
   27484:	add	r6, r1, r3
   27488:	ble	2749c <fputs@plt+0x16354>
   2748c:	ldrb	r0, [r2]
   27490:	add	r3, r3, #1
   27494:	cmp	r0, #65	; 0x41
   27498:	beq	27478 <fputs@plt+0x16330>
   2749c:	add	r3, r2, r4
   274a0:	b	274a8 <fputs@plt+0x16360>
   274a4:	sub	r4, r4, #1
   274a8:	cmp	r4, #1
   274ac:	ble	274f4 <fputs@plt+0x163ac>
   274b0:	ldrb	r1, [r3, #-1]!
   274b4:	cmp	r1, #65	; 0x41
   274b8:	beq	274a4 <fputs@plt+0x1635c>
   274bc:	mov	r3, #0
   274c0:	mov	r1, #48	; 0x30
   274c4:	str	r3, [sp]
   274c8:	mov	r3, r4
   274cc:	stmib	sp, {r2, r4}
   274d0:	mov	r2, r6
   274d4:	ldr	r0, [r5, #8]
   274d8:	bl	2725c <fputs@plt+0x16114>
   274dc:	mov	r2, r4
   274e0:	mov	r1, r6
   274e4:	mov	r0, r5
   274e8:	add	sp, sp, #16
   274ec:	pop	{r4, r5, r6, lr}
   274f0:	b	1d088 <fputs@plt+0xbf40>
   274f4:	bne	27470 <fputs@plt+0x16328>
   274f8:	b	274bc <fputs@plt+0x16374>
   274fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   27500:	mov	r5, #0
   27504:	sub	sp, sp, #20
   27508:	mov	r7, r0
   2750c:	mov	r6, r1
   27510:	mov	r8, r5
   27514:	mvn	r9, #4
   27518:	ldr	r4, [r1, #40]	; 0x28
   2751c:	add	r4, r4, #16
   27520:	ldr	r3, [r6, #44]	; 0x2c
   27524:	cmp	r5, r3
   27528:	blt	27534 <fputs@plt+0x163ec>
   2752c:	add	sp, sp, #20
   27530:	pop	{r4, r5, r6, r7, r8, r9, pc}
   27534:	ldr	r3, [r4, #-16]
   27538:	mov	r0, r7
   2753c:	add	r5, r5, #1
   27540:	add	r4, r4, #16
   27544:	ldr	r2, [r4, #-24]	; 0xffffffe8
   27548:	ldr	r3, [r3, #20]
   2754c:	cmp	r3, #0
   27550:	ldrne	r3, [r3]
   27554:	str	r9, [sp, #8]
   27558:	ldr	r1, [r4, #-28]	; 0xffffffe4
   2755c:	str	r8, [sp]
   27560:	str	r1, [sp, #4]
   27564:	mov	r1, #145	; 0x91
   27568:	bl	2725c <fputs@plt+0x16114>
   2756c:	b	27520 <fputs@plt+0x163d8>
   27570:	push	{r4, r5, r6, r7, lr}
   27574:	mov	r5, r0
   27578:	sub	sp, sp, #20
   2757c:	mov	r7, r2
   27580:	mov	r4, r3
   27584:	mov	r2, #8
   27588:	mov	r3, #0
   2758c:	ldr	r0, [r0]
   27590:	mov	r6, r1
   27594:	bl	1d400 <fputs@plt+0xc2b8>
   27598:	subs	r2, r0, #0
   2759c:	movne	r3, r4
   275a0:	ldmne	r3!, {r0, r1}
   275a4:	ldr	r3, [sp, #40]	; 0x28
   275a8:	strne	r0, [r2]
   275ac:	mov	r0, r5
   275b0:	strne	r1, [r2, #4]
   275b4:	mov	r1, r6
   275b8:	strd	r2, [sp, #4]
   275bc:	mov	r2, #0
   275c0:	mov	r3, r7
   275c4:	str	r2, [sp]
   275c8:	bl	2725c <fputs@plt+0x16114>
   275cc:	add	sp, sp, #20
   275d0:	pop	{r4, r5, r6, r7, pc}
   275d4:	push	{r4, r5, r6, r7, lr}
   275d8:	subs	r4, r1, #0
   275dc:	sub	sp, sp, #20
   275e0:	beq	27638 <fputs@plt+0x164f0>
   275e4:	mov	r5, r0
   275e8:	mov	r0, r4
   275ec:	mov	r6, r3
   275f0:	mov	r7, r2
   275f4:	bl	16878 <fputs@plt+0x5730>
   275f8:	mov	r2, r0
   275fc:	mov	r3, #1
   27600:	add	r1, sp, #8
   27604:	mov	r0, r4
   27608:	bl	12f6c <fputs@plt+0x1e24>
   2760c:	cmp	r7, #0
   27610:	mvn	r3, #11
   27614:	mov	r2, r6
   27618:	mov	r1, #133	; 0x85
   2761c:	vldrne	d7, [sp, #8]
   27620:	mov	r0, r5
   27624:	str	r3, [sp]
   27628:	add	r3, sp, #8
   2762c:	vnegne.f64	d7, d7
   27630:	vstrne	d7, [sp, #8]
   27634:	bl	27570 <fputs@plt+0x16428>
   27638:	add	sp, sp, #20
   2763c:	pop	{r4, r5, r6, r7, pc}
   27640:	mov	r3, #0
   27644:	push	{r0, r1, r2, lr}
   27648:	str	r3, [sp]
   2764c:	bl	2713c <fputs@plt+0x15ff4>
   27650:	add	sp, sp, #12
   27654:	pop	{pc}		; (ldr pc, [sp], #4)
   27658:	push	{r4, lr}
   2765c:	mov	r4, r0
   27660:	bl	271cc <fputs@plt+0x16084>
   27664:	ldr	r2, [r4, #84]	; 0x54
   27668:	mov	r1, #44	; 0x2c
   2766c:	add	r3, r2, #1
   27670:	str	r3, [r4, #84]	; 0x54
   27674:	pop	{r4, lr}
   27678:	b	27640 <fputs@plt+0x164f8>
   2767c:	mov	r2, r1
   27680:	push	{r4, lr}
   27684:	mov	r1, #17
   27688:	mov	r4, r0
   2768c:	bl	27640 <fputs@plt+0x164f8>
   27690:	ldr	r3, [r4, #24]
   27694:	mov	r2, #0
   27698:	strb	r2, [r3, #19]
   2769c:	str	r2, [r3, #60]	; 0x3c
   276a0:	pop	{r4, pc}
   276a4:	mov	ip, #0
   276a8:	push	{r0, r1, r2, lr}
   276ac:	str	ip, [sp]
   276b0:	bl	2713c <fputs@plt+0x15ff4>
   276b4:	add	sp, sp, #12
   276b8:	pop	{pc}		; (ldr pc, [sp], #4)
   276bc:	push	{r2, r3}
   276c0:	push	{r4, r5, r6, r7, lr}
   276c4:	sub	sp, sp, #28
   276c8:	mov	r5, r0
   276cc:	add	r3, sp, #52	; 0x34
   276d0:	mov	r6, #0
   276d4:	ldr	r4, [sp, #48]	; 0x30
   276d8:	str	r3, [sp, #20]
   276dc:	sub	r7, r1, r4
   276e0:	add	r3, r7, r4
   276e4:	ldrb	r0, [r4], #1
   276e8:	cmp	r0, #0
   276ec:	bne	27700 <fputs@plt+0x165b8>
   276f0:	add	sp, sp, #28
   276f4:	pop	{r4, r5, r6, r7, lr}
   276f8:	add	sp, sp, #8
   276fc:	bx	lr
   27700:	ldr	r1, [sp, #20]
   27704:	cmp	r0, #115	; 0x73
   27708:	ldr	r2, [r1], #4
   2770c:	str	r1, [sp, #20]
   27710:	bne	27738 <fputs@plt+0x165f0>
   27714:	cmp	r2, #0
   27718:	mov	r0, r5
   2771c:	str	r6, [sp]
   27720:	moveq	r1, #25
   27724:	movne	r1, #97	; 0x61
   27728:	stmib	sp, {r2, r6}
   2772c:	mov	r2, #0
   27730:	bl	2725c <fputs@plt+0x16114>
   27734:	b	276e0 <fputs@plt+0x16598>
   27738:	mov	r1, #22
   2773c:	mov	r0, r5
   27740:	bl	276a4 <fputs@plt+0x1655c>
   27744:	b	276e0 <fputs@plt+0x16598>
   27748:	cmp	r2, #0
   2774c:	bxeq	lr
   27750:	push	{r0, r1, r2, r4, r5, lr}
   27754:	mov	r4, r0
   27758:	mov	r5, r1
   2775c:	mov	r1, #1
   27760:	bl	27290 <fputs@plt+0x16148>
   27764:	add	r2, sp, #4
   27768:	mov	r0, r4
   2776c:	str	r5, [sp, #4]
   27770:	mov	r1, #1
   27774:	bl	26754 <fputs@plt+0x1560c>
   27778:	mov	r3, #1
   2777c:	mov	r1, #33	; 0x21
   27780:	mov	r2, r3
   27784:	mov	r0, r4
   27788:	bl	276a4 <fputs@plt+0x1655c>
   2778c:	add	sp, sp, #12
   27790:	pop	{r4, r5, pc}
   27794:	push	{r4, r5, lr}
   27798:	sub	sp, sp, #28
   2779c:	mov	r4, r0
   277a0:	mov	r5, r1
   277a4:	mov	r1, #23
   277a8:	strd	r2, [sp, #8]
   277ac:	mvn	r3, #12
   277b0:	mov	r2, #1
   277b4:	str	r3, [sp]
   277b8:	add	r3, sp, #8
   277bc:	bl	27570 <fputs@plt+0x16428>
   277c0:	add	r2, sp, #20
   277c4:	mov	r0, r4
   277c8:	str	r5, [sp, #20]
   277cc:	mov	r1, #1
   277d0:	bl	26754 <fputs@plt+0x1560c>
   277d4:	mov	r3, #1
   277d8:	mov	r1, #33	; 0x21
   277dc:	mov	r2, r3
   277e0:	mov	r0, r4
   277e4:	bl	276a4 <fputs@plt+0x1655c>
   277e8:	add	sp, sp, #28
   277ec:	pop	{r4, r5, pc}
   277f0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   277f4:	mov	r3, r2
   277f8:	mov	r4, r0
   277fc:	mov	r5, r1
   27800:	mov	r6, r2
   27804:	mov	r1, #22
   27808:	mov	r2, #0
   2780c:	bl	276a4 <fputs@plt+0x1655c>
   27810:	mov	r2, r5
   27814:	mov	r1, #108	; 0x6c
   27818:	mov	r0, r4
   2781c:	bl	27640 <fputs@plt+0x164f8>
   27820:	mov	r7, r0
   27824:	mov	r3, #0
   27828:	str	r6, [sp]
   2782c:	mov	r2, r5
   27830:	mov	r1, #47	; 0x2f
   27834:	mov	r0, r4
   27838:	bl	2713c <fputs@plt+0x15ff4>
   2783c:	mov	r0, r4
   27840:	mov	r1, #128	; 0x80
   27844:	bl	19404 <fputs@plt+0x82bc>
   27848:	mov	r1, r7
   2784c:	mov	r0, r4
   27850:	add	sp, sp, #12
   27854:	pop	{r4, r5, r6, r7, lr}
   27858:	b	1c254 <fputs@plt+0xb10c>
   2785c:	push	{r0, r1, r2, lr}
   27860:	mov	r2, #0
   27864:	mov	r3, r1
   27868:	mov	r1, #13
   2786c:	str	r2, [sp]
   27870:	bl	2713c <fputs@plt+0x15ff4>
   27874:	add	sp, sp, #12
   27878:	pop	{pc}		; (ldr pc, [sp], #4)
   2787c:	ldr	r3, [r0]
   27880:	push	{r0, r1, r2, lr}
   27884:	mov	r2, r1
   27888:	mov	r1, #52	; 0x34
   2788c:	ldr	r3, [r3, #16]
   27890:	add	r3, r3, r2, lsl #4
   27894:	ldr	r3, [r3, #12]
   27898:	ldr	r3, [r3]
   2789c:	add	r3, r3, #1
   278a0:	str	r3, [sp]
   278a4:	mov	r3, #1
   278a8:	ldr	r0, [r0, #8]
   278ac:	bl	2713c <fputs@plt+0x15ff4>
   278b0:	add	sp, sp, #12
   278b4:	pop	{pc}		; (ldr pc, [sp], #4)
   278b8:	push	{r0, r1, r2, lr}
   278bc:	cmp	r1, #0
   278c0:	ble	278dc <fputs@plt+0x16794>
   278c4:	mov	r3, r2
   278c8:	mov	r2, #1
   278cc:	str	r2, [sp]
   278d0:	mov	r2, r1
   278d4:	mov	r1, #138	; 0x8a
   278d8:	bl	2713c <fputs@plt+0x15ff4>
   278dc:	add	sp, sp, #12
   278e0:	pop	{pc}		; (ldr pc, [sp], #4)
   278e4:	push	{r0, r1, r4, r5, r6, lr}
   278e8:	mov	r6, r3
   278ec:	mov	r4, r0
   278f0:	mov	r5, r1
   278f4:	mov	r3, r2
   278f8:	mov	r2, r1
   278fc:	mov	r1, #29
   27900:	ldr	r0, [r0, #8]
   27904:	str	r6, [sp]
   27908:	bl	2713c <fputs@plt+0x15ff4>
   2790c:	mov	r2, r6
   27910:	mov	r1, r5
   27914:	mov	r0, r4
   27918:	add	sp, sp, #8
   2791c:	pop	{r4, r5, r6, lr}
   27920:	b	1d088 <fputs@plt+0xbf40>
   27924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27928:	mov	r7, r3
   2792c:	sub	sp, sp, #28
   27930:	mov	r6, r0
   27934:	mov	sl, r1
   27938:	mov	r5, r2
   2793c:	ldr	r4, [r0, #8]
   27940:	ldr	r8, [sp, #72]	; 0x48
   27944:	ldr	r0, [r4, #24]
   27948:	ldr	r3, [r4, #32]
   2794c:	str	r3, [sp, #16]
   27950:	bl	2703c <fputs@plt+0x15ef4>
   27954:	ldr	r3, [sp, #68]	; 0x44
   27958:	mov	r9, r0
   2795c:	cmp	r3, #0
   27960:	beq	27a08 <fputs@plt+0x168c0>
   27964:	mov	r1, #46	; 0x2e
   27968:	mov	r2, r3
   2796c:	mov	r0, r4
   27970:	bl	27640 <fputs@plt+0x164f8>
   27974:	cmp	r8, #0
   27978:	ldr	r3, [sp, #68]	; 0x44
   2797c:	str	r0, [sp, #20]
   27980:	ldrne	r1, [r8]
   27984:	ldr	r2, [r5, #8]
   27988:	add	fp, r3, #1
   2798c:	ldr	r0, [r5, #12]
   27990:	mov	r3, fp
   27994:	addne	r1, r1, #1
   27998:	strne	r1, [r8]
   2799c:	mvn	r1, #5
   279a0:	stm	sp, {r0, r8}
   279a4:	mov	r0, r4
   279a8:	str	r1, [sp, #8]
   279ac:	mov	r1, #42	; 0x2a
   279b0:	bl	2725c <fputs@plt+0x16114>
   279b4:	add	r2, r0, #2
   279b8:	mov	r3, r9
   279bc:	mov	r1, #43	; 0x2b
   279c0:	mov	r0, r4
   279c4:	str	r2, [sp]
   279c8:	bl	2713c <fputs@plt+0x15ff4>
   279cc:	mov	r0, r4
   279d0:	ldr	r1, [sp, #20]
   279d4:	bl	1c254 <fputs@plt+0xb10c>
   279d8:	ldrd	r2, [r5, #8]
   279dc:	mov	r1, #30
   279e0:	mov	r0, r4
   279e4:	sub	r3, r3, #1
   279e8:	str	r3, [sp]
   279ec:	mov	r3, fp
   279f0:	bl	2713c <fputs@plt+0x15ff4>
   279f4:	mov	r2, #1
   279f8:	mov	r1, #22
   279fc:	ldr	r3, [sp, #68]	; 0x44
   27a00:	mov	r0, r4
   27a04:	bl	276a4 <fputs@plt+0x1655c>
   27a08:	ldr	r3, [r6]
   27a0c:	ldrb	r3, [r3, #69]	; 0x45
   27a10:	cmp	r3, #0
   27a14:	movne	r3, #0
   27a18:	strne	r3, [sp, #16]
   27a1c:	bne	27b04 <fputs@plt+0x169bc>
   27a20:	mov	r2, r9
   27a24:	mov	r0, r4
   27a28:	ldr	r1, [sl, #16]
   27a2c:	bl	278b8 <fputs@plt+0x16770>
   27a30:	ldrb	r3, [r7]
   27a34:	sub	r3, r3, #10
   27a38:	cmp	r3, #3
   27a3c:	ldrls	pc, [pc, r3, lsl #2]
   27a40:	b	27be4 <fputs@plt+0x16a9c>
   27a44:	andeq	r7, r2, r0, lsl #23
   27a48:	andeq	r7, r2, r0, lsl fp
   27a4c:	andeq	r7, r2, r4, asr sl
   27a50:	muleq	r2, r8, fp
   27a54:	mov	r0, r6
   27a58:	bl	155c0 <fputs@plt+0x4478>
   27a5c:	mov	r8, r0
   27a60:	mov	r0, r6
   27a64:	bl	155c0 <fputs@plt+0x4478>
   27a68:	mov	fp, r0
   27a6c:	mov	r1, #49	; 0x31
   27a70:	ldrd	r2, [r5, #8]
   27a74:	mov	r0, r4
   27a78:	str	r8, [sp]
   27a7c:	bl	2713c <fputs@plt+0x15ff4>
   27a80:	mov	r3, fp
   27a84:	mov	r1, #74	; 0x4a
   27a88:	ldr	r2, [r7, #4]
   27a8c:	mov	r0, r4
   27a90:	bl	276a4 <fputs@plt+0x1655c>
   27a94:	mov	r3, r8
   27a98:	mov	r1, #75	; 0x4b
   27a9c:	ldr	r2, [r7, #4]
   27aa0:	mov	r0, r4
   27aa4:	str	fp, [sp]
   27aa8:	bl	2713c <fputs@plt+0x15ff4>
   27aac:	mov	r1, #8
   27ab0:	mov	r0, r4
   27ab4:	bl	19404 <fputs@plt+0x82bc>
   27ab8:	mov	r1, fp
   27abc:	mov	r0, r6
   27ac0:	bl	1a120 <fputs@plt+0x8fd8>
   27ac4:	mov	r1, r8
   27ac8:	mov	r0, r6
   27acc:	bl	1a120 <fputs@plt+0x8fd8>
   27ad0:	ldr	r2, [sl, #12]
   27ad4:	cmp	r2, #0
   27ad8:	beq	27aec <fputs@plt+0x169a4>
   27adc:	mov	r1, #141	; 0x8d
   27ae0:	mov	r0, r4
   27ae4:	ldr	r3, [sp, #76]	; 0x4c
   27ae8:	bl	276a4 <fputs@plt+0x1655c>
   27aec:	mov	r1, r9
   27af0:	mov	r0, r4
   27af4:	bl	15144 <fputs@plt+0x3ffc>
   27af8:	mov	r1, #15
   27afc:	ldr	r2, [sp, #64]	; 0x40
   27b00:	bl	27640 <fputs@plt+0x164f8>
   27b04:	ldr	r0, [sp, #16]
   27b08:	add	sp, sp, #28
   27b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b10:	ldr	r3, [sl]
   27b14:	mov	fp, #1
   27b18:	ldrb	r1, [r7, #1]
   27b1c:	ldr	r3, [r3, #4]
   27b20:	ldr	r0, [r3]
   27b24:	bl	15a20 <fputs@plt+0x48d8>
   27b28:	mov	r2, r7
   27b2c:	strb	r0, [r2, #1]!
   27b30:	mov	r0, r6
   27b34:	bl	155c0 <fputs@plt+0x4478>
   27b38:	mov	r8, r0
   27b3c:	mov	r3, fp
   27b40:	mov	r1, #49	; 0x31
   27b44:	mov	r0, r4
   27b48:	str	r8, [sp]
   27b4c:	stmib	sp, {r2, fp}
   27b50:	ldr	r2, [r5, #8]
   27b54:	bl	2725c <fputs@plt+0x16114>
   27b58:	mov	r2, fp
   27b5c:	mov	r0, r6
   27b60:	ldr	r1, [r5, #8]
   27b64:	bl	1d088 <fputs@plt+0xbf40>
   27b68:	mov	r3, r8
   27b6c:	mov	r1, #110	; 0x6e
   27b70:	ldr	r2, [r7, #4]
   27b74:	mov	r0, r4
   27b78:	bl	276a4 <fputs@plt+0x1655c>
   27b7c:	b	27ac4 <fputs@plt+0x1697c>
   27b80:	mov	r3, #1
   27b84:	mov	r0, r6
   27b88:	ldr	r2, [r7, #4]
   27b8c:	ldr	r1, [r5, #8]
   27b90:	bl	278e4 <fputs@plt+0x1679c>
   27b94:	b	27ad0 <fputs@plt+0x16988>
   27b98:	ldr	r3, [r7, #8]
   27b9c:	cmp	r3, #0
   27ba0:	bne	27bbc <fputs@plt+0x16a74>
   27ba4:	mov	r0, r6
   27ba8:	ldr	r1, [r5, #12]
   27bac:	bl	155f0 <fputs@plt+0x44a8>
   27bb0:	ldr	r3, [r5, #12]
   27bb4:	str	r0, [r7, #8]
   27bb8:	str	r3, [r7, #12]
   27bbc:	mov	r0, r6
   27bc0:	ldr	r1, [r5, #8]
   27bc4:	ldr	r2, [r7, #8]
   27bc8:	ldr	r3, [r5, #12]
   27bcc:	bl	278e4 <fputs@plt+0x1679c>
   27bd0:	mov	r1, #18
   27bd4:	mov	r0, r4
   27bd8:	ldr	r2, [r7, #4]
   27bdc:	bl	27640 <fputs@plt+0x164f8>
   27be0:	b	27ad0 <fputs@plt+0x16988>
   27be4:	mov	r1, #33	; 0x21
   27be8:	mov	r0, r4
   27bec:	ldrd	r2, [r5, #8]
   27bf0:	bl	276a4 <fputs@plt+0x1655c>
   27bf4:	mov	r0, r6
   27bf8:	ldr	r1, [r5, #8]
   27bfc:	ldr	r2, [r5, #12]
   27c00:	bl	1d088 <fputs@plt+0xbf40>
   27c04:	b	27ad0 <fputs@plt+0x16988>
   27c08:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   27c0c:	mov	r9, r3
   27c10:	mov	r7, r1
   27c14:	mov	r6, r0
   27c18:	ldr	r5, [r0, #8]
   27c1c:	ldr	r8, [sp, #40]	; 0x28
   27c20:	bl	155c0 <fputs@plt+0x4478>
   27c24:	mov	r4, r0
   27c28:	mov	r3, r2
   27c2c:	mov	r0, r5
   27c30:	mov	r2, r1
   27c34:	mov	r1, #69	; 0x45
   27c38:	strd	r8, [sp]
   27c3c:	bl	27224 <fputs@plt+0x160dc>
   27c40:	mov	r3, r9
   27c44:	mov	r2, r8
   27c48:	str	r4, [sp]
   27c4c:	mov	r1, #49	; 0x31
   27c50:	mov	r0, r5
   27c54:	bl	2713c <fputs@plt+0x15ff4>
   27c58:	mov	r3, r4
   27c5c:	mov	r2, r7
   27c60:	mov	r1, #110	; 0x6e
   27c64:	mov	r0, r5
   27c68:	bl	276a4 <fputs@plt+0x1655c>
   27c6c:	mov	r1, r4
   27c70:	mov	r0, r6
   27c74:	add	sp, sp, #12
   27c78:	pop	{r4, r5, r6, r7, r8, r9, lr}
   27c7c:	b	1a120 <fputs@plt+0x8fd8>
   27c80:	ldr	r3, [r0]
   27c84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27c88:	sub	sp, sp, #28
   27c8c:	mov	r6, r0
   27c90:	mov	fp, #12
   27c94:	str	r3, [sp, #8]
   27c98:	ldr	r5, [r3, #8]
   27c9c:	ldr	r3, [r0, #4]
   27ca0:	ldr	r0, [sp, #8]
   27ca4:	str	r3, [sp, #12]
   27ca8:	ldr	r3, [sp, #8]
   27cac:	ldr	r3, [r3]
   27cb0:	str	r3, [sp, #16]
   27cb4:	bl	1cedc <fputs@plt+0xbd94>
   27cb8:	ldrb	r7, [r6, #43]	; 0x2b
   27cbc:	add	r4, r7, r7, lsl #2
   27cc0:	add	r4, r6, r4, lsl #4
   27cc4:	cmp	r7, #0
   27cc8:	bne	27d08 <fputs@plt+0x16bc0>
   27ccc:	mov	r0, r5
   27cd0:	ldr	r1, [r6, #52]	; 0x34
   27cd4:	add	r4, r6, #736	; 0x2e0
   27cd8:	bl	15144 <fputs@plt+0x3ffc>
   27cdc:	ldrb	r3, [r6, #43]	; 0x2b
   27ce0:	cmp	r3, r7
   27ce4:	bgt	27edc <fputs@plt+0x16d94>
   27ce8:	ldr	r2, [sp, #8]
   27cec:	mov	r1, r6
   27cf0:	ldr	r0, [sp, #16]
   27cf4:	ldr	r3, [r6, #56]	; 0x38
   27cf8:	str	r3, [r2, #428]	; 0x1ac
   27cfc:	add	sp, sp, #28
   27d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27d04:	b	203f4 <fputs@plt+0xf2ac>
   27d08:	mov	r0, r5
   27d0c:	ldr	r1, [r4, #680]	; 0x2a8
   27d10:	ldr	sl, [r4, #720]	; 0x2d0
   27d14:	bl	15144 <fputs@plt+0x3ffc>
   27d18:	ldrb	r1, [r4, #701]	; 0x2bd
   27d1c:	cmp	r1, #160	; 0xa0
   27d20:	beq	27d44 <fputs@plt+0x16bfc>
   27d24:	ldrb	r3, [r4, #702]	; 0x2be
   27d28:	str	r3, [sp]
   27d2c:	ldr	r2, [r4, #704]	; 0x2c0
   27d30:	ldr	r3, [r4, #708]	; 0x2c4
   27d34:	bl	2713c <fputs@plt+0x15ff4>
   27d38:	ldrb	r1, [r4, #703]	; 0x2bf
   27d3c:	mov	r0, r5
   27d40:	bl	19404 <fputs@plt+0x82bc>
   27d44:	ldr	r3, [sl, #36]	; 0x24
   27d48:	tst	r3, #2048	; 0x800
   27d4c:	bne	27e5c <fputs@plt+0x16d14>
   27d50:	mov	r0, r5
   27d54:	ldr	r1, [r4, #668]	; 0x29c
   27d58:	bl	15144 <fputs@plt+0x3ffc>
   27d5c:	ldr	r1, [r4, #676]	; 0x2a4
   27d60:	cmp	r1, #0
   27d64:	beq	27d88 <fputs@plt+0x16c40>
   27d68:	bl	2785c <fputs@plt+0x16714>
   27d6c:	mov	r0, r5
   27d70:	ldr	r1, [r4, #676]	; 0x2a4
   27d74:	bl	1c254 <fputs@plt+0xb10c>
   27d78:	ldr	r1, [r4, #676]	; 0x2a4
   27d7c:	mov	r0, r5
   27d80:	sub	r1, r1, #2
   27d84:	bl	1c254 <fputs@plt+0xb10c>
   27d88:	ldr	r2, [r4, #696]	; 0x2b8
   27d8c:	cmp	r2, #0
   27d90:	beq	27dc0 <fputs@plt+0x16c78>
   27d94:	sub	r1, r2, #1
   27d98:	mov	r0, r5
   27d9c:	bl	1516c <fputs@plt+0x4024>
   27da0:	ldr	r3, [r0, #4]
   27da4:	mov	r0, r5
   27da8:	cmp	r3, #0
   27dac:	mov	r3, r2
   27db0:	ldr	r2, [r4, #692]	; 0x2b4
   27db4:	movne	r1, #141	; 0x8d
   27db8:	moveq	r1, #142	; 0x8e
   27dbc:	bl	276a4 <fputs@plt+0x1655c>
   27dc0:	ldr	r2, [r4, #656]	; 0x290
   27dc4:	cmp	r2, #0
   27dc8:	beq	27e50 <fputs@plt+0x16d08>
   27dcc:	mov	r1, #138	; 0x8a
   27dd0:	mov	r0, r5
   27dd4:	bl	27640 <fputs@plt+0x164f8>
   27dd8:	ldr	r3, [sl, #36]	; 0x24
   27ddc:	mov	r8, r0
   27de0:	tst	r3, #64	; 0x40
   27de4:	bne	27e08 <fputs@plt+0x16cc0>
   27de8:	ldr	r3, [sp, #12]
   27dec:	mov	r1, #104	; 0x68
   27df0:	mov	r0, r5
   27df4:	sub	r2, r3, #20
   27df8:	mov	r3, #72	; 0x48
   27dfc:	mul	r3, r3, r7
   27e00:	ldr	r2, [r2, r3]
   27e04:	bl	27640 <fputs@plt+0x164f8>
   27e08:	ldr	r3, [sl, #36]	; 0x24
   27e0c:	tst	r3, #512	; 0x200
   27e10:	beq	27e24 <fputs@plt+0x16cdc>
   27e14:	mov	r1, #104	; 0x68
   27e18:	mov	r0, r5
   27e1c:	ldr	r2, [r4, #664]	; 0x298
   27e20:	bl	27640 <fputs@plt+0x164f8>
   27e24:	ldrb	r2, [r4, #701]	; 0x2bd
   27e28:	ldr	r3, [r4, #684]	; 0x2ac
   27e2c:	cmp	r2, #15
   27e30:	bne	27ecc <fputs@plt+0x16d84>
   27e34:	mov	r1, #14
   27e38:	mov	r0, r5
   27e3c:	ldr	r2, [r4, #704]	; 0x2c0
   27e40:	bl	276a4 <fputs@plt+0x1655c>
   27e44:	mov	r1, r8
   27e48:	mov	r0, r5
   27e4c:	bl	1c254 <fputs@plt+0xb10c>
   27e50:	sub	r7, r7, #1
   27e54:	sub	r4, r4, #80	; 0x50
   27e58:	b	27cc4 <fputs@plt+0x16b7c>
   27e5c:	ldr	r3, [r4, #712]	; 0x2c8
   27e60:	cmp	r3, #0
   27e64:	ble	27d50 <fputs@plt+0x16c08>
   27e68:	mov	r0, r5
   27e6c:	ldr	r1, [r4, #672]	; 0x2a0
   27e70:	bl	15144 <fputs@plt+0x3ffc>
   27e74:	ldr	r9, [r4, #712]	; 0x2c8
   27e78:	mul	r8, fp, r9
   27e7c:	sub	r3, r8, #12
   27e80:	ldr	r8, [r4, #716]	; 0x2cc
   27e84:	add	r8, r8, r3
   27e88:	cmp	r9, #0
   27e8c:	sub	r8, r8, #12
   27e90:	ble	27d50 <fputs@plt+0x16c08>
   27e94:	ldr	r1, [r8, #16]
   27e98:	mov	r0, r5
   27e9c:	sub	r9, r9, #1
   27ea0:	add	r1, r1, #1
   27ea4:	bl	1c254 <fputs@plt+0xb10c>
   27ea8:	ldrb	r1, [r8, #20]
   27eac:	mov	r0, r5
   27eb0:	ldrd	r2, [r8, #12]
   27eb4:	bl	276a4 <fputs@plt+0x1655c>
   27eb8:	ldr	r1, [r8, #16]
   27ebc:	mov	r0, r5
   27ec0:	sub	r1, r1, #1
   27ec4:	bl	1c254 <fputs@plt+0xb10c>
   27ec8:	b	27e88 <fputs@plt+0x16d40>
   27ecc:	mov	r1, r3
   27ed0:	mov	r0, r5
   27ed4:	bl	2785c <fputs@plt+0x16714>
   27ed8:	b	27e44 <fputs@plt+0x16cfc>
   27edc:	ldrb	r3, [r4, #44]	; 0x2c
   27ee0:	mov	r2, #72	; 0x48
   27ee4:	ldr	r1, [sp, #12]
   27ee8:	ldr	sl, [r4, #64]	; 0x40
   27eec:	mla	r2, r2, r3, r1
   27ef0:	ldrb	r1, [r2, #45]	; 0x2d
   27ef4:	ldr	r9, [r2, #24]
   27ef8:	tst	r1, #16
   27efc:	beq	27f34 <fputs@plt+0x16dec>
   27f00:	ldr	r1, [sp, #16]
   27f04:	ldrb	r1, [r1, #69]	; 0x45
   27f08:	cmp	r1, #0
   27f0c:	bne	27f34 <fputs@plt+0x16dec>
   27f10:	mov	r0, r5
   27f14:	str	r1, [sp]
   27f18:	ldr	r1, [r4, #32]
   27f1c:	ldr	r3, [r2, #40]	; 0x28
   27f20:	ldr	r2, [r4, #4]
   27f24:	bl	164fc <fputs@plt+0x53b4>
   27f28:	add	r7, r7, #1
   27f2c:	add	r4, r4, #80	; 0x50
   27f30:	b	27cdc <fputs@plt+0x16b94>
   27f34:	ldrb	r2, [r9, #42]	; 0x2a
   27f38:	tst	r2, #2
   27f3c:	bne	27fb4 <fputs@plt+0x16e6c>
   27f40:	ldr	r2, [r9, #12]
   27f44:	cmp	r2, #0
   27f48:	bne	27fb4 <fputs@plt+0x16e6c>
   27f4c:	ldrh	r2, [r6, #36]	; 0x24
   27f50:	tst	r2, #16
   27f54:	bne	27fb4 <fputs@plt+0x16e6c>
   27f58:	ldrb	r2, [r6, #40]	; 0x28
   27f5c:	ldr	r8, [sl, #36]	; 0x24
   27f60:	cmp	r2, #0
   27f64:	bne	27f8c <fputs@plt+0x16e44>
   27f68:	tst	r8, #64	; 0x40
   27f6c:	bne	27f8c <fputs@plt+0x16e44>
   27f70:	ldr	r1, [sp, #12]
   27f74:	mov	r2, #72	; 0x48
   27f78:	mov	r0, r5
   27f7c:	mla	r3, r2, r3, r1
   27f80:	mov	r1, #61	; 0x3d
   27f84:	ldr	r2, [r3, #52]	; 0x34
   27f88:	bl	27640 <fputs@plt+0x164f8>
   27f8c:	and	r8, r8, #17152	; 0x4300
   27f90:	cmp	r8, #512	; 0x200
   27f94:	bne	27fb4 <fputs@plt+0x16e6c>
   27f98:	ldr	r2, [r4, #8]
   27f9c:	ldr	r3, [r6, #64]	; 0x40
   27fa0:	cmp	r2, r3
   27fa4:	beq	27fb4 <fputs@plt+0x16e6c>
   27fa8:	mov	r1, #61	; 0x3d
   27fac:	mov	r0, r5
   27fb0:	bl	27640 <fputs@plt+0x164f8>
   27fb4:	ldr	r3, [sl, #36]	; 0x24
   27fb8:	tst	r3, #576	; 0x240
   27fbc:	ldrne	sl, [sl, #28]
   27fc0:	bne	27fd0 <fputs@plt+0x16e88>
   27fc4:	tst	r3, #8192	; 0x2000
   27fc8:	beq	27f28 <fputs@plt+0x16de0>
   27fcc:	ldr	sl, [r4, #56]	; 0x38
   27fd0:	cmp	sl, #0
   27fd4:	beq	27f28 <fputs@plt+0x16de0>
   27fd8:	ldrb	r3, [r6, #40]	; 0x28
   27fdc:	cmp	r3, #0
   27fe0:	beq	27ff4 <fputs@plt+0x16eac>
   27fe4:	ldr	r3, [sl, #12]
   27fe8:	ldrb	r3, [r3, #42]	; 0x2a
   27fec:	tst	r3, #32
   27ff0:	beq	27f28 <fputs@plt+0x16de0>
   27ff4:	ldr	r3, [sp, #16]
   27ff8:	ldrb	r3, [r3, #69]	; 0x45
   27ffc:	cmp	r3, #0
   28000:	bne	27f28 <fputs@plt+0x16de0>
   28004:	ldr	r8, [r4, #32]
   28008:	mov	r0, r5
   2800c:	ldr	r3, [r5, #32]
   28010:	mov	r1, r8
   28014:	str	r3, [sp, #20]
   28018:	bl	1516c <fputs@plt+0x4024>
   2801c:	add	fp, r0, #20
   28020:	ldr	r3, [sp, #20]
   28024:	cmp	r8, r3
   28028:	bge	27f28 <fputs@plt+0x16de0>
   2802c:	ldr	r0, [fp, #-16]
   28030:	ldr	r1, [r4, #4]
   28034:	cmp	r0, r1
   28038:	bne	28088 <fputs@plt+0x16f40>
   2803c:	ldrb	r1, [fp, #-20]	; 0xffffffec
   28040:	cmp	r1, #47	; 0x2f
   28044:	bne	28094 <fputs@plt+0x16f4c>
   28048:	ldrb	r0, [r9, #42]	; 0x2a
   2804c:	ldr	r1, [fp, #-12]
   28050:	tst	r0, #32
   28054:	beq	2806c <fputs@plt+0x16f24>
   28058:	ldr	r0, [r9, #8]
   2805c:	bl	1a178 <fputs@plt+0x9030>
   28060:	ldr	r0, [r0, #4]
   28064:	lsl	r1, r1, #1
   28068:	ldrsh	r1, [r0, r1]
   2806c:	sxth	r1, r1
   28070:	mov	r0, sl
   28074:	bl	1576c <fputs@plt+0x4624>
   28078:	cmp	r0, #0
   2807c:	strge	r0, [fp, #-12]
   28080:	ldrge	r1, [r4, #8]
   28084:	strge	r1, [fp, #-16]
   28088:	add	r8, r8, #1
   2808c:	add	fp, fp, #20
   28090:	b	28020 <fputs@plt+0x16ed8>
   28094:	cmp	r1, #103	; 0x67
   28098:	ldreq	r1, [r4, #8]
   2809c:	moveq	r3, #113	; 0x71
   280a0:	strbeq	r3, [fp, #-20]	; 0xffffffec
   280a4:	streq	r1, [fp, #-16]
   280a8:	b	28088 <fputs@plt+0x16f40>
   280ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   280b0:	sub	sp, sp, #36	; 0x24
   280b4:	mov	r5, r3
   280b8:	mov	r6, r1
   280bc:	mov	r9, r0
   280c0:	mov	sl, #0
   280c4:	ldr	r3, [sp, #72]	; 0x48
   280c8:	ldr	r8, [sp, #76]	; 0x4c
   280cc:	str	r3, [sp, #8]
   280d0:	ldr	r3, [sp, #80]	; 0x50
   280d4:	str	r2, [sp, #20]
   280d8:	sub	r8, r8, #4
   280dc:	str	r3, [sp, #24]
   280e0:	ldr	r3, [sp, #84]	; 0x54
   280e4:	str	r3, [sp, #28]
   280e8:	ldr	r3, [sp, #88]	; 0x58
   280ec:	str	r3, [sp, #12]
   280f0:	bl	271cc <fputs@plt+0x16084>
   280f4:	ldr	r3, [sp, #12]
   280f8:	mov	r4, r0
   280fc:	ldr	r7, [r6, #8]
   28100:	cmp	r3, #0
   28104:	movne	fp, #16
   28108:	moveq	fp, #0
   2810c:	orr	r3, fp, #1
   28110:	str	r3, [sp, #16]
   28114:	cmp	r7, #0
   28118:	bne	281fc <fputs@plt+0x170b4>
   2811c:	ldrb	r5, [r6, #42]	; 0x2a
   28120:	ands	r5, r5, #32
   28124:	bne	2827c <fputs@plt+0x17134>
   28128:	ldr	r3, [sp, #8]
   2812c:	mov	r0, r9
   28130:	add	fp, r3, #1
   28134:	bl	155c0 <fputs@plt+0x4478>
   28138:	mov	r8, r0
   2813c:	ldrsh	r3, [r6, #34]	; 0x22
   28140:	mov	r2, fp
   28144:	mov	r1, #49	; 0x31
   28148:	mov	r0, r4
   2814c:	str	r8, [sp]
   28150:	bl	2713c <fputs@plt+0x15ff4>
   28154:	cmp	sl, #0
   28158:	bne	2816c <fputs@plt+0x17024>
   2815c:	mov	r2, r7
   28160:	mov	r1, r6
   28164:	mov	r0, r4
   28168:	bl	2731c <fputs@plt+0x161d4>
   2816c:	ldrsh	r2, [r6, #34]	; 0x22
   28170:	mov	r1, fp
   28174:	mov	r0, r9
   28178:	bl	1d088 <fputs@plt+0xbf40>
   2817c:	ldrb	r3, [r9, #18]
   28180:	cmp	r3, #0
   28184:	bne	28198 <fputs@plt+0x17050>
   28188:	ldr	r3, [sp, #24]
   2818c:	cmp	r3, #0
   28190:	movne	r5, #5
   28194:	moveq	r5, #3
   28198:	mov	r1, #75	; 0x4b
   2819c:	mov	r0, r4
   281a0:	ldr	r2, [sp, #20]
   281a4:	ldr	r3, [sp, #28]
   281a8:	cmp	r3, #0
   281ac:	ldr	r3, [sp, #12]
   281b0:	orrne	r5, r5, #8
   281b4:	cmp	r3, #0
   281b8:	ldr	r3, [sp, #8]
   281bc:	orrne	r5, r5, #16
   281c0:	str	r3, [sp]
   281c4:	mov	r3, r8
   281c8:	bl	2713c <fputs@plt+0x15ff4>
   281cc:	ldrb	r3, [r9, #18]
   281d0:	cmp	r3, #0
   281d4:	bne	281e8 <fputs@plt+0x170a0>
   281d8:	mvn	r1, #0
   281dc:	mov	r0, r4
   281e0:	ldr	r2, [r6]
   281e4:	bl	23500 <fputs@plt+0x123b8>
   281e8:	mov	r1, r5
   281ec:	mov	r0, r4
   281f0:	add	sp, sp, #36	; 0x24
   281f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   281f8:	b	19404 <fputs@plt+0x82bc>
   281fc:	ldr	r2, [r8, #4]!
   28200:	cmp	r2, #0
   28204:	beq	28270 <fputs@plt+0x17128>
   28208:	ldr	r3, [r7, #36]	; 0x24
   2820c:	cmp	r3, #0
   28210:	beq	28228 <fputs@plt+0x170e0>
   28214:	ldr	r3, [r4, #32]
   28218:	mov	r1, #76	; 0x4c
   2821c:	mov	r0, r4
   28220:	add	r3, r3, #2
   28224:	bl	276a4 <fputs@plt+0x1655c>
   28228:	mov	r1, #110	; 0x6e
   2822c:	mov	r2, r5
   28230:	ldr	r3, [r8]
   28234:	mov	r0, r4
   28238:	bl	276a4 <fputs@plt+0x1655c>
   2823c:	ldrb	r3, [r7, #55]	; 0x37
   28240:	and	r3, r3, #3
   28244:	cmp	r3, #2
   28248:	movne	r1, fp
   2824c:	bne	28264 <fputs@plt+0x1711c>
   28250:	ldrb	r3, [r6, #42]	; 0x2a
   28254:	tst	r3, #32
   28258:	ldr	r3, [sp, #16]
   2825c:	moveq	r1, fp
   28260:	movne	r1, r3
   28264:	mov	r0, r4
   28268:	mov	sl, #1
   2826c:	bl	19404 <fputs@plt+0x82bc>
   28270:	add	r5, r5, #1
   28274:	ldr	r7, [r7, #20]
   28278:	b	28114 <fputs@plt+0x16fcc>
   2827c:	add	sp, sp, #36	; 0x24
   28280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28284:	push	{r4, r5, r6, r7, r8, lr}
   28288:	mov	r4, r2
   2828c:	mov	r5, r0
   28290:	mov	r6, r1
   28294:	ldr	r2, [r0, #24]
   28298:	ldr	r3, [r0, #32]
   2829c:	ldr	r2, [r2, #88]	; 0x58
   282a0:	add	r3, r1, r3
   282a4:	cmp	r3, r2
   282a8:	bgt	28330 <fputs@plt+0x171e8>
   282ac:	ldr	r0, [r5, #4]
   282b0:	mov	r3, #20
   282b4:	add	r7, r4, r6, lsl #2
   282b8:	mov	lr, #0
   282bc:	ldr	r1, [r5, #32]
   282c0:	ldr	r8, [pc, #124]	; 28344 <fputs@plt+0x171fc>
   282c4:	mla	r0, r3, r1, r0
   282c8:	add	r3, r0, r3
   282cc:	ldrb	ip, [r4]
   282d0:	add	r4, r4, #4
   282d4:	strb	ip, [r3, #-20]	; 0xffffffec
   282d8:	add	ip, r8, ip
   282dc:	ldrsb	r2, [r4, #-3]
   282e0:	ldrb	ip, [ip, #2756]	; 0xac4
   282e4:	str	r2, [r3, #-16]
   282e8:	ldrsb	r2, [r4, #-2]
   282ec:	cmp	r2, #0
   282f0:	movle	ip, #0
   282f4:	andgt	ip, ip, #1
   282f8:	str	r2, [r3, #-12]
   282fc:	cmp	ip, #0
   28300:	addne	r2, r1, r2
   28304:	strne	r2, [r3, #-12]
   28308:	ldrsb	r2, [r4, #-1]
   2830c:	cmp	r4, r7
   28310:	strb	lr, [r3, #-19]	; 0xffffffed
   28314:	strb	lr, [r3, #-17]	; 0xffffffef
   28318:	stmdb	r3, {r2, lr}
   2831c:	add	r3, r3, #20
   28320:	bne	282cc <fputs@plt+0x17184>
   28324:	add	r6, r6, r1
   28328:	str	r6, [r5, #32]
   2832c:	pop	{r4, r5, r6, r7, r8, pc}
   28330:	bl	2708c <fputs@plt+0x15f44>
   28334:	cmp	r0, #0
   28338:	beq	282ac <fputs@plt+0x17164>
   2833c:	mov	r0, #0
   28340:	pop	{r4, r5, r6, r7, r8, pc}
   28344:			; <UNDEFINED> instruction: 0x00072ab0
   28348:	push	{r4, r5, r6, lr}
   2834c:	mov	r5, r2
   28350:	mov	r4, r1
   28354:	mov	r6, r0
   28358:	ldr	r2, [r1, #48]	; 0x30
   2835c:	ldr	r1, [r1, #52]	; 0x34
   28360:	add	r2, r2, #2
   28364:	lsl	r2, r2, #2
   28368:	asr	r3, r2, #31
   2836c:	bl	256fc <fputs@plt+0x145b4>
   28370:	cmp	r0, #0
   28374:	bne	28388 <fputs@plt+0x17240>
   28378:	mov	r1, r5
   2837c:	mov	r0, r6
   28380:	pop	{r4, r5, r6, lr}
   28384:	b	1c334 <fputs@plt+0xb1ec>
   28388:	ldr	r3, [r4, #48]	; 0x30
   2838c:	add	r2, r3, #1
   28390:	str	r2, [r4, #48]	; 0x30
   28394:	mov	r2, #0
   28398:	str	r5, [r0, r3, lsl #2]
   2839c:	add	r3, r0, r3, lsl #2
   283a0:	str	r2, [r3, #4]
   283a4:	str	r0, [r4, #52]	; 0x34
   283a8:	pop	{r4, r5, r6, pc}
   283ac:	ldr	r1, [r0, #516]	; 0x204
   283b0:	cmp	r1, #0
   283b4:	bxeq	lr
   283b8:	push	{r4, r5, r6, lr}
   283bc:	ldr	r5, [r0, #488]	; 0x1e8
   283c0:	cmp	r5, #0
   283c4:	popeq	{r4, r5, r6, pc}
   283c8:	ldr	r4, [r0]
   283cc:	ldr	r2, [r0, #520]	; 0x208
   283d0:	mov	r0, r4
   283d4:	asr	r3, r2, #31
   283d8:	bl	1d4b0 <fputs@plt+0xc368>
   283dc:	mov	r2, r0
   283e0:	mov	r1, r5
   283e4:	mov	r0, r4
   283e8:	pop	{r4, r5, r6, lr}
   283ec:	b	28348 <fputs@plt+0x17200>
   283f0:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   283f4:	mov	r6, r2
   283f8:	mov	r5, r3
   283fc:	mov	r4, r1
   28400:	ldrd	r2, [r1]
   28404:	add	r2, r2, r6
   28408:	cmp	r2, r3
   2840c:	bls	28454 <fputs@plt+0x1730c>
   28410:	sub	r2, r2, #1
   28414:	mov	r8, #72	; 0x48
   28418:	mov	r3, #0
   2841c:	mov	r7, r0
   28420:	mul	r2, r8, r2
   28424:	add	r2, r2, #80	; 0x50
   28428:	bl	256fc <fputs@plt+0x145b4>
   2842c:	subs	r9, r0, #0
   28430:	beq	284b0 <fputs@plt+0x17368>
   28434:	mov	r1, r9
   28438:	mov	r0, r7
   2843c:	bl	1c2d4 <fputs@plt+0xb18c>
   28440:	sub	r0, r0, #80	; 0x50
   28444:	mov	r4, r9
   28448:	udiv	r0, r0, r8
   2844c:	add	r0, r0, #1
   28450:	str	r0, [r9, #4]
   28454:	ldr	r8, [r4]
   28458:	mov	r7, #72	; 0x48
   2845c:	mla	r9, r7, r8, r4
   28460:	sub	sl, r8, #1
   28464:	mul	r7, r7, r6
   28468:	add	fp, r7, #8
   2846c:	cmp	sl, r5
   28470:	sub	r9, r9, #72	; 0x48
   28474:	bge	284bc <fputs@plt+0x17374>
   28478:	add	r8, r8, r6
   2847c:	mov	r2, r7
   28480:	mov	r1, #0
   28484:	add	r6, r6, r5
   28488:	str	r8, [r4]
   2848c:	mov	r8, #72	; 0x48
   28490:	mla	r0, r8, r5, r4
   28494:	add	r0, r0, #8
   28498:	bl	10f20 <memset@plt>
   2849c:	mov	r3, r5
   284a0:	add	r2, r4, #52	; 0x34
   284a4:	mvn	r1, #0
   284a8:	cmp	r6, r3
   284ac:	bgt	284d4 <fputs@plt+0x1738c>
   284b0:	mov	r0, r4
   284b4:	add	sp, sp, #4
   284b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   284bc:	mov	r2, #72	; 0x48
   284c0:	add	r1, r9, #8
   284c4:	add	r0, r9, fp
   284c8:	sub	sl, sl, #1
   284cc:	bl	10fbc <memcpy@plt>
   284d0:	b	2846c <fputs@plt+0x17324>
   284d4:	mul	r0, r8, r3
   284d8:	add	r3, r3, #1
   284dc:	str	r1, [r2, r0]
   284e0:	b	284a8 <fputs@plt+0x17360>
   284e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   284e8:	subs	r4, r1, #0
   284ec:	mov	r6, r0
   284f0:	mov	r9, r2
   284f4:	mov	r8, r3
   284f8:	bne	2851c <fputs@plt+0x173d4>
   284fc:	mov	r2, #80	; 0x50
   28500:	mov	r3, #0
   28504:	bl	1d400 <fputs@plt+0xc2b8>
   28508:	subs	r4, r0, #0
   2850c:	beq	28550 <fputs@plt+0x17408>
   28510:	mov	r0, #0
   28514:	mov	r1, #1
   28518:	strd	r0, [r4]
   2851c:	mov	r1, r4
   28520:	mov	r2, #1
   28524:	ldr	r3, [r4]
   28528:	mov	r0, r6
   2852c:	bl	283f0 <fputs@plt+0x172a8>
   28530:	ldrb	r3, [r6, #69]	; 0x45
   28534:	mov	r4, r0
   28538:	cmp	r3, #0
   2853c:	beq	28558 <fputs@plt+0x17410>
   28540:	mov	r1, r0
   28544:	mov	r4, #0
   28548:	mov	r0, r6
   2854c:	bl	209b0 <fputs@plt+0xf868>
   28550:	mov	r0, r4
   28554:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28558:	ldr	r5, [r0]
   2855c:	cmp	r8, #0
   28560:	moveq	r7, r8
   28564:	sub	r5, r5, #1
   28568:	beq	2857c <fputs@plt+0x17434>
   2856c:	ldr	r7, [r8]
   28570:	cmp	r7, #0
   28574:	movne	r7, r9
   28578:	movne	r9, r8
   2857c:	mov	r1, r9
   28580:	mov	r0, r6
   28584:	bl	1d4f8 <fputs@plt+0xc3b0>
   28588:	mov	r3, #72	; 0x48
   2858c:	mov	r1, r7
   28590:	mla	r5, r3, r5, r4
   28594:	str	r0, [r5, #16]
   28598:	mov	r0, r6
   2859c:	bl	1d4f8 <fputs@plt+0xc3b0>
   285a0:	str	r0, [r5, #12]
   285a4:	b	28550 <fputs@plt+0x17408>
   285a8:	mov	r3, #0
   285ac:	push	{r4, r5, r6, r7, r8, lr}
   285b0:	mov	r5, r1
   285b4:	mov	r2, r3
   285b8:	mov	r1, r3
   285bc:	mov	r7, r0
   285c0:	bl	284e4 <fputs@plt+0x1739c>
   285c4:	subs	r4, r0, #0
   285c8:	beq	28638 <fputs@plt+0x174f0>
   285cc:	ldr	r6, [r4]
   285d0:	mov	r0, r7
   285d4:	mov	r8, #72	; 0x48
   285d8:	ldr	r1, [r5, #12]
   285dc:	bl	1e740 <fputs@plt+0xd5f8>
   285e0:	ldr	r3, [r5, #4]
   285e4:	sub	r6, r6, #1
   285e8:	mla	r6, r8, r6, r4
   285ec:	ldr	r1, [r3, #20]
   285f0:	str	r0, [r6, #16]
   285f4:	mov	r0, r7
   285f8:	bl	1a260 <fputs@plt+0x9118>
   285fc:	cmp	r0, #1
   28600:	movle	r3, #0
   28604:	movgt	r3, #1
   28608:	cmp	r0, #0
   2860c:	moveq	r3, #1
   28610:	cmp	r3, #0
   28614:	beq	28638 <fputs@plt+0x174f0>
   28618:	ldr	r5, [r4]
   2861c:	ldr	r3, [r7, #16]
   28620:	sub	r5, r5, #1
   28624:	mla	r5, r8, r5, r4
   28628:	ldr	r1, [r3, r0, lsl #4]
   2862c:	mov	r0, r7
   28630:	bl	1e740 <fputs@plt+0xd5f8>
   28634:	str	r0, [r5, #12]
   28638:	mov	r0, r4
   2863c:	pop	{r4, r5, r6, r7, r8, pc}
   28640:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28644:	mov	r6, r3
   28648:	mov	r7, r1
   2864c:	mov	r9, r2
   28650:	ldr	r4, [r3]
   28654:	ldr	r8, [sp, #32]
   28658:	sub	r3, r4, #1
   2865c:	tst	r3, r4
   28660:	bne	286b8 <fputs@plt+0x17570>
   28664:	cmp	r4, #0
   28668:	lslne	r2, r4, #1
   2866c:	moveq	r2, #1
   28670:	mul	r2, r9, r2
   28674:	asr	r3, r2, #31
   28678:	bl	256fc <fputs@plt+0x145b4>
   2867c:	subs	r5, r0, #0
   28680:	mvneq	r3, #0
   28684:	moveq	r5, r7
   28688:	streq	r3, [r8]
   2868c:	beq	286b0 <fputs@plt+0x17568>
   28690:	mov	r2, r9
   28694:	mov	r1, #0
   28698:	mla	r0, r9, r4, r5
   2869c:	bl	10f20 <memset@plt>
   286a0:	str	r4, [r8]
   286a4:	ldr	r3, [r6]
   286a8:	add	r3, r3, #1
   286ac:	str	r3, [r6]
   286b0:	mov	r0, r5
   286b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   286b8:	mov	r5, r1
   286bc:	b	28690 <fputs@plt+0x17548>
   286c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   286c4:	mov	r5, r1
   286c8:	sub	sp, sp, #20
   286cc:	ldrb	r2, [r1]
   286d0:	ldr	r3, [r0, #24]
   286d4:	cmp	r2, #153	; 0x99
   286d8:	ldr	r7, [r3]
   286dc:	ldr	r6, [r3, #12]
   286e0:	beq	28850 <fputs@plt+0x17708>
   286e4:	cmp	r2, #154	; 0x9a
   286e8:	beq	286f4 <fputs@plt+0x175ac>
   286ec:	cmp	r2, #152	; 0x98
   286f0:	bne	28870 <fputs@plt+0x17728>
   286f4:	ldr	r3, [r3, #4]
   286f8:	cmp	r3, #0
   286fc:	ldrne	r1, [r3], #8
   28700:	movne	r2, #0
   28704:	bne	2878c <fputs@plt+0x17644>
   28708:	mov	r0, #1
   2870c:	add	sp, sp, #20
   28710:	pop	{r4, r5, r6, r7, r8, r9, pc}
   28714:	ldr	lr, [r2, #4]
   28718:	cmp	r0, lr
   2871c:	bne	28730 <fputs@plt+0x175e8>
   28720:	ldrsh	lr, [r5, #32]
   28724:	ldr	r4, [r2, #8]
   28728:	cmp	r4, lr
   2872c:	beq	2883c <fputs@plt+0x176f4>
   28730:	add	r3, r3, #1
   28734:	add	r2, r2, #24
   28738:	b	287b4 <fputs@plt+0x1766c>
   2873c:	mov	r8, #20
   28740:	ldm	r1, {r4, r7}
   28744:	mov	r1, #0
   28748:	cmp	r1, r4
   2874c:	bge	2882c <fputs@plt+0x176e4>
   28750:	mul	r0, r8, r1
   28754:	ldr	r0, [r7, r0]
   28758:	ldrb	r9, [r0]
   2875c:	cmp	r9, #152	; 0x98
   28760:	bne	2877c <fputs@plt+0x17634>
   28764:	ldr	r9, [r0, #28]
   28768:	cmp	ip, r9
   2876c:	bne	2877c <fputs@plt+0x17634>
   28770:	ldrsh	r0, [r0, #32]
   28774:	cmp	r0, lr
   28778:	beq	28838 <fputs@plt+0x176f0>
   2877c:	add	r1, r1, #1
   28780:	b	28748 <fputs@plt+0x17600>
   28784:	add	r2, r2, #1
   28788:	add	r3, r3, #72	; 0x48
   2878c:	cmp	r1, r2
   28790:	ble	28708 <fputs@plt+0x175c0>
   28794:	ldr	ip, [r5, #28]
   28798:	ldr	r0, [r3, #44]	; 0x2c
   2879c:	cmp	ip, r0
   287a0:	bne	28784 <fputs@plt+0x1763c>
   287a4:	ldr	r1, [r6, #28]
   287a8:	mov	r3, #0
   287ac:	ldr	ip, [r6, #32]
   287b0:	mov	r2, r1
   287b4:	cmp	ip, r3
   287b8:	bgt	28714 <fputs@plt+0x175cc>
   287bc:	add	r3, sp, #12
   287c0:	mov	r2, #24
   287c4:	str	r3, [sp]
   287c8:	add	r3, r6, #32
   287cc:	ldr	r0, [r7]
   287d0:	bl	28640 <fputs@plt+0x174f8>
   287d4:	ldr	r3, [sp, #12]
   287d8:	str	r0, [r6, #28]
   287dc:	cmp	r3, #0
   287e0:	blt	2883c <fputs@plt+0x176f4>
   287e4:	mov	r1, #24
   287e8:	ldr	ip, [r5, #44]	; 0x2c
   287ec:	mul	r1, r1, r3
   287f0:	ldrsh	lr, [r5, #32]
   287f4:	add	r2, r0, r1
   287f8:	str	ip, [r0, r1]
   287fc:	ldr	r1, [r7, #76]	; 0x4c
   28800:	ldr	ip, [r5, #28]
   28804:	add	r1, r1, #1
   28808:	stmib	r2, {ip, lr}
   2880c:	str	r1, [r7, #76]	; 0x4c
   28810:	str	r1, [r2, #16]
   28814:	mvn	r1, #0
   28818:	str	r1, [r2, #12]
   2881c:	ldr	r1, [r6, #24]
   28820:	str	r5, [r2, #20]
   28824:	cmp	r1, #0
   28828:	bne	2873c <fputs@plt+0x175f4>
   2882c:	ldr	r1, [r6, #12]
   28830:	add	r0, r1, #1
   28834:	str	r0, [r6, #12]
   28838:	str	r1, [r2, #12]
   2883c:	mvn	r2, #101	; 0x65
   28840:	strb	r2, [r5]
   28844:	strh	r3, [r5, #34]	; 0x22
   28848:	str	r6, [r5, #40]	; 0x28
   2884c:	b	28708 <fputs@plt+0x175c0>
   28850:	ldrh	r4, [r3, #28]
   28854:	ands	r4, r4, #8
   28858:	bne	28870 <fputs@plt+0x17728>
   2885c:	ldrb	r3, [r1, #38]	; 0x26
   28860:	ldr	r2, [r0, #16]
   28864:	cmp	r2, r3
   28868:	ldrdeq	r8, [r6, #40]	; 0x28
   2886c:	beq	28894 <fputs@plt+0x1774c>
   28870:	mov	r0, #0
   28874:	b	2870c <fputs@plt+0x175c4>
   28878:	mvn	r2, #0
   2887c:	mov	r1, r5
   28880:	ldr	r0, [r8, r4, lsl #4]
   28884:	bl	1b534 <fputs@plt+0xa3ec>
   28888:	cmp	r0, #0
   2888c:	beq	2892c <fputs@plt+0x177e4>
   28890:	add	r4, r4, #1
   28894:	cmp	r9, r4
   28898:	bgt	28878 <fputs@plt+0x17730>
   2889c:	ldr	r0, [r7]
   288a0:	add	r3, sp, #12
   288a4:	mov	r2, #16
   288a8:	mov	r1, r8
   288ac:	ldrb	r9, [r0, #66]	; 0x42
   288b0:	str	r3, [sp]
   288b4:	add	r3, r6, #44	; 0x2c
   288b8:	bl	28640 <fputs@plt+0x174f8>
   288bc:	ldr	r4, [sp, #12]
   288c0:	str	r0, [r6, #40]	; 0x28
   288c4:	cmp	r4, #0
   288c8:	blt	2892c <fputs@plt+0x177e4>
   288cc:	ldr	r3, [r7, #76]	; 0x4c
   288d0:	add	r8, r0, r4, lsl #4
   288d4:	str	r5, [r0, r4, lsl #4]
   288d8:	ldr	r0, [r7]
   288dc:	ldr	r2, [r5, #20]
   288e0:	add	r3, r3, #1
   288e4:	ldr	r1, [r5, #8]
   288e8:	str	r3, [r7, #76]	; 0x4c
   288ec:	str	r3, [r8, #8]
   288f0:	mov	r3, #0
   288f4:	cmp	r2, #0
   288f8:	ldrne	r2, [r2]
   288fc:	moveq	r2, r3
   28900:	str	r3, [sp]
   28904:	mov	r3, r9
   28908:	bl	1e094 <fputs@plt+0xcf4c>
   2890c:	ldr	r3, [r5, #4]
   28910:	str	r0, [r8, #4]
   28914:	tst	r3, #16
   28918:	ldrne	r3, [r7, #72]	; 0x48
   2891c:	mvneq	r3, #0
   28920:	addne	r2, r3, #1
   28924:	strne	r2, [r7, #72]	; 0x48
   28928:	str	r3, [r8, #12]
   2892c:	strh	r4, [r5, #34]	; 0x22
   28930:	str	r6, [r5, #40]	; 0x28
   28934:	b	28708 <fputs@plt+0x175c0>
   28938:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2893c:	subs	r4, r1, #0
   28940:	mov	r5, r0
   28944:	mov	r8, r2
   28948:	bne	28960 <fputs@plt+0x17818>
   2894c:	mov	r2, #8
   28950:	mov	r3, #0
   28954:	bl	1def8 <fputs@plt+0xcdb0>
   28958:	subs	r4, r0, #0
   2895c:	beq	289a0 <fputs@plt+0x17858>
   28960:	add	r3, sp, #12
   28964:	mov	r2, #8
   28968:	mov	r0, r5
   2896c:	str	r3, [sp]
   28970:	add	r3, r4, #4
   28974:	ldr	r1, [r4]
   28978:	bl	28640 <fputs@plt+0x174f8>
   2897c:	ldr	r7, [sp, #12]
   28980:	mov	r6, r0
   28984:	str	r0, [r4]
   28988:	cmp	r7, #0
   2898c:	bge	289ac <fputs@plt+0x17864>
   28990:	mov	r1, r4
   28994:	mov	r0, r5
   28998:	mov	r4, #0
   2899c:	bl	1c598 <fputs@plt+0xb450>
   289a0:	mov	r0, r4
   289a4:	add	sp, sp, #16
   289a8:	pop	{r4, r5, r6, r7, r8, pc}
   289ac:	mov	r1, r8
   289b0:	mov	r0, r5
   289b4:	bl	1d4f8 <fputs@plt+0xc3b0>
   289b8:	str	r0, [r6, r7, lsl #3]
   289bc:	b	289a0 <fputs@plt+0x17858>
   289c0:	push	{r4, r5, r6, r7, r8, lr}
   289c4:	subs	r4, r1, #0
   289c8:	mov	r5, r0
   289cc:	mov	r6, r2
   289d0:	bne	28a2c <fputs@plt+0x178e4>
   289d4:	mov	r2, #8
   289d8:	mov	r3, #0
   289dc:	bl	1d400 <fputs@plt+0xc2b8>
   289e0:	subs	r4, r0, #0
   289e4:	beq	28a0c <fputs@plt+0x178c4>
   289e8:	mov	r3, #0
   289ec:	mov	r2, #20
   289f0:	mov	r0, r5
   289f4:	str	r3, [r4]
   289f8:	mov	r3, #0
   289fc:	bl	1d400 <fputs@plt+0xc2b8>
   28a00:	cmp	r0, #0
   28a04:	str	r0, [r4, #4]
   28a08:	bne	28a58 <fputs@plt+0x17910>
   28a0c:	mov	r1, r6
   28a10:	mov	r0, r5
   28a14:	bl	200a0 <fputs@plt+0xef58>
   28a18:	mov	r1, r4
   28a1c:	mov	r0, r5
   28a20:	bl	20124 <fputs@plt+0xefdc>
   28a24:	mov	r4, #0
   28a28:	b	28a84 <fputs@plt+0x1793c>
   28a2c:	ldr	r2, [r4]
   28a30:	sub	r3, r2, #1
   28a34:	ands	r3, r3, r2
   28a38:	bne	28a58 <fputs@plt+0x17910>
   28a3c:	mov	r1, #40	; 0x28
   28a40:	mul	r2, r1, r2
   28a44:	ldr	r1, [r4, #4]
   28a48:	bl	256fc <fputs@plt+0x145b4>
   28a4c:	cmp	r0, #0
   28a50:	beq	28a0c <fputs@plt+0x178c4>
   28a54:	str	r0, [r4, #4]
   28a58:	ldm	r4, {r3, r7}
   28a5c:	mov	r5, #20
   28a60:	mov	r1, #0
   28a64:	mul	r5, r5, r3
   28a68:	add	r2, r3, #1
   28a6c:	str	r2, [r4]
   28a70:	mov	r2, #16
   28a74:	add	r0, r7, r5
   28a78:	add	r0, r0, #4
   28a7c:	bl	10f20 <memset@plt>
   28a80:	str	r6, [r7, r5]
   28a84:	mov	r0, r4
   28a88:	pop	{r4, r5, r6, r7, r8, pc}
   28a8c:	push	{r4, r5, r6, r7, r8, lr}
   28a90:	mov	r4, r0
   28a94:	mov	r5, r2
   28a98:	mov	r2, #0
   28a9c:	mov	r6, r3
   28aa0:	ldr	r7, [r0, #324]	; 0x144
   28aa4:	ldr	r0, [r0]
   28aa8:	bl	20ef8 <fputs@plt+0xfdb0>
   28aac:	mov	r2, r0
   28ab0:	ldr	r0, [r4]
   28ab4:	mov	r1, r7
   28ab8:	bl	289c0 <fputs@plt+0x17878>
   28abc:	cmp	r0, #0
   28ac0:	beq	28aec <fputs@plt+0x179a4>
   28ac4:	ldr	r1, [r0]
   28ac8:	mov	r2, #20
   28acc:	mul	r2, r2, r1
   28ad0:	sub	r1, r2, #20
   28ad4:	ldr	r2, [r0, #4]
   28ad8:	add	r2, r2, r1
   28adc:	ldrb	r3, [r2, #13]
   28ae0:	str	r5, [r2, #16]
   28ae4:	bfi	r3, r6, #2, #1
   28ae8:	strb	r3, [r2, #13]
   28aec:	str	r0, [r4, #324]	; 0x144
   28af0:	pop	{r4, r5, r6, r7, r8, pc}
   28af4:	push	{r4, r5, r6, lr}
   28af8:	mov	r4, r0
   28afc:	ldr	r5, [r0, #488]	; 0x1e8
   28b00:	ldr	r0, [r0]
   28b04:	cmp	r5, #0
   28b08:	beq	28b6c <fputs@plt+0x17a24>
   28b0c:	ldrb	r2, [r4, #454]	; 0x1c6
   28b10:	cmp	r2, #0
   28b14:	bne	28b6c <fputs@plt+0x17a24>
   28b18:	ldrb	ip, [r0, #148]	; 0x94
   28b1c:	ldr	r2, [r0, #16]
   28b20:	add	r2, r2, ip, lsl #4
   28b24:	ldr	r2, [r2, #4]
   28b28:	ldr	r2, [r2, #4]
   28b2c:	ldrh	r2, [r2, #22]
   28b30:	tst	r2, #1
   28b34:	bne	28b6c <fputs@plt+0x17a24>
   28b38:	mov	r2, r1
   28b3c:	ldr	r1, [r5, #24]
   28b40:	bl	289c0 <fputs@plt+0x17878>
   28b44:	ldr	r3, [r4, #332]	; 0x14c
   28b48:	mov	r1, r0
   28b4c:	str	r0, [r5, #24]
   28b50:	cmp	r3, #0
   28b54:	popeq	{r4, r5, r6, pc}
   28b58:	add	r2, r4, #328	; 0x148
   28b5c:	mov	r0, r4
   28b60:	pop	{r4, r5, r6, lr}
   28b64:	mov	r3, #1
   28b68:	b	1d5a0 <fputs@plt+0xc458>
   28b6c:	pop	{r4, r5, r6, lr}
   28b70:	b	200a0 <fputs@plt+0xef58>
   28b74:	push	{r4, r5, r6, r7, r8, r9, lr}
   28b78:	mov	r8, r0
   28b7c:	sub	sp, sp, #76	; 0x4c
   28b80:	mov	r7, r2
   28b84:	mov	r9, r3
   28b88:	mov	r2, #68	; 0x44
   28b8c:	mov	r3, #0
   28b90:	ldr	r5, [r0]
   28b94:	mov	r6, r1
   28b98:	mov	r0, r5
   28b9c:	bl	1d400 <fputs@plt+0xc2b8>
   28ba0:	subs	r4, r0, #0
   28ba4:	addeq	r4, sp, #4
   28ba8:	cmp	r6, #0
   28bac:	bne	28bd4 <fputs@plt+0x17a8c>
   28bb0:	mov	r2, r6
   28bb4:	mov	r1, #158	; 0x9e
   28bb8:	mov	r0, r5
   28bbc:	bl	1d860 <fputs@plt+0xc718>
   28bc0:	mov	r2, r0
   28bc4:	mov	r1, r6
   28bc8:	ldr	r0, [r8]
   28bcc:	bl	289c0 <fputs@plt+0x17878>
   28bd0:	mov	r6, r0
   28bd4:	mov	r3, #119	; 0x77
   28bd8:	mvn	r2, #0
   28bdc:	str	r6, [r4]
   28be0:	strb	r3, [r4, #4]
   28be4:	ldr	r3, [sp, #116]	; 0x74
   28be8:	str	r3, [r4, #8]
   28bec:	mov	r3, #0
   28bf0:	cmp	r7, r3
   28bf4:	strh	r3, [r4, #6]
   28bf8:	str	r3, [r4, #12]
   28bfc:	str	r3, [r4, #16]
   28c00:	str	r2, [r4, #20]
   28c04:	str	r2, [r4, #24]
   28c08:	bne	28c20 <fputs@plt+0x17ad8>
   28c0c:	mov	r2, #80	; 0x50
   28c10:	mov	r3, #0
   28c14:	mov	r0, r5
   28c18:	bl	1def8 <fputs@plt+0xcdb0>
   28c1c:	mov	r7, r0
   28c20:	ldr	r3, [sp, #104]	; 0x68
   28c24:	mov	r6, #0
   28c28:	str	r7, [r4, #28]
   28c2c:	str	r9, [r4, #32]
   28c30:	str	r3, [r4, #36]	; 0x24
   28c34:	ldr	r3, [sp, #108]	; 0x6c
   28c38:	str	r6, [r4, #48]	; 0x30
   28c3c:	str	r6, [r4, #52]	; 0x34
   28c40:	str	r6, [r4, #64]	; 0x40
   28c44:	str	r3, [r4, #40]	; 0x28
   28c48:	ldr	r3, [sp, #112]	; 0x70
   28c4c:	str	r3, [r4, #44]	; 0x2c
   28c50:	ldr	r3, [sp, #120]	; 0x78
   28c54:	str	r3, [r4, #56]	; 0x38
   28c58:	ldr	r3, [sp, #124]	; 0x7c
   28c5c:	str	r3, [r4, #60]	; 0x3c
   28c60:	ldrb	r3, [r5, #69]	; 0x45
   28c64:	cmp	r3, r6
   28c68:	beq	28c88 <fputs@plt+0x17b40>
   28c6c:	add	r2, sp, #4
   28c70:	mov	r1, r4
   28c74:	subs	r2, r4, r2
   28c78:	mov	r0, r5
   28c7c:	movne	r2, #1
   28c80:	mov	r4, r6
   28c84:	bl	1ffe8 <fputs@plt+0xeea0>
   28c88:	mov	r0, r4
   28c8c:	add	sp, sp, #76	; 0x4c
   28c90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   28c94:	ldr	r2, [r0, #316]	; 0x13c
   28c98:	push	{r4, r5, r6, lr}
   28c9c:	mov	r4, #5
   28ca0:	sdiv	r4, r2, r4
   28ca4:	add	r4, r4, r4, lsl #2
   28ca8:	subs	r4, r2, r4
   28cac:	movne	r4, #0
   28cb0:	bne	28cf0 <fputs@plt+0x17ba8>
   28cb4:	add	r2, r2, #5
   28cb8:	ldr	r1, [r0, #340]	; 0x154
   28cbc:	mov	r5, r0
   28cc0:	lsl	r2, r2, #2
   28cc4:	asr	r3, r2, #31
   28cc8:	bl	256fc <fputs@plt+0x145b4>
   28ccc:	subs	r6, r0, #0
   28cd0:	moveq	r4, #7
   28cd4:	beq	28cf0 <fputs@plt+0x17ba8>
   28cd8:	ldr	r0, [r5, #316]	; 0x13c
   28cdc:	mov	r2, #20
   28ce0:	mov	r1, r4
   28ce4:	add	r0, r6, r0, lsl #2
   28ce8:	bl	10f20 <memset@plt>
   28cec:	str	r6, [r5, #340]	; 0x154
   28cf0:	mov	r0, r4
   28cf4:	pop	{r4, r5, r6, pc}
   28cf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28cfc:	mov	r4, r0
   28d00:	ldr	r0, [r0, #20]
   28d04:	ldr	r6, [r4, #12]
   28d08:	cmp	r0, #0
   28d0c:	bne	28d30 <fputs@plt+0x17be8>
   28d10:	ldr	r5, [r4, #16]
   28d14:	mov	r3, #2
   28d18:	str	r0, [r4, #16]
   28d1c:	strb	r3, [r4, #24]
   28d20:	sub	r5, r5, #1
   28d24:	sub	r5, r5, r6
   28d28:	mov	r0, r5
   28d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28d30:	mov	r5, r1
   28d34:	ldrb	r1, [r4, #25]
   28d38:	mov	r7, #0
   28d3c:	add	ip, r5, #1
   28d40:	ands	r1, r1, #4
   28d44:	ldrne	r1, [r4, #8]
   28d48:	adds	r8, r6, ip
   28d4c:	adc	r9, r7, ip, asr #31
   28d50:	adds	r2, r6, r8
   28d54:	mov	r6, r0
   28d58:	adc	r3, r7, r9
   28d5c:	mov	r7, #0
   28d60:	cmp	r0, r2
   28d64:	sbcs	r0, r7, r3
   28d68:	bge	28d98 <fputs@plt+0x17c50>
   28d6c:	cmp	r6, r8
   28d70:	sbcs	r3, r7, r9
   28d74:	movge	r2, r8
   28d78:	bge	28d98 <fputs@plt+0x17c50>
   28d7c:	mov	r0, r4
   28d80:	mov	r5, #0
   28d84:	bl	1c390 <fputs@plt+0xb248>
   28d88:	mov	r3, #2
   28d8c:	str	r5, [r4, #16]
   28d90:	strb	r3, [r4, #24]
   28d94:	b	28d28 <fputs@plt+0x17be0>
   28d98:	ldr	r0, [r4]
   28d9c:	str	r2, [r4, #16]
   28da0:	cmp	r0, #0
   28da4:	beq	28e00 <fputs@plt+0x17cb8>
   28da8:	mov	r3, #0
   28dac:	bl	256fc <fputs@plt+0x145b4>
   28db0:	cmp	r0, #0
   28db4:	mov	r6, r0
   28db8:	beq	28e10 <fputs@plt+0x17cc8>
   28dbc:	ldrb	r3, [r4, #25]
   28dc0:	tst	r3, #4
   28dc4:	bne	28ddc <fputs@plt+0x17c94>
   28dc8:	ldr	r2, [r4, #12]
   28dcc:	cmp	r2, #0
   28dd0:	beq	28ddc <fputs@plt+0x17c94>
   28dd4:	ldr	r1, [r4, #8]
   28dd8:	bl	10fbc <memcpy@plt>
   28ddc:	mov	r1, r6
   28de0:	str	r6, [r4, #8]
   28de4:	ldr	r0, [r4]
   28de8:	bl	1c2d4 <fputs@plt+0xb18c>
   28dec:	ldrb	r3, [r4, #25]
   28df0:	str	r0, [r4, #16]
   28df4:	orr	r3, r3, #4
   28df8:	strb	r3, [r4, #25]
   28dfc:	b	28d28 <fputs@plt+0x17be0>
   28e00:	mov	r3, r0
   28e04:	mov	r0, r1
   28e08:	bl	25630 <fputs@plt+0x144e8>
   28e0c:	b	28db0 <fputs@plt+0x17c68>
   28e10:	mov	r0, r4
   28e14:	mov	r5, r6
   28e18:	bl	1c390 <fputs@plt+0xb248>
   28e1c:	mov	r3, #1
   28e20:	str	r6, [r4, #16]
   28e24:	strb	r3, [r4, #24]
   28e28:	b	28d28 <fputs@plt+0x17be0>
   28e2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28e30:	mov	r5, r2
   28e34:	asr	r7, r1, #31
   28e38:	mov	r4, r0
   28e3c:	mov	r3, r1
   28e40:	ldr	r2, [r0, #12]
   28e44:	ldr	r6, [r0, #16]
   28e48:	adds	r8, r1, r2
   28e4c:	adc	r9, r7, #0
   28e50:	mov	r7, #0
   28e54:	cmp	r8, r6
   28e58:	sbcs	r2, r9, r7
   28e5c:	blt	28e78 <fputs@plt+0x17d30>
   28e60:	ldrb	r3, [r0, #24]
   28e64:	cmp	r3, #0
   28e68:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   28e6c:	bl	28cf8 <fputs@plt+0x17bb0>
   28e70:	subs	r3, r0, #0
   28e74:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   28e78:	cmp	r3, #0
   28e7c:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   28e80:	sub	r3, r3, #1
   28e84:	ldr	r2, [r4, #8]
   28e88:	ldr	r1, [r4, #12]
   28e8c:	add	r0, r1, #1
   28e90:	str	r0, [r4, #12]
   28e94:	strb	r5, [r2, r1]
   28e98:	b	28e78 <fputs@plt+0x17d30>
   28e9c:	ldrb	r3, [r0, #24]
   28ea0:	cmp	r3, #0
   28ea4:	bxne	lr
   28ea8:	push	{r4, r5, r6, lr}
   28eac:	mov	r5, r1
   28eb0:	mov	r1, r2
   28eb4:	mov	r4, r0
   28eb8:	bl	28cf8 <fputs@plt+0x17bb0>
   28ebc:	subs	r6, r0, #0
   28ec0:	pople	{r4, r5, r6, pc}
   28ec4:	mov	r2, r6
   28ec8:	mov	r1, r5
   28ecc:	ldr	r0, [r4, #8]
   28ed0:	ldr	r3, [r4, #12]
   28ed4:	add	r0, r0, r3
   28ed8:	bl	10fbc <memcpy@plt>
   28edc:	ldr	r2, [r4, #12]
   28ee0:	add	r2, r2, r6
   28ee4:	str	r2, [r4, #12]
   28ee8:	pop	{r4, r5, r6, pc}
   28eec:	ldr	ip, [r0, #12]
   28ef0:	push	{r4, lr}
   28ef4:	ldr	r4, [r0, #16]
   28ef8:	add	lr, ip, r2
   28efc:	cmp	lr, r4
   28f00:	bcc	28f0c <fputs@plt+0x17dc4>
   28f04:	pop	{r4, lr}
   28f08:	b	28e9c <fputs@plt+0x17d54>
   28f0c:	mov	r3, r0
   28f10:	ldr	r0, [r0, #8]
   28f14:	str	lr, [r3, #12]
   28f18:	pop	{r4, lr}
   28f1c:	add	r0, r0, ip
   28f20:	b	10fbc <memcpy@plt>
   28f24:	push	{r4, r5, r6, lr}
   28f28:	mov	r5, r0
   28f2c:	mov	r0, r1
   28f30:	mov	r4, r1
   28f34:	bl	16878 <fputs@plt+0x5730>
   28f38:	mov	r2, r0
   28f3c:	mov	r1, r4
   28f40:	mov	r0, r5
   28f44:	pop	{r4, r5, r6, lr}
   28f48:	b	28eec <fputs@plt+0x17da4>
   28f4c:	cmp	r1, #0
   28f50:	push	{r4, r5, r6, lr}
   28f54:	mov	r4, r0
   28f58:	mov	r6, r2
   28f5c:	mov	r5, r3
   28f60:	beq	28f70 <fputs@plt+0x17e28>
   28f64:	mov	r2, #5
   28f68:	ldr	r1, [pc, #48]	; 28fa0 <fputs@plt+0x17e58>
   28f6c:	bl	28eec <fputs@plt+0x17da4>
   28f70:	mov	r1, r6
   28f74:	mov	r0, r4
   28f78:	bl	28f24 <fputs@plt+0x17ddc>
   28f7c:	mov	r1, r5
   28f80:	mov	r0, r4
   28f84:	mov	r2, #1
   28f88:	bl	28eec <fputs@plt+0x17da4>
   28f8c:	mov	r0, r4
   28f90:	mov	r2, #1
   28f94:	ldr	r1, [pc, #8]	; 28fa4 <fputs@plt+0x17e5c>
   28f98:	pop	{r4, r5, r6, lr}
   28f9c:	b	28eec <fputs@plt+0x17da4>
   28fa0:	andeq	r6, r7, r7, asr #7
   28fa4:	andeq	r7, r7, r0, asr #3
   28fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28fac:	mov	r4, r1
   28fb0:	mov	sl, r2
   28fb4:	vpush	{d8-d10}
   28fb8:	sub	sp, sp, #140	; 0x8c
   28fbc:	ldrb	r3, [r0, #25]
   28fc0:	cmp	r3, #0
   28fc4:	str	r3, [sp]
   28fc8:	ldreq	r3, [sp]
   28fcc:	str	r0, [sp, #4]
   28fd0:	streq	r3, [sp, #24]
   28fd4:	streq	r3, [sp, #60]	; 0x3c
   28fd8:	beq	28ffc <fputs@plt+0x17eb4>
   28fdc:	ands	r3, r3, #2
   28fe0:	ldrne	r2, [sl], #4
   28fe4:	streq	r3, [sp, #24]
   28fe8:	strne	r2, [sp, #24]
   28fec:	ldr	r2, [sp]
   28ff0:	str	r3, [sp]
   28ff4:	and	r2, r2, #1
   28ff8:	str	r2, [sp, #60]	; 0x3c
   28ffc:	mov	r9, #0
   29000:	vldr	d10, [pc, #792]	; 29320 <fputs@plt+0x181d8>
   29004:	vldr	d9, [pc, #796]	; 29328 <fputs@plt+0x181e0>
   29008:	b	29500 <fputs@plt+0x183b8>
   2900c:	mov	r9, r4
   29010:	ldrb	r3, [r6, #1]
   29014:	add	r5, r6, #1
   29018:	cmp	r3, #0
   2901c:	bne	29034 <fputs@plt+0x17eec>
   29020:	mov	r2, #1
   29024:	ldr	r1, [pc, #772]	; 29330 <fputs@plt+0x181e8>
   29028:	ldr	r0, [sp, #4]
   2902c:	bl	28eec <fputs@plt+0x17da4>
   29030:	b	29544 <fputs@plt+0x183fc>
   29034:	mov	r2, #0
   29038:	mov	r6, r2
   2903c:	str	r2, [sp, #16]
   29040:	str	r2, [sp, #28]
   29044:	str	r2, [sp, #40]	; 0x28
   29048:	str	r2, [sp, #44]	; 0x2c
   2904c:	str	r2, [sp, #56]	; 0x38
   29050:	sub	r2, r3, #32
   29054:	cmp	r2, #16
   29058:	ldrls	pc, [pc, r2, lsl #2]
   2905c:	b	29e64 <fputs@plt+0x18d1c>
   29060:	andeq	r9, r2, r8, asr lr
   29064:	andeq	r9, r2, r4, ror #1
   29068:	andeq	r9, r2, r4, ror #28
   2906c:	ldrdeq	r9, [r2], -r8
   29070:	andeq	r9, r2, r4, ror #28
   29074:	andeq	r9, r2, r4, ror #28
   29078:	andeq	r9, r2, r4, ror #28
   2907c:	andeq	r9, r2, r4, ror #28
   29080:	andeq	r9, r2, r4, ror #28
   29084:	andeq	r9, r2, r4, ror #28
   29088:	andeq	r9, r2, r4, ror #28
   2908c:	andeq	r9, r2, r0, asr lr
   29090:	andeq	r9, r2, r4, ror #28
   29094:	andeq	r9, r2, r4, lsr #1
   29098:	andeq	r9, r2, r4, ror #28
   2909c:	andeq	r9, r2, r4, ror #28
   290a0:	strdeq	r9, [r2], -r0
   290a4:	mov	r3, #1
   290a8:	str	r3, [sp, #40]	; 0x28
   290ac:	ldrb	r3, [r5, #1]!
   290b0:	cmp	r3, #0
   290b4:	bne	29050 <fputs@plt+0x17f08>
   290b8:	mov	r4, r5
   290bc:	mov	r2, #10
   290c0:	mov	r5, #0
   290c4:	sub	r1, r3, #48	; 0x30
   290c8:	cmp	r1, #9
   290cc:	bls	290fc <fputs@plt+0x17fb4>
   290d0:	bic	fp, r5, #-2147483648	; 0x80000000
   290d4:	b	29eb0 <fputs@plt+0x18d68>
   290d8:	mov	r3, #1
   290dc:	str	r3, [sp, #44]	; 0x2c
   290e0:	b	290ac <fputs@plt+0x17f64>
   290e4:	mov	r3, #1
   290e8:	str	r3, [sp, #16]
   290ec:	b	290ac <fputs@plt+0x17f64>
   290f0:	mov	r3, #1
   290f4:	str	r3, [sp, #56]	; 0x38
   290f8:	b	290ac <fputs@plt+0x17f64>
   290fc:	mla	r5, r2, r5, r3
   29100:	ldrb	r3, [r4, #1]!
   29104:	sub	r5, r5, #48	; 0x30
   29108:	b	290c4 <fputs@plt+0x17f7c>
   2910c:	ldr	r3, [sp]
   29110:	cmp	r3, #0
   29114:	ldreq	r5, [sl], #4
   29118:	beq	29128 <fputs@plt+0x17fe0>
   2911c:	ldr	r0, [sp, #24]
   29120:	bl	192f8 <fputs@plt+0x81b0>
   29124:	mov	r5, r0
   29128:	add	r3, r4, #2
   2912c:	cmp	r5, #0
   29130:	str	r3, [sp, #32]
   29134:	ldrb	r3, [r4, #2]
   29138:	bge	29ee8 <fputs@plt+0x18da0>
   2913c:	cmp	r5, #-2147483648	; 0x80000000
   29140:	rsbne	r5, r5, #0
   29144:	bne	29ee8 <fputs@plt+0x18da0>
   29148:	mvn	r5, #0
   2914c:	b	29ee8 <fputs@plt+0x18da0>
   29150:	ldr	r1, [sp, #32]
   29154:	mla	r5, r2, r5, r3
   29158:	sub	r5, r5, #48	; 0x30
   2915c:	ldrb	r3, [r1, #1]!
   29160:	str	r1, [sp, #32]
   29164:	b	29ed8 <fputs@plt+0x18d90>
   29168:	ldr	r2, [sp, #32]
   2916c:	ldr	r3, [sp, #32]
   29170:	add	r2, r2, #2
   29174:	ldrb	r3, [r3, #2]
   29178:	str	r2, [sp, #32]
   2917c:	mov	r2, #1
   29180:	b	29f18 <fputs@plt+0x18dd0>
   29184:	mov	r2, #0
   29188:	mov	r8, #1
   2918c:	ldr	r0, [sp, #36]	; 0x24
   29190:	mla	r3, r3, r0, r1
   29194:	ldrb	r4, [r3, #3286]	; 0xcd6
   29198:	ldr	r3, [sp]
   2919c:	ands	r4, r4, #1
   291a0:	beq	292c0 <fputs@plt+0x18178>
   291a4:	cmp	r3, #0
   291a8:	beq	291fc <fputs@plt+0x180b4>
   291ac:	ldr	r0, [sp, #24]
   291b0:	mov	r7, sl
   291b4:	bl	192f8 <fputs@plt+0x81b0>
   291b8:	cmp	r0, #0
   291bc:	sbcs	r3, r1, #0
   291c0:	bge	29228 <fputs@plt+0x180e0>
   291c4:	cmp	r1, #-2147483648	; 0x80000000
   291c8:	cmpeq	r0, #0
   291cc:	beq	291d8 <fputs@plt+0x18090>
   291d0:	rsbs	r0, r0, #0
   291d4:	rsc	r1, r1, #0
   291d8:	mov	r8, #45	; 0x2d
   291dc:	strd	r0, [sp, #16]
   291e0:	b	2925c <fputs@plt+0x18114>
   291e4:	ldr	r1, [sp, #36]	; 0x24
   291e8:	add	r1, r1, #1
   291ec:	cmp	r1, #23
   291f0:	str	r1, [sp, #36]	; 0x24
   291f4:	bne	29f2c <fputs@plt+0x18de4>
   291f8:	b	29544 <fputs@plt+0x183fc>
   291fc:	cmp	r2, #0
   29200:	ldreq	r0, [sl]
   29204:	addne	r7, sl, #7
   29208:	addeq	r7, sl, #4
   2920c:	bicne	r7, r7, #7
   29210:	ldrdne	r0, [r7], #8
   29214:	asreq	r1, r0, #31
   29218:	bne	291b8 <fputs@plt+0x18070>
   2921c:	cmp	r0, #0
   29220:	sbcs	r3, r1, #0
   29224:	blt	291d0 <fputs@plt+0x18088>
   29228:	cmp	r6, #0
   2922c:	strd	r0, [sp, #16]
   29230:	movne	r8, #43	; 0x2b
   29234:	bne	29248 <fputs@plt+0x18100>
   29238:	ldr	r3, [sp, #28]
   2923c:	cmp	r3, #0
   29240:	movne	r8, #32
   29244:	moveq	r8, #0
   29248:	ldrd	r2, [sp, #16]
   2924c:	orrs	r3, r2, r3
   29250:	ldr	r3, [sp, #44]	; 0x2c
   29254:	moveq	r3, #0
   29258:	str	r3, [sp, #44]	; 0x2c
   2925c:	ldr	r3, [sp, #56]	; 0x38
   29260:	cmp	r3, #0
   29264:	beq	2927c <fputs@plt+0x18134>
   29268:	cmp	r8, #0
   2926c:	moveq	r3, fp
   29270:	subne	r3, fp, #1
   29274:	cmp	r5, r3
   29278:	movlt	r5, r3
   2927c:	cmp	r5, #59	; 0x3b
   29280:	movle	r6, #0
   29284:	movle	r9, #70	; 0x46
   29288:	addle	r0, sp, #64	; 0x40
   2928c:	ble	29340 <fputs@plt+0x181f8>
   29290:	add	r9, r5, #10
   29294:	mov	r0, r9
   29298:	asr	r1, r9, #31
   2929c:	bl	1d128 <fputs@plt+0xbfe0>
   292a0:	cmp	r0, #0
   292a4:	bne	2933c <fputs@plt+0x181f4>
   292a8:	ldr	r2, [sp, #4]
   292ac:	mov	r3, #1
   292b0:	strb	r3, [r2, #24]
   292b4:	mov	r3, #0
   292b8:	str	r3, [r2, #16]
   292bc:	b	29544 <fputs@plt+0x183fc>
   292c0:	cmp	r3, #0
   292c4:	beq	292e0 <fputs@plt+0x18198>
   292c8:	ldr	r0, [sp, #24]
   292cc:	mov	r7, sl
   292d0:	mov	r8, r4
   292d4:	bl	192f8 <fputs@plt+0x81b0>
   292d8:	strd	r0, [sp, #16]
   292dc:	b	29248 <fputs@plt+0x18100>
   292e0:	cmp	r2, #0
   292e4:	beq	29300 <fputs@plt+0x181b8>
   292e8:	add	r7, sl, #7
   292ec:	bic	r7, r7, #7
   292f0:	ldrd	r2, [r7], #8
   292f4:	strd	r2, [sp, #16]
   292f8:	ldr	r8, [sp]
   292fc:	b	29248 <fputs@plt+0x18100>
   29300:	ldr	r0, [sl]
   29304:	mov	r3, #0
   29308:	cmp	r8, #0
   2930c:	add	r7, sl, #4
   29310:	mov	r2, r0
   29314:	strd	r2, [sp, #16]
   29318:	beq	29248 <fputs@plt+0x18100>
   2931c:	b	292f8 <fputs@plt+0x181b0>
   29320:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   29324:	svccc	0x00b99999
   29328:	andeq	r0, r0, r0
   2932c:	eormi	r0, r4, r0
   29330:	andeq	r6, r7, r7, lsr #23
   29334:			; <UNDEFINED> instruction: 0x00072ab0
   29338:	andeq	r3, r7, r7, lsr r8
   2933c:	mov	r6, r0
   29340:	ldr	r3, [sp, #8]
   29344:	sub	r9, r9, #1
   29348:	add	r4, r0, r9
   2934c:	cmp	r3, #16
   29350:	movne	r9, r4
   29354:	bne	293bc <fputs@plt+0x18274>
   29358:	mov	r2, #10
   2935c:	mov	r3, #0
   29360:	ldrd	r0, [sp, #16]
   29364:	bl	6fb9c <fputs@plt+0x5ea54>
   29368:	cmp	r2, #3
   2936c:	mov	r9, r2
   29370:	movgt	r9, #0
   29374:	bgt	293a0 <fputs@plt+0x18258>
   29378:	mov	r2, #10
   2937c:	mov	r3, #0
   29380:	ldrd	r0, [sp, #16]
   29384:	bl	6fb9c <fputs@plt+0x5ea54>
   29388:	mov	r2, #10
   2938c:	mov	r3, #0
   29390:	bl	6fb9c <fputs@plt+0x5ea54>
   29394:	cmp	r3, #0
   29398:	cmpeq	r2, #1
   2939c:	moveq	r9, #0
   293a0:	ldr	r3, [pc, #-116]	; 29334 <fputs@plt+0x181ec>
   293a4:	add	r3, r3, r9, lsl #1
   293a8:	sub	r9, r4, #2
   293ac:	ldrb	r2, [r3, #3423]	; 0xd5f
   293b0:	ldrb	r3, [r3, #3422]	; 0xd5e
   293b4:	strb	r3, [r4, #-2]
   293b8:	strb	r2, [r4, #-1]
   293bc:	ldr	sl, [pc, #-144]	; 29334 <fputs@plt+0x181ec>
   293c0:	mov	r3, #6
   293c4:	mov	r1, #0
   293c8:	ldr	r2, [sp, #36]	; 0x24
   293cc:	mla	r3, r3, r2, sl
   293d0:	ldrb	r2, [r3, #3288]	; 0xcd8
   293d4:	ldrb	r0, [r3, #3285]	; 0xcd5
   293d8:	add	sl, sl, r2
   293dc:	strd	r0, [sp, #8]
   293e0:	ldrd	r2, [sp, #8]
   293e4:	ldrd	r0, [sp, #16]
   293e8:	bl	6fb9c <fputs@plt+0x5ea54>
   293ec:	add	r2, sl, r2
   293f0:	movw	r3, #3431	; 0xd67
   293f4:	ldrb	r3, [r2, r3]
   293f8:	mov	ip, r0
   293fc:	mov	lr, r1
   29400:	ldrd	r0, [sp, #16]
   29404:	strb	r3, [r9, #-1]!
   29408:	ldrd	r2, [sp, #8]
   2940c:	cmp	r3, r1
   29410:	cmpeq	r2, r0
   29414:	bls	29550 <fputs@plt+0x18408>
   29418:	sub	r3, r4, r9
   2941c:	mov	r0, #48	; 0x30
   29420:	sub	r5, r5, r3
   29424:	mov	r3, r9
   29428:	sub	r1, r5, r9
   2942c:	add	r2, r3, r1
   29430:	cmp	r2, #0
   29434:	bgt	2955c <fputs@plt+0x18414>
   29438:	ldr	r3, [sp, #44]	; 0x2c
   2943c:	cmp	r5, #0
   29440:	subge	r9, r9, r5
   29444:	cmp	r8, #0
   29448:	strbne	r8, [r9, #-1]
   2944c:	subne	r9, r9, #1
   29450:	cmp	r3, #0
   29454:	beq	2947c <fputs@plt+0x18334>
   29458:	ldr	r2, [pc, #-300]	; 29334 <fputs@plt+0x181ec>
   2945c:	mov	r3, #6
   29460:	ldr	r1, [sp, #36]	; 0x24
   29464:	mla	r3, r3, r1, r2
   29468:	ldrb	r3, [r3, #3289]	; 0xcd9
   2946c:	cmp	r3, #0
   29470:	ldrne	r2, [pc, #-320]	; 29338 <fputs@plt+0x181f0>
   29474:	addne	r3, r3, r2
   29478:	bne	29568 <fputs@plt+0x18420>
   2947c:	sub	r4, r4, r9
   29480:	ldr	r3, [sp, #40]	; 0x28
   29484:	sub	fp, fp, r4
   29488:	cmp	fp, #0
   2948c:	movle	r5, #0
   29490:	movgt	r5, #1
   29494:	eor	r3, r3, #1
   29498:	tst	r5, r3
   2949c:	beq	294b0 <fputs@plt+0x18368>
   294a0:	mov	r2, #32
   294a4:	mov	r1, fp
   294a8:	ldr	r0, [sp, #4]
   294ac:	bl	28e2c <fputs@plt+0x17ce4>
   294b0:	mov	r2, r4
   294b4:	mov	r1, r9
   294b8:	ldr	r0, [sp, #4]
   294bc:	bl	28eec <fputs@plt+0x17da4>
   294c0:	ldr	r3, [sp, #40]	; 0x28
   294c4:	tst	r5, r3
   294c8:	beq	294dc <fputs@plt+0x18394>
   294cc:	mov	r2, #32
   294d0:	mov	r1, fp
   294d4:	ldr	r0, [sp, #4]
   294d8:	bl	28e2c <fputs@plt+0x17ce4>
   294dc:	cmp	r6, #0
   294e0:	beq	294f4 <fputs@plt+0x183ac>
   294e4:	ldr	r3, [sp, #4]
   294e8:	mov	r1, r6
   294ec:	ldr	r0, [r3]
   294f0:	bl	1c334 <fputs@plt+0xb1ec>
   294f4:	ldr	r3, [sp, #32]
   294f8:	mov	sl, r7
   294fc:	add	r4, r3, #1
   29500:	ldrb	r3, [r4]
   29504:	cmp	r3, #0
   29508:	beq	29544 <fputs@plt+0x183fc>
   2950c:	cmp	r3, #37	; 0x25
   29510:	mov	r6, r4
   29514:	beq	29010 <fputs@plt+0x17ec8>
   29518:	ldrb	r3, [r6, #1]!
   2951c:	cmp	r3, #0
   29520:	cmpne	r3, #37	; 0x25
   29524:	bne	29518 <fputs@plt+0x183d0>
   29528:	sub	r2, r6, r4
   2952c:	mov	r1, r4
   29530:	ldr	r0, [sp, #4]
   29534:	bl	28eec <fputs@plt+0x17da4>
   29538:	ldrb	r3, [r6]
   2953c:	cmp	r3, #0
   29540:	bne	2900c <fputs@plt+0x17ec4>
   29544:	add	sp, sp, #140	; 0x8c
   29548:	vpop	{d8-d10}
   2954c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29550:	str	ip, [sp, #16]
   29554:	str	lr, [sp, #20]
   29558:	b	293e0 <fputs@plt+0x18298>
   2955c:	strb	r0, [r3, #-1]!
   29560:	b	2942c <fputs@plt+0x182e4>
   29564:	strb	r2, [r9, #-1]!
   29568:	ldrb	r2, [r3, #1]!
   2956c:	cmp	r2, #0
   29570:	bne	29564 <fputs@plt+0x1841c>
   29574:	b	2947c <fputs@plt+0x18334>
   29578:	ldr	r3, [sp]
   2957c:	cmp	r3, #0
   29580:	addeq	r7, sl, #7
   29584:	biceq	r7, r7, #7
   29588:	vldmiaeq	r7!, {d8}
   2958c:	beq	295cc <fputs@plt+0x18484>
   29590:	ldr	r3, [sp, #24]
   29594:	ldr	r2, [sp, #24]
   29598:	ldr	r3, [r3, #4]
   2959c:	ldr	r2, [r2]
   295a0:	cmp	r2, r3
   295a4:	ble	29fc8 <fputs@plt+0x18e80>
   295a8:	ldr	r2, [sp, #24]
   295ac:	add	r1, r3, #1
   295b0:	mov	r7, sl
   295b4:	ldr	r0, [sp, #24]
   295b8:	ldr	r2, [r2, #8]
   295bc:	str	r1, [r0, #4]
   295c0:	ldr	r0, [r2, r3, lsl #2]
   295c4:	bl	19324 <fputs@plt+0x81dc>
   295c8:	vmov.f64	d8, d0
   295cc:	vcmpe.f64	d8, #0.0
   295d0:	cmn	r5, #1
   295d4:	moveq	r5, #6
   295d8:	vmrs	APSR_nzcv, fpscr
   295dc:	vnegmi.f64	d8, d8
   295e0:	movmi	r3, #45	; 0x2d
   295e4:	bmi	29600 <fputs@plt+0x184b8>
   295e8:	cmp	r6, #0
   295ec:	movne	r3, #43	; 0x2b
   295f0:	bne	29600 <fputs@plt+0x184b8>
   295f4:	ldr	r3, [sp, #28]
   295f8:	cmp	r3, #0
   295fc:	movne	r3, #32
   29600:	str	r3, [sp, #28]
   29604:	cmp	r5, #0
   29608:	ldr	r3, [sp, #8]
   2960c:	vldr	d5, [pc, #996]	; 299f8 <fputs@plt+0x188b0>
   29610:	sub	r3, r3, #4
   29614:	clz	r3, r3
   29618:	lsr	r3, r3, #5
   2961c:	movle	r3, #0
   29620:	cmp	r3, #0
   29624:	subne	r5, r5, #1
   29628:	ubfx	r3, r5, #0, #12
   2962c:	cmp	r3, #0
   29630:	bne	298e0 <fputs@plt+0x18798>
   29634:	ldr	r3, [sp, #8]
   29638:	cmp	r3, #2
   2963c:	vaddeq.f64	d8, d8, d5
   29640:	vmov.f64	d0, d8
   29644:	bl	12e6c <fputs@plt+0x1d24>
   29648:	subs	sl, r0, #0
   2964c:	bne	29e40 <fputs@plt+0x18cf8>
   29650:	vcmpe.f64	d8, #0.0
   29654:	mov	r8, sl
   29658:	vmrs	APSR_nzcv, fpscr
   2965c:	bgt	299e0 <fputs@plt+0x18898>
   29660:	ldr	r3, [sp, #8]
   29664:	cmp	r3, #2
   29668:	moveq	sl, r8
   2966c:	ldreq	r4, [sp, #16]
   29670:	beq	296a8 <fputs@plt+0x18560>
   29674:	vadd.f64	d8, d8, d5
   29678:	ldr	r3, [sp, #8]
   2967c:	vcmpe.f64	d8, d9
   29680:	vmrs	APSR_nzcv, fpscr
   29684:	vmulge.f64	d8, d8, d10
   29688:	addge	r8, r8, #1
   2968c:	cmp	r3, #4
   29690:	beq	29a78 <fputs@plt+0x18930>
   29694:	cmp	r3, #3
   29698:	ldr	r4, [sp, #16]
   2969c:	movne	sl, r8
   296a0:	movne	r3, #4
   296a4:	bne	29a9c <fputs@plt+0x18954>
   296a8:	bic	r1, sl, sl, asr #31
   296ac:	asr	r3, r5, #31
   296b0:	adds	r2, r5, r1
   296b4:	adc	r3, r3, r1, asr #31
   296b8:	adds	r0, r2, fp
   296bc:	adc	r1, r3, fp, asr #31
   296c0:	cmp	r0, #56	; 0x38
   296c4:	mov	r3, r1
   296c8:	sbcs	r3, r3, #0
   296cc:	strd	r0, [sp, #48]	; 0x30
   296d0:	movlt	r6, #0
   296d4:	addlt	r9, sp, #64	; 0x40
   296d8:	blt	296fc <fputs@plt+0x185b4>
   296dc:	ldr	r3, [sp, #48]	; 0x30
   296e0:	adds	r0, r3, #15
   296e4:	ldr	r3, [sp, #52]	; 0x34
   296e8:	adc	r1, r3, #0
   296ec:	bl	1d128 <fputs@plt+0xbfe0>
   296f0:	subs	r9, r0, #0
   296f4:	beq	292a8 <fputs@plt+0x18160>
   296f8:	mov	r6, r9
   296fc:	ldr	r2, [sp, #16]
   29700:	mov	r3, #16
   29704:	mov	r1, #10
   29708:	smlabb	r1, r1, r2, r3
   2970c:	ldr	r3, [sp, #44]	; 0x2c
   29710:	orr	lr, r3, r2
   29714:	ldr	r3, [sp, #28]
   29718:	mov	r2, r9
   2971c:	cmp	r5, #0
   29720:	orrgt	lr, lr, #1
   29724:	sxtb	lr, lr
   29728:	cmp	r3, #0
   2972c:	strbne	r3, [r2], #1
   29730:	cmp	sl, #0
   29734:	movlt	r3, #48	; 0x30
   29738:	strblt	r3, [r2], #1
   2973c:	blt	2978c <fputs@plt+0x18644>
   29740:	sub	r0, r2, #1
   29744:	add	ip, r2, sl
   29748:	cmp	r1, #0
   2974c:	movle	r3, #48	; 0x30
   29750:	ble	29774 <fputs@plt+0x1862c>
   29754:	vcvt.s32.f64	s13, d8
   29758:	sub	r1, r1, #1
   2975c:	vcvt.f64.s32	d7, s13
   29760:	vmov	r3, s13
   29764:	vsub.f64	d8, d8, d7
   29768:	add	r3, r3, #48	; 0x30
   2976c:	uxtb	r3, r3
   29770:	vmul.f64	d8, d8, d9
   29774:	strb	r3, [r0, #1]!
   29778:	cmp	ip, r0
   2977c:	bne	29748 <fputs@plt+0x18600>
   29780:	add	sl, sl, #1
   29784:	add	r2, r2, sl
   29788:	mvn	sl, #0
   2978c:	cmp	lr, #0
   29790:	mov	ip, #48	; 0x30
   29794:	movne	r3, #46	; 0x2e
   29798:	strbne	r3, [r2], #1
   2979c:	add	r3, sl, #1
   297a0:	mvn	sl, sl
   297a4:	add	sl, r2, sl
   297a8:	mov	r0, r2
   297ac:	cmp	r0, sl
   297b0:	bne	29aa4 <fputs@plt+0x1895c>
   297b4:	sub	r2, r2, r3
   297b8:	add	r5, r3, r5
   297bc:	add	r0, r2, r5
   297c0:	mov	r3, r2
   297c4:	sub	ip, r0, r3
   297c8:	cmp	ip, #0
   297cc:	bgt	29aac <fputs@plt+0x18964>
   297d0:	and	lr, lr, #1
   297d4:	cmp	r5, #0
   297d8:	addge	r5, r2, r5
   297dc:	addlt	r5, r2, #0
   297e0:	tst	r4, lr
   297e4:	movne	r3, r5
   297e8:	movne	r1, #0
   297ec:	bne	29ae4 <fputs@plt+0x1899c>
   297f0:	ldr	r3, [sp, #8]
   297f4:	cmp	r3, #3
   297f8:	bne	29874 <fputs@plt+0x1872c>
   297fc:	ldr	r3, [pc, #576]	; 29a44 <fputs@plt+0x188fc>
   29800:	mov	r2, #6
   29804:	cmp	r8, #0
   29808:	rsblt	r8, r8, #0
   2980c:	ldr	r1, [sp, #36]	; 0x24
   29810:	mla	r2, r2, r1, r3
   29814:	ldrb	r2, [r2, #3288]	; 0xcd8
   29818:	add	r3, r3, r2
   2981c:	mov	r2, r5
   29820:	ldrb	r3, [r3, #3431]	; 0xd67
   29824:	strb	r3, [r2], #2
   29828:	movlt	r3, #45	; 0x2d
   2982c:	movge	r3, #43	; 0x2b
   29830:	cmp	r8, #99	; 0x63
   29834:	strb	r3, [r5, #1]
   29838:	ble	29854 <fputs@plt+0x1870c>
   2983c:	mov	r1, #100	; 0x64
   29840:	add	r2, r5, #3
   29844:	udiv	r3, r8, r1
   29848:	mls	r8, r1, r3, r8
   2984c:	add	r0, r3, #48	; 0x30
   29850:	strb	r0, [r5, #2]
   29854:	mov	r1, #10
   29858:	mov	r5, r2
   2985c:	udiv	r3, r8, r1
   29860:	add	r0, r3, #48	; 0x30
   29864:	mls	r3, r1, r3, r8
   29868:	strb	r0, [r5], #2
   2986c:	add	r3, r3, #48	; 0x30
   29870:	strb	r3, [r2, #1]
   29874:	mov	r3, #0
   29878:	ldr	r2, [sp, #56]	; 0x38
   2987c:	sub	r4, r5, r9
   29880:	strb	r3, [r5]
   29884:	ldr	r3, [sp, #40]	; 0x28
   29888:	eor	r3, r3, #1
   2988c:	and	r2, r2, r3
   29890:	mov	r3, r2
   29894:	cmp	fp, r4
   29898:	movle	r3, #0
   2989c:	andgt	r3, r3, #1
   298a0:	cmp	r3, #0
   298a4:	subne	r4, fp, r4
   298a8:	movne	r3, fp
   298ac:	subne	r2, r9, r4
   298b0:	beq	29480 <fputs@plt+0x18338>
   298b4:	cmp	r3, r4
   298b8:	bge	29b20 <fputs@plt+0x189d8>
   298bc:	ldr	r3, [sp, #28]
   298c0:	mov	r2, #48	; 0x30
   298c4:	cmp	r3, #0
   298c8:	moveq	r3, r9
   298cc:	addne	r3, r9, #1
   298d0:	subs	r4, r4, #1
   298d4:	bcs	29b30 <fputs@plt+0x189e8>
   298d8:	mov	r4, fp
   298dc:	b	29480 <fputs@plt+0x18338>
   298e0:	sub	r3, r3, #1
   298e4:	vmul.f64	d5, d5, d10
   298e8:	b	2962c <fputs@plt+0x184e4>
   298ec:	vmov.f64	d7, d6
   298f0:	add	r8, r8, #100	; 0x64
   298f4:	vmul.f64	d6, d7, d3
   298f8:	vcmpe.f64	d6, d8
   298fc:	vmrs	APSR_nzcv, fpscr
   29900:	movls	r3, #1
   29904:	movhi	r3, #0
   29908:	cmp	r8, r2
   2990c:	movgt	r3, #0
   29910:	andle	r3, r3, #1
   29914:	cmp	r3, #0
   29918:	bne	298ec <fputs@plt+0x187a4>
   2991c:	vldr	d3, [pc, #220]	; 29a00 <fputs@plt+0x188b8>
   29920:	movw	r2, #350	; 0x15e
   29924:	vmul.f64	d6, d7, d3
   29928:	vcmpe.f64	d6, d8
   2992c:	vmrs	APSR_nzcv, fpscr
   29930:	movls	r3, #1
   29934:	movhi	r3, #0
   29938:	cmp	r8, r2
   2993c:	movgt	r3, #0
   29940:	andle	r3, r3, #1
   29944:	cmp	r3, #0
   29948:	bne	29a48 <fputs@plt+0x18900>
   2994c:	movw	r2, #350	; 0x15e
   29950:	vmul.f64	d6, d7, d9
   29954:	vcmpe.f64	d6, d8
   29958:	vmrs	APSR_nzcv, fpscr
   2995c:	movls	r3, #1
   29960:	movhi	r3, #0
   29964:	cmp	r8, r2
   29968:	movgt	r3, #0
   2996c:	andle	r3, r3, #1
   29970:	cmp	r3, #0
   29974:	bne	29a54 <fputs@plt+0x1890c>
   29978:	vdiv.f64	d8, d8, d7
   2997c:	vldr	d6, [pc, #132]	; 29a08 <fputs@plt+0x188c0>
   29980:	vldr	d7, [pc, #136]	; 29a10 <fputs@plt+0x188c8>
   29984:	vcmpe.f64	d8, d7
   29988:	vmrs	APSR_nzcv, fpscr
   2998c:	bmi	29a60 <fputs@plt+0x18918>
   29990:	vcmpe.f64	d8, d4
   29994:	vmrs	APSR_nzcv, fpscr
   29998:	bmi	29a6c <fputs@plt+0x18924>
   2999c:	movw	r3, #350	; 0x15e
   299a0:	cmp	r8, r3
   299a4:	ble	29660 <fputs@plt+0x18518>
   299a8:	ldr	r2, [pc, #120]	; 29a28 <fputs@plt+0x188e0>
   299ac:	add	r1, sp, #64	; 0x40
   299b0:	mov	r6, #0
   299b4:	mov	r9, r1
   299b8:	ldr	r3, [sp, #28]
   299bc:	ldr	r2, [r2]
   299c0:	cmp	r3, #0
   299c4:	strb	r3, [sp, #64]	; 0x40
   299c8:	movne	r3, #1
   299cc:	moveq	r3, #0
   299d0:	movne	r4, #4
   299d4:	moveq	r4, #3
   299d8:	str	r2, [r1, r3]
   299dc:	b	29480 <fputs@plt+0x18338>
   299e0:	vldr	d7, [pc, #48]	; 29a18 <fputs@plt+0x188d0>
   299e4:	movw	r2, #350	; 0x15e
   299e8:	vldr	d3, [pc, #48]	; 29a20 <fputs@plt+0x188d8>
   299ec:	vmov.f64	d4, d7
   299f0:	b	298f4 <fputs@plt+0x187ac>
   299f4:	nop	{0}
   299f8:	andeq	r0, r0, r0
   299fc:	svccc	0x00e00000
   29a00:	andcs	r0, r0, r0
   29a04:	andmi	sl, r2, #95	; 0x5f
   29a08:	andeq	r0, r0, r0
   29a0c:	orrsmi	sp, r7, r4, lsl #15
   29a10:	eors	r8, r0, #14848	; 0x3a00
   29a14:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   29a18:	andeq	r0, r0, r0
   29a1c:	svccc	0x00f00000	; IMB
   29a20:	ldrcs	ip, [r4, #893]	; 0x37d
   29a24:	ldrtpl	r4, [r2], #2477	; 0x9ad
   29a28:	ldrdeq	r6, [r7], -r8
   29a2c:	ldrdeq	pc, [r6], -ip
   29a30:	andeq	r6, r7, sp, asr #7
   29a34:	andeq	r9, r7, sp, lsr #18
   29a38:	andeq	r0, r7, r5, lsl #16
   29a3c:	ldrdeq	r6, [r7], -r4
   29a40:	andeq	r3, r7, r4, lsl #15
   29a44:			; <UNDEFINED> instruction: 0x00072ab0
   29a48:	add	r8, r8, #10
   29a4c:	vmov.f64	d7, d6
   29a50:	b	29924 <fputs@plt+0x187dc>
   29a54:	add	r8, r8, #1
   29a58:	vmov.f64	d7, d6
   29a5c:	b	29950 <fputs@plt+0x18808>
   29a60:	vmul.f64	d8, d8, d6
   29a64:	sub	r8, r8, #8
   29a68:	b	29984 <fputs@plt+0x1883c>
   29a6c:	vmul.f64	d8, d8, d9
   29a70:	sub	r8, r8, #1
   29a74:	b	29990 <fputs@plt+0x18848>
   29a78:	ldr	r3, [sp, #44]	; 0x2c
   29a7c:	cmn	r8, #4
   29a80:	cmpge	r5, r8
   29a84:	subge	r5, r5, r8
   29a88:	movge	sl, r8
   29a8c:	eor	r4, r3, #1
   29a90:	movge	r3, #2
   29a94:	uxtb	r4, r4
   29a98:	movlt	r3, #3
   29a9c:	str	r3, [sp, #8]
   29aa0:	b	296a8 <fputs@plt+0x18560>
   29aa4:	strb	ip, [r0], #1
   29aa8:	b	297ac <fputs@plt+0x18664>
   29aac:	cmp	r1, #0
   29ab0:	movle	ip, #48	; 0x30
   29ab4:	ble	29ad8 <fputs@plt+0x18990>
   29ab8:	vcvt.s32.f64	s13, d8
   29abc:	sub	r1, r1, #1
   29ac0:	vcvt.f64.s32	d7, s13
   29ac4:	vmov	ip, s13
   29ac8:	vsub.f64	d8, d8, d7
   29acc:	add	ip, ip, #48	; 0x30
   29ad0:	uxtb	ip, ip
   29ad4:	vmul.f64	d8, d8, d9
   29ad8:	strb	ip, [r3], #1
   29adc:	b	297c4 <fputs@plt+0x1867c>
   29ae0:	strb	r1, [r5, #-1]
   29ae4:	mov	r5, r3
   29ae8:	sub	r3, r3, #1
   29aec:	ldrb	r2, [r5, #-1]
   29af0:	cmp	r2, #48	; 0x30
   29af4:	beq	29ae0 <fputs@plt+0x18998>
   29af8:	cmp	r2, #46	; 0x2e
   29afc:	bne	297f0 <fputs@plt+0x186a8>
   29b00:	ldr	r2, [sp, #16]
   29b04:	cmp	r2, #0
   29b08:	ldreq	r2, [sp, #16]
   29b0c:	movne	r3, #48	; 0x30
   29b10:	strbne	r3, [r5], #1
   29b14:	strbeq	r2, [r5, #-1]
   29b18:	moveq	r5, r3
   29b1c:	b	297f0 <fputs@plt+0x186a8>
   29b20:	ldrb	r1, [r2, r3]
   29b24:	strb	r1, [r9, r3]
   29b28:	sub	r3, r3, #1
   29b2c:	b	298b4 <fputs@plt+0x1876c>
   29b30:	strb	r2, [r3], #1
   29b34:	b	298d0 <fputs@plt+0x18788>
   29b38:	ldr	r3, [sp]
   29b3c:	mov	r7, sl
   29b40:	cmp	r3, #0
   29b44:	bne	29de0 <fputs@plt+0x18c98>
   29b48:	ldr	r3, [r7], #4
   29b4c:	ldr	r2, [sp, #4]
   29b50:	ldr	r6, [sp]
   29b54:	ldr	r2, [r2, #12]
   29b58:	mov	fp, r6
   29b5c:	str	r2, [r3]
   29b60:	b	298d8 <fputs@plt+0x18790>
   29b64:	mov	r3, #37	; 0x25
   29b68:	strb	r3, [sp, #64]	; 0x40
   29b6c:	mov	r7, sl
   29b70:	mov	r6, #0
   29b74:	mov	r4, #1
   29b78:	add	r9, sp, #64	; 0x40
   29b7c:	b	29480 <fputs@plt+0x18338>
   29b80:	ldr	r3, [sp]
   29b84:	cmp	r3, #0
   29b88:	ldreq	r6, [sl], #4
   29b8c:	beq	29ba0 <fputs@plt+0x18a58>
   29b90:	ldr	r0, [sp, #24]
   29b94:	bl	2a2c8 <fputs@plt+0x19180>
   29b98:	subs	r6, r0, #0
   29b9c:	ldrbne	r6, [r6]
   29ba0:	cmp	r5, #1
   29ba4:	ble	29bf0 <fputs@plt+0x18aa8>
   29ba8:	ldr	r3, [sp, #40]	; 0x28
   29bac:	sub	r5, r5, #1
   29bb0:	sub	fp, fp, r5
   29bb4:	eor	r3, r3, #1
   29bb8:	cmp	fp, #1
   29bbc:	movle	r3, #0
   29bc0:	andgt	r3, r3, #1
   29bc4:	cmp	r3, #0
   29bc8:	beq	29be0 <fputs@plt+0x18a98>
   29bcc:	sub	r1, fp, #1
   29bd0:	mov	r2, #32
   29bd4:	ldr	r0, [sp, #4]
   29bd8:	mov	fp, #0
   29bdc:	bl	28e2c <fputs@plt+0x17ce4>
   29be0:	uxtb	r2, r6
   29be4:	mov	r1, r5
   29be8:	ldr	r0, [sp, #4]
   29bec:	bl	28e2c <fputs@plt+0x17ce4>
   29bf0:	strb	r6, [sp, #64]	; 0x40
   29bf4:	b	29b6c <fputs@plt+0x18a24>
   29bf8:	ldr	r3, [sp]
   29bfc:	cmp	r3, #0
   29c00:	beq	29c28 <fputs@plt+0x18ae0>
   29c04:	ldr	r0, [sp, #24]
   29c08:	mov	r7, sl
   29c0c:	bl	2a2c8 <fputs@plt+0x19180>
   29c10:	subs	r6, r0, #0
   29c14:	movne	r9, r6
   29c18:	movne	r6, #0
   29c1c:	bne	29c48 <fputs@plt+0x18b00>
   29c20:	ldr	r9, [pc, #-508]	; 29a2c <fputs@plt+0x188e4>
   29c24:	b	29c48 <fputs@plt+0x18b00>
   29c28:	mov	r7, sl
   29c2c:	ldr	r9, [r7], #4
   29c30:	cmp	r9, #0
   29c34:	beq	29c58 <fputs@plt+0x18b10>
   29c38:	ldr	r3, [sp, #8]
   29c3c:	cmp	r3, #7
   29c40:	moveq	r6, r9
   29c44:	movne	r6, #0
   29c48:	cmn	r5, #1
   29c4c:	beq	29c7c <fputs@plt+0x18b34>
   29c50:	mov	r4, #0
   29c54:	b	29c64 <fputs@plt+0x18b1c>
   29c58:	ldr	r6, [sp]
   29c5c:	b	29c20 <fputs@plt+0x18ad8>
   29c60:	add	r4, r4, #1
   29c64:	cmp	r5, r4
   29c68:	beq	29480 <fputs@plt+0x18338>
   29c6c:	ldrb	r3, [r9, r4]
   29c70:	cmp	r3, #0
   29c74:	bne	29c60 <fputs@plt+0x18b18>
   29c78:	b	29480 <fputs@plt+0x18338>
   29c7c:	mov	r0, r9
   29c80:	bl	16878 <fputs@plt+0x5730>
   29c84:	mov	r4, r0
   29c88:	b	29480 <fputs@plt+0x18338>
   29c8c:	ldr	r2, [sp]
   29c90:	ldr	r3, [sp, #8]
   29c94:	cmp	r3, #15
   29c98:	moveq	r3, #34	; 0x22
   29c9c:	movne	r3, #39	; 0x27
   29ca0:	cmp	r2, #0
   29ca4:	ldreq	r0, [sl], #4
   29ca8:	beq	29cbc <fputs@plt+0x18b74>
   29cac:	str	r3, [sp, #16]
   29cb0:	ldr	r0, [sp, #24]
   29cb4:	bl	2a2c8 <fputs@plt+0x19180>
   29cb8:	ldr	r3, [sp, #16]
   29cbc:	cmp	r0, #0
   29cc0:	movne	r7, r0
   29cc4:	bne	29cdc <fputs@plt+0x18b94>
   29cc8:	ldr	r1, [sp, #8]
   29ccc:	ldr	r2, [pc, #-676]	; 29a30 <fputs@plt+0x188e8>
   29cd0:	ldr	r7, [pc, #-676]	; 29a34 <fputs@plt+0x188ec>
   29cd4:	cmp	r1, #11
   29cd8:	movne	r7, r2
   29cdc:	mov	r2, #0
   29ce0:	mov	r8, r2
   29ce4:	cmp	r5, r8
   29ce8:	beq	29cf8 <fputs@plt+0x18bb0>
   29cec:	ldrb	r1, [r7, r8]
   29cf0:	cmp	r1, #0
   29cf4:	bne	29d60 <fputs@plt+0x18c18>
   29cf8:	ldr	r1, [sp, #8]
   29cfc:	cmp	r0, #0
   29d00:	add	r0, r8, #3
   29d04:	add	r0, r0, r2
   29d08:	moveq	r5, #0
   29d0c:	sub	r1, r1, #11
   29d10:	clz	r1, r1
   29d14:	lsr	r1, r1, #5
   29d18:	movne	r5, r1
   29d1c:	cmp	r0, #70	; 0x46
   29d20:	movle	r6, #0
   29d24:	addle	r9, sp, #64	; 0x40
   29d28:	ble	29d48 <fputs@plt+0x18c00>
   29d2c:	asr	r1, r0, #31
   29d30:	str	r3, [sp, #8]
   29d34:	bl	1d128 <fputs@plt+0xbfe0>
   29d38:	subs	r9, r0, #0
   29d3c:	beq	292a8 <fputs@plt+0x18160>
   29d40:	ldr	r3, [sp, #8]
   29d44:	mov	r6, r9
   29d48:	cmp	r5, #0
   29d4c:	movne	r4, #1
   29d50:	strbne	r3, [r9]
   29d54:	moveq	r4, r5
   29d58:	add	r8, r7, r8
   29d5c:	b	29d8c <fputs@plt+0x18c44>
   29d60:	cmp	r3, r1
   29d64:	add	r8, r8, #1
   29d68:	addeq	r2, r2, #1
   29d6c:	b	29ce4 <fputs@plt+0x18b9c>
   29d70:	ldrb	r1, [r7], #1
   29d74:	add	r2, r4, #1
   29d78:	cmp	r3, r1
   29d7c:	strb	r1, [r9, r4]
   29d80:	strbeq	r3, [r9, r2]
   29d84:	addeq	r2, r4, #2
   29d88:	mov	r4, r2
   29d8c:	cmp	r8, r7
   29d90:	add	r2, r9, r4
   29d94:	bne	29d70 <fputs@plt+0x18c28>
   29d98:	cmp	r5, #0
   29d9c:	mov	r7, sl
   29da0:	addne	r4, r4, #1
   29da4:	strbne	r3, [r2]
   29da8:	mov	r3, #0
   29dac:	strb	r3, [r9, r4]
   29db0:	b	29480 <fputs@plt+0x18338>
   29db4:	mov	r7, sl
   29db8:	ldr	r6, [r7], #4
   29dbc:	cmp	r6, #0
   29dc0:	beq	29de4 <fputs@plt+0x18c9c>
   29dc4:	ldr	r2, [r6, #4]
   29dc8:	cmp	r2, #0
   29dcc:	moveq	r6, r2
   29dd0:	beq	29de4 <fputs@plt+0x18c9c>
   29dd4:	ldr	r1, [r6]
   29dd8:	ldr	r0, [sp, #4]
   29ddc:	bl	28eec <fputs@plt+0x17da4>
   29de0:	mov	r6, #0
   29de4:	mov	fp, r6
   29de8:	mov	r4, r6
   29dec:	b	29480 <fputs@plt+0x18338>
   29df0:	mov	r7, sl
   29df4:	ldr	r5, [sl, #4]
   29df8:	mov	r3, #72	; 0x48
   29dfc:	ldr	r4, [r7], #8
   29e00:	mla	r3, r3, r5, r4
   29e04:	ldr	r1, [r3, #12]
   29e08:	cmp	r1, #0
   29e0c:	beq	29e28 <fputs@plt+0x18ce0>
   29e10:	ldr	r0, [sp, #4]
   29e14:	bl	28f24 <fputs@plt+0x17ddc>
   29e18:	mov	r2, #1
   29e1c:	ldr	r1, [pc, #-1004]	; 29a38 <fputs@plt+0x188f0>
   29e20:	ldr	r0, [sp, #4]
   29e24:	bl	28eec <fputs@plt+0x17da4>
   29e28:	mov	r3, #72	; 0x48
   29e2c:	ldr	r0, [sp, #4]
   29e30:	mla	r4, r3, r5, r4
   29e34:	ldr	r1, [r4, #16]
   29e38:	bl	28f24 <fputs@plt+0x17ddc>
   29e3c:	b	29de0 <fputs@plt+0x18c98>
   29e40:	mov	r6, #0
   29e44:	mov	r4, #3
   29e48:	ldr	r9, [pc, #-1044]	; 29a3c <fputs@plt+0x188f4>
   29e4c:	b	29480 <fputs@plt+0x18338>
   29e50:	mov	r6, #1
   29e54:	b	290ac <fputs@plt+0x17f64>
   29e58:	mov	r3, #1
   29e5c:	str	r3, [sp, #28]
   29e60:	b	290ac <fputs@plt+0x17f64>
   29e64:	cmp	r3, #42	; 0x2a
   29e68:	bne	290b8 <fputs@plt+0x17f70>
   29e6c:	ldr	r3, [sp]
   29e70:	cmp	r3, #0
   29e74:	ldreq	fp, [sl], #4
   29e78:	beq	29e88 <fputs@plt+0x18d40>
   29e7c:	ldr	r0, [sp, #24]
   29e80:	bl	192f8 <fputs@plt+0x81b0>
   29e84:	mov	fp, r0
   29e88:	cmp	fp, #0
   29e8c:	bge	29ea8 <fputs@plt+0x18d60>
   29e90:	cmp	fp, #-2147483648	; 0x80000000
   29e94:	movne	r3, #1
   29e98:	moveq	r3, #1
   29e9c:	rsbne	fp, fp, #0
   29ea0:	moveq	fp, #0
   29ea4:	str	r3, [sp, #40]	; 0x28
   29ea8:	ldrb	r3, [r5, #1]
   29eac:	add	r4, r5, #1
   29eb0:	cmp	r3, #46	; 0x2e
   29eb4:	strne	r4, [sp, #32]
   29eb8:	bne	29148 <fputs@plt+0x18000>
   29ebc:	ldrb	r3, [r4, #1]
   29ec0:	cmp	r3, #42	; 0x2a
   29ec4:	beq	2910c <fputs@plt+0x17fc4>
   29ec8:	add	r2, r4, #1
   29ecc:	mov	r5, #0
   29ed0:	str	r2, [sp, #32]
   29ed4:	mov	r2, #10
   29ed8:	sub	r1, r3, #48	; 0x30
   29edc:	cmp	r1, #9
   29ee0:	bls	29150 <fputs@plt+0x18008>
   29ee4:	bic	r5, r5, #-2147483648	; 0x80000000
   29ee8:	cmp	r3, #108	; 0x6c
   29eec:	movne	r2, #0
   29ef0:	movne	r8, r2
   29ef4:	bne	29f1c <fputs@plt+0x18dd4>
   29ef8:	ldr	r3, [sp, #32]
   29efc:	ldrb	r3, [r3, #1]
   29f00:	cmp	r3, #108	; 0x6c
   29f04:	beq	29168 <fputs@plt+0x18020>
   29f08:	ldr	r2, [sp, #32]
   29f0c:	add	r2, r2, #1
   29f10:	str	r2, [sp, #32]
   29f14:	mov	r2, #0
   29f18:	mov	r8, #1
   29f1c:	ldr	r0, [pc, #-1252]	; 29a40 <fputs@plt+0x188f8>
   29f20:	mov	r1, #0
   29f24:	mov	ip, #6
   29f28:	str	r1, [sp, #36]	; 0x24
   29f2c:	ldr	r1, [sp, #36]	; 0x24
   29f30:	mul	r1, ip, r1
   29f34:	ldrb	lr, [r1, r0]
   29f38:	cmp	lr, r3
   29f3c:	bne	291e4 <fputs@plt+0x1809c>
   29f40:	ldr	r3, [sp, #60]	; 0x3c
   29f44:	cmp	r3, #0
   29f48:	bne	29f60 <fputs@plt+0x18e18>
   29f4c:	ldr	r3, [pc, #-1296]	; 29a44 <fputs@plt+0x188fc>
   29f50:	add	r1, r3, r1
   29f54:	ldrb	r3, [r1, #3286]	; 0xcd6
   29f58:	tst	r3, #2
   29f5c:	bne	29544 <fputs@plt+0x183fc>
   29f60:	ldr	r1, [pc, #-1316]	; 29a44 <fputs@plt+0x188fc>
   29f64:	mov	r3, #6
   29f68:	ldr	r0, [sp, #36]	; 0x24
   29f6c:	mla	r0, r3, r0, r1
   29f70:	ldrb	r0, [r0, #3287]	; 0xcd7
   29f74:	str	r0, [sp, #8]
   29f78:	sub	r0, r0, #1
   29f7c:	cmp	r0, #15
   29f80:	ldrls	pc, [pc, r0, lsl #2]
   29f84:	b	29544 <fputs@plt+0x183fc>
   29f88:	andeq	r9, r2, ip, lsl #3
   29f8c:	andeq	r9, r2, r8, ror r5
   29f90:	andeq	r9, r2, r8, ror r5
   29f94:	andeq	r9, r2, r8, ror r5
   29f98:	andeq	r9, r2, r8, lsr fp
   29f9c:	strdeq	r9, [r2], -r8
   29fa0:	strdeq	r9, [r2], -r8
   29fa4:	andeq	r9, r2, r4, ror #22
   29fa8:	andeq	r9, r2, r0, lsl #23
   29fac:	andeq	r9, r2, ip, lsl #25
   29fb0:	andeq	r9, r2, ip, lsl #25
   29fb4:			; <UNDEFINED> instruction: 0x00029db4
   29fb8:	strdeq	r9, [r2], -r0
   29fbc:	andeq	r9, r2, r4, lsl #3
   29fc0:	andeq	r9, r2, ip, lsl #25
   29fc4:	andeq	r9, r2, ip, lsl #3
   29fc8:	cmn	r5, #1
   29fcc:	mov	r7, sl
   29fd0:	vldr	d8, [pc, #8]	; 29fe0 <fputs@plt+0x18e98>
   29fd4:	moveq	r5, #6
   29fd8:	b	295e8 <fputs@plt+0x184a0>
   29fdc:	nop	{0}
	...
   29fe8:	cmp	r0, #0
   29fec:	ble	2a03c <fputs@plt+0x18ef4>
   29ff0:	push	{lr}		; (str lr, [sp, #-4]!)
   29ff4:	sub	sp, sp, #36	; 0x24
   29ff8:	mov	ip, #0
   29ffc:	mov	lr, r2
   2a000:	mov	r2, r3
   2a004:	str	ip, [sp, #4]
   2a008:	str	r1, [sp, #8]
   2a00c:	str	r1, [sp, #12]
   2a010:	mov	r1, lr
   2a014:	str	r0, [sp, #20]
   2a018:	add	r0, sp, #4
   2a01c:	str	ip, [sp, #16]
   2a020:	str	ip, [sp, #24]
   2a024:	strh	ip, [sp, #28]
   2a028:	bl	28fa8 <fputs@plt+0x17e60>
   2a02c:	add	r0, sp, #4
   2a030:	bl	1de74 <fputs@plt+0xcd2c>
   2a034:	add	sp, sp, #36	; 0x24
   2a038:	pop	{pc}		; (ldr pc, [sp], #4)
   2a03c:	mov	r0, r1
   2a040:	bx	lr
   2a044:	push	{r2, r3}
   2a048:	push	{r0, r1, r2, lr}
   2a04c:	add	r3, sp, #20
   2a050:	ldr	r2, [sp, #16]
   2a054:	str	r3, [sp, #4]
   2a058:	bl	29fe8 <fputs@plt+0x18ea0>
   2a05c:	add	sp, sp, #12
   2a060:	pop	{lr}		; (ldr lr, [sp], #4)
   2a064:	add	sp, sp, #8
   2a068:	bx	lr
   2a06c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2a070:	mov	r6, r1
   2a074:	mov	r1, #32
   2a078:	mov	r4, r0
   2a07c:	mov	r7, r2
   2a080:	ldrh	r8, [r0, #8]
   2a084:	bl	258b4 <fputs@plt+0x1476c>
   2a088:	subs	r5, r0, #0
   2a08c:	movne	r5, #7
   2a090:	bne	2a0ec <fputs@plt+0x18fa4>
   2a094:	tst	r8, #4
   2a098:	ldrd	r2, [r4]
   2a09c:	ldr	r1, [r4, #16]
   2a0a0:	beq	2a0f8 <fputs@plt+0x18fb0>
   2a0a4:	mov	r0, #32
   2a0a8:	strd	r2, [sp]
   2a0ac:	ldr	r2, [pc, #88]	; 2a10c <fputs@plt+0x18fc4>
   2a0b0:	bl	2a044 <fputs@plt+0x18efc>
   2a0b4:	ldr	r0, [r4, #16]
   2a0b8:	bl	16878 <fputs@plt+0x5730>
   2a0bc:	mov	r3, #1
   2a0c0:	cmp	r7, #0
   2a0c4:	movw	r2, #514	; 0x202
   2a0c8:	mov	r1, r6
   2a0cc:	strb	r3, [r4, #10]
   2a0d0:	ldrh	r3, [r4, #8]
   2a0d4:	str	r0, [r4, #12]
   2a0d8:	mov	r0, r4
   2a0dc:	bicne	r3, r3, #12
   2a0e0:	orr	r3, r2, r3
   2a0e4:	strh	r3, [r4, #8]
   2a0e8:	bl	26d30 <fputs@plt+0x15be8>
   2a0ec:	mov	r0, r5
   2a0f0:	add	sp, sp, #8
   2a0f4:	pop	{r4, r5, r6, r7, r8, pc}
   2a0f8:	mov	r0, #32
   2a0fc:	strd	r2, [sp]
   2a100:	ldr	r2, [pc, #8]	; 2a110 <fputs@plt+0x18fc8>
   2a104:	bl	2a044 <fputs@plt+0x18efc>
   2a108:	b	2a0b4 <fputs@plt+0x18f6c>
   2a10c:	andeq	r8, r7, r2, ror #5
   2a110:	ldrdeq	r6, [r7], -ip
   2a114:	ldrh	r3, [r0, #8]
   2a118:	push	{r4, r5, r6, lr}
   2a11c:	mov	r4, r0
   2a120:	bic	r5, r1, #8
   2a124:	ands	r2, r3, #18
   2a128:	beq	2a1c0 <fputs@plt+0x19078>
   2a12c:	orr	r2, r3, #2
   2a130:	tst	r3, #16384	; 0x4000
   2a134:	mov	r6, r1
   2a138:	strh	r2, [r0, #8]
   2a13c:	beq	2a144 <fputs@plt+0x18ffc>
   2a140:	bl	25b20 <fputs@plt+0x149d8>
   2a144:	ldrb	r3, [r4, #10]
   2a148:	cmp	r3, r5
   2a14c:	beq	2a15c <fputs@plt+0x19014>
   2a150:	mov	r1, r5
   2a154:	mov	r0, r4
   2a158:	bl	26d30 <fputs@plt+0x15be8>
   2a15c:	tst	r6, #8
   2a160:	bne	2a19c <fputs@plt+0x19054>
   2a164:	ldrh	r3, [r4, #8]
   2a168:	bic	r3, r3, #508	; 0x1fc
   2a16c:	bic	r3, r3, #1
   2a170:	lsl	r3, r3, #22
   2a174:	lsr	r3, r3, #22
   2a178:	cmp	r3, #2
   2a17c:	bne	2a188 <fputs@plt+0x19040>
   2a180:	mov	r0, r4
   2a184:	bl	26f24 <fputs@plt+0x15ddc>
   2a188:	ldrb	r3, [r4, #10]
   2a18c:	cmp	r3, r5
   2a190:	bne	2a1b8 <fputs@plt+0x19070>
   2a194:	ldr	r0, [r4, #16]
   2a198:	pop	{r4, r5, r6, pc}
   2a19c:	ldr	r3, [r4, #16]
   2a1a0:	tst	r3, #1
   2a1a4:	beq	2a164 <fputs@plt+0x1901c>
   2a1a8:	mov	r0, r4
   2a1ac:	bl	25b98 <fputs@plt+0x14a50>
   2a1b0:	cmp	r0, #0
   2a1b4:	beq	2a164 <fputs@plt+0x1901c>
   2a1b8:	mov	r0, #0
   2a1bc:	pop	{r4, r5, r6, pc}
   2a1c0:	bl	2a06c <fputs@plt+0x18f24>
   2a1c4:	b	2a188 <fputs@plt+0x19040>
   2a1c8:	push	{r4, lr}
   2a1cc:	mov	r4, r0
   2a1d0:	bl	2a114 <fputs@plt+0x18fcc>
   2a1d4:	cmp	r0, #0
   2a1d8:	ldrne	r0, [r4, #12]
   2a1dc:	pop	{r4, pc}
   2a1e0:	ldrh	r2, [r0, #8]
   2a1e4:	tst	r2, #2
   2a1e8:	beq	2a1fc <fputs@plt+0x190b4>
   2a1ec:	ldrb	r3, [r0, #10]
   2a1f0:	cmp	r3, r1
   2a1f4:	ldreq	r3, [r0, #12]
   2a1f8:	beq	2a214 <fputs@plt+0x190cc>
   2a1fc:	ands	r3, r2, #16
   2a200:	beq	2a21c <fputs@plt+0x190d4>
   2a204:	tst	r2, #16384	; 0x4000
   2a208:	ldr	r3, [r0, #12]
   2a20c:	ldrne	r2, [r0]
   2a210:	addne	r3, r3, r2
   2a214:	mov	r0, r3
   2a218:	bx	lr
   2a21c:	tst	r2, #1
   2a220:	bne	2a214 <fputs@plt+0x190cc>
   2a224:	b	2a1c8 <fputs@plt+0x19080>
   2a228:	mov	r1, #1
   2a22c:	b	2a1e0 <fputs@plt+0x19098>
   2a230:	push	{r4, r5, r6, lr}
   2a234:	mov	r5, r0
   2a238:	bl	1cb10 <fputs@plt+0xb9c8>
   2a23c:	bl	2a228 <fputs@plt+0x190e0>
   2a240:	mov	r4, r0
   2a244:	mov	r0, r5
   2a248:	bl	1caf0 <fputs@plt+0xb9a8>
   2a24c:	mov	r0, r4
   2a250:	pop	{r4, r5, r6, pc}
   2a254:	mov	r1, #2
   2a258:	b	2a1e0 <fputs@plt+0x19098>
   2a25c:	push	{r4, r5, r6, lr}
   2a260:	mov	r5, r0
   2a264:	bl	1cb10 <fputs@plt+0xb9c8>
   2a268:	bl	2a254 <fputs@plt+0x1910c>
   2a26c:	mov	r4, r0
   2a270:	mov	r0, r5
   2a274:	bl	1caf0 <fputs@plt+0xb9a8>
   2a278:	mov	r0, r4
   2a27c:	pop	{r4, r5, r6, pc}
   2a280:	cmp	r0, #0
   2a284:	bxeq	lr
   2a288:	movw	r2, #514	; 0x202
   2a28c:	ldrh	r3, [r0, #8]
   2a290:	bics	r2, r2, r3
   2a294:	bne	2a2ac <fputs@plt+0x19164>
   2a298:	ldrb	r2, [r0, #10]
   2a29c:	cmp	r2, r1
   2a2a0:	bne	2a2ac <fputs@plt+0x19164>
   2a2a4:	ldr	r0, [r0, #16]
   2a2a8:	bx	lr
   2a2ac:	tst	r3, #1
   2a2b0:	bne	2a2b8 <fputs@plt+0x19170>
   2a2b4:	b	2a114 <fputs@plt+0x18fcc>
   2a2b8:	mov	r0, #0
   2a2bc:	bx	lr
   2a2c0:	mov	r1, #1
   2a2c4:	b	2a280 <fputs@plt+0x19138>
   2a2c8:	ldrd	r2, [r0]
   2a2cc:	cmp	r2, r3
   2a2d0:	ble	2a2e8 <fputs@plt+0x191a0>
   2a2d4:	ldr	r2, [r0, #8]
   2a2d8:	add	r1, r3, #1
   2a2dc:	str	r1, [r0, #4]
   2a2e0:	ldr	r0, [r2, r3, lsl #2]
   2a2e4:	b	2a2c0 <fputs@plt+0x19178>
   2a2e8:	mov	r0, #0
   2a2ec:	bx	lr
   2a2f0:	ldrh	r3, [r0, #8]
   2a2f4:	tst	r3, #18
   2a2f8:	beq	2a338 <fputs@plt+0x191f0>
   2a2fc:	push	{r4, lr}
   2a300:	mov	r4, r0
   2a304:	bl	25b20 <fputs@plt+0x149d8>
   2a308:	cmp	r0, #0
   2a30c:	beq	2a318 <fputs@plt+0x191d0>
   2a310:	mov	r0, #0
   2a314:	pop	{r4, pc}
   2a318:	ldrh	r3, [r4, #8]
   2a31c:	orr	r3, r3, #16
   2a320:	strh	r3, [r4, #8]
   2a324:	ldr	r3, [r4, #12]
   2a328:	cmp	r3, #0
   2a32c:	beq	2a310 <fputs@plt+0x191c8>
   2a330:	ldr	r0, [r4, #16]
   2a334:	pop	{r4, pc}
   2a338:	b	2a2c0 <fputs@plt+0x19178>
   2a33c:	push	{r4, r5, r6, lr}
   2a340:	mov	r5, r2
   2a344:	ldr	r0, [r2]
   2a348:	bl	2a2f0 <fputs@plt+0x191a8>
   2a34c:	mov	r4, r0
   2a350:	ldr	r0, [r5, #4]
   2a354:	bl	240dc <fputs@plt+0x12f94>
   2a358:	ldr	r3, [r4]
   2a35c:	cmp	r3, #0
   2a360:	movne	r3, #0
   2a364:	bne	2a3ac <fputs@plt+0x19264>
   2a368:	mov	r1, #1
   2a36c:	b	2a37c <fputs@plt+0x19234>
   2a370:	ldr	r2, [r4, #20]
   2a374:	str	r1, [r2, r3, lsl #2]
   2a378:	add	r3, r3, #1
   2a37c:	ldr	r2, [r4, #8]
   2a380:	cmp	r2, r3
   2a384:	bgt	2a370 <fputs@plt+0x19228>
   2a388:	ldr	r3, [r4]
   2a38c:	add	r3, r3, #1
   2a390:	str	r3, [r4]
   2a394:	pop	{r4, r5, r6, pc}
   2a398:	ldr	r1, [r4, #20]
   2a39c:	ldr	r2, [r1, r3, lsl #2]
   2a3a0:	add	r2, r2, #1
   2a3a4:	str	r2, [r1, r3, lsl #2]
   2a3a8:	add	r3, r3, #1
   2a3ac:	cmp	r3, r0
   2a3b0:	blt	2a398 <fputs@plt+0x19250>
   2a3b4:	mov	r1, #1
   2a3b8:	ldr	r3, [r4, #8]
   2a3bc:	cmp	r3, r0
   2a3c0:	ble	2a388 <fputs@plt+0x19240>
   2a3c4:	ldr	r2, [r4, #24]
   2a3c8:	ldr	r3, [r2, r0, lsl #2]
   2a3cc:	add	r3, r3, #1
   2a3d0:	str	r3, [r2, r0, lsl #2]
   2a3d4:	ldr	r3, [r4, #20]
   2a3d8:	str	r1, [r3, r0, lsl #2]
   2a3dc:	add	r0, r0, #1
   2a3e0:	b	2a3b8 <fputs@plt+0x19270>
   2a3e4:	push	{r4, r5, r6, lr}
   2a3e8:	mov	r5, r0
   2a3ec:	bl	1cb10 <fputs@plt+0xb9c8>
   2a3f0:	bl	2a2f0 <fputs@plt+0x191a8>
   2a3f4:	mov	r4, r0
   2a3f8:	mov	r0, r5
   2a3fc:	bl	1caf0 <fputs@plt+0xb9a8>
   2a400:	mov	r0, r4
   2a404:	pop	{r4, r5, r6, pc}
   2a408:	push	{r4, r5, r6, lr}
   2a40c:	mov	r5, r0
   2a410:	mov	r4, r2
   2a414:	ldr	r0, [r2]
   2a418:	bl	2a2f0 <fputs@plt+0x191a8>
   2a41c:	mov	r6, r0
   2a420:	ldr	r0, [r4]
   2a424:	bl	2a228 <fputs@plt+0x190e0>
   2a428:	mov	r1, #2
   2a42c:	mov	r2, #1
   2a430:	mov	r3, #0
   2a434:	mov	r4, r0
   2a438:	smlal	r2, r3, r1, r0
   2a43c:	mov	r0, r5
   2a440:	bl	26290 <fputs@plt+0x15148>
   2a444:	subs	r1, r0, #0
   2a448:	popeq	{r4, r5, r6, pc}
   2a44c:	mov	r3, #0
   2a450:	add	ip, r1, #1
   2a454:	ldr	r0, [pc, #76]	; 2a4a8 <fputs@plt+0x19360>
   2a458:	b	2a480 <fputs@plt+0x19338>
   2a45c:	ldrb	r2, [r6, r3]
   2a460:	add	lr, r0, r2, lsr #4
   2a464:	and	r2, r2, #15
   2a468:	add	r2, r0, r2
   2a46c:	ldrb	lr, [lr, #3471]	; 0xd8f
   2a470:	ldrb	r2, [r2, #3471]	; 0xd8f
   2a474:	strb	lr, [r1, r3, lsl #1]
   2a478:	strb	r2, [ip, r3, lsl #1]
   2a47c:	add	r3, r3, #1
   2a480:	cmp	r3, r4
   2a484:	blt	2a45c <fputs@plt+0x19314>
   2a488:	bic	r3, r4, r4, asr #31
   2a48c:	mov	r2, #0
   2a490:	mov	r0, r5
   2a494:	strb	r2, [r1, r3, lsl #1]
   2a498:	lsl	r2, r4, #1
   2a49c:	ldr	r3, [pc, #8]	; 2a4ac <fputs@plt+0x19364>
   2a4a0:	pop	{r4, r5, r6, lr}
   2a4a4:	b	263cc <fputs@plt+0x15284>
   2a4a8:			; <UNDEFINED> instruction: 0x00072ab0
   2a4ac:	ldrdeq	r8, [r1], -ip
   2a4b0:	ldr	r3, [r0]
   2a4b4:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2a4b8:	mov	r4, r0
   2a4bc:	mov	r5, r2
   2a4c0:	mov	r9, r1
   2a4c4:	ldr	sl, [r3, #32]
   2a4c8:	ldr	r3, [r0, #4]
   2a4cc:	ldr	r0, [r2]
   2a4d0:	ldr	r8, [r3, #4]
   2a4d4:	bl	2a2c0 <fputs@plt+0x19178>
   2a4d8:	mov	r6, r0
   2a4dc:	ldr	r0, [r5, #4]
   2a4e0:	bl	2a2c0 <fputs@plt+0x19178>
   2a4e4:	mov	r7, r0
   2a4e8:	ldr	r0, [r5]
   2a4ec:	bl	2a228 <fputs@plt+0x190e0>
   2a4f0:	ldr	r3, [sl, #124]	; 0x7c
   2a4f4:	cmp	r3, r0
   2a4f8:	mvnlt	r2, #0
   2a4fc:	ldrlt	r1, [pc, #128]	; 2a584 <fputs@plt+0x1943c>
   2a500:	blt	2a53c <fputs@plt+0x193f4>
   2a504:	cmp	r9, #3
   2a508:	ldrbne	r3, [r8, #2]
   2a50c:	bne	2a558 <fputs@plt+0x19410>
   2a510:	ldr	r0, [r5, #8]
   2a514:	bl	2a2c0 <fputs@plt+0x19178>
   2a518:	cmp	r0, #0
   2a51c:	str	r0, [sp, #4]
   2a520:	beq	2a544 <fputs@plt+0x193fc>
   2a524:	mvn	r1, #0
   2a528:	bl	12df4 <fputs@plt+0x1cac>
   2a52c:	cmp	r0, #1
   2a530:	beq	2a54c <fputs@plt+0x19404>
   2a534:	ldr	r1, [pc, #76]	; 2a588 <fputs@plt+0x19440>
   2a538:	mvn	r2, #0
   2a53c:	mov	r0, r4
   2a540:	bl	25e58 <fputs@plt+0x14d10>
   2a544:	add	sp, sp, #8
   2a548:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a54c:	add	r0, sp, #4
   2a550:	bl	12d64 <fputs@plt+0x1c1c>
   2a554:	mov	r3, r0
   2a558:	cmp	r7, #0
   2a55c:	cmpne	r6, #0
   2a560:	beq	2a544 <fputs@plt+0x193fc>
   2a564:	mov	r1, r7
   2a568:	mov	r2, r8
   2a56c:	mov	r0, r6
   2a570:	bl	15c44 <fputs@plt+0x4afc>
   2a574:	mov	r1, r0
   2a578:	mov	r0, r4
   2a57c:	bl	24158 <fputs@plt+0x13010>
   2a580:	b	2a544 <fputs@plt+0x193fc>
   2a584:	andeq	r6, r7, r3, ror #7
   2a588:	andeq	r6, r7, r4, lsl #8
   2a58c:	push	{r4, r5, r6, lr}
   2a590:	mov	r5, r0
   2a594:	bl	1cb10 <fputs@plt+0xb9c8>
   2a598:	bl	2a2c0 <fputs@plt+0x19178>
   2a59c:	mov	r4, r0
   2a5a0:	mov	r0, r5
   2a5a4:	bl	1caf0 <fputs@plt+0xb9a8>
   2a5a8:	mov	r0, r4
   2a5ac:	pop	{r4, r5, r6, pc}
   2a5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a5b4:	mov	r8, r0
   2a5b8:	mov	r9, r2
   2a5bc:	mov	r0, r3
   2a5c0:	mov	r2, #48	; 0x30
   2a5c4:	mov	r4, r3
   2a5c8:	vpush	{d8-d9}
   2a5cc:	sub	sp, sp, #132	; 0x84
   2a5d0:	str	r1, [sp, #28]
   2a5d4:	mov	r1, #0
   2a5d8:	bl	10f20 <memset@plt>
   2a5dc:	ldr	r3, [sp, #28]
   2a5e0:	cmp	r3, #0
   2a5e4:	bne	2a600 <fputs@plt+0x194b8>
   2a5e8:	mov	r1, r4
   2a5ec:	mov	r0, r8
   2a5f0:	bl	182dc <fputs@plt+0x7194>
   2a5f4:	add	sp, sp, #132	; 0x84
   2a5f8:	vpop	{d8-d9}
   2a5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a600:	ldr	r0, [r9]
   2a604:	ldr	r5, [pc, #1036]	; 2aa18 <fputs@plt+0x198d0>
   2a608:	ldrh	r3, [r0, #8]
   2a60c:	and	r3, r3, #31
   2a610:	add	r3, r5, r3
   2a614:	ldrb	r3, [r3, #3065]	; 0xbf9
   2a618:	sub	r3, r3, #1
   2a61c:	cmp	r3, #1
   2a620:	bhi	2a64c <fputs@plt+0x19504>
   2a624:	bl	19324 <fputs@plt+0x81dc>
   2a628:	vldr	d6, [pc, #968]	; 2a9f8 <fputs@plt+0x198b0>
   2a62c:	vldr	d7, [pc, #972]	; 2aa00 <fputs@plt+0x198b8>
   2a630:	vmla.f64	d7, d0, d6
   2a634:	vmov	r0, r1, d7
   2a638:	bl	6fbe8 <fputs@plt+0x5eaa0>
   2a63c:	mov	r3, #1
   2a640:	strd	r0, [r4]
   2a644:	strb	r3, [r4, #42]	; 0x2a
   2a648:	b	2a770 <fputs@plt+0x19628>
   2a64c:	bl	2a2c0 <fputs@plt+0x19178>
   2a650:	subs	r6, r0, #0
   2a654:	bne	2a660 <fputs@plt+0x19518>
   2a658:	mov	r0, #1
   2a65c:	b	2a5f4 <fputs@plt+0x194ac>
   2a660:	ldrb	r3, [r6]
   2a664:	add	sl, sp, #80	; 0x50
   2a668:	add	r2, sp, #40	; 0x28
   2a66c:	ldr	r1, [pc, #936]	; 2aa1c <fputs@plt+0x198d4>
   2a670:	str	sl, [sp]
   2a674:	cmp	r3, #45	; 0x2d
   2a678:	add	r3, sp, #48	; 0x30
   2a67c:	addeq	r7, r6, #1
   2a680:	movne	r7, r6
   2a684:	mov	r0, r7
   2a688:	moveq	fp, #1
   2a68c:	movne	fp, #0
   2a690:	bl	1738c <fputs@plt+0x6244>
   2a694:	cmp	r0, #3
   2a698:	beq	2a6dc <fputs@plt+0x19594>
   2a69c:	mov	r1, r4
   2a6a0:	mov	r0, r6
   2a6a4:	bl	1746c <fputs@plt+0x6324>
   2a6a8:	cmp	r0, #0
   2a6ac:	beq	2a770 <fputs@plt+0x19628>
   2a6b0:	ldr	r1, [pc, #872]	; 2aa20 <fputs@plt+0x198d8>
   2a6b4:	mov	r0, r6
   2a6b8:	bl	12f2c <fputs@plt+0x1de4>
   2a6bc:	cmp	r0, #0
   2a6c0:	bne	2a78c <fputs@plt+0x19644>
   2a6c4:	mov	r1, r4
   2a6c8:	mov	r0, r8
   2a6cc:	bl	182dc <fputs@plt+0x7194>
   2a6d0:	cmp	r0, #0
   2a6d4:	bne	2a658 <fputs@plt+0x19510>
   2a6d8:	b	2a770 <fputs@plt+0x19628>
   2a6dc:	add	r7, r7, #10
   2a6e0:	mov	r3, r7
   2a6e4:	ldrb	r1, [r7], #1
   2a6e8:	add	r2, r5, r1
   2a6ec:	ldrb	r2, [r2, #320]	; 0x140
   2a6f0:	cmp	r1, #84	; 0x54
   2a6f4:	orreq	r2, r2, #1
   2a6f8:	tst	r2, #1
   2a6fc:	bne	2a6e0 <fputs@plt+0x19598>
   2a700:	mov	r1, r4
   2a704:	mov	r0, r3
   2a708:	str	r3, [sp, #8]
   2a70c:	bl	1746c <fputs@plt+0x6324>
   2a710:	cmp	r0, #0
   2a714:	beq	2a72c <fputs@plt+0x195e4>
   2a718:	ldr	r3, [sp, #8]
   2a71c:	ldrb	r3, [r3]
   2a720:	cmp	r3, #0
   2a724:	bne	2a69c <fputs@plt+0x19554>
   2a728:	strb	r3, [r4, #41]	; 0x29
   2a72c:	mov	r3, #0
   2a730:	cmp	fp, #0
   2a734:	strb	r3, [r4, #42]	; 0x2a
   2a738:	mov	r3, #1
   2a73c:	strb	r3, [r4, #40]	; 0x28
   2a740:	ldr	r3, [sp, #40]	; 0x28
   2a744:	rsbne	r3, r3, #0
   2a748:	str	r3, [r4, #8]
   2a74c:	ldr	r3, [sp, #48]	; 0x30
   2a750:	str	r3, [r4, #12]
   2a754:	ldr	r3, [sp, #80]	; 0x50
   2a758:	str	r3, [r4, #16]
   2a75c:	ldrb	r3, [r4, #43]	; 0x2b
   2a760:	cmp	r3, #0
   2a764:	beq	2a770 <fputs@plt+0x19628>
   2a768:	mov	r0, r4
   2a76c:	bl	17fe0 <fputs@plt+0x6e98>
   2a770:	mov	r7, #1
   2a774:	mvn	fp, #0
   2a778:	ldr	r3, [sp, #28]
   2a77c:	cmp	r7, r3
   2a780:	blt	2a7c4 <fputs@plt+0x1967c>
   2a784:	mov	r0, #0
   2a788:	b	2a5f4 <fputs@plt+0x194ac>
   2a78c:	mov	r0, r6
   2a790:	bl	16878 <fputs@plt+0x5730>
   2a794:	mov	r2, r0
   2a798:	mov	r3, #1
   2a79c:	mov	r1, sl
   2a7a0:	mov	r0, r6
   2a7a4:	bl	12f6c <fputs@plt+0x1e24>
   2a7a8:	cmp	r0, #0
   2a7ac:	beq	2a658 <fputs@plt+0x19510>
   2a7b0:	vldr	d6, [pc, #576]	; 2a9f8 <fputs@plt+0x198b0>
   2a7b4:	vldr	d7, [pc, #580]	; 2aa00 <fputs@plt+0x198b8>
   2a7b8:	vldr	d5, [sp, #80]	; 0x50
   2a7bc:	vmla.f64	d7, d5, d6
   2a7c0:	b	2a634 <fputs@plt+0x194ec>
   2a7c4:	ldr	r0, [r9, r7, lsl #2]
   2a7c8:	bl	2a2c0 <fputs@plt+0x19178>
   2a7cc:	cmp	r0, #0
   2a7d0:	beq	2a658 <fputs@plt+0x19510>
   2a7d4:	mov	r3, #1
   2a7d8:	add	r6, sp, #48	; 0x30
   2a7dc:	mov	r1, r6
   2a7e0:	mov	sl, r6
   2a7e4:	str	r3, [sp, #36]	; 0x24
   2a7e8:	mov	r3, #0
   2a7ec:	ldrb	r2, [r0, r3]
   2a7f0:	cmp	r2, #0
   2a7f4:	beq	2a810 <fputs@plt+0x196c8>
   2a7f8:	add	r2, r5, r2
   2a7fc:	add	r3, r3, #1
   2a800:	ldrb	r2, [r2, #64]	; 0x40
   2a804:	cmp	r3, #29
   2a808:	strb	r2, [r1], #1
   2a80c:	bne	2a7ec <fputs@plt+0x196a4>
   2a810:	add	r2, sp, #128	; 0x80
   2a814:	add	r3, r2, r3
   2a818:	mov	r2, #0
   2a81c:	strb	r2, [r3, #-80]	; 0xffffffb0
   2a820:	ldrb	r3, [sp, #48]	; 0x30
   2a824:	cmp	r3, #57	; 0x39
   2a828:	bhi	2a84c <fputs@plt+0x19704>
   2a82c:	cmp	r3, #48	; 0x30
   2a830:	bcs	2a844 <fputs@plt+0x196fc>
   2a834:	cmp	r3, #43	; 0x2b
   2a838:	beq	2a844 <fputs@plt+0x196fc>
   2a83c:	cmp	r3, #45	; 0x2d
   2a840:	bne	2a860 <fputs@plt+0x19718>
   2a844:	mov	r2, #1
   2a848:	b	2ac08 <fputs@plt+0x19ac0>
   2a84c:	cmp	r3, #115	; 0x73
   2a850:	beq	2ab60 <fputs@plt+0x19a18>
   2a854:	bhi	2a874 <fputs@plt+0x1972c>
   2a858:	cmp	r3, #108	; 0x6c
   2a85c:	beq	2a9ac <fputs@plt+0x19864>
   2a860:	ldr	r3, [sp, #36]	; 0x24
   2a864:	cmp	r3, #0
   2a868:	bne	2a658 <fputs@plt+0x19510>
   2a86c:	add	r7, r7, #1
   2a870:	b	2a778 <fputs@plt+0x19630>
   2a874:	cmp	r3, #117	; 0x75
   2a878:	beq	2aa58 <fputs@plt+0x19910>
   2a87c:	cmp	r3, #119	; 0x77
   2a880:	bne	2a860 <fputs@plt+0x19718>
   2a884:	mov	r0, r6
   2a888:	mov	r2, #8
   2a88c:	ldr	r1, [pc, #400]	; 2aa24 <fputs@plt+0x198dc>
   2a890:	bl	110d0 <strncmp@plt>
   2a894:	subs	r6, r0, #0
   2a898:	bne	2a860 <fputs@plt+0x19718>
   2a89c:	add	r0, sp, #56	; 0x38
   2a8a0:	bl	16878 <fputs@plt+0x5730>
   2a8a4:	mov	r2, r0
   2a8a8:	mov	r3, #1
   2a8ac:	add	r1, sp, #40	; 0x28
   2a8b0:	add	r0, sp, #56	; 0x38
   2a8b4:	bl	12f6c <fputs@plt+0x1e24>
   2a8b8:	cmp	r0, #0
   2a8bc:	beq	2a860 <fputs@plt+0x19718>
   2a8c0:	vldr	d7, [sp, #40]	; 0x28
   2a8c4:	vcvt.s32.f64	s16, d7
   2a8c8:	vcvt.f64.s32	d6, s16
   2a8cc:	vmov	r2, s16
   2a8d0:	vcmp.f64	d6, d7
   2a8d4:	vmrs	APSR_nzcv, fpscr
   2a8d8:	moveq	r3, #1
   2a8dc:	movne	r3, #0
   2a8e0:	cmp	r2, #0
   2a8e4:	movlt	r3, #0
   2a8e8:	andge	r3, r3, #1
   2a8ec:	cmp	r3, #0
   2a8f0:	beq	2a860 <fputs@plt+0x19718>
   2a8f4:	vldr	d6, [pc, #268]	; 2aa08 <fputs@plt+0x198c0>
   2a8f8:	vcmpe.f64	d7, d6
   2a8fc:	vmrs	APSR_nzcv, fpscr
   2a900:	bpl	2a860 <fputs@plt+0x19718>
   2a904:	mov	r0, r4
   2a908:	bl	1d064 <fputs@plt+0xbf1c>
   2a90c:	mov	r0, r4
   2a910:	strh	r6, [r4, #42]	; 0x2a
   2a914:	bl	17e78 <fputs@plt+0x6d30>
   2a918:	ldr	r1, [pc, #264]	; 2aa28 <fputs@plt+0x198e0>
   2a91c:	ldm	r4, {r6, sl}
   2a920:	add	r3, pc, #232	; 0xe8
   2a924:	ldrd	r2, [r3]
   2a928:	adds	r0, r6, r1
   2a92c:	adc	r1, sl, #0
   2a930:	bl	6fac8 <fputs@plt+0x5e980>
   2a934:	mov	r2, #7
   2a938:	mov	r3, #0
   2a93c:	bl	6fac8 <fputs@plt+0x5e980>
   2a940:	vmov	r0, s16
   2a944:	strd	r2, [sp, #8]
   2a948:	asr	r1, r0, #31
   2a94c:	cmp	r0, r2
   2a950:	sbcs	r3, r1, r3
   2a954:	bge	2a970 <fputs@plt+0x19828>
   2a958:	ldr	r3, [sp, #8]
   2a95c:	subs	r3, r3, #7
   2a960:	str	r3, [sp, #8]
   2a964:	ldr	r3, [sp, #12]
   2a968:	sbc	r3, r3, #0
   2a96c:	str	r3, [sp, #12]
   2a970:	ldr	r3, [sp, #8]
   2a974:	subs	r2, r0, r3
   2a978:	ldr	r0, [pc, #172]	; 2aa2c <fputs@plt+0x198e4>
   2a97c:	ldr	r3, [sp, #12]
   2a980:	sbc	ip, r1, r3
   2a984:	umull	r2, r3, r2, r0
   2a988:	mov	r1, #0
   2a98c:	strh	r1, [r4, #40]	; 0x28
   2a990:	mla	r3, r0, ip, r3
   2a994:	adds	r6, r2, r6
   2a998:	strb	r1, [r4, #43]	; 0x2b
   2a99c:	adc	sl, r3, sl
   2a9a0:	stm	r4, {r6, sl}
   2a9a4:	str	r1, [sp, #36]	; 0x24
   2a9a8:	b	2a860 <fputs@plt+0x19718>
   2a9ac:	mov	r0, r6
   2a9b0:	ldr	r1, [pc, #120]	; 2aa30 <fputs@plt+0x198e8>
   2a9b4:	bl	11124 <strcmp@plt>
   2a9b8:	subs	r6, r0, #0
   2a9bc:	bne	2a860 <fputs@plt+0x19718>
   2a9c0:	mov	r0, r4
   2a9c4:	bl	17fe0 <fputs@plt+0x6e98>
   2a9c8:	add	r2, sp, #36	; 0x24
   2a9cc:	mov	r1, r8
   2a9d0:	mov	r0, r4
   2a9d4:	bl	25e80 <fputs@plt+0x14d38>
   2a9d8:	ldr	r3, [r4]
   2a9dc:	strh	r6, [r4, #40]	; 0x28
   2a9e0:	ldr	r2, [r4, #4]
   2a9e4:	strb	r6, [r4, #43]	; 0x2b
   2a9e8:	adds	r0, r3, r0
   2a9ec:	adc	r1, r2, r1
   2a9f0:	strd	r0, [r4]
   2a9f4:	b	2a860 <fputs@plt+0x19718>
   2a9f8:	andeq	r0, r0, r0
   2a9fc:	orrsmi	r9, r4, r0, ror r9
   2aa00:	andeq	r0, r0, r0
   2aa04:	svccc	0x00e00000
   2aa08:	andeq	r0, r0, r0
   2aa0c:	andsmi	r0, ip, r0
   2aa10:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2aa14:	andeq	r0, r0, r0
   2aa18:			; <UNDEFINED> instruction: 0x00072ab0
   2aa1c:	andeq	r6, r7, r1, lsr r4
   2aa20:	andeq	r6, r7, sp, lsr r4
   2aa24:	andeq	r6, r7, r9, asr r4
   2aa28:	ldreq	r8, [r9, r0, lsl #20]!
   2aa2c:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2aa30:	andeq	r6, r7, r1, asr #8
   2aa34:	andeq	r6, r7, fp, asr #8
   2aa38:	andeq	r5, r1, r0, lsl #3
   2aa3c:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   2aa40:	andeq	r6, r7, r5, asr r4
   2aa44:	andeq	r6, r7, r2, ror #8
   2aa48:	andeq	r6, r7, ip, ror #8
   2aa4c:	andeq	r6, r7, r2, ror r4
   2aa50:	andeq	r9, r7, ip, asr #18
   2aa54:	stc2l	2, cr13, [ip, #-0]
   2aa58:	ldr	r1, [pc, #-44]	; 2aa34 <fputs@plt+0x198ec>
   2aa5c:	mov	r0, r6
   2aa60:	bl	11124 <strcmp@plt>
   2aa64:	subs	sl, r0, #0
   2aa68:	bne	2aac0 <fputs@plt+0x19978>
   2aa6c:	ldrb	r3, [r4, #42]	; 0x2a
   2aa70:	cmp	r3, #0
   2aa74:	beq	2aac0 <fputs@plt+0x19978>
   2aa78:	ldr	ip, [r4]
   2aa7c:	movw	r0, #43200	; 0xa8c0
   2aa80:	mov	r3, #0
   2aa84:	ldr	r1, [r4, #4]
   2aa88:	ldr	r2, [pc, #-88]	; 2aa38 <fputs@plt+0x198f0>
   2aa8c:	adds	r0, r0, ip
   2aa90:	mov	ip, #0
   2aa94:	adc	r1, ip, r1
   2aa98:	bl	6fac8 <fputs@plt+0x5e980>
   2aa9c:	ldr	r3, [pc, #-104]	; 2aa3c <fputs@plt+0x198f4>
   2aaa0:	strh	sl, [r4, #40]	; 0x28
   2aaa4:	strb	sl, [r4, #43]	; 0x2b
   2aaa8:	adds	r0, r0, r3
   2aaac:	movw	r3, #49096	; 0xbfc8
   2aab0:	adc	r1, r1, r3
   2aab4:	strd	r0, [r4]
   2aab8:	str	sl, [sp, #36]	; 0x24
   2aabc:	b	2a860 <fputs@plt+0x19718>
   2aac0:	ldr	r1, [pc, #-136]	; 2aa40 <fputs@plt+0x198f8>
   2aac4:	mov	r0, r6
   2aac8:	bl	11124 <strcmp@plt>
   2aacc:	cmp	r0, #0
   2aad0:	bne	2a860 <fputs@plt+0x19718>
   2aad4:	ldrb	r3, [r4, #44]	; 0x2c
   2aad8:	cmp	r3, #0
   2aadc:	bne	2abf8 <fputs@plt+0x19ab0>
   2aae0:	mov	r0, r4
   2aae4:	bl	17fe0 <fputs@plt+0x6e98>
   2aae8:	add	r2, sp, #36	; 0x24
   2aaec:	mov	r1, r8
   2aaf0:	mov	r0, r4
   2aaf4:	bl	25e80 <fputs@plt+0x14d38>
   2aaf8:	ldr	r2, [sp, #36]	; 0x24
   2aafc:	mov	r6, r0
   2ab00:	mov	sl, r1
   2ab04:	cmp	r2, #0
   2ab08:	bne	2ab54 <fputs@plt+0x19a0c>
   2ab0c:	ldr	r3, [r4]
   2ab10:	mov	r0, r4
   2ab14:	strh	r2, [r4, #40]	; 0x28
   2ab18:	ldr	r1, [r4, #4]
   2ab1c:	strb	r2, [r4, #43]	; 0x2b
   2ab20:	add	r2, sp, #36	; 0x24
   2ab24:	subs	r3, r3, r6
   2ab28:	sbc	r1, r1, sl
   2ab2c:	str	r3, [r4]
   2ab30:	str	r1, [r4, #4]
   2ab34:	mov	r1, r8
   2ab38:	bl	25e80 <fputs@plt+0x14d38>
   2ab3c:	subs	r0, r6, r0
   2ab40:	sbc	r1, sl, r1
   2ab44:	ldm	r4, {r6, sl}
   2ab48:	adds	r6, r6, r0
   2ab4c:	adc	sl, sl, r1
   2ab50:	stm	r4, {r6, sl}
   2ab54:	mov	r3, #1
   2ab58:	strb	r3, [r4, #44]	; 0x2c
   2ab5c:	b	2a860 <fputs@plt+0x19718>
   2ab60:	mov	r2, #9
   2ab64:	ldr	r1, [pc, #-296]	; 2aa44 <fputs@plt+0x198fc>
   2ab68:	mov	r0, r6
   2ab6c:	bl	110d0 <strncmp@plt>
   2ab70:	subs	sl, r0, #0
   2ab74:	bne	2a860 <fputs@plt+0x19718>
   2ab78:	mov	r0, r4
   2ab7c:	mov	r6, #1
   2ab80:	bl	17ff0 <fputs@plt+0x6ea8>
   2ab84:	mov	r2, #0
   2ab88:	mov	r3, #0
   2ab8c:	ldr	r1, [pc, #-332]	; 2aa48 <fputs@plt+0x19900>
   2ab90:	add	r0, sp, #57	; 0x39
   2ab94:	str	sl, [r4, #20]
   2ab98:	str	sl, [r4, #24]
   2ab9c:	strd	r2, [r4, #32]
   2aba0:	strb	r6, [r4, #41]	; 0x29
   2aba4:	strh	sl, [r4, #42]	; 0x2a
   2aba8:	bl	11124 <strcmp@plt>
   2abac:	cmp	r0, #0
   2abb0:	streq	r6, [r4, #16]
   2abb4:	streq	r0, [sp, #36]	; 0x24
   2abb8:	beq	2a860 <fputs@plt+0x19718>
   2abbc:	ldr	r1, [pc, #-376]	; 2aa4c <fputs@plt+0x19904>
   2abc0:	add	r0, sp, #57	; 0x39
   2abc4:	bl	11124 <strcmp@plt>
   2abc8:	subs	sl, r0, #0
   2abcc:	bne	2abe4 <fputs@plt+0x19a9c>
   2abd0:	mov	r0, r4
   2abd4:	bl	17ff0 <fputs@plt+0x6ea8>
   2abd8:	str	r6, [r4, #12]
   2abdc:	str	r6, [r4, #16]
   2abe0:	b	2aab8 <fputs@plt+0x19970>
   2abe4:	ldr	r1, [pc, #-412]	; 2aa50 <fputs@plt+0x19908>
   2abe8:	add	r0, sp, #57	; 0x39
   2abec:	bl	11124 <strcmp@plt>
   2abf0:	cmp	r0, #0
   2abf4:	bne	2a860 <fputs@plt+0x19718>
   2abf8:	mov	r3, #0
   2abfc:	str	r3, [sp, #36]	; 0x24
   2ac00:	b	2a860 <fputs@plt+0x19718>
   2ac04:	add	r2, r2, #1
   2ac08:	ldrb	r3, [r6, #1]!
   2ac0c:	cmp	r3, #0
   2ac10:	cmpne	r3, #58	; 0x3a
   2ac14:	beq	2ac28 <fputs@plt+0x19ae0>
   2ac18:	add	r3, r5, r3
   2ac1c:	ldrb	r3, [r3, #320]	; 0x140
   2ac20:	tst	r3, #1
   2ac24:	beq	2ac04 <fputs@plt+0x19abc>
   2ac28:	mov	r3, #1
   2ac2c:	add	r1, sp, #40	; 0x28
   2ac30:	mov	r0, sl
   2ac34:	bl	12f6c <fputs@plt+0x1e24>
   2ac38:	cmp	r0, #0
   2ac3c:	moveq	r3, #1
   2ac40:	beq	2abfc <fputs@plt+0x19ab4>
   2ac44:	ldrb	r3, [r6]
   2ac48:	cmp	r3, #58	; 0x3a
   2ac4c:	bne	2ad38 <fputs@plt+0x19bf0>
   2ac50:	ldrb	r3, [sp, #48]	; 0x30
   2ac54:	mov	r2, #48	; 0x30
   2ac58:	mov	r1, #0
   2ac5c:	add	r0, sp, #80	; 0x50
   2ac60:	add	r3, r5, r3
   2ac64:	ldrb	r3, [r3, #320]	; 0x140
   2ac68:	tst	r3, #4
   2ac6c:	addeq	sl, sp, #49	; 0x31
   2ac70:	bl	10f20 <memset@plt>
   2ac74:	add	r1, sp, #80	; 0x50
   2ac78:	mov	r0, sl
   2ac7c:	bl	1746c <fputs@plt+0x6324>
   2ac80:	cmp	r0, #0
   2ac84:	bne	2a860 <fputs@plt+0x19718>
   2ac88:	add	r0, sp, #80	; 0x50
   2ac8c:	bl	17fe0 <fputs@plt+0x6e98>
   2ac90:	ldr	r3, [pc, #-580]	; 2aa54 <fputs@plt+0x1990c>
   2ac94:	ldr	r6, [sp, #80]	; 0x50
   2ac98:	ldr	sl, [sp, #84]	; 0x54
   2ac9c:	adds	r6, r6, r3
   2aca0:	add	r3, pc, #712	; 0x2c8
   2aca4:	ldrd	r2, [r3]
   2aca8:	mov	r0, r6
   2acac:	adc	sl, sl, fp
   2acb0:	mov	r1, sl
   2acb4:	bl	6fac8 <fputs@plt+0x5e980>
   2acb8:	ldr	r2, [pc, #760]	; 2afb8 <fputs@plt+0x19e70>
   2acbc:	rsb	r3, r0, #0
   2acc0:	mla	r3, r2, r1, r3
   2acc4:	umull	r0, r1, r0, r2
   2acc8:	add	r1, r3, r1
   2accc:	adds	r3, r0, r6
   2acd0:	str	r3, [sp, #16]
   2acd4:	adc	r3, r1, sl
   2acd8:	str	r3, [sp, #20]
   2acdc:	ldrd	r2, [sp, #16]
   2ace0:	strd	r2, [sp, #80]	; 0x50
   2ace4:	ldrb	r3, [sp, #48]	; 0x30
   2ace8:	cmp	r3, #45	; 0x2d
   2acec:	bne	2ad00 <fputs@plt+0x19bb8>
   2acf0:	ldrd	r2, [sp, #16]
   2acf4:	rsbs	r2, r2, #0
   2acf8:	rsc	r3, r3, #0
   2acfc:	strd	r2, [sp, #80]	; 0x50
   2ad00:	mov	r0, r4
   2ad04:	bl	17fe0 <fputs@plt+0x6e98>
   2ad08:	ldr	r3, [r4]
   2ad0c:	mov	r1, #0
   2ad10:	ldr	r0, [sp, #80]	; 0x50
   2ad14:	strh	r1, [r4, #40]	; 0x28
   2ad18:	ldr	r2, [r4, #4]
   2ad1c:	strb	r1, [r4, #43]	; 0x2b
   2ad20:	adds	r3, r3, r0
   2ad24:	ldr	r0, [sp, #84]	; 0x54
   2ad28:	str	r3, [r4]
   2ad2c:	adc	r2, r2, r0
   2ad30:	str	r2, [r4, #4]
   2ad34:	b	2a9a4 <fputs@plt+0x1985c>
   2ad38:	mov	sl, r6
   2ad3c:	ldrb	r3, [r6], #1
   2ad40:	add	r3, r5, r3
   2ad44:	ldrb	r3, [r3, #320]	; 0x140
   2ad48:	ands	r3, r3, #1
   2ad4c:	bne	2ad38 <fputs@plt+0x19bf0>
   2ad50:	mov	r0, sl
   2ad54:	str	r3, [sp, #8]
   2ad58:	bl	16878 <fputs@plt+0x5730>
   2ad5c:	sub	r2, r0, #3
   2ad60:	mov	r6, r0
   2ad64:	cmp	r2, #7
   2ad68:	bhi	2a860 <fputs@plt+0x19718>
   2ad6c:	sub	r2, r0, #1
   2ad70:	ldr	r3, [sp, #8]
   2ad74:	mov	r0, r4
   2ad78:	ldrb	r1, [sl, r2]
   2ad7c:	vldr	d9, [pc, #500]	; 2af78 <fputs@plt+0x19e30>
   2ad80:	cmp	r1, #115	; 0x73
   2ad84:	moveq	r6, r2
   2ad88:	strbeq	r3, [sl, r2]
   2ad8c:	bl	17fe0 <fputs@plt+0x6e98>
   2ad90:	vldr	d8, [sp, #40]	; 0x28
   2ad94:	mov	r3, #0
   2ad98:	vldr	d7, [pc, #480]	; 2af80 <fputs@plt+0x19e38>
   2ad9c:	str	r3, [sp, #36]	; 0x24
   2ada0:	vcmpe.f64	d8, #0.0
   2ada4:	vmrs	APSR_nzcv, fpscr
   2ada8:	vmovpl.f64	d9, d7
   2adac:	cmp	r6, #3
   2adb0:	bne	2add0 <fputs@plt+0x19c88>
   2adb4:	ldr	r1, [pc, #512]	; 2afbc <fputs@plt+0x19e74>
   2adb8:	mov	r0, sl
   2adbc:	bl	11124 <strcmp@plt>
   2adc0:	cmp	r0, #0
   2adc4:	bne	2ae58 <fputs@plt+0x19d10>
   2adc8:	vldr	d7, [pc, #440]	; 2af88 <fputs@plt+0x19e40>
   2adcc:	b	2adf0 <fputs@plt+0x19ca8>
   2add0:	cmp	r6, #4
   2add4:	bne	2ae20 <fputs@plt+0x19cd8>
   2add8:	ldr	r1, [pc, #480]	; 2afc0 <fputs@plt+0x19e78>
   2addc:	mov	r0, sl
   2ade0:	bl	11124 <strcmp@plt>
   2ade4:	cmp	r0, #0
   2ade8:	bne	2af0c <fputs@plt+0x19dc4>
   2adec:	vldr	d7, [pc, #412]	; 2af90 <fputs@plt+0x19e48>
   2adf0:	vmla.f64	d9, d8, d7
   2adf4:	vmov	r0, r1, d9
   2adf8:	bl	6fbe8 <fputs@plt+0x5eaa0>
   2adfc:	ldr	r3, [r4]
   2ae00:	ldr	r2, [r4, #4]
   2ae04:	adds	r0, r3, r0
   2ae08:	adc	r1, r2, r1
   2ae0c:	strd	r0, [r4]
   2ae10:	mov	r3, #0
   2ae14:	strh	r3, [r4, #40]	; 0x28
   2ae18:	strb	r3, [r4, #43]	; 0x2b
   2ae1c:	b	2a860 <fputs@plt+0x19718>
   2ae20:	cmp	r6, #6
   2ae24:	bne	2ae64 <fputs@plt+0x19d1c>
   2ae28:	ldr	r1, [pc, #404]	; 2afc4 <fputs@plt+0x19e7c>
   2ae2c:	mov	r0, sl
   2ae30:	bl	11124 <strcmp@plt>
   2ae34:	cmp	r0, #0
   2ae38:	vldreq	d7, [pc, #344]	; 2af98 <fputs@plt+0x19e50>
   2ae3c:	beq	2adf0 <fputs@plt+0x19ca8>
   2ae40:	mov	r0, sl
   2ae44:	ldr	r1, [pc, #380]	; 2afc8 <fputs@plt+0x19e80>
   2ae48:	bl	11124 <strcmp@plt>
   2ae4c:	cmp	r0, #0
   2ae50:	vldreq	d7, [pc, #328]	; 2afa0 <fputs@plt+0x19e58>
   2ae54:	beq	2adf0 <fputs@plt+0x19ca8>
   2ae58:	mov	r3, #1
   2ae5c:	str	r3, [sp, #36]	; 0x24
   2ae60:	b	2ae10 <fputs@plt+0x19cc8>
   2ae64:	cmp	r6, #5
   2ae68:	bne	2ae58 <fputs@plt+0x19d10>
   2ae6c:	ldr	r1, [pc, #344]	; 2afcc <fputs@plt+0x19e84>
   2ae70:	mov	r0, sl
   2ae74:	bl	11124 <strcmp@plt>
   2ae78:	cmp	r0, #0
   2ae7c:	bne	2ae58 <fputs@plt+0x19d10>
   2ae80:	mov	r0, r4
   2ae84:	bl	1d064 <fputs@plt+0xbf1c>
   2ae88:	vldr	d7, [sp, #40]	; 0x28
   2ae8c:	mov	r0, r4
   2ae90:	ldr	r1, [r4, #12]
   2ae94:	vcvt.s32.f64	s15, d7
   2ae98:	vmov	r3, s15
   2ae9c:	add	r1, r3, r1
   2aea0:	mov	r3, #12
   2aea4:	cmp	r1, #0
   2aea8:	subgt	r2, r1, #1
   2aeac:	suble	r2, r1, #12
   2aeb0:	udivgt	r3, r2, r3
   2aeb4:	sdivle	r3, r2, r3
   2aeb8:	ldr	r2, [r4, #8]
   2aebc:	add	r2, r2, r3
   2aec0:	str	r2, [r4, #8]
   2aec4:	mvn	r2, #11
   2aec8:	mla	r3, r2, r3, r1
   2aecc:	str	r3, [r4, #12]
   2aed0:	mov	r3, #0
   2aed4:	strb	r3, [r4, #42]	; 0x2a
   2aed8:	bl	17e78 <fputs@plt+0x6d30>
   2aedc:	vldr	d7, [sp, #40]	; 0x28
   2aee0:	vcvt.s32.f64	s12, d7
   2aee4:	vcvt.f64.s32	d6, s12
   2aee8:	vcmp.f64	d7, d6
   2aeec:	vmrs	APSR_nzcv, fpscr
   2aef0:	beq	2ae10 <fputs@plt+0x19cc8>
   2aef4:	vsub.f64	d7, d7, d6
   2aef8:	vldr	d6, [pc, #168]	; 2afa8 <fputs@plt+0x19e60>
   2aefc:	vmul.f64	d7, d7, d6
   2af00:	vldr	d6, [pc, #128]	; 2af88 <fputs@plt+0x19e40>
   2af04:	vmla.f64	d9, d7, d6
   2af08:	b	2adf4 <fputs@plt+0x19cac>
   2af0c:	ldr	r1, [pc, #188]	; 2afd0 <fputs@plt+0x19e88>
   2af10:	mov	r0, sl
   2af14:	bl	11124 <strcmp@plt>
   2af18:	subs	r6, r0, #0
   2af1c:	bne	2ae58 <fputs@plt+0x19d10>
   2af20:	vcvt.s32.f64	s16, d8
   2af24:	mov	r0, r4
   2af28:	bl	1d064 <fputs@plt+0xbf1c>
   2af2c:	ldr	r3, [r4, #8]
   2af30:	mov	r0, r4
   2af34:	strb	r6, [r4, #42]	; 0x2a
   2af38:	vmov	r2, s16
   2af3c:	add	r3, r3, r2
   2af40:	str	r3, [r4, #8]
   2af44:	bl	17e78 <fputs@plt+0x6d30>
   2af48:	vcvt.f64.s32	d8, s16
   2af4c:	vldr	d7, [sp, #40]	; 0x28
   2af50:	vcmp.f64	d8, d7
   2af54:	vmrs	APSR_nzcv, fpscr
   2af58:	beq	2ae10 <fputs@plt+0x19cc8>
   2af5c:	vsub.f64	d8, d7, d8
   2af60:	vldr	d7, [pc, #72]	; 2afb0 <fputs@plt+0x19e68>
   2af64:	vmul.f64	d8, d8, d7
   2af68:	b	2adc8 <fputs@plt+0x19c80>
   2af6c:	nop	{0}
   2af70:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   2af7c:	svclt	0x00e00000
   2af80:	andeq	r0, r0, r0
   2af84:	svccc	0x00e00000
   2af88:	andeq	r0, r0, r0
   2af8c:	orrsmi	r9, r4, r0, ror r9
   2af90:	andeq	r0, r0, r0
   2af94:	cmpmi	fp, r0, asr #14
   2af98:	andeq	r0, r0, r0
   2af9c:	rscmi	r4, sp, r0, lsl #24
   2afa0:	andeq	r0, r0, r0
   2afa4:	addmi	r4, pc, r0
   2afa8:	andeq	r0, r0, r0
   2afac:	eorsmi	r0, lr, r0
   2afb0:	andeq	r0, r0, r0
   2afb4:	rsbsmi	sp, r6, r0
   2afb8:	blx	ff693fc0 <stderr@@GLIBC_2.4+0xff608258>
   2afbc:	andeq	r9, r7, ip, asr #18
   2afc0:	andeq	r6, r7, r7, ror r4
   2afc4:	andeq	r6, r7, ip, ror r4
   2afc8:	andeq	r6, r7, r3, lsl #9
   2afcc:	andeq	r6, r7, ip, ror #8
   2afd0:	andeq	r6, r7, r2, ror r4
   2afd4:	push	{r4, lr}
   2afd8:	sub	sp, sp, #48	; 0x30
   2afdc:	mov	r4, r0
   2afe0:	mov	r3, sp
   2afe4:	bl	2a5b0 <fputs@plt+0x19468>
   2afe8:	cmp	r0, #0
   2afec:	bne	2b014 <fputs@plt+0x19ecc>
   2aff0:	mov	r0, sp
   2aff4:	bl	17fe0 <fputs@plt+0x6e98>
   2aff8:	ldrd	r0, [sp]
   2affc:	bl	6fa68 <fputs@plt+0x5e920>
   2b000:	vmov	d7, r0, r1
   2b004:	mov	r0, r4
   2b008:	vldr	d0, [pc, #16]	; 2b020 <fputs@plt+0x19ed8>
   2b00c:	vdiv.f64	d0, d7, d0
   2b010:	bl	24120 <fputs@plt+0x12fd8>
   2b014:	add	sp, sp, #48	; 0x30
   2b018:	pop	{r4, pc}
   2b01c:	nop	{0}
   2b020:	andeq	r0, r0, r0
   2b024:	orrsmi	r9, r4, r0, ror r9
   2b028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b02c:	sub	sp, sp, #36	; 0x24
   2b030:	ldr	lr, [r2, #4]
   2b034:	ldr	r3, [pc, #820]	; 2b370 <fputs@plt+0x1a228>
   2b038:	ldrh	ip, [lr, #8]
   2b03c:	and	ip, ip, #31
   2b040:	add	ip, r3, ip
   2b044:	ldrb	ip, [ip, #3065]	; 0xbf9
   2b048:	cmp	ip, #5
   2b04c:	beq	2b0d8 <fputs@plt+0x19f90>
   2b050:	cmp	r1, #3
   2b054:	bne	2b074 <fputs@plt+0x19f2c>
   2b058:	ldr	ip, [r2, #8]
   2b05c:	ldrh	ip, [ip, #8]
   2b060:	and	ip, ip, #31
   2b064:	add	ip, r3, ip
   2b068:	ldrb	ip, [ip, #3065]	; 0xbf9
   2b06c:	cmp	ip, #5
   2b070:	beq	2b0d8 <fputs@plt+0x19f90>
   2b074:	mov	r6, r2
   2b078:	ldr	r2, [r2]
   2b07c:	mov	r7, r0
   2b080:	mov	r0, lr
   2b084:	mov	sl, r1
   2b088:	ldrh	r2, [r2, #8]
   2b08c:	and	r2, r2, #31
   2b090:	add	r3, r3, r2
   2b094:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b098:	str	r3, [sp, #12]
   2b09c:	bl	240dc <fputs@plt+0x12f94>
   2b0a0:	ldr	r3, [sp, #12]
   2b0a4:	mov	r4, r0
   2b0a8:	asr	r5, r0, #31
   2b0ac:	ldr	r0, [r6]
   2b0b0:	cmp	r3, #4
   2b0b4:	bne	2b0e0 <fputs@plt+0x19f98>
   2b0b8:	bl	2a228 <fputs@plt+0x190e0>
   2b0bc:	mov	r3, r0
   2b0c0:	ldr	r0, [r6]
   2b0c4:	str	r3, [sp, #24]
   2b0c8:	bl	2a2f0 <fputs@plt+0x191a8>
   2b0cc:	subs	r1, r0, #0
   2b0d0:	ldr	r3, [sp, #24]
   2b0d4:	bne	2b140 <fputs@plt+0x19ff8>
   2b0d8:	add	sp, sp, #36	; 0x24
   2b0dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b0e0:	bl	2a2c0 <fputs@plt+0x19178>
   2b0e4:	subs	r1, r0, #0
   2b0e8:	beq	2b0d8 <fputs@plt+0x19f90>
   2b0ec:	cmp	r4, #0
   2b0f0:	sbcs	r3, r5, #0
   2b0f4:	movge	r3, #0
   2b0f8:	bge	2b140 <fputs@plt+0x19ff8>
   2b0fc:	mov	r2, r1
   2b100:	mov	r3, #0
   2b104:	b	2b134 <fputs@plt+0x19fec>
   2b108:	cmp	r0, #191	; 0xbf
   2b10c:	add	r2, r2, #1
   2b110:	bls	2b130 <fputs@plt+0x19fe8>
   2b114:	mov	ip, r2
   2b118:	mov	r2, ip
   2b11c:	add	ip, ip, #1
   2b120:	ldrb	r0, [r2]
   2b124:	and	r0, r0, #192	; 0xc0
   2b128:	cmp	r0, #128	; 0x80
   2b12c:	beq	2b118 <fputs@plt+0x19fd0>
   2b130:	add	r3, r3, #1
   2b134:	ldrb	r0, [r2]
   2b138:	cmp	r0, #0
   2b13c:	bne	2b108 <fputs@plt+0x19fc0>
   2b140:	cmp	sl, #3
   2b144:	bne	2b25c <fputs@plt+0x1a114>
   2b148:	ldr	r0, [r6, #8]
   2b14c:	str	r1, [sp, #24]
   2b150:	str	r3, [sp, #28]
   2b154:	bl	240dc <fputs@plt+0x12f94>
   2b158:	asr	fp, r0, #31
   2b15c:	cmp	r0, #0
   2b160:	mov	sl, r0
   2b164:	ldr	r1, [sp, #24]
   2b168:	sbcs	r3, fp, #0
   2b16c:	ldr	r3, [sp, #28]
   2b170:	bge	2b270 <fputs@plt+0x1a128>
   2b174:	rsbs	sl, r0, #0
   2b178:	mov	r2, #1
   2b17c:	rsc	fp, fp, #0
   2b180:	cmp	r4, #0
   2b184:	sbcs	r0, r5, #0
   2b188:	bge	2b278 <fputs@plt+0x1a130>
   2b18c:	adds	r4, r4, r3
   2b190:	adc	r5, r5, r3, asr #31
   2b194:	cmp	r4, #0
   2b198:	sbcs	r0, r5, #0
   2b19c:	bge	2b1c0 <fputs@plt+0x1a078>
   2b1a0:	adds	sl, sl, r4
   2b1a4:	mov	r4, #0
   2b1a8:	adc	fp, fp, r5
   2b1ac:	cmp	sl, #0
   2b1b0:	sbcs	r0, fp, #0
   2b1b4:	mov	r5, #0
   2b1b8:	movlt	sl, #0
   2b1bc:	movlt	fp, #0
   2b1c0:	cmp	r2, #0
   2b1c4:	beq	2b1f0 <fputs@plt+0x1a0a8>
   2b1c8:	subs	r8, r4, sl
   2b1cc:	sbc	r9, r5, fp
   2b1d0:	cmp	r8, #0
   2b1d4:	sbcs	r2, r9, #0
   2b1d8:	movlt	sl, r4
   2b1dc:	movlt	fp, r5
   2b1e0:	movlt	r4, #0
   2b1e4:	movlt	r5, #0
   2b1e8:	movge	r4, r8
   2b1ec:	movge	r5, r9
   2b1f0:	ldr	r2, [sp, #12]
   2b1f4:	cmp	r2, #4
   2b1f8:	bne	2b2d4 <fputs@plt+0x1a18c>
   2b1fc:	adds	r0, r4, sl
   2b200:	mov	r2, r3
   2b204:	asr	r3, r3, #31
   2b208:	str	r0, [sp, #16]
   2b20c:	adc	r0, r5, fp
   2b210:	str	r0, [sp, #20]
   2b214:	ldrd	r8, [sp, #16]
   2b218:	cmp	r2, r8
   2b21c:	sbcs	r0, r3, r9
   2b220:	bge	2b23c <fputs@plt+0x1a0f4>
   2b224:	subs	sl, r2, r4
   2b228:	sbc	fp, r3, r5
   2b22c:	cmp	sl, #0
   2b230:	sbcs	r3, fp, #0
   2b234:	movlt	sl, #0
   2b238:	movlt	fp, #0
   2b23c:	mvn	r3, #0
   2b240:	mov	r2, sl
   2b244:	add	r1, r1, r4
   2b248:	mov	r0, r7
   2b24c:	str	r3, [sp]
   2b250:	mov	r3, fp
   2b254:	bl	26520 <fputs@plt+0x153d8>
   2b258:	b	2b0d8 <fputs@plt+0x19f90>
   2b25c:	ldr	r2, [r7]
   2b260:	ldr	r2, [r2, #32]
   2b264:	ldr	r2, [r2, #92]	; 0x5c
   2b268:	asr	fp, r2, #31
   2b26c:	mov	sl, r2
   2b270:	mov	r2, #0
   2b274:	b	2b180 <fputs@plt+0x1a038>
   2b278:	orrs	r0, r4, r5
   2b27c:	beq	2b28c <fputs@plt+0x1a144>
   2b280:	subs	r4, r4, #1
   2b284:	sbc	r5, r5, #0
   2b288:	b	2b1c0 <fputs@plt+0x1a078>
   2b28c:	cmp	sl, #1
   2b290:	sbcs	r0, fp, #0
   2b294:	blt	2b1c0 <fputs@plt+0x1a078>
   2b298:	subs	sl, sl, #1
   2b29c:	sbc	fp, fp, #0
   2b2a0:	b	2b1c0 <fputs@plt+0x1a078>
   2b2a4:	cmp	r2, #191	; 0xbf
   2b2a8:	add	r1, r1, #1
   2b2ac:	bls	2b2cc <fputs@plt+0x1a184>
   2b2b0:	mov	r2, r1
   2b2b4:	mov	r1, r2
   2b2b8:	add	r2, r2, #1
   2b2bc:	ldrb	r3, [r1]
   2b2c0:	and	r3, r3, #192	; 0xc0
   2b2c4:	cmp	r3, #128	; 0x80
   2b2c8:	beq	2b2b4 <fputs@plt+0x1a16c>
   2b2cc:	subs	r4, r4, #1
   2b2d0:	sbc	r5, r5, #0
   2b2d4:	ldrb	r2, [r1]
   2b2d8:	orrs	r3, r4, r5
   2b2dc:	movne	r3, #1
   2b2e0:	moveq	r3, #0
   2b2e4:	cmp	r2, #0
   2b2e8:	moveq	r3, #0
   2b2ec:	cmp	r3, #0
   2b2f0:	bne	2b2a4 <fputs@plt+0x1a15c>
   2b2f4:	mov	r2, r1
   2b2f8:	ldrb	r0, [r2]
   2b2fc:	orrs	r3, sl, fp
   2b300:	movne	r3, #1
   2b304:	moveq	r3, #0
   2b308:	cmp	r0, #0
   2b30c:	moveq	r3, #0
   2b310:	cmp	r3, #0
   2b314:	bne	2b33c <fputs@plt+0x1a1f4>
   2b318:	mov	r3, #1
   2b31c:	sub	r2, r2, r1
   2b320:	mov	r0, r7
   2b324:	str	r3, [sp, #4]
   2b328:	mvn	r3, #0
   2b32c:	str	r3, [sp]
   2b330:	asr	r3, r2, #31
   2b334:	bl	26560 <fputs@plt+0x15418>
   2b338:	b	2b0d8 <fputs@plt+0x19f90>
   2b33c:	cmp	r0, #191	; 0xbf
   2b340:	add	r2, r2, #1
   2b344:	bls	2b364 <fputs@plt+0x1a21c>
   2b348:	mov	r0, r2
   2b34c:	mov	r2, r0
   2b350:	add	r0, r0, #1
   2b354:	ldrb	r3, [r2]
   2b358:	and	r3, r3, #192	; 0xc0
   2b35c:	cmp	r3, #128	; 0x80
   2b360:	beq	2b34c <fputs@plt+0x1a204>
   2b364:	subs	sl, sl, #1
   2b368:	sbc	fp, fp, #0
   2b36c:	b	2b2f8 <fputs@plt+0x1a1b0>
   2b370:			; <UNDEFINED> instruction: 0x00072ab0
   2b374:	push	{r4, r5, r6, lr}
   2b378:	mov	r5, r0
   2b37c:	mov	r4, r2
   2b380:	ldr	r0, [r2]
   2b384:	bl	2a2c0 <fputs@plt+0x19178>
   2b388:	mov	r6, r0
   2b38c:	ldr	r0, [r4]
   2b390:	bl	2a228 <fputs@plt+0x190e0>
   2b394:	cmp	r6, #0
   2b398:	popeq	{r4, r5, r6, pc}
   2b39c:	asr	r1, r0, #31
   2b3a0:	adds	r2, r0, #1
   2b3a4:	mov	r4, r0
   2b3a8:	mov	r0, r5
   2b3ac:	adc	r3, r1, #0
   2b3b0:	bl	26290 <fputs@plt+0x15148>
   2b3b4:	subs	r1, r0, #0
   2b3b8:	popeq	{r4, r5, r6, pc}
   2b3bc:	mov	r3, #0
   2b3c0:	ldr	r0, [pc, #48]	; 2b3f8 <fputs@plt+0x1a2b0>
   2b3c4:	b	2b3dc <fputs@plt+0x1a294>
   2b3c8:	ldrb	r2, [r6, r3]
   2b3cc:	add	r2, r0, r2
   2b3d0:	ldrb	r2, [r2, #64]	; 0x40
   2b3d4:	strb	r2, [r1, r3]
   2b3d8:	add	r3, r3, #1
   2b3dc:	cmp	r3, r4
   2b3e0:	blt	2b3c8 <fputs@plt+0x1a280>
   2b3e4:	mov	r2, r4
   2b3e8:	mov	r0, r5
   2b3ec:	ldr	r3, [pc, #8]	; 2b3fc <fputs@plt+0x1a2b4>
   2b3f0:	pop	{r4, r5, r6, lr}
   2b3f4:	b	263cc <fputs@plt+0x15284>
   2b3f8:			; <UNDEFINED> instruction: 0x00072ab0
   2b3fc:	ldrdeq	r8, [r1], -ip
   2b400:	push	{r4, r5, r6, lr}
   2b404:	mov	r5, r0
   2b408:	mov	r4, r2
   2b40c:	ldr	r0, [r2]
   2b410:	bl	2a2c0 <fputs@plt+0x19178>
   2b414:	mov	r6, r0
   2b418:	ldr	r0, [r4]
   2b41c:	bl	2a228 <fputs@plt+0x190e0>
   2b420:	cmp	r6, #0
   2b424:	popeq	{r4, r5, r6, pc}
   2b428:	asr	r1, r0, #31
   2b42c:	adds	r2, r0, #1
   2b430:	mov	r4, r0
   2b434:	mov	r0, r5
   2b438:	adc	r3, r1, #0
   2b43c:	bl	26290 <fputs@plt+0x15148>
   2b440:	subs	r1, r0, #0
   2b444:	popeq	{r4, r5, r6, pc}
   2b448:	mov	r3, #0
   2b44c:	ldr	r0, [pc, #56]	; 2b48c <fputs@plt+0x1a344>
   2b450:	b	2b470 <fputs@plt+0x1a328>
   2b454:	ldrb	r2, [r6, r3]
   2b458:	add	ip, r0, r2
   2b45c:	ldrb	ip, [ip, #320]	; 0x140
   2b460:	and	ip, ip, #32
   2b464:	bic	r2, r2, ip
   2b468:	strb	r2, [r1, r3]
   2b46c:	add	r3, r3, #1
   2b470:	cmp	r3, r4
   2b474:	blt	2b454 <fputs@plt+0x1a30c>
   2b478:	mov	r2, r4
   2b47c:	mov	r0, r5
   2b480:	ldr	r3, [pc, #8]	; 2b490 <fputs@plt+0x1a348>
   2b484:	pop	{r4, r5, r6, lr}
   2b488:	b	263cc <fputs@plt+0x15284>
   2b48c:			; <UNDEFINED> instruction: 0x00072ab0
   2b490:	ldrdeq	r8, [r1], -ip
   2b494:	push	{r0, r1, r4, lr}
   2b498:	mov	r4, r0
   2b49c:	ldr	r0, [r2]
   2b4a0:	bl	2a2c0 <fputs@plt+0x19178>
   2b4a4:	cmp	r0, #0
   2b4a8:	str	r0, [sp, #4]
   2b4ac:	beq	2b4d0 <fputs@plt+0x1a388>
   2b4b0:	ldrb	r3, [r0]
   2b4b4:	cmp	r3, #0
   2b4b8:	beq	2b4d0 <fputs@plt+0x1a388>
   2b4bc:	add	r0, sp, #4
   2b4c0:	bl	12d64 <fputs@plt+0x1c1c>
   2b4c4:	mov	r1, r0
   2b4c8:	mov	r0, r4
   2b4cc:	bl	24158 <fputs@plt+0x13010>
   2b4d0:	add	sp, sp, #8
   2b4d4:	pop	{r4, pc}
   2b4d8:	ldr	ip, [r2]
   2b4dc:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b4e0:	ldr	r1, [pc, #280]	; 2b600 <fputs@plt+0x1a4b8>
   2b4e4:	ldrh	r3, [ip, #8]
   2b4e8:	and	r3, r3, #31
   2b4ec:	add	r3, r1, r3
   2b4f0:	ldrb	sl, [r3, #3065]	; 0xbf9
   2b4f4:	ldr	r3, [r2, #4]
   2b4f8:	ldrh	r3, [r3, #8]
   2b4fc:	and	r3, r3, #31
   2b500:	add	r1, r1, r3
   2b504:	ldrb	r4, [r1, #3065]	; 0xbf9
   2b508:	cmp	r4, #5
   2b50c:	cmpne	sl, #5
   2b510:	moveq	r8, #1
   2b514:	movne	r8, #0
   2b518:	beq	2b5f8 <fputs@plt+0x1a4b0>
   2b51c:	mov	r7, r0
   2b520:	mov	r0, ip
   2b524:	mov	r5, r2
   2b528:	bl	2a228 <fputs@plt+0x190e0>
   2b52c:	mov	r6, r0
   2b530:	ldr	r0, [r5, #4]
   2b534:	bl	2a228 <fputs@plt+0x190e0>
   2b538:	cmp	sl, #4
   2b53c:	cmpeq	r4, #4
   2b540:	mov	r9, r0
   2b544:	ldr	r0, [r5]
   2b548:	bne	2b56c <fputs@plt+0x1a424>
   2b54c:	bl	2a2f0 <fputs@plt+0x191a8>
   2b550:	mov	r4, r0
   2b554:	ldr	r0, [r5, #4]
   2b558:	mov	r5, r8
   2b55c:	bl	2a2f0 <fputs@plt+0x191a8>
   2b560:	mov	sl, r0
   2b564:	mov	r8, #1
   2b568:	b	2b5b8 <fputs@plt+0x1a470>
   2b56c:	bl	2a2c0 <fputs@plt+0x19178>
   2b570:	mov	r4, r0
   2b574:	ldr	r0, [r5, #4]
   2b578:	mov	r5, #1
   2b57c:	bl	2a2c0 <fputs@plt+0x19178>
   2b580:	mov	sl, r0
   2b584:	b	2b564 <fputs@plt+0x1a41c>
   2b588:	add	r8, r8, #1
   2b58c:	add	r3, r4, #1
   2b590:	add	r1, r4, r6
   2b594:	cmp	r5, #0
   2b598:	sub	r6, r1, r3
   2b59c:	mov	r4, r3
   2b5a0:	beq	2b5b8 <fputs@plt+0x1a470>
   2b5a4:	ldrb	r2, [r4]
   2b5a8:	add	r3, r3, #1
   2b5ac:	and	r2, r2, #192	; 0xc0
   2b5b0:	cmp	r2, #128	; 0x80
   2b5b4:	beq	2b594 <fputs@plt+0x1a44c>
   2b5b8:	cmp	r6, r9
   2b5bc:	mov	fp, r8
   2b5c0:	blt	2b5f0 <fputs@plt+0x1a4a8>
   2b5c4:	mov	r2, r9
   2b5c8:	mov	r1, sl
   2b5cc:	mov	r0, r4
   2b5d0:	bl	10e84 <memcmp@plt>
   2b5d4:	cmp	r0, #0
   2b5d8:	bne	2b588 <fputs@plt+0x1a440>
   2b5dc:	mov	r1, fp
   2b5e0:	mov	r0, r7
   2b5e4:	add	sp, sp, #4
   2b5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b5ec:	b	24158 <fputs@plt+0x13010>
   2b5f0:	mov	fp, #0
   2b5f4:	b	2b5dc <fputs@plt+0x1a494>
   2b5f8:	add	sp, sp, #4
   2b5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b600:			; <UNDEFINED> instruction: 0x00072ab0
   2b604:	push	{r4, lr}
   2b608:	mov	r4, r0
   2b60c:	ldr	r0, [r2]
   2b610:	ldrh	r3, [r0, #8]
   2b614:	and	r2, r3, #31
   2b618:	ldr	r3, [pc, #144]	; 2b6b0 <fputs@plt+0x1a568>
   2b61c:	add	r3, r3, r2
   2b620:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b624:	sub	r3, r3, #1
   2b628:	cmp	r3, #3
   2b62c:	ldrls	pc, [pc, r3, lsl #2]
   2b630:	b	2b6a4 <fputs@plt+0x1a55c>
   2b634:	andeq	fp, r2, r4, asr #12
   2b638:	andeq	fp, r2, r4, asr #12
   2b63c:	andeq	fp, r2, r8, asr r6
   2b640:	andeq	fp, r2, r4, asr #12
   2b644:	bl	2a228 <fputs@plt+0x190e0>
   2b648:	mov	r1, r0
   2b64c:	mov	r0, r4
   2b650:	pop	{r4, lr}
   2b654:	b	24158 <fputs@plt+0x13010>
   2b658:	bl	2a2c0 <fputs@plt+0x19178>
   2b65c:	cmp	r0, #0
   2b660:	movne	r1, #0
   2b664:	popeq	{r4, pc}
   2b668:	ldrb	r3, [r0]
   2b66c:	cmp	r3, #0
   2b670:	beq	2b64c <fputs@plt+0x1a504>
   2b674:	cmp	r3, #191	; 0xbf
   2b678:	add	r1, r1, #1
   2b67c:	add	r0, r0, #1
   2b680:	bls	2b668 <fputs@plt+0x1a520>
   2b684:	mov	r2, r0
   2b688:	mov	r0, r2
   2b68c:	add	r2, r2, #1
   2b690:	ldrb	r3, [r0]
   2b694:	and	r3, r3, #192	; 0xc0
   2b698:	cmp	r3, #128	; 0x80
   2b69c:	beq	2b688 <fputs@plt+0x1a540>
   2b6a0:	b	2b668 <fputs@plt+0x1a520>
   2b6a4:	mov	r0, r4
   2b6a8:	pop	{r4, lr}
   2b6ac:	b	241a0 <fputs@plt+0x13058>
   2b6b0:			; <UNDEFINED> instruction: 0x00072ab0
   2b6b4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b6b8:	mov	fp, r0
   2b6bc:	ldr	r0, [r2]
   2b6c0:	ldr	r6, [pc, #544]	; 2b8e8 <fputs@plt+0x1a7a0>
   2b6c4:	ldrh	r3, [r0, #8]
   2b6c8:	and	r3, r3, #31
   2b6cc:	add	r3, r6, r3
   2b6d0:	ldrb	r3, [r3, #3065]	; 0xbf9
   2b6d4:	cmp	r3, #5
   2b6d8:	beq	2b71c <fputs@plt+0x1a5d4>
   2b6dc:	mov	r4, r1
   2b6e0:	mov	r7, r2
   2b6e4:	bl	2a2c0 <fputs@plt+0x19178>
   2b6e8:	subs	r8, r0, #0
   2b6ec:	beq	2b71c <fputs@plt+0x1a5d4>
   2b6f0:	ldr	r0, [r7]
   2b6f4:	bl	2a228 <fputs@plt+0x190e0>
   2b6f8:	cmp	r4, #1
   2b6fc:	mov	r5, r0
   2b700:	beq	2b828 <fputs@plt+0x1a6e0>
   2b704:	ldr	r0, [r7, #4]
   2b708:	bl	2a2c0 <fputs@plt+0x19178>
   2b70c:	subs	r9, r0, #0
   2b710:	movne	r3, r9
   2b714:	movne	r7, #0
   2b718:	bne	2b750 <fputs@plt+0x1a608>
   2b71c:	add	sp, sp, #12
   2b720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b724:	cmp	r4, #191	; 0xbf
   2b728:	add	r3, r3, #1
   2b72c:	bls	2b74c <fputs@plt+0x1a604>
   2b730:	mov	r1, r3
   2b734:	mov	r3, r1
   2b738:	add	r1, r1, #1
   2b73c:	ldrb	r2, [r3]
   2b740:	and	r2, r2, #192	; 0xc0
   2b744:	cmp	r2, #128	; 0x80
   2b748:	beq	2b734 <fputs@plt+0x1a5ec>
   2b74c:	add	r7, r7, #1
   2b750:	ldrb	r4, [r3]
   2b754:	cmp	r4, #0
   2b758:	bne	2b724 <fputs@plt+0x1a5dc>
   2b75c:	cmp	r7, #0
   2b760:	beq	2b7c4 <fputs@plt+0x1a67c>
   2b764:	mov	r2, #5
   2b768:	mov	r0, fp
   2b76c:	smull	r2, r3, r7, r2
   2b770:	bl	26290 <fputs@plt+0x15148>
   2b774:	subs	r6, r0, #0
   2b778:	addne	r3, r6, r7, lsl #2
   2b77c:	strne	r3, [sp]
   2b780:	movne	r3, r9
   2b784:	beq	2b71c <fputs@plt+0x1a5d4>
   2b788:	ldrb	r2, [r3]
   2b78c:	cmp	r2, #0
   2b790:	bne	2b7e0 <fputs@plt+0x1a698>
   2b794:	cmp	r4, #0
   2b798:	beq	2b7c4 <fputs@plt+0x1a67c>
   2b79c:	ldr	r3, [fp, #4]
   2b7a0:	ldr	r3, [r3, #4]
   2b7a4:	tst	r3, #1
   2b7a8:	bne	2b84c <fputs@plt+0x1a704>
   2b7ac:	tst	r3, #2
   2b7b0:	bne	2b8a4 <fputs@plt+0x1a75c>
   2b7b4:	cmp	r9, #0
   2b7b8:	beq	2b7c4 <fputs@plt+0x1a67c>
   2b7bc:	mov	r0, r6
   2b7c0:	bl	183dc <fputs@plt+0x7294>
   2b7c4:	mvn	r3, #0
   2b7c8:	mov	r2, r5
   2b7cc:	mov	r1, r8
   2b7d0:	mov	r0, fp
   2b7d4:	add	sp, sp, #12
   2b7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b7dc:	b	263cc <fputs@plt+0x15284>
   2b7e0:	mov	r2, r3
   2b7e4:	str	r3, [r6, r4, lsl #2]
   2b7e8:	ldrb	r1, [r2], #1
   2b7ec:	cmp	r1, #191	; 0xbf
   2b7f0:	bls	2b810 <fputs@plt+0x1a6c8>
   2b7f4:	mov	r0, r2
   2b7f8:	mov	r2, r0
   2b7fc:	add	r0, r0, #1
   2b800:	ldrb	r1, [r2]
   2b804:	and	r1, r1, #192	; 0xc0
   2b808:	cmp	r1, #128	; 0x80
   2b80c:	beq	2b7f8 <fputs@plt+0x1a6b0>
   2b810:	ldr	r1, [sp]
   2b814:	sub	r3, r2, r3
   2b818:	strb	r3, [r1, r4]
   2b81c:	add	r4, r4, #1
   2b820:	mov	r3, r2
   2b824:	b	2b788 <fputs@plt+0x1a640>
   2b828:	add	r6, r6, #3488	; 0xda0
   2b82c:	mov	r9, #0
   2b830:	add	r3, r6, #4
   2b834:	str	r3, [sp]
   2b838:	b	2b79c <fputs@plt+0x1a654>
   2b83c:	cmp	r7, r4
   2b840:	bge	2b7ac <fputs@plt+0x1a664>
   2b844:	add	r8, r8, sl
   2b848:	sub	r5, r5, sl
   2b84c:	cmp	r5, #0
   2b850:	ble	2b7ac <fputs@plt+0x1a664>
   2b854:	mov	r7, #0
   2b858:	ldr	r2, [sp]
   2b85c:	ldrb	sl, [r2, r7]
   2b860:	cmp	r5, sl
   2b864:	blt	2b888 <fputs@plt+0x1a740>
   2b868:	mov	r2, sl
   2b86c:	mov	r0, r8
   2b870:	ldr	r1, [r6, r7, lsl #2]
   2b874:	str	r3, [sp, #4]
   2b878:	bl	10e84 <memcmp@plt>
   2b87c:	cmp	r0, #0
   2b880:	ldr	r3, [sp, #4]
   2b884:	beq	2b83c <fputs@plt+0x1a6f4>
   2b888:	add	r7, r7, #1
   2b88c:	cmp	r7, r4
   2b890:	blt	2b858 <fputs@plt+0x1a710>
   2b894:	b	2b7ac <fputs@plt+0x1a664>
   2b898:	cmp	r7, r4
   2b89c:	bge	2b7b4 <fputs@plt+0x1a66c>
   2b8a0:	mov	r5, sl
   2b8a4:	cmp	r5, #0
   2b8a8:	ble	2b7b4 <fputs@plt+0x1a66c>
   2b8ac:	mov	r7, #0
   2b8b0:	ldr	r3, [sp]
   2b8b4:	ldrb	r2, [r3, r7]
   2b8b8:	cmp	r5, r2
   2b8bc:	blt	2b8d8 <fputs@plt+0x1a790>
   2b8c0:	sub	sl, r5, r2
   2b8c4:	ldr	r1, [r6, r7, lsl #2]
   2b8c8:	add	r0, r8, sl
   2b8cc:	bl	10e84 <memcmp@plt>
   2b8d0:	cmp	r0, #0
   2b8d4:	beq	2b898 <fputs@plt+0x1a750>
   2b8d8:	add	r7, r7, #1
   2b8dc:	cmp	r7, r4
   2b8e0:	blt	2b8b0 <fputs@plt+0x1a768>
   2b8e4:	b	2b7b4 <fputs@plt+0x1a66c>
   2b8e8:			; <UNDEFINED> instruction: 0x00072ab0
   2b8ec:	push	{r4, lr}
   2b8f0:	mov	r4, r0
   2b8f4:	ldr	r0, [r2]
   2b8f8:	bl	2a2c0 <fputs@plt+0x19178>
   2b8fc:	cmp	r0, #0
   2b900:	popeq	{r4, pc}
   2b904:	bl	23da4 <fputs@plt+0x12c5c>
   2b908:	mov	r1, r0
   2b90c:	mov	r0, r4
   2b910:	pop	{r4, lr}
   2b914:	b	24158 <fputs@plt+0x13010>
   2b918:	mov	r1, #2
   2b91c:	b	2a280 <fputs@plt+0x19138>
   2b920:	push	{r4, r5, r6, lr}
   2b924:	mov	r5, r0
   2b928:	bl	1cb10 <fputs@plt+0xb9c8>
   2b92c:	bl	2b918 <fputs@plt+0x1a7d0>
   2b930:	mov	r4, r0
   2b934:	mov	r0, r5
   2b938:	bl	1caf0 <fputs@plt+0xb9a8>
   2b93c:	mov	r0, r4
   2b940:	pop	{r4, r5, r6, pc}
   2b944:	b	2b918 <fputs@plt+0x1a7d0>
   2b948:	mov	r1, #3
   2b94c:	b	2a280 <fputs@plt+0x19138>
   2b950:	push	{r4, r5, r6, r7, r8, r9, lr}
   2b954:	mov	r5, r2
   2b958:	mov	r7, r3
   2b95c:	sub	sp, sp, #92	; 0x5c
   2b960:	mov	r4, r1
   2b964:	ldrb	r2, [r0, #10]
   2b968:	ldrb	r3, [r5, #4]
   2b96c:	cmp	r2, r3
   2b970:	bne	2b9a4 <fputs@plt+0x1a85c>
   2b974:	ldr	r3, [r1, #16]
   2b978:	str	r3, [sp]
   2b97c:	ldr	r1, [r0, #12]
   2b980:	ldr	r6, [r5, #12]
   2b984:	ldr	r3, [r4, #12]
   2b988:	ldr	r2, [r0, #16]
   2b98c:	ldr	r0, [r5, #8]
   2b990:	blx	r6
   2b994:	mov	r5, r0
   2b998:	mov	r0, r5
   2b99c:	add	sp, sp, #92	; 0x5c
   2b9a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2b9a4:	ldr	r2, [r0, #32]
   2b9a8:	mov	r1, #1
   2b9ac:	mov	r3, #0
   2b9b0:	strh	r1, [sp, #16]
   2b9b4:	str	r3, [sp, #32]
   2b9b8:	strh	r1, [sp, #56]	; 0x38
   2b9bc:	mov	r1, r0
   2b9c0:	add	r0, sp, #8
   2b9c4:	str	r2, [sp, #40]	; 0x28
   2b9c8:	str	r3, [sp, #72]	; 0x48
   2b9cc:	str	r2, [sp, #80]	; 0x50
   2b9d0:	mov	r2, #4096	; 0x1000
   2b9d4:	bl	1cc2c <fputs@plt+0xbae4>
   2b9d8:	mov	r2, #4096	; 0x1000
   2b9dc:	mov	r1, r4
   2b9e0:	add	r0, sp, #48	; 0x30
   2b9e4:	bl	1cc2c <fputs@plt+0xbae4>
   2b9e8:	ldrb	r1, [r5, #4]
   2b9ec:	add	r0, sp, #8
   2b9f0:	bl	2a280 <fputs@plt+0x19138>
   2b9f4:	subs	r6, r0, #0
   2b9f8:	ldrb	r1, [r5, #4]
   2b9fc:	add	r0, sp, #48	; 0x30
   2ba00:	moveq	r8, r6
   2ba04:	ldrne	r8, [sp, #20]
   2ba08:	bl	2a280 <fputs@plt+0x19138>
   2ba0c:	subs	r4, r0, #0
   2ba10:	mov	r2, r6
   2ba14:	ldrne	r3, [sp, #60]	; 0x3c
   2ba18:	moveq	r3, r4
   2ba1c:	str	r4, [sp]
   2ba20:	clz	r4, r4
   2ba24:	mov	r1, r8
   2ba28:	ldr	r0, [r5, #8]
   2ba2c:	lsr	r4, r4, #5
   2ba30:	ldr	r9, [r5, #12]
   2ba34:	blx	r9
   2ba38:	cmp	r6, #0
   2ba3c:	mov	r5, r0
   2ba40:	moveq	r4, #1
   2ba44:	cmp	r7, #0
   2ba48:	moveq	r4, #0
   2ba4c:	add	r0, sp, #8
   2ba50:	cmp	r4, #0
   2ba54:	movne	r3, #7
   2ba58:	strbne	r3, [r7]
   2ba5c:	bl	1ccd8 <fputs@plt+0xbb90>
   2ba60:	add	r0, sp, #48	; 0x30
   2ba64:	bl	1ccd8 <fputs@plt+0xbb90>
   2ba68:	b	2b998 <fputs@plt+0x1a850>
   2ba6c:	push	{r4, r5, r6, r7, r8, lr}
   2ba70:	ldrh	ip, [r1, #8]
   2ba74:	ldrh	r5, [r0, #8]
   2ba78:	orr	r6, r5, ip
   2ba7c:	tst	r6, #1
   2ba80:	beq	2ba94 <fputs@plt+0x1a94c>
   2ba84:	and	r0, ip, #1
   2ba88:	and	r5, r5, #1
   2ba8c:	sub	r0, r0, r5
   2ba90:	pop	{r4, r5, r6, r7, r8, pc}
   2ba94:	ands	r3, r6, #12
   2ba98:	mov	lr, r0
   2ba9c:	mov	r4, r1
   2baa0:	beq	2bb44 <fputs@plt+0x1a9fc>
   2baa4:	and	r3, r5, ip
   2baa8:	tst	r3, #4
   2baac:	beq	2bad8 <fputs@plt+0x1a990>
   2bab0:	ldrd	r0, [r1]
   2bab4:	ldrd	r2, [lr]
   2bab8:	cmp	r2, r0
   2babc:	sbcs	ip, r3, r1
   2bac0:	blt	2bb84 <fputs@plt+0x1aa3c>
   2bac4:	cmp	r0, r2
   2bac8:	sbcs	r3, r1, r3
   2bacc:	movlt	r0, #1
   2bad0:	movge	r0, #0
   2bad4:	pop	{r4, r5, r6, r7, r8, pc}
   2bad8:	tst	r3, #8
   2badc:	beq	2bb00 <fputs@plt+0x1a9b8>
   2bae0:	vldr	d7, [r1]
   2bae4:	vldr	d6, [r0]
   2bae8:	vcmpe.f64	d6, d7
   2baec:	vmrs	APSR_nzcv, fpscr
   2baf0:	bmi	2bb84 <fputs@plt+0x1aa3c>
   2baf4:	movgt	r0, #1
   2baf8:	movle	r0, #0
   2bafc:	pop	{r4, r5, r6, r7, r8, pc}
   2bb00:	tst	r5, #4
   2bb04:	beq	2bb20 <fputs@plt+0x1a9d8>
   2bb08:	tst	ip, #8
   2bb0c:	beq	2bb84 <fputs@plt+0x1aa3c>
   2bb10:	pop	{r4, r5, r6, r7, r8, lr}
   2bb14:	vldr	d0, [r1]
   2bb18:	ldrd	r0, [r0]
   2bb1c:	b	19460 <fputs@plt+0x8318>
   2bb20:	tst	r5, #8
   2bb24:	beq	2bb7c <fputs@plt+0x1aa34>
   2bb28:	tst	ip, #4
   2bb2c:	beq	2bb84 <fputs@plt+0x1aa3c>
   2bb30:	ldrd	r0, [r1]
   2bb34:	vldr	d0, [lr]
   2bb38:	bl	19460 <fputs@plt+0x8318>
   2bb3c:	rsb	r0, r0, #0
   2bb40:	pop	{r4, r5, r6, r7, r8, pc}
   2bb44:	tst	r6, #2
   2bb48:	beq	2bb6c <fputs@plt+0x1aa24>
   2bb4c:	tst	r5, #2
   2bb50:	beq	2bb7c <fputs@plt+0x1aa34>
   2bb54:	tst	ip, #2
   2bb58:	beq	2bb84 <fputs@plt+0x1aa3c>
   2bb5c:	cmp	r2, #0
   2bb60:	beq	2bb6c <fputs@plt+0x1aa24>
   2bb64:	pop	{r4, r5, r6, r7, r8, lr}
   2bb68:	b	2b950 <fputs@plt+0x1a808>
   2bb6c:	mov	r1, r4
   2bb70:	mov	r0, lr
   2bb74:	pop	{r4, r5, r6, r7, r8, lr}
   2bb78:	b	17b28 <fputs@plt+0x69e0>
   2bb7c:	mov	r0, #1
   2bb80:	pop	{r4, r5, r6, r7, r8, pc}
   2bb84:	mvn	r0, #0
   2bb88:	pop	{r4, r5, r6, r7, r8, pc}
   2bb8c:	push	{r4, r5, r6, lr}
   2bb90:	mov	r5, r2
   2bb94:	mov	r1, #20
   2bb98:	mov	r4, r0
   2bb9c:	ldrd	r2, [r0, #12]
   2bba0:	ldr	r0, [r5]
   2bba4:	ldr	r2, [r2, #4]
   2bba8:	mla	r3, r1, r3, r2
   2bbac:	ldr	r1, [r5, #4]
   2bbb0:	ldr	r2, [r3, #-4]
   2bbb4:	bl	2ba6c <fputs@plt+0x1a924>
   2bbb8:	cmp	r0, #0
   2bbbc:	popeq	{r4, r5, r6, pc}
   2bbc0:	mov	r0, r4
   2bbc4:	ldr	r1, [r5]
   2bbc8:	pop	{r4, r5, r6, lr}
   2bbcc:	b	26ee0 <fputs@plt+0x15d98>
   2bbd0:	push	{r4, r5, r6, r7, r8, lr}
   2bbd4:	mov	r1, #40	; 0x28
   2bbd8:	mov	r4, r0
   2bbdc:	mov	r7, r2
   2bbe0:	ldr	r5, [r2]
   2bbe4:	bl	25948 <fputs@plt+0x14800>
   2bbe8:	subs	r6, r0, #0
   2bbec:	popeq	{r4, r5, r6, r7, r8, pc}
   2bbf0:	ldr	r3, [r7]
   2bbf4:	ldrh	r1, [r6, #8]
   2bbf8:	ldrh	r3, [r3, #8]
   2bbfc:	and	r2, r3, #31
   2bc00:	ldr	r3, [pc, #164]	; 2bcac <fputs@plt+0x1ab64>
   2bc04:	add	r3, r3, r2
   2bc08:	ldrb	r3, [r3, #3065]	; 0xbf9
   2bc0c:	cmp	r3, #5
   2bc10:	bne	2bc28 <fputs@plt+0x1aae0>
   2bc14:	cmp	r1, #0
   2bc18:	popeq	{r4, r5, r6, r7, r8, pc}
   2bc1c:	mov	r3, #1
   2bc20:	strb	r3, [r4, #24]
   2bc24:	pop	{r4, r5, r6, r7, r8, pc}
   2bc28:	cmp	r1, #0
   2bc2c:	beq	2bc98 <fputs@plt+0x1ab50>
   2bc30:	ldr	r3, [r4, #4]
   2bc34:	mov	r1, #20
   2bc38:	ldr	r2, [r4, #12]
   2bc3c:	ldr	r7, [r3, #4]
   2bc40:	ldr	r2, [r2, #4]
   2bc44:	ldr	r3, [r4, #16]
   2bc48:	mla	r3, r1, r3, r2
   2bc4c:	mov	r1, r5
   2bc50:	ldr	r2, [r3, #-4]
   2bc54:	bl	2ba6c <fputs@plt+0x1a924>
   2bc58:	cmp	r7, #0
   2bc5c:	lsrne	r3, r0, #31
   2bc60:	moveq	r3, #0
   2bc64:	cmp	r3, #0
   2bc68:	bne	2bc88 <fputs@plt+0x1ab40>
   2bc6c:	cmp	r0, #0
   2bc70:	movle	r0, #0
   2bc74:	movgt	r0, #1
   2bc78:	cmp	r7, #0
   2bc7c:	movne	r0, #0
   2bc80:	cmp	r0, #0
   2bc84:	beq	2bc1c <fputs@plt+0x1aad4>
   2bc88:	mov	r1, r5
   2bc8c:	mov	r0, r6
   2bc90:	pop	{r4, r5, r6, r7, r8, lr}
   2bc94:	b	26e64 <fputs@plt+0x15d1c>
   2bc98:	ldr	r3, [r4]
   2bc9c:	mov	r1, r5
   2bca0:	ldr	r3, [r3, #32]
   2bca4:	str	r3, [r6, #32]
   2bca8:	b	2bc90 <fputs@plt+0x1ab48>
   2bcac:			; <UNDEFINED> instruction: 0x00072ab0
   2bcb0:	ldr	r3, [r0, #4]
   2bcb4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bcb8:	ldr	ip, [r0, #12]
   2bcbc:	ldr	lr, [r0, #16]
   2bcc0:	ldr	r7, [r3, #4]
   2bcc4:	mov	r3, #20
   2bcc8:	ldr	ip, [ip, #4]
   2bccc:	mul	r3, r3, lr
   2bcd0:	ldr	r9, [pc, #160]	; 2bd78 <fputs@plt+0x1ac30>
   2bcd4:	adds	r7, r7, #0
   2bcd8:	sub	r3, r3, #20
   2bcdc:	movne	r7, #1
   2bce0:	add	ip, ip, r3
   2bce4:	ldr	r3, [r2]
   2bce8:	ldrh	r3, [r3, #8]
   2bcec:	and	r3, r3, #31
   2bcf0:	add	r3, r9, r3
   2bcf4:	ldrb	r3, [r3, #3065]	; 0xbf9
   2bcf8:	cmp	r3, #5
   2bcfc:	beq	2bd70 <fputs@plt+0x1ac28>
   2bd00:	ldr	fp, [ip, #16]
   2bd04:	rsb	r7, r7, #0
   2bd08:	mov	r5, r2
   2bd0c:	mov	sl, r1
   2bd10:	mov	r4, r0
   2bd14:	mov	r8, #0
   2bd18:	mov	r6, #1
   2bd1c:	cmp	r6, sl
   2bd20:	blt	2bd38 <fputs@plt+0x1abf0>
   2bd24:	ldr	r1, [r5, r8, lsl #2]
   2bd28:	mov	r0, r4
   2bd2c:	add	sp, sp, #4
   2bd30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bd34:	b	26ee0 <fputs@plt+0x15d98>
   2bd38:	ldr	r1, [r5, r6, lsl #2]
   2bd3c:	ldrh	r3, [r1, #8]
   2bd40:	and	r3, r3, #31
   2bd44:	add	r3, r9, r3
   2bd48:	ldrb	r3, [r3, #3065]	; 0xbf9
   2bd4c:	cmp	r3, #5
   2bd50:	beq	2bd70 <fputs@plt+0x1ac28>
   2bd54:	mov	r2, fp
   2bd58:	ldr	r0, [r5, r8, lsl #2]
   2bd5c:	bl	2ba6c <fputs@plt+0x1a924>
   2bd60:	teq	r0, r7
   2bd64:	movpl	r8, r6
   2bd68:	add	r6, r6, #1
   2bd6c:	b	2bd1c <fputs@plt+0x1abd4>
   2bd70:	add	sp, sp, #4
   2bd74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bd78:			; <UNDEFINED> instruction: 0x00072ab0
   2bd7c:	ldrh	r3, [r0, #8]
   2bd80:	push	{r4, lr}
   2bd84:	mov	r4, r0
   2bd88:	tst	r3, #2
   2bd8c:	bne	2bda0 <fputs@plt+0x1ac58>
   2bd90:	tst	r3, #12
   2bd94:	beq	2bda0 <fputs@plt+0x1ac58>
   2bd98:	mov	r2, #1
   2bd9c:	bl	2a06c <fputs@plt+0x18f24>
   2bda0:	ldrh	r3, [r4, #8]
   2bda4:	bic	r3, r3, #12
   2bda8:	strh	r3, [r4, #8]
   2bdac:	pop	{r4, pc}
   2bdb0:	cmp	r1, #66	; 0x42
   2bdb4:	bls	2bde0 <fputs@plt+0x1ac98>
   2bdb8:	ldrh	r3, [r0, #8]
   2bdbc:	tst	r3, #4
   2bdc0:	bxne	lr
   2bdc4:	tst	r3, #8
   2bdc8:	bne	2bddc <fputs@plt+0x1ac94>
   2bdcc:	tst	r3, #2
   2bdd0:	bxeq	lr
   2bdd4:	mov	r1, #1
   2bdd8:	b	15278 <fputs@plt+0x4130>
   2bddc:	b	15054 <fputs@plt+0x3f0c>
   2bde0:	bxne	lr
   2bde4:	mov	r1, r2
   2bde8:	b	2bd7c <fputs@plt+0x1ac34>
   2bdec:	ldrh	r3, [r0, #8]
   2bdf0:	tst	r3, #1
   2bdf4:	bxne	lr
   2bdf8:	mov	ip, r1
   2bdfc:	push	{r4, lr}
   2be00:	mov	r4, r0
   2be04:	sub	r0, ip, #65	; 0x41
   2be08:	mov	r1, r2
   2be0c:	cmp	r0, #4
   2be10:	ldrls	pc, [pc, r0, lsl #2]
   2be14:	b	2be8c <fputs@plt+0x1ad44>
   2be18:	andeq	fp, r2, ip, lsr #28
   2be1c:	andeq	fp, r2, ip, lsl #29
   2be20:	andeq	fp, r2, r8, asr lr
   2be24:	andeq	fp, r2, r4, ror #28
   2be28:	andeq	fp, r2, r0, ror lr
   2be2c:	tst	r3, #16
   2be30:	bicne	r3, r3, #33024	; 0x8100
   2be34:	bicne	r3, r3, #239	; 0xef
   2be38:	bne	2be50 <fputs@plt+0x1ad08>
   2be3c:	mov	r0, r4
   2be40:	bl	2bd7c <fputs@plt+0x1ac34>
   2be44:	ldrh	r3, [r4, #8]
   2be48:	and	r3, r3, #15872	; 0x3e00
   2be4c:	orr	r3, r3, #16
   2be50:	strh	r3, [r4, #8]
   2be54:	pop	{r4, pc}
   2be58:	mov	r0, r4
   2be5c:	pop	{r4, lr}
   2be60:	b	19388 <fputs@plt+0x8240>
   2be64:	mov	r0, r4
   2be68:	pop	{r4, lr}
   2be6c:	b	192d0 <fputs@plt+0x8188>
   2be70:	mov	r0, r4
   2be74:	bl	19324 <fputs@plt+0x81dc>
   2be78:	ldrh	r3, [r4, #8]
   2be7c:	vstr	d0, [r4]
   2be80:	and	r3, r3, #15872	; 0x3e00
   2be84:	orr	r3, r3, #8
   2be88:	b	2be50 <fputs@plt+0x1ad08>
   2be8c:	asr	r0, r3, #3
   2be90:	and	r0, r0, #2
   2be94:	orr	r3, r0, r3
   2be98:	mov	r0, r4
   2be9c:	strh	r3, [r4, #8]
   2bea0:	bl	2bd7c <fputs@plt+0x1ac34>
   2bea4:	ldrh	r3, [r4, #8]
   2bea8:	bic	r3, r3, #16384	; 0x4000
   2beac:	bic	r3, r3, #28
   2beb0:	b	2be50 <fputs@plt+0x1ad08>
   2beb4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2beb8:	mov	r8, r0
   2bebc:	ldr	r0, [r2]
   2bec0:	bl	2a2f0 <fputs@plt+0x191a8>
   2bec4:	ldr	r3, [r0, #12]
   2bec8:	mov	r5, r0
   2becc:	mov	r0, #25
   2bed0:	mla	r0, r3, r0, r0
   2bed4:	asr	r1, r0, #31
   2bed8:	bl	1eb64 <fputs@plt+0xda1c>
   2bedc:	subs	r6, r0, #0
   2bee0:	bne	2bef4 <fputs@plt+0x1adac>
   2bee4:	mov	r0, r8
   2bee8:	add	sp, sp, #12
   2beec:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2bef0:	b	2425c <fputs@plt+0x13114>
   2bef4:	ldr	r3, [r5]
   2bef8:	mov	r4, #0
   2befc:	mov	r1, r6
   2bf00:	mov	r0, #24
   2bf04:	ldr	r2, [pc, #148]	; 2bfa0 <fputs@plt+0x1ae58>
   2bf08:	ldr	r9, [pc, #148]	; 2bfa4 <fputs@plt+0x1ae5c>
   2bf0c:	stm	sp, {r3, r4}
   2bf10:	bl	2a044 <fputs@plt+0x18efc>
   2bf14:	mov	r0, r6
   2bf18:	bl	16878 <fputs@plt+0x5730>
   2bf1c:	add	r7, r6, r0
   2bf20:	ldr	r3, [r5, #12]
   2bf24:	cmp	r3, r4
   2bf28:	bgt	2bf48 <fputs@plt+0x1ae00>
   2bf2c:	ldr	r3, [pc, #116]	; 2bfa8 <fputs@plt+0x1ae60>
   2bf30:	mvn	r2, #0
   2bf34:	mov	r1, r6
   2bf38:	mov	r0, r8
   2bf3c:	add	sp, sp, #12
   2bf40:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2bf44:	b	263cc <fputs@plt+0x15284>
   2bf48:	ldr	ip, [r5]
   2bf4c:	mov	lr, #0
   2bf50:	ldr	r3, [r5, #24]
   2bf54:	subs	ip, ip, #1
   2bf58:	sbc	r1, lr, #0
   2bf5c:	ldr	r0, [r3, r4, lsl #2]
   2bf60:	mov	r3, lr
   2bf64:	add	r4, r4, #1
   2bf68:	add	r0, r0, #1
   2bf6c:	mov	r2, r0
   2bf70:	adds	r0, ip, r0
   2bf74:	adc	r1, r1, lr
   2bf78:	bl	6fb9c <fputs@plt+0x5ea54>
   2bf7c:	mov	r2, r9
   2bf80:	strd	r0, [sp]
   2bf84:	mov	r1, r7
   2bf88:	mov	r0, #24
   2bf8c:	bl	2a044 <fputs@plt+0x18efc>
   2bf90:	mov	r0, r7
   2bf94:	bl	16878 <fputs@plt+0x5730>
   2bf98:	add	r7, r7, r0
   2bf9c:	b	2bf20 <fputs@plt+0x1add8>
   2bfa0:	andeq	r6, r7, fp, lsl #9
   2bfa4:	andeq	r6, r7, sl, lsl #9
   2bfa8:	ldrdeq	r8, [r1], -ip
   2bfac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bfb0:	subs	r5, r1, #0
   2bfb4:	sub	sp, sp, #220	; 0xdc
   2bfb8:	beq	2bff8 <fputs@plt+0x1aeb0>
   2bfbc:	mov	r6, r0
   2bfc0:	mov	r4, r2
   2bfc4:	ldr	r0, [r2]
   2bfc8:	bl	2a2c0 <fputs@plt+0x19178>
   2bfcc:	subs	r9, r0, #0
   2bfd0:	beq	2bff8 <fputs@plt+0x1aeb0>
   2bfd4:	add	r3, sp, #16
   2bfd8:	add	r2, r4, #4
   2bfdc:	sub	r1, r5, #1
   2bfe0:	mov	r0, r6
   2bfe4:	bl	2a5b0 <fputs@plt+0x19468>
   2bfe8:	cmp	r0, #0
   2bfec:	moveq	r2, #1
   2bff0:	moveq	r3, #0
   2bff4:	beq	2c04c <fputs@plt+0x1af04>
   2bff8:	add	sp, sp, #220	; 0xdc
   2bffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c000:	cmp	r1, #37	; 0x25
   2c004:	bne	2c040 <fputs@plt+0x1aef8>
   2c008:	add	r0, r0, #1
   2c00c:	ldrb	r1, [r9, r0]
   2c010:	cmp	r1, #89	; 0x59
   2c014:	beq	2c0c0 <fputs@plt+0x1af78>
   2c018:	bhi	2c0a4 <fputs@plt+0x1af5c>
   2c01c:	cmp	r1, #74	; 0x4a
   2c020:	beq	2c0e8 <fputs@plt+0x1afa0>
   2c024:	bhi	2c08c <fputs@plt+0x1af44>
   2c028:	cmp	r1, #37	; 0x25
   2c02c:	beq	2c040 <fputs@plt+0x1aef8>
   2c030:	cmp	r1, #72	; 0x48
   2c034:	bne	2bff8 <fputs@plt+0x1aeb0>
   2c038:	adds	r2, r2, #1
   2c03c:	adc	r3, r3, #0
   2c040:	adds	r2, r2, #1
   2c044:	add	r0, r0, #1
   2c048:	adc	r3, r3, #0
   2c04c:	ldrb	r1, [r9, r0]
   2c050:	cmp	r1, #0
   2c054:	bne	2c000 <fputs@plt+0x1aeb8>
   2c058:	cmp	r3, #0
   2c05c:	cmpeq	r2, #99	; 0x63
   2c060:	bls	2c10c <fputs@plt+0x1afc4>
   2c064:	ldr	r1, [r6]
   2c068:	ldr	r0, [r1, #32]
   2c06c:	ldr	r4, [r0, #92]	; 0x5c
   2c070:	asr	r5, r4, #31
   2c074:	cmp	r5, r3
   2c078:	cmpeq	r4, r2
   2c07c:	bcs	2c0f0 <fputs@plt+0x1afa8>
   2c080:	mov	r0, r6
   2c084:	bl	26228 <fputs@plt+0x150e0>
   2c088:	b	2bff8 <fputs@plt+0x1aeb0>
   2c08c:	cmp	r1, #83	; 0x53
   2c090:	beq	2c038 <fputs@plt+0x1aef0>
   2c094:	cmp	r1, #87	; 0x57
   2c098:	beq	2c038 <fputs@plt+0x1aef0>
   2c09c:	cmp	r1, #77	; 0x4d
   2c0a0:	b	2c034 <fputs@plt+0x1aeec>
   2c0a4:	cmp	r1, #106	; 0x6a
   2c0a8:	beq	2c0e0 <fputs@plt+0x1af98>
   2c0ac:	bhi	2c0c8 <fputs@plt+0x1af80>
   2c0b0:	cmp	r1, #100	; 0x64
   2c0b4:	beq	2c038 <fputs@plt+0x1aef0>
   2c0b8:	cmp	r1, #102	; 0x66
   2c0bc:	bne	2bff8 <fputs@plt+0x1aeb0>
   2c0c0:	adds	r2, r2, #8
   2c0c4:	b	2c03c <fputs@plt+0x1aef4>
   2c0c8:	cmp	r1, #115	; 0x73
   2c0cc:	beq	2c0e8 <fputs@plt+0x1afa0>
   2c0d0:	cmp	r1, #119	; 0x77
   2c0d4:	beq	2c040 <fputs@plt+0x1aef8>
   2c0d8:	cmp	r1, #109	; 0x6d
   2c0dc:	b	2c034 <fputs@plt+0x1aeec>
   2c0e0:	adds	r2, r2, #3
   2c0e4:	b	2c03c <fputs@plt+0x1aef4>
   2c0e8:	adds	r2, r2, #50	; 0x32
   2c0ec:	b	2c03c <fputs@plt+0x1aef4>
   2c0f0:	asr	r3, r2, #31
   2c0f4:	bl	1d400 <fputs@plt+0xc2b8>
   2c0f8:	subs	sl, r0, #0
   2c0fc:	bne	2c110 <fputs@plt+0x1afc8>
   2c100:	mov	r0, r6
   2c104:	bl	2425c <fputs@plt+0x13114>
   2c108:	b	2bff8 <fputs@plt+0x1aeb0>
   2c10c:	add	sl, sp, #116	; 0x74
   2c110:	add	r0, sp, #16
   2c114:	mov	r4, #0
   2c118:	bl	17fe0 <fputs@plt+0x6e98>
   2c11c:	mov	r7, r4
   2c120:	add	r0, sp, #16
   2c124:	bl	1d064 <fputs@plt+0xbf1c>
   2c128:	ldrb	r3, [r9, r7]
   2c12c:	add	r5, sl, r4
   2c130:	cmp	r3, #0
   2c134:	bne	2c160 <fputs@plt+0x1b018>
   2c138:	strb	r3, [r5]
   2c13c:	add	r3, sp, #116	; 0x74
   2c140:	mvn	r2, #0
   2c144:	cmp	sl, r3
   2c148:	mov	r1, sl
   2c14c:	ldr	r3, [pc, #692]	; 2c408 <fputs@plt+0x1b2c0>
   2c150:	mov	r0, r6
   2c154:	mvneq	r3, #0
   2c158:	bl	263cc <fputs@plt+0x15284>
   2c15c:	b	2bff8 <fputs@plt+0x1aeb0>
   2c160:	cmp	r3, #37	; 0x25
   2c164:	addne	r4, r4, #1
   2c168:	bne	2c1a8 <fputs@plt+0x1b060>
   2c16c:	add	r7, r7, #1
   2c170:	ldrb	r3, [r9, r7]
   2c174:	add	r8, r9, r7
   2c178:	cmp	r3, #89	; 0x59
   2c17c:	beq	2c3d8 <fputs@plt+0x1b290>
   2c180:	bhi	2c280 <fputs@plt+0x1b138>
   2c184:	cmp	r3, #77	; 0x4d
   2c188:	beq	2c360 <fputs@plt+0x1b218>
   2c18c:	bhi	2c1b0 <fputs@plt+0x1b068>
   2c190:	cmp	r3, #72	; 0x48
   2c194:	beq	2c314 <fputs@plt+0x1b1cc>
   2c198:	cmp	r3, #74	; 0x4a
   2c19c:	beq	2c338 <fputs@plt+0x1b1f0>
   2c1a0:	add	r4, r4, #1
   2c1a4:	mov	r3, #37	; 0x25
   2c1a8:	strb	r3, [r5]
   2c1ac:	b	2c30c <fputs@plt+0x1b1c4>
   2c1b0:	cmp	r3, #83	; 0x53
   2c1b4:	vldreq	d7, [sp, #48]	; 0x30
   2c1b8:	vcvteq.s32.f64	s15, d7
   2c1bc:	vmoveq	r3, s15
   2c1c0:	beq	2c2f8 <fputs@plt+0x1b1b0>
   2c1c4:	cmp	r3, #87	; 0x57
   2c1c8:	bne	2c1a0 <fputs@plt+0x1b058>
   2c1cc:	add	lr, sp, #16
   2c1d0:	add	ip, sp, #64	; 0x40
   2c1d4:	ldm	lr!, {r0, r1, r2, r3}
   2c1d8:	stmia	ip!, {r0, r1, r2, r3}
   2c1dc:	ldm	lr!, {r0, r1, r2, r3}
   2c1e0:	stmia	ip!, {r0, r1, r2, r3}
   2c1e4:	ldm	lr, {r0, r1, r2, r3}
   2c1e8:	stm	ip, {r0, r1, r2, r3}
   2c1ec:	mov	r3, #0
   2c1f0:	add	r0, sp, #64	; 0x40
   2c1f4:	strb	r3, [sp, #106]	; 0x6a
   2c1f8:	mov	r3, #1
   2c1fc:	str	r3, [sp, #76]	; 0x4c
   2c200:	str	r3, [sp, #80]	; 0x50
   2c204:	bl	17e78 <fputs@plt+0x6d30>
   2c208:	ldr	r3, [sp, #16]
   2c20c:	ldr	ip, [pc, #504]	; 2c40c <fputs@plt+0x1b2c4>
   2c210:	ldrd	r0, [sp, #64]	; 0x40
   2c214:	str	r3, [sp, #12]
   2c218:	ldr	fp, [sp, #20]
   2c21c:	subs	r0, r3, r0
   2c220:	add	r3, pc, #456	; 0x1c8
   2c224:	ldrd	r2, [r3]
   2c228:	sbc	r1, fp, r1
   2c22c:	adds	r0, r0, ip
   2c230:	adc	r1, r1, #0
   2c234:	bl	6fac8 <fputs@plt+0x5e980>
   2c238:	ldrb	r3, [r8]
   2c23c:	cmp	r3, #87	; 0x57
   2c240:	bne	2c31c <fputs@plt+0x1b1d4>
   2c244:	add	r8, r0, #7
   2c248:	ldr	r0, [pc, #444]	; 2c40c <fputs@plt+0x1b2c4>
   2c24c:	ldr	r1, [sp, #12]
   2c250:	add	r3, pc, #408	; 0x198
   2c254:	ldrd	r2, [r3]
   2c258:	adds	r0, r1, r0
   2c25c:	adc	r1, fp, #0
   2c260:	bl	6fac8 <fputs@plt+0x5e980>
   2c264:	mov	r2, #7
   2c268:	mov	r3, #0
   2c26c:	bl	6fac8 <fputs@plt+0x5e980>
   2c270:	sub	r2, r8, r2
   2c274:	mov	r3, #7
   2c278:	sdiv	r3, r2, r3
   2c27c:	b	2c2f8 <fputs@plt+0x1b1b0>
   2c280:	cmp	r3, #106	; 0x6a
   2c284:	beq	2c1cc <fputs@plt+0x1b084>
   2c288:	bhi	2c2d4 <fputs@plt+0x1b18c>
   2c28c:	cmp	r3, #100	; 0x64
   2c290:	beq	2c2f4 <fputs@plt+0x1b1ac>
   2c294:	cmp	r3, #102	; 0x66
   2c298:	bne	2c1a0 <fputs@plt+0x1b058>
   2c29c:	vldr	d6, [pc, #340]	; 2c3f8 <fputs@plt+0x1b2b0>
   2c2a0:	mov	r1, r5
   2c2a4:	mov	r0, #7
   2c2a8:	vldr	d7, [sp, #48]	; 0x30
   2c2ac:	ldr	r2, [pc, #348]	; 2c410 <fputs@plt+0x1b2c8>
   2c2b0:	vcmp.f64	d7, d6
   2c2b4:	vmrs	APSR_nzcv, fpscr
   2c2b8:	vmovgt.f64	d7, d6
   2c2bc:	vstr	d7, [sp]
   2c2c0:	bl	2a044 <fputs@plt+0x18efc>
   2c2c4:	mov	r0, r5
   2c2c8:	bl	16878 <fputs@plt+0x5730>
   2c2cc:	add	r4, r4, r0
   2c2d0:	b	2c30c <fputs@plt+0x1b1c4>
   2c2d4:	cmp	r3, #115	; 0x73
   2c2d8:	beq	2c368 <fputs@plt+0x1b220>
   2c2dc:	cmp	r3, #119	; 0x77
   2c2e0:	beq	2c39c <fputs@plt+0x1b254>
   2c2e4:	cmp	r3, #109	; 0x6d
   2c2e8:	bne	2c1a0 <fputs@plt+0x1b058>
   2c2ec:	ldr	r3, [sp, #28]
   2c2f0:	b	2c2f8 <fputs@plt+0x1b1b0>
   2c2f4:	ldr	r3, [sp, #32]
   2c2f8:	mov	r1, r5
   2c2fc:	mov	r0, #3
   2c300:	ldr	r2, [pc, #268]	; 2c414 <fputs@plt+0x1b2cc>
   2c304:	add	r4, r4, #2
   2c308:	bl	2a044 <fputs@plt+0x18efc>
   2c30c:	add	r7, r7, #1
   2c310:	b	2c128 <fputs@plt+0x1afe0>
   2c314:	ldr	r3, [sp, #36]	; 0x24
   2c318:	b	2c2f8 <fputs@plt+0x1b1b0>
   2c31c:	add	r3, r0, #1
   2c320:	ldr	r2, [pc, #240]	; 2c418 <fputs@plt+0x1b2d0>
   2c324:	mov	r1, r5
   2c328:	mov	r0, #4
   2c32c:	add	r4, r4, #3
   2c330:	bl	2a044 <fputs@plt+0x18efc>
   2c334:	b	2c30c <fputs@plt+0x1b1c4>
   2c338:	ldrd	r0, [sp, #16]
   2c33c:	bl	6fa68 <fputs@plt+0x5e920>
   2c340:	vmov	d7, r0, r1
   2c344:	mov	r1, r5
   2c348:	mov	r0, #20
   2c34c:	vldr	d6, [pc, #172]	; 2c400 <fputs@plt+0x1b2b8>
   2c350:	ldr	r2, [pc, #196]	; 2c41c <fputs@plt+0x1b2d4>
   2c354:	vdiv.f64	d7, d7, d6
   2c358:	vstr	d7, [sp]
   2c35c:	b	2c2c0 <fputs@plt+0x1b178>
   2c360:	ldr	r3, [sp, #40]	; 0x28
   2c364:	b	2c2f8 <fputs@plt+0x1b1b0>
   2c368:	mov	r2, #1000	; 0x3e8
   2c36c:	mov	r3, #0
   2c370:	ldrd	r0, [sp, #16]
   2c374:	bl	6fac8 <fputs@plt+0x5e980>
   2c378:	ldr	r3, [pc, #160]	; 2c420 <fputs@plt+0x1b2d8>
   2c37c:	ldr	r2, [pc, #160]	; 2c424 <fputs@plt+0x1b2dc>
   2c380:	adds	r0, r0, r3
   2c384:	sbc	r1, r1, #49	; 0x31
   2c388:	strd	r0, [sp]
   2c38c:	mov	r1, r5
   2c390:	mov	r0, #30
   2c394:	bl	2a044 <fputs@plt+0x18efc>
   2c398:	b	2c2c4 <fputs@plt+0x1b17c>
   2c39c:	ldr	r1, [pc, #132]	; 2c428 <fputs@plt+0x1b2e0>
   2c3a0:	add	r4, r4, #1
   2c3a4:	ldr	r0, [sp, #16]
   2c3a8:	add	r3, pc, #64	; 0x40
   2c3ac:	ldrd	r2, [r3]
   2c3b0:	adds	r0, r0, r1
   2c3b4:	ldr	r1, [sp, #20]
   2c3b8:	adc	r1, r1, #0
   2c3bc:	bl	6fac8 <fputs@plt+0x5e980>
   2c3c0:	mov	r2, #7
   2c3c4:	mov	r3, #0
   2c3c8:	bl	6fac8 <fputs@plt+0x5e980>
   2c3cc:	add	r2, r2, #48	; 0x30
   2c3d0:	strb	r2, [r5]
   2c3d4:	b	2c30c <fputs@plt+0x1b1c4>
   2c3d8:	ldr	r2, [pc, #76]	; 2c42c <fputs@plt+0x1b2e4>
   2c3dc:	mov	r1, r5
   2c3e0:	mov	r0, #5
   2c3e4:	ldr	r3, [sp, #24]
   2c3e8:	bl	2a044 <fputs@plt+0x18efc>
   2c3ec:	b	2c2c4 <fputs@plt+0x1b17c>
   2c3f0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2c3f4:	andeq	r0, r0, r0
   2c3f8:	blcc	1942c74 <stderr@@GLIBC_2.4+0x18b6f0c>
   2c3fc:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   2c400:	andeq	r0, r0, r0
   2c404:	orrsmi	r9, r4, r0, ror r9
   2c408:	andeq	r2, r1, r4, asr sp
   2c40c:	addseq	r2, r3, #0, 28
   2c410:	muleq	r7, r0, r4
   2c414:	andeq	r6, r7, pc, asr #9
   2c418:	muleq	r7, r7, r4
   2c41c:	muleq	r7, ip, r4
   2c420:	ldrb	r9, [ip, -r0, asr #13]
   2c424:	andeq	r8, r7, r2, ror #5
   2c428:	ldreq	r8, [r9, r0, lsl #20]!
   2c42c:	andeq	r6, r7, r2, lsr #9
   2c430:	push	{r4, lr}
   2c434:	sub	sp, sp, #176	; 0xb0
   2c438:	mov	r4, r0
   2c43c:	add	r3, sp, #24
   2c440:	bl	2a5b0 <fputs@plt+0x19468>
   2c444:	cmp	r0, #0
   2c448:	bne	2c4a8 <fputs@plt+0x1b360>
   2c44c:	add	r0, sp, #24
   2c450:	bl	1d064 <fputs@plt+0xbf1c>
   2c454:	ldr	r3, [sp, #48]	; 0x30
   2c458:	add	r1, sp, #76	; 0x4c
   2c45c:	mov	r0, #100	; 0x64
   2c460:	vldr	d7, [sp, #56]	; 0x38
   2c464:	ldr	r2, [pc, #68]	; 2c4b0 <fputs@plt+0x1b368>
   2c468:	str	r3, [sp, #12]
   2c46c:	ldr	r3, [sp, #44]	; 0x2c
   2c470:	vcvt.s32.f64	s14, d7
   2c474:	str	r3, [sp, #8]
   2c478:	ldr	r3, [sp, #40]	; 0x28
   2c47c:	str	r3, [sp, #4]
   2c480:	ldr	r3, [sp, #36]	; 0x24
   2c484:	vstr	s14, [sp, #16]
   2c488:	str	r3, [sp]
   2c48c:	ldr	r3, [sp, #32]
   2c490:	bl	2a044 <fputs@plt+0x18efc>
   2c494:	mvn	r3, #0
   2c498:	add	r1, sp, #76	; 0x4c
   2c49c:	mov	r2, r3
   2c4a0:	mov	r0, r4
   2c4a4:	bl	263cc <fputs@plt+0x15284>
   2c4a8:	add	sp, sp, #176	; 0xb0
   2c4ac:	pop	{r4, pc}
   2c4b0:	andeq	r6, r7, r7, lsr #9
   2c4b4:	mov	r2, #0
   2c4b8:	mov	r1, r2
   2c4bc:	b	2c430 <fputs@plt+0x1b2e8>
   2c4c0:	push	{r4, lr}
   2c4c4:	sub	sp, sp, #160	; 0xa0
   2c4c8:	mov	r4, r0
   2c4cc:	add	r3, sp, #8
   2c4d0:	bl	2a5b0 <fputs@plt+0x19468>
   2c4d4:	cmp	r0, #0
   2c4d8:	bne	2c52c <fputs@plt+0x1b3e4>
   2c4dc:	ldrb	r3, [sp, #49]	; 0x31
   2c4e0:	cmp	r3, #0
   2c4e4:	bne	2c4f0 <fputs@plt+0x1b3a8>
   2c4e8:	add	r0, sp, #8
   2c4ec:	bl	18154 <fputs@plt+0x700c>
   2c4f0:	ldr	r3, [sp, #32]
   2c4f4:	add	r1, sp, #60	; 0x3c
   2c4f8:	mov	r0, #100	; 0x64
   2c4fc:	vldr	d7, [sp, #40]	; 0x28
   2c500:	ldr	r2, [pc, #44]	; 2c534 <fputs@plt+0x1b3ec>
   2c504:	str	r3, [sp]
   2c508:	ldr	r3, [sp, #28]
   2c50c:	vcvt.s32.f64	s14, d7
   2c510:	vstr	s14, [sp, #4]
   2c514:	bl	2a044 <fputs@plt+0x18efc>
   2c518:	mvn	r3, #0
   2c51c:	add	r1, sp, #60	; 0x3c
   2c520:	mov	r2, r3
   2c524:	mov	r0, r4
   2c528:	bl	263cc <fputs@plt+0x15284>
   2c52c:	add	sp, sp, #160	; 0xa0
   2c530:	pop	{r4, pc}
   2c534:			; <UNDEFINED> instruction: 0x000764b6
   2c538:	mov	r2, #0
   2c53c:	mov	r1, r2
   2c540:	b	2c4c0 <fputs@plt+0x1b378>
   2c544:	push	{r4, lr}
   2c548:	sub	sp, sp, #160	; 0xa0
   2c54c:	mov	r4, r0
   2c550:	add	r3, sp, #8
   2c554:	bl	2a5b0 <fputs@plt+0x19468>
   2c558:	cmp	r0, #0
   2c55c:	bne	2c5a0 <fputs@plt+0x1b458>
   2c560:	add	r0, sp, #8
   2c564:	bl	17ff0 <fputs@plt+0x6ea8>
   2c568:	ldr	r3, [sp, #24]
   2c56c:	add	r1, sp, #60	; 0x3c
   2c570:	mov	r0, #100	; 0x64
   2c574:	ldr	r2, [pc, #44]	; 2c5a8 <fputs@plt+0x1b460>
   2c578:	str	r3, [sp, #4]
   2c57c:	ldr	r3, [sp, #20]
   2c580:	str	r3, [sp]
   2c584:	ldr	r3, [sp, #16]
   2c588:	bl	2a044 <fputs@plt+0x18efc>
   2c58c:	mvn	r3, #0
   2c590:	add	r1, sp, #60	; 0x3c
   2c594:	mov	r2, r3
   2c598:	mov	r0, r4
   2c59c:	bl	263cc <fputs@plt+0x15284>
   2c5a0:	add	sp, sp, #160	; 0xa0
   2c5a4:	pop	{r4, pc}
   2c5a8:	andeq	r6, r7, r5, asr #9
   2c5ac:	mov	r2, #0
   2c5b0:	mov	r1, r2
   2c5b4:	b	2c544 <fputs@plt+0x1b3fc>
   2c5b8:	push	{r4, r5, r6, r7, r8, lr}
   2c5bc:	mov	r4, r0
   2c5c0:	ldr	r0, [r2]
   2c5c4:	vpush	{d8}
   2c5c8:	sub	sp, sp, #72	; 0x48
   2c5cc:	ldr	r7, [pc, #560]	; 2c804 <fputs@plt+0x1b6bc>
   2c5d0:	ldrh	r3, [r0, #8]
   2c5d4:	and	r3, r3, #31
   2c5d8:	add	r3, r7, r3
   2c5dc:	ldrb	r3, [r3, #3065]	; 0xbf9
   2c5e0:	sub	r3, r3, #1
   2c5e4:	cmp	r3, #3
   2c5e8:	ldrls	pc, [pc, r3, lsl #2]
   2c5ec:	b	2c7f4 <fputs@plt+0x1b6ac>
   2c5f0:	andeq	ip, r2, ip, ror #12
   2c5f4:	andeq	ip, r2, r0, lsl #12
   2c5f8:	andeq	ip, r2, r4, asr #14
   2c5fc:	andeq	ip, r2, r4, lsl #13
   2c600:	bl	19324 <fputs@plt+0x81dc>
   2c604:	ldr	r2, [pc, #508]	; 2c808 <fputs@plt+0x1b6c0>
   2c608:	add	r1, sp, #20
   2c60c:	mov	r0, #50	; 0x32
   2c610:	vstr	d0, [sp]
   2c614:	vmov.f64	d8, d0
   2c618:	bl	2a044 <fputs@plt+0x18efc>
   2c61c:	mov	r2, #20
   2c620:	mov	r3, #1
   2c624:	add	r1, sp, #8
   2c628:	add	r0, sp, r2
   2c62c:	bl	12f6c <fputs@plt+0x1e24>
   2c630:	vldr	d7, [sp, #8]
   2c634:	vcmp.f64	d7, d8
   2c638:	vmrs	APSR_nzcv, fpscr
   2c63c:	beq	2c654 <fputs@plt+0x1b50c>
   2c640:	ldr	r2, [pc, #452]	; 2c80c <fputs@plt+0x1b6c4>
   2c644:	add	r1, sp, #20
   2c648:	mov	r0, #50	; 0x32
   2c64c:	vstr	d8, [sp]
   2c650:	bl	2a044 <fputs@plt+0x18efc>
   2c654:	mvn	r3, #0
   2c658:	add	r1, sp, #20
   2c65c:	mov	r2, r3
   2c660:	mov	r0, r4
   2c664:	bl	263cc <fputs@plt+0x15284>
   2c668:	b	2c678 <fputs@plt+0x1b530>
   2c66c:	mov	r1, r0
   2c670:	mov	r0, r4
   2c674:	bl	26ee0 <fputs@plt+0x15d98>
   2c678:	add	sp, sp, #72	; 0x48
   2c67c:	vpop	{d8}
   2c680:	pop	{r4, r5, r6, r7, r8, pc}
   2c684:	mov	r5, r2
   2c688:	bl	2a2f0 <fputs@plt+0x191a8>
   2c68c:	mov	r8, r0
   2c690:	ldr	r0, [r5]
   2c694:	bl	2a228 <fputs@plt+0x190e0>
   2c698:	asr	r1, r0, #31
   2c69c:	adds	r2, r0, #2
   2c6a0:	mov	r6, r0
   2c6a4:	mov	r0, r4
   2c6a8:	adc	r3, r1, #0
   2c6ac:	adds	r2, r2, r2
   2c6b0:	adc	r3, r3, r3
   2c6b4:	bl	26290 <fputs@plt+0x15148>
   2c6b8:	subs	r5, r0, #0
   2c6bc:	subne	r2, r8, #1
   2c6c0:	addne	r1, r5, #2
   2c6c4:	rsbne	r8, r8, #1
   2c6c8:	beq	2c678 <fputs@plt+0x1b530>
   2c6cc:	add	r3, r8, r2
   2c6d0:	add	r1, r1, #2
   2c6d4:	cmp	r3, r6
   2c6d8:	blt	2c71c <fputs@plt+0x1b5d4>
   2c6dc:	add	r6, r5, r6, lsl #1
   2c6e0:	mov	r2, #0
   2c6e4:	mov	r3, #39	; 0x27
   2c6e8:	mov	r0, r4
   2c6ec:	mov	r1, r5
   2c6f0:	strb	r3, [r6, #2]
   2c6f4:	strb	r2, [r6, #3]
   2c6f8:	mov	r2, #88	; 0x58
   2c6fc:	strb	r3, [r5, #1]
   2c700:	mvn	r3, #0
   2c704:	strb	r2, [r5]
   2c708:	mov	r2, r3
   2c70c:	bl	263cc <fputs@plt+0x15284>
   2c710:	mov	r0, r5
   2c714:	bl	183dc <fputs@plt+0x7294>
   2c718:	b	2c678 <fputs@plt+0x1b530>
   2c71c:	ldrb	r3, [r2, #1]!
   2c720:	add	r3, r7, r3, lsr #4
   2c724:	ldrb	r3, [r3, #3471]	; 0xd8f
   2c728:	strb	r3, [r1, #-2]
   2c72c:	ldrb	r3, [r2]
   2c730:	and	r3, r3, #15
   2c734:	add	r3, r7, r3
   2c738:	ldrb	r3, [r3, #3471]	; 0xd8f
   2c73c:	strb	r3, [r1, #-1]
   2c740:	b	2c6cc <fputs@plt+0x1b584>
   2c744:	bl	2a2c0 <fputs@plt+0x19178>
   2c748:	subs	r5, r0, #0
   2c74c:	movne	r2, #0
   2c750:	movne	r3, #0
   2c754:	movne	ip, #0
   2c758:	beq	2c678 <fputs@plt+0x1b530>
   2c75c:	ldrb	r1, [r5, ip]
   2c760:	cmp	r1, #0
   2c764:	bne	2c7c4 <fputs@plt+0x1b67c>
   2c768:	adds	r0, r2, ip
   2c76c:	adc	r1, r3, ip, asr #31
   2c770:	adds	r2, r0, #3
   2c774:	mov	r0, r4
   2c778:	adc	r3, r1, #0
   2c77c:	bl	26290 <fputs@plt+0x15148>
   2c780:	subs	r1, r0, #0
   2c784:	beq	2c678 <fputs@plt+0x1b530>
   2c788:	mov	r3, #39	; 0x27
   2c78c:	sub	r5, r5, #1
   2c790:	mov	ip, #1
   2c794:	strb	r3, [r1]
   2c798:	ldrb	r3, [r5, #1]!
   2c79c:	add	r2, ip, #1
   2c7a0:	add	lr, r1, ip
   2c7a4:	add	r0, r1, r2
   2c7a8:	cmp	r3, #0
   2c7ac:	bne	2c7dc <fputs@plt+0x1b694>
   2c7b0:	mov	ip, #39	; 0x27
   2c7b4:	strb	ip, [lr]
   2c7b8:	strb	r3, [r0]
   2c7bc:	ldr	r3, [pc, #76]	; 2c810 <fputs@plt+0x1b6c8>
   2c7c0:	b	2c660 <fputs@plt+0x1b518>
   2c7c4:	cmp	r1, #39	; 0x27
   2c7c8:	bne	2c7d4 <fputs@plt+0x1b68c>
   2c7cc:	adds	r2, r2, #1
   2c7d0:	adc	r3, r3, #0
   2c7d4:	add	ip, ip, #1
   2c7d8:	b	2c75c <fputs@plt+0x1b614>
   2c7dc:	cmp	r3, #39	; 0x27
   2c7e0:	strb	r3, [r1, ip]
   2c7e4:	addeq	r2, ip, #2
   2c7e8:	strbeq	r3, [r0]
   2c7ec:	mov	ip, r2
   2c7f0:	b	2c798 <fputs@plt+0x1b650>
   2c7f4:	mov	r3, #0
   2c7f8:	mov	r2, #4
   2c7fc:	ldr	r1, [pc, #16]	; 2c814 <fputs@plt+0x1b6cc>
   2c800:	b	2c660 <fputs@plt+0x1b518>
   2c804:			; <UNDEFINED> instruction: 0x00072ab0
   2c808:	ldrdeq	r6, [r7], -ip
   2c80c:	ldrdeq	r6, [r7], -r4
   2c810:	ldrdeq	r8, [r1], -ip
   2c814:	andeq	r9, r7, sp, lsr #18
   2c818:	push	{r1, r2, r3}
   2c81c:	push	{r4, r5, r6, lr}
   2c820:	sub	sp, sp, #252	; 0xfc
   2c824:	ldr	r5, [pc, #120]	; 2c8a4 <fputs@plt+0x1b75c>
   2c828:	ldr	r3, [r5, #256]	; 0x100
   2c82c:	cmp	r3, #0
   2c830:	beq	2c894 <fputs@plt+0x1b74c>
   2c834:	add	r3, sp, #36	; 0x24
   2c838:	mov	r1, #210	; 0xd2
   2c83c:	add	r2, sp, #272	; 0x110
   2c840:	mov	r4, r0
   2c844:	add	r0, sp, #8
   2c848:	str	r3, [sp, #12]
   2c84c:	str	r3, [sp, #16]
   2c850:	mov	r3, #0
   2c854:	str	r2, [sp, #4]
   2c858:	str	r1, [sp, #24]
   2c85c:	ldr	r1, [sp, #268]	; 0x10c
   2c860:	str	r3, [sp, #8]
   2c864:	str	r3, [sp, #20]
   2c868:	str	r3, [sp, #28]
   2c86c:	strh	r3, [sp, #32]
   2c870:	bl	28fa8 <fputs@plt+0x17e60>
   2c874:	ldr	r6, [r5, #256]	; 0x100
   2c878:	add	r0, sp, #8
   2c87c:	ldr	r5, [r5, #260]	; 0x104
   2c880:	bl	1de74 <fputs@plt+0xcd2c>
   2c884:	mov	r2, r0
   2c888:	mov	r1, r4
   2c88c:	mov	r0, r5
   2c890:	blx	r6
   2c894:	add	sp, sp, #252	; 0xfc
   2c898:	pop	{r4, r5, r6, lr}
   2c89c:	add	sp, sp, #12
   2c8a0:	bx	lr
   2c8a4:	andeq	fp, r8, r0, lsr r1
   2c8a8:	ldr	r3, [pc, #36]	; 2c8d4 <fputs@plt+0x1b78c>
   2c8ac:	push	{r0, r1, r2, lr}
   2c8b0:	ldr	r2, [pc, #32]	; 2c8d8 <fputs@plt+0x1b790>
   2c8b4:	str	r3, [sp]
   2c8b8:	mov	r3, r0
   2c8bc:	mov	r0, #21
   2c8c0:	ldr	r1, [pc, #20]	; 2c8dc <fputs@plt+0x1b794>
   2c8c4:	bl	2c818 <fputs@plt+0x1b6d0>
   2c8c8:	mov	r0, #21
   2c8cc:	add	sp, sp, #12
   2c8d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2c8d4:	andeq	r6, r7, pc, asr r3
   2c8d8:	ldrdeq	r6, [r7], -fp
   2c8dc:	andeq	r6, r7, r2, ror #9
   2c8e0:	cmp	r0, #9
   2c8e4:	bls	2c8f0 <fputs@plt+0x1b7a8>
   2c8e8:	movw	r0, #16513	; 0x4081
   2c8ec:	b	2c8a8 <fputs@plt+0x1b760>
   2c8f0:	ldr	ip, [pc, #48]	; 2c928 <fputs@plt+0x1b7e0>
   2c8f4:	push	{r4, lr}
   2c8f8:	mov	r4, #0
   2c8fc:	cmp	r3, r4
   2c900:	str	r4, [r1, #4]
   2c904:	ldr	lr, [ip, r0, lsl #2]
   2c908:	add	r0, r0, #10
   2c90c:	str	lr, [r1]
   2c910:	ldr	r1, [ip, r0, lsl #2]
   2c914:	strne	lr, [ip, r0, lsl #2]
   2c918:	mov	r0, #0
   2c91c:	str	r1, [r2]
   2c920:	str	r4, [r2, #4]
   2c924:	pop	{r4, pc}
   2c928:	ldrdeq	pc, [r8], -r0
   2c92c:	push	{r4, r5, lr}
   2c930:	sub	sp, sp, #20
   2c934:	mov	r5, r1
   2c938:	mov	r4, r2
   2c93c:	mov	r1, sp
   2c940:	add	r2, sp, #8
   2c944:	bl	2c8e0 <fputs@plt+0x1b798>
   2c948:	cmp	r0, #0
   2c94c:	ldreq	r3, [sp]
   2c950:	streq	r3, [r5]
   2c954:	ldreq	r3, [sp, #8]
   2c958:	streq	r3, [r4]
   2c95c:	add	sp, sp, #20
   2c960:	pop	{r4, r5, pc}
   2c964:	push	{r0, r1, r2, r3, r4, lr}
   2c968:	mov	r3, #0
   2c96c:	mov	r1, sp
   2c970:	add	r2, sp, #8
   2c974:	mov	r0, r3
   2c978:	bl	2c8e0 <fputs@plt+0x1b798>
   2c97c:	ldrd	r0, [sp]
   2c980:	add	sp, sp, #20
   2c984:	pop	{pc}		; (ldr pc, [sp], #4)
   2c988:	push	{r0, r1, r2, r3, r4, lr}
   2c98c:	mov	r3, r0
   2c990:	mov	r1, sp
   2c994:	add	r2, sp, #8
   2c998:	mov	r0, #0
   2c99c:	bl	2c8e0 <fputs@plt+0x1b798>
   2c9a0:	ldrd	r0, [sp, #8]
   2c9a4:	add	sp, sp, #20
   2c9a8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c9ac:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c9b0:	mov	r6, r0
   2c9b4:	mov	r0, r1
   2c9b8:	mov	r7, r1
   2c9bc:	mov	fp, r2
   2c9c0:	mov	r8, r3
   2c9c4:	add	r9, r6, #320	; 0x140
   2c9c8:	bl	16878 <fputs@plt+0x5730>
   2c9cc:	mov	sl, r0
   2c9d0:	mov	r1, r7
   2c9d4:	mov	r0, r9
   2c9d8:	bl	13dc8 <fputs@plt+0x2c80>
   2c9dc:	subs	r4, r0, #0
   2c9e0:	beq	2ca20 <fputs@plt+0x1b8d8>
   2c9e4:	ldr	r0, [pc, #172]	; 2ca98 <fputs@plt+0x1b950>
   2c9e8:	bl	2c8a8 <fputs@plt+0x1b760>
   2c9ec:	mov	r1, r0
   2c9f0:	mov	r0, r6
   2c9f4:	bl	1cabc <fputs@plt+0xb974>
   2c9f8:	ldr	r3, [sp, #40]	; 0x28
   2c9fc:	mov	r4, r0
   2ca00:	cmp	r0, #0
   2ca04:	cmpne	r3, #0
   2ca08:	beq	2ca14 <fputs@plt+0x1b8cc>
   2ca0c:	mov	r0, r8
   2ca10:	blx	r3
   2ca14:	mov	r0, r4
   2ca18:	add	sp, sp, #4
   2ca1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ca20:	add	r2, sl, #21
   2ca24:	mov	r3, r4
   2ca28:	mov	r0, r6
   2ca2c:	bl	1d400 <fputs@plt+0xc2b8>
   2ca30:	subs	r5, r0, #0
   2ca34:	bne	2ca40 <fputs@plt+0x1b8f8>
   2ca38:	mov	r1, #0
   2ca3c:	b	2c9f0 <fputs@plt+0x1b8a8>
   2ca40:	add	r3, r5, #20
   2ca44:	add	r2, sl, #1
   2ca48:	mov	r1, r7
   2ca4c:	mov	r0, r3
   2ca50:	bl	10fbc <memcpy@plt>
   2ca54:	ldr	r2, [sp, #40]	; 0x28
   2ca58:	mov	r3, r0
   2ca5c:	mov	r1, r0
   2ca60:	mov	r0, r9
   2ca64:	str	fp, [r5]
   2ca68:	stmib	r5, {r3, r8}
   2ca6c:	str	r2, [r5, #12]
   2ca70:	mov	r2, r5
   2ca74:	str	r4, [r5, #16]
   2ca78:	bl	1d200 <fputs@plt+0xc0b8>
   2ca7c:	subs	r1, r0, #0
   2ca80:	beq	2ca38 <fputs@plt+0x1b8f0>
   2ca84:	mov	r0, r6
   2ca88:	bl	185e4 <fputs@plt+0x749c>
   2ca8c:	bl	1c334 <fputs@plt+0xb1ec>
   2ca90:	mov	r1, r4
   2ca94:	b	2c9f0 <fputs@plt+0x1b8a8>
   2ca98:	andeq	ip, r1, r7, lsr #31
   2ca9c:	mov	ip, #0
   2caa0:	push	{r0, r1, r2, lr}
   2caa4:	str	ip, [sp]
   2caa8:	bl	2c9ac <fputs@plt+0x1b864>
   2caac:	add	sp, sp, #12
   2cab0:	pop	{pc}		; (ldr pc, [sp], #4)
   2cab4:	b	2c9ac <fputs@plt+0x1b864>
   2cab8:	push	{r1, r2, r3}
   2cabc:	push	{r0, r1, r4, r5, lr}
   2cac0:	add	r3, sp, #24
   2cac4:	mov	r5, r0
   2cac8:	ldr	r2, [sp, #20]
   2cacc:	str	r3, [sp, #4]
   2cad0:	cmp	r2, #1
   2cad4:	bne	2cb0c <fputs@plt+0x1b9c4>
   2cad8:	ldr	r2, [r0, #336]	; 0x150
   2cadc:	cmp	r2, #0
   2cae0:	ldreq	r0, [pc, #72]	; 2cb30 <fputs@plt+0x1b9e8>
   2cae4:	beq	2cb10 <fputs@plt+0x1b9c8>
   2cae8:	mov	r4, #0
   2caec:	ldr	r2, [r2]
   2caf0:	ldr	r3, [r3]
   2caf4:	strb	r3, [r2, #16]
   2caf8:	mov	r0, r4
   2cafc:	add	sp, sp, #8
   2cb00:	pop	{r4, r5, lr}
   2cb04:	add	sp, sp, #12
   2cb08:	bx	lr
   2cb0c:	ldr	r0, [pc, #32]	; 2cb34 <fputs@plt+0x1b9ec>
   2cb10:	bl	2c8a8 <fputs@plt+0x1b760>
   2cb14:	cmp	r0, #0
   2cb18:	mov	r4, r0
   2cb1c:	beq	2caf8 <fputs@plt+0x1b9b0>
   2cb20:	mov	r1, r0
   2cb24:	mov	r0, r5
   2cb28:	bl	1ca88 <fputs@plt+0xb940>
   2cb2c:	b	2caf8 <fputs@plt+0x1b9b0>
   2cb30:	andeq	sp, r1, sl, lsl r4
   2cb34:	andeq	sp, r1, r2, lsr #8
   2cb38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cb3c:	subs	r5, r2, #0
   2cb40:	sub	sp, sp, #108	; 0x6c
   2cb44:	mov	r8, r0
   2cb48:	mov	r7, r1
   2cb4c:	movne	fp, r5
   2cb50:	moveq	fp, #420	; 0x1a4
   2cb54:	ldr	r6, [pc, #208]	; 2cc2c <fputs@plt+0x1bae4>
   2cb58:	ldr	sl, [pc, #208]	; 2cc30 <fputs@plt+0x1bae8>
   2cb5c:	ldr	r9, [pc, #208]	; 2cc34 <fputs@plt+0x1baec>
   2cb60:	mov	r2, fp
   2cb64:	orr	r1, r7, #524288	; 0x80000
   2cb68:	mov	r0, r8
   2cb6c:	ldr	r3, [r6, #276]	; 0x114
   2cb70:	blx	r3
   2cb74:	subs	r4, r0, #0
   2cb78:	bge	2cb98 <fputs@plt+0x1ba50>
   2cb7c:	bl	1113c <__errno_location@plt>
   2cb80:	ldr	r3, [r0]
   2cb84:	cmp	r3, #4
   2cb88:	beq	2cb60 <fputs@plt+0x1ba18>
   2cb8c:	mov	r0, r4
   2cb90:	add	sp, sp, #108	; 0x6c
   2cb94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cb98:	cmp	r4, #2
   2cb9c:	bgt	2cbe0 <fputs@plt+0x1ba98>
   2cba0:	ldr	r3, [r6, #288]	; 0x120
   2cba4:	blx	r3
   2cba8:	mov	r3, r4
   2cbac:	mov	r2, r8
   2cbb0:	mov	r1, sl
   2cbb4:	mov	r0, #28
   2cbb8:	bl	2c818 <fputs@plt+0x1b6d0>
   2cbbc:	mov	r2, r5
   2cbc0:	mov	r1, r7
   2cbc4:	ldr	r3, [r6, #276]	; 0x114
   2cbc8:	mov	r0, r9
   2cbcc:	blx	r3
   2cbd0:	cmp	r0, #0
   2cbd4:	bge	2cb60 <fputs@plt+0x1ba18>
   2cbd8:	mvn	r4, #0
   2cbdc:	b	2cb8c <fputs@plt+0x1ba44>
   2cbe0:	cmp	r5, #0
   2cbe4:	beq	2cb8c <fputs@plt+0x1ba44>
   2cbe8:	mov	r1, sp
   2cbec:	ldr	r3, [r6, #336]	; 0x150
   2cbf0:	blx	r3
   2cbf4:	cmp	r0, #0
   2cbf8:	bne	2cb8c <fputs@plt+0x1ba44>
   2cbfc:	ldrd	r2, [sp, #48]	; 0x30
   2cc00:	orrs	r3, r2, r3
   2cc04:	bne	2cb8c <fputs@plt+0x1ba44>
   2cc08:	ldr	r3, [sp, #16]
   2cc0c:	ubfx	r3, r3, #0, #9
   2cc10:	cmp	r3, r5
   2cc14:	beq	2cb8c <fputs@plt+0x1ba44>
   2cc18:	mov	r1, r5
   2cc1c:	mov	r0, r4
   2cc20:	ldr	r3, [r6, #444]	; 0x1bc
   2cc24:	blx	r3
   2cc28:	b	2cb8c <fputs@plt+0x1ba44>
   2cc2c:	andeq	fp, r8, r0, lsr r1
   2cc30:	strdeq	r6, [r7], -fp
   2cc34:	andeq	r6, r7, r6, lsr #10
   2cc38:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2cc3c:	mov	r4, r2
   2cc40:	mov	r8, r1
   2cc44:	mov	r7, r3
   2cc48:	mov	r5, r0
   2cc4c:	bl	1113c <__errno_location@plt>
   2cc50:	ldr	r6, [r0]
   2cc54:	mov	r0, r6
   2cc58:	bl	10e48 <strerror@plt>
   2cc5c:	ldr	r3, [pc, #48]	; 2cc94 <fputs@plt+0x1bb4c>
   2cc60:	cmp	r4, #0
   2cc64:	mov	r2, r7
   2cc68:	str	r8, [sp]
   2cc6c:	ldr	r1, [pc, #36]	; 2cc98 <fputs@plt+0x1bb50>
   2cc70:	str	r0, [sp, #8]
   2cc74:	mov	r0, r5
   2cc78:	moveq	r4, r3
   2cc7c:	mov	r3, r6
   2cc80:	str	r4, [sp, #4]
   2cc84:	bl	2c818 <fputs@plt+0x1b6d0>
   2cc88:	mov	r0, r5
   2cc8c:	add	sp, sp, #16
   2cc90:	pop	{r4, r5, r6, r7, r8, pc}
   2cc94:	ldrdeq	pc, [r6], -ip
   2cc98:	andeq	r6, r7, r0, lsr r5
   2cc9c:	cmp	r2, #0
   2cca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cca4:	mov	r4, r0
   2cca8:	sbcs	r1, r3, #0
   2ccac:	sub	sp, sp, #132	; 0x84
   2ccb0:	bge	2ccd8 <fputs@plt+0x1bb90>
   2ccb4:	ldr	r3, [pc, #320]	; 2cdfc <fputs@plt+0x1bcb4>
   2ccb8:	add	r1, sp, #24
   2ccbc:	ldr	r0, [r0, #12]
   2ccc0:	ldr	r3, [r3, #336]	; 0x150
   2ccc4:	blx	r3
   2ccc8:	cmp	r0, #0
   2cccc:	movwne	r0, #1802	; 0x70a
   2ccd0:	bne	2cdec <fputs@plt+0x1bca4>
   2ccd4:	ldrd	r2, [sp, #72]	; 0x48
   2ccd8:	ldrd	r8, [r4, #48]	; 0x30
   2ccdc:	ldrd	r6, [r4, #64]	; 0x40
   2cce0:	cmp	r2, r6
   2cce4:	sbcs	r1, r3, r7
   2cce8:	movlt	r7, r3
   2ccec:	movlt	r6, r2
   2ccf0:	cmp	r9, r7
   2ccf4:	cmpeq	r8, r6
   2ccf8:	beq	2cde8 <fputs@plt+0x1bca0>
   2ccfc:	ldr	r3, [r4, #12]
   2cd00:	ldr	sl, [r4, #72]	; 0x48
   2cd04:	ldr	r5, [pc, #240]	; 2cdfc <fputs@plt+0x1bcb4>
   2cd08:	str	r3, [sp, #20]
   2cd0c:	cmp	sl, #0
   2cd10:	beq	2cdf4 <fputs@plt+0x1bcac>
   2cd14:	ldrd	r0, [r4, #56]	; 0x38
   2cd18:	cmp	r9, r1
   2cd1c:	cmpeq	r8, r0
   2cd20:	beq	2cd34 <fputs@plt+0x1bbec>
   2cd24:	sub	r1, r0, r8
   2cd28:	add	r0, sl, r8
   2cd2c:	ldr	r3, [r5, #552]	; 0x228
   2cd30:	blx	r3
   2cd34:	mov	r3, #1
   2cd38:	mov	r2, r6
   2cd3c:	ldr	fp, [r5, #564]	; 0x234
   2cd40:	mov	r1, r8
   2cd44:	mov	r0, sl
   2cd48:	blx	fp
   2cd4c:	sub	r3, r0, #1
   2cd50:	mov	fp, r0
   2cd54:	cmn	r3, #3
   2cd58:	bls	2cd6c <fputs@plt+0x1bc24>
   2cd5c:	mov	r1, r8
   2cd60:	mov	r0, sl
   2cd64:	ldr	r3, [r5, #552]	; 0x228
   2cd68:	blx	r3
   2cd6c:	cmp	fp, #0
   2cd70:	ldr	r8, [pc, #136]	; 2ce00 <fputs@plt+0x1bcb8>
   2cd74:	bne	2cda8 <fputs@plt+0x1bc60>
   2cd78:	mov	r2, #0
   2cd7c:	mov	r3, #0
   2cd80:	mov	r1, r6
   2cd84:	mov	r0, #0
   2cd88:	strd	r2, [sp, #8]
   2cd8c:	ldr	r3, [sp, #20]
   2cd90:	str	r3, [sp]
   2cd94:	mov	r3, #1
   2cd98:	mov	r2, r3
   2cd9c:	ldr	r5, [r5, #540]	; 0x21c
   2cda0:	blx	r5
   2cda4:	mov	fp, r0
   2cda8:	cmn	fp, #1
   2cdac:	bne	2cddc <fputs@plt+0x1bc94>
   2cdb0:	movw	r3, #32299	; 0x7e2b
   2cdb4:	mov	r1, r8
   2cdb8:	ldr	r2, [r4, #32]
   2cdbc:	mov	r0, #0
   2cdc0:	bl	2cc38 <fputs@plt+0x1baf0>
   2cdc4:	mov	r2, #0
   2cdc8:	mov	r3, r2
   2cdcc:	mov	fp, r2
   2cdd0:	mov	r6, r2
   2cdd4:	mov	r7, r2
   2cdd8:	strd	r2, [r4, #64]	; 0x40
   2cddc:	strd	r6, [r4, #48]	; 0x30
   2cde0:	strd	r6, [r4, #56]	; 0x38
   2cde4:	str	fp, [r4, #72]	; 0x48
   2cde8:	mov	r0, #0
   2cdec:	add	sp, sp, #132	; 0x84
   2cdf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cdf4:	ldr	r8, [pc, #8]	; 2ce04 <fputs@plt+0x1bcbc>
   2cdf8:	b	2cd78 <fputs@plt+0x1bc30>
   2cdfc:	andeq	fp, r8, r0, lsr r1
   2ce00:	andeq	r6, r7, r4, asr r5
   2ce04:	andeq	r6, r7, pc, asr #10
   2ce08:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ce0c:	mov	r1, #0
   2ce10:	ldrd	r8, [r0, #64]	; 0x40
   2ce14:	ldr	r5, [sp, #36]	; 0x24
   2ce18:	cmp	r8, #1
   2ce1c:	str	r1, [r5]
   2ce20:	sbcs	r1, r9, #0
   2ce24:	bge	2ce30 <fputs@plt+0x1bce8>
   2ce28:	mov	r0, #0
   2ce2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ce30:	mov	r7, r3
   2ce34:	ldr	r3, [r0, #72]	; 0x48
   2ce38:	mov	r4, r0
   2ce3c:	mov	r6, r2
   2ce40:	cmp	r3, #0
   2ce44:	beq	2ce80 <fputs@plt+0x1bd38>
   2ce48:	ldr	r3, [sp, #32]
   2ce4c:	adds	r0, r6, r3
   2ce50:	adc	r1, r7, r3, asr #31
   2ce54:	ldrd	r2, [r4, #48]	; 0x30
   2ce58:	cmp	r2, r0
   2ce5c:	sbcs	r3, r3, r1
   2ce60:	blt	2ce28 <fputs@plt+0x1bce0>
   2ce64:	ldr	r3, [r4, #72]	; 0x48
   2ce68:	add	r2, r3, r6
   2ce6c:	ldr	r3, [r4, #44]	; 0x2c
   2ce70:	str	r2, [r5]
   2ce74:	add	r3, r3, #1
   2ce78:	str	r3, [r4, #44]	; 0x2c
   2ce7c:	b	2ce28 <fputs@plt+0x1bce0>
   2ce80:	ldr	r3, [r0, #44]	; 0x2c
   2ce84:	cmp	r3, #0
   2ce88:	bgt	2ce48 <fputs@plt+0x1bd00>
   2ce8c:	mvn	r2, #0
   2ce90:	mvn	r3, #0
   2ce94:	bl	2cc9c <fputs@plt+0x1bb54>
   2ce98:	cmp	r0, #0
   2ce9c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cea0:	b	2ce48 <fputs@plt+0x1bd00>
   2cea4:	ldr	r3, [pc, #60]	; 2cee8 <fputs@plt+0x1bda0>
   2cea8:	push	{r4, r5, r6, lr}
   2ceac:	mov	r4, r0
   2ceb0:	mov	r0, r1
   2ceb4:	mov	r5, r2
   2ceb8:	ldr	r3, [r3, #288]	; 0x120
   2cebc:	blx	r3
   2cec0:	cmp	r0, #0
   2cec4:	popeq	{r4, r5, r6, pc}
   2cec8:	cmp	r4, #0
   2cecc:	mov	r3, r5
   2ced0:	ldrne	r4, [r4, #32]
   2ced4:	movw	r0, #4106	; 0x100a
   2ced8:	ldr	r1, [pc, #12]	; 2ceec <fputs@plt+0x1bda4>
   2cedc:	mov	r2, r4
   2cee0:	pop	{r4, r5, r6, lr}
   2cee4:	b	2cc38 <fputs@plt+0x1baf0>
   2cee8:	andeq	fp, r8, r0, lsr r1
   2ceec:	andeq	r6, r7, fp, asr r5
   2cef0:	ldr	r3, [r0, #8]
   2cef4:	push	{r4, r5, r6, r7, r8, lr}
   2cef8:	ldr	r4, [r3, #28]
   2cefc:	cmp	r4, #0
   2cf00:	popeq	{r4, r5, r6, r7, r8, pc}
   2cf04:	ldr	r5, [r4, #28]
   2cf08:	cmp	r5, #0
   2cf0c:	popne	{r4, r5, r6, r7, r8, pc}
   2cf10:	mov	r6, r0
   2cf14:	ldr	r8, [pc, #124]	; 2cf98 <fputs@plt+0x1be50>
   2cf18:	bl	13eb0 <fputs@plt+0x2d68>
   2cf1c:	mov	r7, r0
   2cf20:	ldrh	r3, [r4, #20]
   2cf24:	ldr	r0, [r4, #24]
   2cf28:	cmp	r3, r5
   2cf2c:	bgt	2cf6c <fputs@plt+0x1be24>
   2cf30:	bl	183dc <fputs@plt+0x7294>
   2cf34:	ldr	r1, [r4, #12]
   2cf38:	cmp	r1, #0
   2cf3c:	blt	2cf54 <fputs@plt+0x1be0c>
   2cf40:	movw	r2, #31697	; 0x7bd1
   2cf44:	mov	r0, r6
   2cf48:	bl	2cea4 <fputs@plt+0x1bd5c>
   2cf4c:	mvn	r3, #0
   2cf50:	str	r3, [r4, #12]
   2cf54:	ldr	r3, [r4]
   2cf58:	mov	r2, #0
   2cf5c:	mov	r0, r4
   2cf60:	pop	{r4, r5, r6, r7, r8, lr}
   2cf64:	str	r2, [r3, #28]
   2cf68:	b	183dc <fputs@plt+0x7294>
   2cf6c:	ldr	r3, [r4, #12]
   2cf70:	ldr	r0, [r0, r5, lsl #2]
   2cf74:	cmp	r3, #0
   2cf78:	blt	2cf90 <fputs@plt+0x1be48>
   2cf7c:	ldr	r1, [r4, #16]
   2cf80:	ldr	r3, [r8, #552]	; 0x228
   2cf84:	blx	r3
   2cf88:	add	r5, r5, r7
   2cf8c:	b	2cf20 <fputs@plt+0x1bdd8>
   2cf90:	bl	183dc <fputs@plt+0x7294>
   2cf94:	b	2cf88 <fputs@plt+0x1be40>
   2cf98:	andeq	fp, r8, r0, lsr r1
   2cf9c:	ldr	r2, [r0, #36]	; 0x24
   2cfa0:	cmp	r2, #0
   2cfa4:	beq	2d034 <fputs@plt+0x1beec>
   2cfa8:	push	{r4, r5, r6, lr}
   2cfac:	ldr	r4, [r2]
   2cfb0:	ldr	r3, [r4, #32]
   2cfb4:	add	ip, r4, #32
   2cfb8:	cmp	r3, r2
   2cfbc:	bne	2d028 <fputs@plt+0x1bee0>
   2cfc0:	ldr	r2, [r3, #4]
   2cfc4:	mov	r5, r0
   2cfc8:	mov	r0, r3
   2cfcc:	mov	r6, r1
   2cfd0:	str	r2, [ip]
   2cfd4:	bl	183dc <fputs@plt+0x7294>
   2cfd8:	mov	r3, #0
   2cfdc:	str	r3, [r5, #36]	; 0x24
   2cfe0:	ldr	r3, [r4, #28]
   2cfe4:	sub	r3, r3, #1
   2cfe8:	cmp	r3, #0
   2cfec:	str	r3, [r4, #28]
   2cff0:	bne	2d020 <fputs@plt+0x1bed8>
   2cff4:	cmp	r6, #0
   2cff8:	beq	2d018 <fputs@plt+0x1bed0>
   2cffc:	ldr	r3, [r4, #12]
   2d000:	cmp	r3, #0
   2d004:	blt	2d018 <fputs@plt+0x1bed0>
   2d008:	ldr	r3, [pc, #44]	; 2d03c <fputs@plt+0x1bef4>
   2d00c:	ldr	r0, [r4, #8]
   2d010:	ldr	r3, [r3, #468]	; 0x1d4
   2d014:	blx	r3
   2d018:	mov	r0, r5
   2d01c:	bl	2cef0 <fputs@plt+0x1bda8>
   2d020:	mov	r0, #0
   2d024:	pop	{r4, r5, r6, pc}
   2d028:	add	ip, r3, #4
   2d02c:	ldr	r3, [r3, #4]
   2d030:	b	2cfb8 <fputs@plt+0x1be70>
   2d034:	mov	r0, #0
   2d038:	bx	lr
   2d03c:	andeq	fp, r8, r0, lsr r1
   2d040:	push	{r4, lr}
   2d044:	mov	r4, r0
   2d048:	bl	13ed4 <fputs@plt+0x2d8c>
   2d04c:	ldr	r1, [r4, #12]
   2d050:	cmp	r1, #0
   2d054:	blt	2d06c <fputs@plt+0x1bf24>
   2d058:	movw	r2, #29444	; 0x7304
   2d05c:	mov	r0, r4
   2d060:	bl	2cea4 <fputs@plt+0x1bd5c>
   2d064:	mvn	r3, #0
   2d068:	str	r3, [r4, #12]
   2d06c:	ldr	r0, [r4, #28]
   2d070:	bl	183dc <fputs@plt+0x7294>
   2d074:	mov	r2, #80	; 0x50
   2d078:	mov	r1, #0
   2d07c:	mov	r0, r4
   2d080:	bl	10f20 <memset@plt>
   2d084:	mov	r0, #0
   2d088:	pop	{r4, pc}
   2d08c:	push	{r4, lr}
   2d090:	mov	r1, #0
   2d094:	mov	r4, r0
   2d098:	bl	1b954 <fputs@plt+0xa80c>
   2d09c:	ldr	r0, [r4, #24]
   2d0a0:	bl	183dc <fputs@plt+0x7294>
   2d0a4:	mov	r0, r4
   2d0a8:	pop	{r4, lr}
   2d0ac:	b	2d040 <fputs@plt+0x1bef8>
   2d0b0:	b	2d040 <fputs@plt+0x1bef8>
   2d0b4:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2d0b8:	mov	r5, r2
   2d0bc:	mov	r4, r1
   2d0c0:	mov	r2, r1
   2d0c4:	mov	r0, r5
   2d0c8:	mov	r1, #0
   2d0cc:	ldr	r7, [pc, #140]	; 2d160 <fputs@plt+0x1c018>
   2d0d0:	bl	10f20 <memset@plt>
   2d0d4:	bl	11094 <getpid@plt>
   2d0d8:	mov	r2, #0
   2d0dc:	mov	r1, r2
   2d0e0:	str	r0, [r7, #348]	; 0x15c
   2d0e4:	ldr	r0, [pc, #120]	; 2d164 <fputs@plt+0x1c01c>
   2d0e8:	bl	2cb38 <fputs@plt+0x1b9f0>
   2d0ec:	subs	r6, r0, #0
   2d0f0:	ldrge	r7, [pc, #112]	; 2d168 <fputs@plt+0x1c020>
   2d0f4:	bge	2d120 <fputs@plt+0x1bfd8>
   2d0f8:	add	r0, sp, #4
   2d0fc:	mov	r4, #8
   2d100:	bl	1101c <time@plt>
   2d104:	ldr	r3, [sp, #4]
   2d108:	str	r3, [r5]
   2d10c:	ldr	r3, [r7, #348]	; 0x15c
   2d110:	str	r3, [r5, #4]
   2d114:	mov	r0, r4
   2d118:	add	sp, sp, #12
   2d11c:	pop	{r4, r5, r6, r7, pc}
   2d120:	mov	r2, r4
   2d124:	mov	r1, r5
   2d128:	ldr	r3, [r7, #372]	; 0x174
   2d12c:	mov	r0, r6
   2d130:	blx	r3
   2d134:	cmp	r0, #0
   2d138:	bge	2d14c <fputs@plt+0x1c004>
   2d13c:	bl	1113c <__errno_location@plt>
   2d140:	ldr	r3, [r0]
   2d144:	cmp	r3, #4
   2d148:	beq	2d120 <fputs@plt+0x1bfd8>
   2d14c:	movw	r2, #33675	; 0x838b
   2d150:	mov	r1, r6
   2d154:	mov	r0, #0
   2d158:	bl	2cea4 <fputs@plt+0x1bd5c>
   2d15c:	b	2d114 <fputs@plt+0x1bfcc>
   2d160:	ldrdeq	pc, [r8], -r0
   2d164:	andeq	r6, r7, r1, ror #10
   2d168:	andeq	fp, r8, r0, lsr r1
   2d16c:	push	{r4, r5, r6, r7, r8, lr}
   2d170:	mov	r6, r0
   2d174:	ldr	r5, [r0, #8]
   2d178:	ldr	r4, [r5, #36]	; 0x24
   2d17c:	cmp	r4, #0
   2d180:	bne	2d18c <fputs@plt+0x1c044>
   2d184:	str	r4, [r5, #36]	; 0x24
   2d188:	pop	{r4, r5, r6, r7, r8, pc}
   2d18c:	movw	r2, #28716	; 0x702c
   2d190:	mov	r0, r6
   2d194:	ldr	r1, [r4]
   2d198:	ldr	r7, [r4, #8]
   2d19c:	bl	2cea4 <fputs@plt+0x1bd5c>
   2d1a0:	mov	r0, r4
   2d1a4:	bl	183dc <fputs@plt+0x7294>
   2d1a8:	mov	r4, r7
   2d1ac:	b	2d17c <fputs@plt+0x1c034>
   2d1b0:	push	{r4, r5, r6, r7, lr}
   2d1b4:	sub	sp, sp, #36	; 0x24
   2d1b8:	ldrb	r3, [r0, #16]
   2d1bc:	cmp	r1, r3
   2d1c0:	bge	2d290 <fputs@plt+0x1c148>
   2d1c4:	cmp	r3, #1
   2d1c8:	mov	r4, r0
   2d1cc:	ldr	r7, [r0, #8]
   2d1d0:	mov	r5, r1
   2d1d4:	bls	2d284 <fputs@plt+0x1c13c>
   2d1d8:	cmp	r1, #1
   2d1dc:	ldr	r6, [pc, #316]	; 2d320 <fputs@plt+0x1c1d8>
   2d1e0:	bne	2d234 <fputs@plt+0x1c0ec>
   2d1e4:	ldr	r2, [r6, #608]	; 0x260
   2d1e8:	mov	r3, #0
   2d1ec:	mov	r1, sp
   2d1f0:	str	r3, [sp]
   2d1f4:	add	r2, r2, #2
   2d1f8:	asr	r3, r2, #31
   2d1fc:	strd	r2, [sp, #8]
   2d200:	movw	r2, #510	; 0x1fe
   2d204:	mov	r3, #0
   2d208:	strd	r2, [sp, #16]
   2d20c:	bl	18a04 <fputs@plt+0x78bc>
   2d210:	cmp	r0, #0
   2d214:	beq	2d234 <fputs@plt+0x1c0ec>
   2d218:	bl	1113c <__errno_location@plt>
   2d21c:	ldr	r3, [r0]
   2d220:	movw	r6, #2314	; 0x90a
   2d224:	str	r3, [r4, #20]
   2d228:	mov	r0, r6
   2d22c:	add	sp, sp, #36	; 0x24
   2d230:	pop	{r4, r5, r6, r7, pc}
   2d234:	ldr	r2, [r6, #608]	; 0x260
   2d238:	mov	r3, #2
   2d23c:	mov	r1, sp
   2d240:	mov	r0, r4
   2d244:	str	r3, [sp]
   2d248:	asr	r3, r2, #31
   2d24c:	strd	r2, [sp, #8]
   2d250:	mov	r3, #0
   2d254:	mov	r2, #2
   2d258:	strd	r2, [sp, #16]
   2d25c:	bl	18a04 <fputs@plt+0x78bc>
   2d260:	cmp	r0, #0
   2d264:	moveq	r3, #1
   2d268:	strbeq	r3, [r7, #20]
   2d26c:	beq	2d284 <fputs@plt+0x1c13c>
   2d270:	bl	1113c <__errno_location@plt>
   2d274:	ldr	r3, [r0]
   2d278:	movw	r6, #2058	; 0x80a
   2d27c:	str	r3, [r4, #20]
   2d280:	b	2d228 <fputs@plt+0x1c0e0>
   2d284:	cmp	r5, #0
   2d288:	beq	2d298 <fputs@plt+0x1c150>
   2d28c:	strb	r5, [r4, #16]
   2d290:	mov	r6, #0
   2d294:	b	2d228 <fputs@plt+0x1c0e0>
   2d298:	ldr	r3, [r7, #16]
   2d29c:	sub	r3, r3, #1
   2d2a0:	cmp	r3, #0
   2d2a4:	movne	r6, r5
   2d2a8:	str	r3, [r7, #16]
   2d2ac:	bne	2d2f8 <fputs@plt+0x1c1b0>
   2d2b0:	mov	r3, #2
   2d2b4:	mov	r2, #0
   2d2b8:	mov	r1, sp
   2d2bc:	mov	r0, r4
   2d2c0:	str	r3, [sp]
   2d2c4:	mov	r3, #0
   2d2c8:	strd	r2, [sp, #8]
   2d2cc:	strd	r2, [sp, #16]
   2d2d0:	bl	18a04 <fputs@plt+0x78bc>
   2d2d4:	subs	r6, r0, #0
   2d2d8:	strbeq	r5, [r7, #20]
   2d2dc:	beq	2d2f8 <fputs@plt+0x1c1b0>
   2d2e0:	bl	1113c <__errno_location@plt>
   2d2e4:	ldr	r3, [r0]
   2d2e8:	movw	r6, #2058	; 0x80a
   2d2ec:	str	r3, [r4, #20]
   2d2f0:	strb	r5, [r7, #20]
   2d2f4:	strb	r5, [r4, #16]
   2d2f8:	ldr	r3, [r7, #32]
   2d2fc:	sub	r3, r3, #1
   2d300:	cmp	r3, #0
   2d304:	str	r3, [r7, #32]
   2d308:	bne	2d314 <fputs@plt+0x1c1cc>
   2d30c:	mov	r0, r4
   2d310:	bl	2d16c <fputs@plt+0x1c024>
   2d314:	cmp	r6, #0
   2d318:	beq	2d28c <fputs@plt+0x1c144>
   2d31c:	b	2d228 <fputs@plt+0x1c0e0>
   2d320:	andeq	fp, r8, r0, lsr r1
   2d324:	push	{r0, r1, r2, r4, r5, lr}
   2d328:	mov	r4, r0
   2d32c:	ldr	r0, [r0, #12]
   2d330:	bl	10f2c <fsync@plt>
   2d334:	subs	r5, r0, #0
   2d338:	beq	2d36c <fputs@plt+0x1c224>
   2d33c:	bl	1113c <__errno_location@plt>
   2d340:	ldr	r3, [r0]
   2d344:	movw	r0, #1034	; 0x40a
   2d348:	ldr	r1, [pc, #108]	; 2d3bc <fputs@plt+0x1c274>
   2d34c:	ldr	r2, [r4, #32]
   2d350:	str	r3, [r4, #20]
   2d354:	movw	r3, #31076	; 0x7964
   2d358:	bl	2cc38 <fputs@plt+0x1baf0>
   2d35c:	mov	r5, r0
   2d360:	mov	r0, r5
   2d364:	add	sp, sp, #12
   2d368:	pop	{r4, r5, pc}
   2d36c:	ldrh	r3, [r4, #18]
   2d370:	tst	r3, #8
   2d374:	beq	2d360 <fputs@plt+0x1c218>
   2d378:	ldr	r3, [pc, #64]	; 2d3c0 <fputs@plt+0x1c278>
   2d37c:	add	r1, sp, #4
   2d380:	ldr	r0, [r4, #32]
   2d384:	ldr	r3, [r3, #480]	; 0x1e0
   2d388:	blx	r3
   2d38c:	cmp	r0, #0
   2d390:	bne	2d3ac <fputs@plt+0x1c264>
   2d394:	ldr	r0, [sp, #4]
   2d398:	bl	10f2c <fsync@plt>
   2d39c:	movw	r2, #31090	; 0x7972
   2d3a0:	mov	r0, r4
   2d3a4:	ldr	r1, [sp, #4]
   2d3a8:	bl	2cea4 <fputs@plt+0x1bd5c>
   2d3ac:	ldrh	r3, [r4, #18]
   2d3b0:	bic	r3, r3, #8
   2d3b4:	strh	r3, [r4, #18]
   2d3b8:	b	2d360 <fputs@plt+0x1c218>
   2d3bc:	andeq	r6, r7, lr, ror #10
   2d3c0:	andeq	fp, r8, r0, lsr r1
   2d3c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d3c8:	mov	r6, r0
   2d3cc:	mov	r4, r2
   2d3d0:	mov	r5, r3
   2d3d4:	ldr	r7, [r0, #40]	; 0x28
   2d3d8:	cmp	r7, #0
   2d3dc:	ble	2d414 <fputs@plt+0x1c2cc>
   2d3e0:	asr	r9, r7, #31
   2d3e4:	adds	r0, r7, r2
   2d3e8:	mov	r2, r7
   2d3ec:	mov	r8, r7
   2d3f0:	adc	r1, r9, r3
   2d3f4:	subs	r0, r0, #1
   2d3f8:	mov	r3, r9
   2d3fc:	sbc	r1, r1, #0
   2d400:	bl	6fac8 <fputs@plt+0x5e980>
   2d404:	mul	r1, r7, r1
   2d408:	umull	r4, r5, r7, r0
   2d40c:	mla	r1, r0, r9, r1
   2d410:	add	r5, r1, r5
   2d414:	mov	r2, r4
   2d418:	mov	r3, r5
   2d41c:	ldr	r0, [r6, #12]
   2d420:	bl	17698 <fputs@plt+0x6550>
   2d424:	cmp	r0, #0
   2d428:	beq	2d450 <fputs@plt+0x1c308>
   2d42c:	bl	1113c <__errno_location@plt>
   2d430:	ldr	r3, [r0]
   2d434:	movw	r0, #1546	; 0x60a
   2d438:	ldr	r1, [pc, #40]	; 2d468 <fputs@plt+0x1c320>
   2d43c:	ldr	r2, [r6, #32]
   2d440:	str	r3, [r6, #20]
   2d444:	movw	r3, #31121	; 0x7991
   2d448:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d44c:	b	2cc38 <fputs@plt+0x1baf0>
   2d450:	ldrd	r2, [r6, #48]	; 0x30
   2d454:	mov	r0, #0
   2d458:	cmp	r4, r2
   2d45c:	sbcs	r3, r5, r3
   2d460:	strdlt	r4, [r6, #48]	; 0x30
   2d464:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d468:	andeq	r6, r7, r9, ror r5
   2d46c:	push	{r0, r1, r4, r5, r6, lr}
   2d470:	mov	r0, r1
   2d474:	mov	r5, r1
   2d478:	mov	r4, r2
   2d47c:	ldr	r6, [pc, #164]	; 2d528 <fputs@plt+0x1c3e0>
   2d480:	ldr	r3, [r6, #468]	; 0x1d4
   2d484:	blx	r3
   2d488:	cmn	r0, #1
   2d48c:	bne	2d4c8 <fputs@plt+0x1c380>
   2d490:	bl	1113c <__errno_location@plt>
   2d494:	ldr	r3, [r0]
   2d498:	cmp	r3, #2
   2d49c:	movweq	r4, #5898	; 0x170a
   2d4a0:	beq	2d4bc <fputs@plt+0x1c374>
   2d4a4:	movw	r3, #33404	; 0x827c
   2d4a8:	mov	r2, r5
   2d4ac:	ldr	r1, [pc, #120]	; 2d52c <fputs@plt+0x1c3e4>
   2d4b0:	movw	r0, #2570	; 0xa0a
   2d4b4:	bl	2cc38 <fputs@plt+0x1baf0>
   2d4b8:	mov	r4, r0
   2d4bc:	mov	r0, r4
   2d4c0:	add	sp, sp, #8
   2d4c4:	pop	{r4, r5, r6, pc}
   2d4c8:	ands	r4, r4, #1
   2d4cc:	beq	2d4bc <fputs@plt+0x1c374>
   2d4d0:	add	r1, sp, #4
   2d4d4:	mov	r0, r5
   2d4d8:	ldr	r3, [r6, #480]	; 0x1e0
   2d4dc:	blx	r3
   2d4e0:	cmp	r0, #0
   2d4e4:	movne	r4, #0
   2d4e8:	bne	2d4bc <fputs@plt+0x1c374>
   2d4ec:	ldr	r0, [sp, #4]
   2d4f0:	bl	10f2c <fsync@plt>
   2d4f4:	subs	r4, r0, #0
   2d4f8:	beq	2d514 <fputs@plt+0x1c3cc>
   2d4fc:	movw	r3, #33414	; 0x8286
   2d500:	mov	r2, r5
   2d504:	ldr	r1, [pc, #36]	; 2d530 <fputs@plt+0x1c3e8>
   2d508:	movw	r0, #1290	; 0x50a
   2d50c:	bl	2cc38 <fputs@plt+0x1baf0>
   2d510:	mov	r4, r0
   2d514:	movw	r2, #33416	; 0x8288
   2d518:	mov	r0, #0
   2d51c:	ldr	r1, [sp, #4]
   2d520:	bl	2cea4 <fputs@plt+0x1bd5c>
   2d524:	b	2d4bc <fputs@plt+0x1c374>
   2d528:	andeq	fp, r8, r0, lsr r1
   2d52c:	andeq	r6, r7, r3, lsl #11
   2d530:	andeq	r6, r7, r3, ror r5
   2d534:	ldrh	r3, [r0, #18]
   2d538:	tst	r3, #128	; 0x80
   2d53c:	bxne	lr
   2d540:	push	{r4, lr}
   2d544:	sub	sp, sp, #104	; 0x68
   2d548:	mov	r4, r0
   2d54c:	mov	r1, sp
   2d550:	ldr	r3, [pc, #100]	; 2d5bc <fputs@plt+0x1c474>
   2d554:	ldr	r0, [r0, #12]
   2d558:	ldr	r3, [r3, #336]	; 0x150
   2d55c:	blx	r3
   2d560:	cmp	r0, #0
   2d564:	ldrne	r1, [pc, #84]	; 2d5c0 <fputs@plt+0x1c478>
   2d568:	ldrne	r2, [r4, #32]
   2d56c:	bne	2d5ac <fputs@plt+0x1c464>
   2d570:	ldr	r3, [sp, #20]
   2d574:	cmp	r3, #0
   2d578:	ldreq	r1, [pc, #68]	; 2d5c4 <fputs@plt+0x1c47c>
   2d57c:	ldreq	r2, [r4, #32]
   2d580:	beq	2d5ac <fputs@plt+0x1c464>
   2d584:	cmp	r3, #1
   2d588:	ldrhi	r1, [pc, #56]	; 2d5c8 <fputs@plt+0x1c480>
   2d58c:	ldrhi	r2, [r4, #32]
   2d590:	bhi	2d5ac <fputs@plt+0x1c464>
   2d594:	mov	r0, r4
   2d598:	bl	13de4 <fputs@plt+0x2c9c>
   2d59c:	cmp	r0, #0
   2d5a0:	beq	2d5b4 <fputs@plt+0x1c46c>
   2d5a4:	ldr	r1, [pc, #32]	; 2d5cc <fputs@plt+0x1c484>
   2d5a8:	ldr	r2, [r4, #32]
   2d5ac:	mov	r0, #28
   2d5b0:	bl	2c818 <fputs@plt+0x1b6d0>
   2d5b4:	add	sp, sp, #104	; 0x68
   2d5b8:	pop	{r4, pc}
   2d5bc:	andeq	fp, r8, r0, lsr r1
   2d5c0:	andeq	r6, r7, sl, lsl #11
   2d5c4:	andeq	r6, r7, r2, lsr #11
   2d5c8:			; <UNDEFINED> instruction: 0x000765bf
   2d5cc:	ldrdeq	r6, [r7], -sl
   2d5d0:	push	{r4, r5, r6, lr}
   2d5d4:	mov	r5, r0
   2d5d8:	bl	2d534 <fputs@plt+0x1c3ec>
   2d5dc:	mov	r1, #0
   2d5e0:	mov	r0, r5
   2d5e4:	bl	2d1b0 <fputs@plt+0x1c068>
   2d5e8:	ldr	r4, [r5, #8]
   2d5ec:	cmp	r4, #0
   2d5f0:	beq	2d664 <fputs@plt+0x1c51c>
   2d5f4:	ldr	r3, [r4, #32]
   2d5f8:	cmp	r3, #0
   2d5fc:	beq	2d620 <fputs@plt+0x1c4d8>
   2d600:	ldr	r3, [r5, #28]
   2d604:	ldr	r2, [r4, #36]	; 0x24
   2d608:	str	r2, [r3, #8]
   2d60c:	str	r3, [r4, #36]	; 0x24
   2d610:	mvn	r3, #0
   2d614:	str	r3, [r5, #12]
   2d618:	mov	r3, #0
   2d61c:	str	r3, [r5, #28]
   2d620:	ldr	r3, [r4, #24]
   2d624:	sub	r3, r3, #1
   2d628:	cmp	r3, #0
   2d62c:	str	r3, [r4, #24]
   2d630:	bne	2d664 <fputs@plt+0x1c51c>
   2d634:	mov	r0, r5
   2d638:	bl	2d16c <fputs@plt+0x1c024>
   2d63c:	ldrd	r2, [r4, #40]	; 0x28
   2d640:	mov	r0, r4
   2d644:	cmp	r3, #0
   2d648:	ldreq	r1, [pc, #32]	; 2d670 <fputs@plt+0x1c528>
   2d64c:	strne	r2, [r3, #40]	; 0x28
   2d650:	streq	r2, [r1, #352]	; 0x160
   2d654:	ldr	r2, [r4, #40]	; 0x28
   2d658:	cmp	r2, #0
   2d65c:	strne	r3, [r2, #44]	; 0x2c
   2d660:	bl	183dc <fputs@plt+0x7294>
   2d664:	mov	r0, r5
   2d668:	pop	{r4, r5, r6, lr}
   2d66c:	b	2d040 <fputs@plt+0x1bef8>
   2d670:	ldrdeq	pc, [r8], -r0
   2d674:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2d678:	mov	r5, r0
   2d67c:	mov	r6, r2
   2d680:	mov	r7, r3
   2d684:	bl	12d04 <fputs@plt+0x1bbc>
   2d688:	mov	r1, sp
   2d68c:	ldr	r0, [r5, #8]
   2d690:	bl	12c28 <fputs@plt+0x1ae0>
   2d694:	subs	r4, r0, #0
   2d698:	bne	2d6cc <fputs@plt+0x1c584>
   2d69c:	ldrd	r2, [sp]
   2d6a0:	cmp	r6, r2
   2d6a4:	sbcs	r3, r7, r3
   2d6a8:	blt	2d6b8 <fputs@plt+0x1c570>
   2d6ac:	bl	12d1c <fputs@plt+0x1bd4>
   2d6b0:	add	sp, sp, #12
   2d6b4:	pop	{r4, r5, r6, r7, pc}
   2d6b8:	mov	r2, r6
   2d6bc:	mov	r3, r7
   2d6c0:	ldr	r0, [r5, #8]
   2d6c4:	bl	12c10 <fputs@plt+0x1ac8>
   2d6c8:	mov	r4, r0
   2d6cc:	bl	12d1c <fputs@plt+0x1bd4>
   2d6d0:	cmp	r4, #0
   2d6d4:	beq	2d6b0 <fputs@plt+0x1c568>
   2d6d8:	ldr	r1, [pc, #12]	; 2d6ec <fputs@plt+0x1c5a4>
   2d6dc:	mov	r0, r4
   2d6e0:	ldr	r2, [r5, #108]	; 0x6c
   2d6e4:	bl	2c818 <fputs@plt+0x1b6d0>
   2d6e8:	b	2d6b0 <fputs@plt+0x1c568>
   2d6ec:	strdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   2d6f0:	cmp	r0, #0
   2d6f4:	push	{r4, lr}
   2d6f8:	ldreq	r1, [pc, #40]	; 2d728 <fputs@plt+0x1c5e0>
   2d6fc:	beq	2d710 <fputs@plt+0x1c5c8>
   2d700:	ldr	r3, [r0]
   2d704:	cmp	r3, #0
   2d708:	bne	2d720 <fputs@plt+0x1c5d8>
   2d70c:	ldr	r1, [pc, #24]	; 2d72c <fputs@plt+0x1c5e4>
   2d710:	mov	r0, #21
   2d714:	bl	2c818 <fputs@plt+0x1b6d0>
   2d718:	mov	r0, #1
   2d71c:	pop	{r4, pc}
   2d720:	mov	r0, #0
   2d724:	pop	{r4, pc}
   2d728:	andeq	r6, r7, r0, lsl r6
   2d72c:	andeq	r6, r7, r8, lsr r6
   2d730:	push	{r4, r5, r6, r7, r8, lr}
   2d734:	mov	r4, r0
   2d738:	mov	r5, r1
   2d73c:	bl	2d6f0 <fputs@plt+0x1c5a8>
   2d740:	subs	r7, r0, #0
   2d744:	ldrne	r0, [pc, #212]	; 2d820 <fputs@plt+0x1c6d8>
   2d748:	bne	2d788 <fputs@plt+0x1c640>
   2d74c:	ldr	r3, [pc, #208]	; 2d824 <fputs@plt+0x1c6dc>
   2d750:	ldr	r2, [r4, #40]	; 0x28
   2d754:	cmp	r2, r3
   2d758:	bne	2d768 <fputs@plt+0x1c620>
   2d75c:	ldr	r3, [r4, #76]	; 0x4c
   2d760:	cmp	r3, #0
   2d764:	blt	2d790 <fputs@plt+0x1c648>
   2d768:	mov	r1, #21
   2d76c:	ldr	r0, [r4]
   2d770:	bl	1ca88 <fputs@plt+0xb940>
   2d774:	mov	r0, #21
   2d778:	ldr	r1, [pc, #168]	; 2d828 <fputs@plt+0x1c6e0>
   2d77c:	ldr	r2, [r4, #168]	; 0xa8
   2d780:	bl	2c818 <fputs@plt+0x1b6d0>
   2d784:	ldr	r0, [pc, #160]	; 2d82c <fputs@plt+0x1c6e4>
   2d788:	pop	{r4, r5, r6, r7, r8, lr}
   2d78c:	b	2c8a8 <fputs@plt+0x1b760>
   2d790:	cmp	r5, #0
   2d794:	ble	2d7a4 <fputs@plt+0x1c65c>
   2d798:	ldrsh	r3, [r4, #68]	; 0x44
   2d79c:	cmp	r5, r3
   2d7a0:	ble	2d7bc <fputs@plt+0x1c674>
   2d7a4:	mov	r1, #25
   2d7a8:	ldr	r0, [r4]
   2d7ac:	mov	r7, #25
   2d7b0:	bl	1ca88 <fputs@plt+0xb940>
   2d7b4:	mov	r0, r7
   2d7b8:	pop	{r4, r5, r6, r7, r8, pc}
   2d7bc:	ldr	r3, [r4, #60]	; 0x3c
   2d7c0:	sub	r5, r5, #1
   2d7c4:	mov	r6, #40	; 0x28
   2d7c8:	mov	r8, #1
   2d7cc:	mla	r6, r6, r5, r3
   2d7d0:	mov	r0, r6
   2d7d4:	bl	1ccd8 <fputs@plt+0xbb90>
   2d7d8:	mov	r1, r7
   2d7dc:	ldr	r0, [r4]
   2d7e0:	strh	r8, [r6, #8]
   2d7e4:	bl	1ca88 <fputs@plt+0xb940>
   2d7e8:	ldrsb	r3, [r4, #89]	; 0x59
   2d7ec:	cmp	r3, #0
   2d7f0:	bge	2d7b4 <fputs@plt+0x1c66c>
   2d7f4:	cmp	r5, #31
   2d7f8:	ldr	r3, [r4, #188]	; 0xbc
   2d7fc:	bgt	2d808 <fputs@plt+0x1c6c0>
   2d800:	ands	r2, r3, r8, lsl r5
   2d804:	bne	2d810 <fputs@plt+0x1c6c8>
   2d808:	cmn	r3, #1
   2d80c:	bne	2d7b4 <fputs@plt+0x1c66c>
   2d810:	ldrb	r3, [r4, #87]	; 0x57
   2d814:	orr	r3, r3, #1
   2d818:	strb	r3, [r4, #87]	; 0x57
   2d81c:	b	2d7b4 <fputs@plt+0x1c66c>
   2d820:	andeq	r2, r1, sl
   2d824:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   2d828:	andeq	r6, r7, r5, ror #12
   2d82c:	andeq	r2, r1, r2, lsl r0
   2d830:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2d834:	mov	r5, r0
   2d838:	mov	sl, r1
   2d83c:	mov	r8, r2
   2d840:	mov	r9, r3
   2d844:	ldrb	r4, [sp, #44]	; 0x2c
   2d848:	ldr	r6, [sp, #40]	; 0x28
   2d84c:	bl	2d730 <fputs@plt+0x1c5e8>
   2d850:	subs	r7, r0, #0
   2d854:	bne	2d8dc <fputs@plt+0x1c794>
   2d858:	cmp	r8, #0
   2d85c:	beq	2d8f0 <fputs@plt+0x1c7a8>
   2d860:	mov	r1, #40	; 0x28
   2d864:	ldr	r7, [r5, #60]	; 0x3c
   2d868:	mov	r3, r4
   2d86c:	mov	r2, r9
   2d870:	str	r6, [sp]
   2d874:	mul	r1, r1, sl
   2d878:	sub	r1, r1, #40	; 0x28
   2d87c:	add	r7, r7, r1
   2d880:	mov	r1, r8
   2d884:	mov	r0, r7
   2d888:	bl	25c30 <fputs@plt+0x14ae8>
   2d88c:	adds	r4, r4, #0
   2d890:	mov	r6, r0
   2d894:	movne	r4, #1
   2d898:	cmp	r0, #0
   2d89c:	movne	r4, #0
   2d8a0:	cmp	r4, #0
   2d8a4:	beq	2d8bc <fputs@plt+0x1c774>
   2d8a8:	ldr	r3, [r5]
   2d8ac:	mov	r0, r7
   2d8b0:	ldrb	r1, [r3, #66]	; 0x42
   2d8b4:	bl	26d30 <fputs@plt+0x15be8>
   2d8b8:	mov	r6, r0
   2d8bc:	mov	r1, r6
   2d8c0:	ldr	r0, [r5]
   2d8c4:	bl	1ca88 <fputs@plt+0xb940>
   2d8c8:	ldr	r0, [r5]
   2d8cc:	mov	r1, r6
   2d8d0:	add	sp, sp, #8
   2d8d4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d8d8:	b	1cabc <fputs@plt+0xb974>
   2d8dc:	sub	r3, r6, #1
   2d8e0:	cmn	r3, #3
   2d8e4:	bhi	2d8f0 <fputs@plt+0x1c7a8>
   2d8e8:	mov	r0, r8
   2d8ec:	blx	r6
   2d8f0:	mov	r0, r7
   2d8f4:	add	sp, sp, #8
   2d8f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d8fc:	mov	ip, #0
   2d900:	push	{r0, r1, r2, lr}
   2d904:	str	ip, [sp, #4]
   2d908:	ldr	ip, [sp, #16]
   2d90c:	str	ip, [sp]
   2d910:	bl	2d830 <fputs@plt+0x1c6e8>
   2d914:	add	sp, sp, #12
   2d918:	pop	{pc}		; (ldr pc, [sp], #4)
   2d91c:	push	{r4, r5, r6, r7}
   2d920:	mov	r7, #0
   2d924:	mvn	r6, #-2147483648	; 0x80000000
   2d928:	ldrd	r4, [sp, #16]
   2d92c:	ldr	r3, [sp, #24]
   2d930:	cmp	r5, r7
   2d934:	cmpeq	r4, r6
   2d938:	bls	2d954 <fputs@plt+0x1c80c>
   2d93c:	mov	ip, r2
   2d940:	mov	r1, r3
   2d944:	pop	{r4, r5, r6, r7}
   2d948:	mov	r2, #0
   2d94c:	mov	r0, ip
   2d950:	b	26260 <fputs@plt+0x15118>
   2d954:	mov	ip, #0
   2d958:	str	r3, [sp, #16]
   2d95c:	mov	r3, r4
   2d960:	str	ip, [sp, #20]
   2d964:	pop	{r4, r5, r6, r7}
   2d968:	b	2d830 <fputs@plt+0x1c6e8>
   2d96c:	mov	ip, #1
   2d970:	push	{r0, r1, r2, lr}
   2d974:	str	ip, [sp, #4]
   2d978:	ldr	ip, [sp, #16]
   2d97c:	str	ip, [sp]
   2d980:	bl	2d830 <fputs@plt+0x1c6e8>
   2d984:	add	sp, sp, #12
   2d988:	pop	{pc}		; (ldr pc, [sp], #4)
   2d98c:	push	{r4, r5, r6, r7, lr}
   2d990:	mov	r7, #0
   2d994:	mvn	r6, #-2147483648	; 0x80000000
   2d998:	ldrd	r4, [sp, #20]
   2d99c:	ldrb	ip, [sp, #32]
   2d9a0:	ldr	r3, [sp, #28]
   2d9a4:	cmp	r5, r7
   2d9a8:	cmpeq	r4, r6
   2d9ac:	bls	2d9c8 <fputs@plt+0x1c880>
   2d9b0:	mov	lr, r2
   2d9b4:	mov	r1, r3
   2d9b8:	mov	r0, lr
   2d9bc:	mov	r2, #0
   2d9c0:	pop	{r4, r5, r6, r7, lr}
   2d9c4:	b	26260 <fputs@plt+0x15118>
   2d9c8:	cmp	ip, #4
   2d9cc:	str	r3, [sp, #20]
   2d9d0:	mov	r3, r4
   2d9d4:	moveq	ip, #2
   2d9d8:	str	ip, [sp, #24]
   2d9dc:	pop	{r4, r5, r6, r7, lr}
   2d9e0:	b	2d830 <fputs@plt+0x1c6e8>
   2d9e4:	mov	ip, #2
   2d9e8:	push	{r0, r1, r2, lr}
   2d9ec:	str	ip, [sp, #4]
   2d9f0:	ldr	ip, [sp, #16]
   2d9f4:	str	ip, [sp]
   2d9f8:	bl	2d830 <fputs@plt+0x1c6e8>
   2d9fc:	add	sp, sp, #12
   2da00:	pop	{pc}		; (ldr pc, [sp], #4)
   2da04:	push	{r4, r5, r6, r7, r8, lr}
   2da08:	mov	r6, r0
   2da0c:	mov	r7, r1
   2da10:	vpush	{d8}
   2da14:	vmov.f64	d8, d0
   2da18:	bl	2d730 <fputs@plt+0x1c5e8>
   2da1c:	subs	r5, r0, #0
   2da20:	bne	2da58 <fputs@plt+0x1c910>
   2da24:	mov	r4, #40	; 0x28
   2da28:	mul	r4, r4, r7
   2da2c:	sub	r3, r4, #40	; 0x28
   2da30:	ldr	r4, [r6, #60]	; 0x3c
   2da34:	add	r4, r4, r3
   2da38:	mov	r0, r4
   2da3c:	bl	1ca3c <fputs@plt+0xb8f4>
   2da40:	vmov.f64	d0, d8
   2da44:	bl	12e6c <fputs@plt+0x1d24>
   2da48:	cmp	r0, #0
   2da4c:	moveq	r3, #8
   2da50:	vstreq	d8, [r4]
   2da54:	strheq	r3, [r4, #8]
   2da58:	vpop	{d8}
   2da5c:	mov	r0, r5
   2da60:	pop	{r4, r5, r6, r7, r8, pc}
   2da64:	push	{r4, r5, r6, r7, r8, lr}
   2da68:	mov	r7, r0
   2da6c:	mov	r8, r1
   2da70:	mov	r4, r2
   2da74:	mov	r5, r3
   2da78:	bl	2d730 <fputs@plt+0x1c5e8>
   2da7c:	subs	r6, r0, #0
   2da80:	bne	2daa4 <fputs@plt+0x1c95c>
   2da84:	mov	r1, #40	; 0x28
   2da88:	ldr	r0, [r7, #60]	; 0x3c
   2da8c:	mov	r2, r4
   2da90:	mov	r3, r5
   2da94:	mul	r1, r1, r8
   2da98:	sub	r1, r1, #40	; 0x28
   2da9c:	add	r0, r0, r1
   2daa0:	bl	1cb8c <fputs@plt+0xba44>
   2daa4:	mov	r0, r6
   2daa8:	pop	{r4, r5, r6, r7, r8, pc}
   2daac:	asr	r3, r2, #31
   2dab0:	b	2da64 <fputs@plt+0x1c91c>
   2dab4:	b	2d730 <fputs@plt+0x1c5e8>
   2dab8:	push	{r4, r5, r6, r7, r8, lr}
   2dabc:	mov	r5, r0
   2dac0:	mov	r8, r1
   2dac4:	mov	r7, r2
   2dac8:	bl	2d730 <fputs@plt+0x1c5e8>
   2dacc:	subs	r6, r0, #0
   2dad0:	bne	2db10 <fputs@plt+0x1c9c8>
   2dad4:	mov	r4, #40	; 0x28
   2dad8:	bic	r7, r7, r7, asr #31
   2dadc:	mul	r4, r4, r8
   2dae0:	ldr	r8, [r5, #60]	; 0x3c
   2dae4:	sub	r4, r4, #40	; 0x28
   2dae8:	add	r5, r8, r4
   2daec:	mov	r0, r5
   2daf0:	bl	1ccd8 <fputs@plt+0xbb90>
   2daf4:	movw	r3, #16400	; 0x4010
   2daf8:	strh	r3, [r5, #8]
   2dafc:	mov	r3, #1
   2db00:	str	r6, [r5, #12]
   2db04:	str	r7, [r8, r4]
   2db08:	strb	r3, [r5, #10]
   2db0c:	str	r6, [r5, #16]
   2db10:	mov	r0, r6
   2db14:	pop	{r4, r5, r6, r7, r8, pc}
   2db18:	ldr	ip, [r0]
   2db1c:	push	{r4, r5, r6, lr}
   2db20:	mov	r6, r0
   2db24:	ldr	r4, [ip, #92]	; 0x5c
   2db28:	asr	r5, r4, #31
   2db2c:	cmp	r5, r3
   2db30:	cmpeq	r4, r2
   2db34:	movcc	r1, #18
   2db38:	bcc	2db44 <fputs@plt+0x1c9fc>
   2db3c:	bl	2dab8 <fputs@plt+0x1c970>
   2db40:	mov	r1, r0
   2db44:	ldr	r0, [r6]
   2db48:	pop	{r4, r5, r6, lr}
   2db4c:	b	1cabc <fputs@plt+0xb974>
   2db50:	ldrh	ip, [r2, #8]
   2db54:	push	{r0, r1, r2, lr}
   2db58:	ldr	r3, [pc, #168]	; 2dc08 <fputs@plt+0x1cac0>
   2db5c:	and	lr, ip, #31
   2db60:	add	r3, r3, lr
   2db64:	ldrb	r3, [r3, #3065]	; 0xbf9
   2db68:	sub	r3, r3, #1
   2db6c:	cmp	r3, #3
   2db70:	ldrls	pc, [pc, r3, lsl #2]
   2db74:	b	2dbfc <fputs@plt+0x1cab4>
   2db78:	andeq	sp, r2, r8, lsl #23
   2db7c:	muleq	r2, r8, fp
   2db80:	ldrdeq	sp, [r2], -ip
   2db84:	andeq	sp, r2, r8, lsr #23
   2db88:	ldrd	r2, [r2]
   2db8c:	add	sp, sp, #12
   2db90:	pop	{lr}		; (ldr lr, [sp], #4)
   2db94:	b	2da64 <fputs@plt+0x1c91c>
   2db98:	vldr	d0, [r2]
   2db9c:	add	sp, sp, #12
   2dba0:	pop	{lr}		; (ldr lr, [sp], #4)
   2dba4:	b	2da04 <fputs@plt+0x1c8bc>
   2dba8:	tst	ip, #16384	; 0x4000
   2dbac:	beq	2dbc0 <fputs@plt+0x1ca78>
   2dbb0:	ldr	r2, [r2]
   2dbb4:	add	sp, sp, #12
   2dbb8:	pop	{lr}		; (ldr lr, [sp], #4)
   2dbbc:	b	2dab8 <fputs@plt+0x1c970>
   2dbc0:	mvn	r3, #0
   2dbc4:	str	r3, [sp]
   2dbc8:	ldr	r3, [r2, #12]
   2dbcc:	ldr	r2, [r2, #16]
   2dbd0:	bl	2d8fc <fputs@plt+0x1c7b4>
   2dbd4:	add	sp, sp, #12
   2dbd8:	pop	{pc}		; (ldr pc, [sp], #4)
   2dbdc:	ldrb	r3, [r2, #10]
   2dbe0:	str	r3, [sp, #4]
   2dbe4:	mvn	r3, #0
   2dbe8:	str	r3, [sp]
   2dbec:	ldr	r3, [r2, #12]
   2dbf0:	ldr	r2, [r2, #16]
   2dbf4:	bl	2d830 <fputs@plt+0x1c6e8>
   2dbf8:	b	2dbd4 <fputs@plt+0x1ca8c>
   2dbfc:	add	sp, sp, #12
   2dc00:	pop	{lr}		; (ldr lr, [sp], #4)
   2dc04:	b	2d730 <fputs@plt+0x1c5e8>
   2dc08:			; <UNDEFINED> instruction: 0x00072ab0
   2dc0c:	push	{r4, r5, r6, lr}
   2dc10:	mov	r4, r1
   2dc14:	mov	r6, r0
   2dc18:	add	r1, r1, #8
   2dc1c:	sub	r0, r0, #8
   2dc20:	bl	110f4 <realloc@plt>
   2dc24:	subs	r5, r0, #0
   2dc28:	movne	r2, r4
   2dc2c:	asrne	r3, r2, #31
   2dc30:	strdne	r2, [r5], #8
   2dc34:	bne	2dc4c <fputs@plt+0x1cb04>
   2dc38:	mov	r3, r4
   2dc3c:	ldr	r1, [pc, #16]	; 2dc54 <fputs@plt+0x1cb0c>
   2dc40:	mov	r0, #7
   2dc44:	ldr	r2, [r6, #-8]
   2dc48:	bl	2c818 <fputs@plt+0x1b6d0>
   2dc4c:	mov	r0, r5
   2dc50:	pop	{r4, r5, r6, pc}
   2dc54:	andeq	r6, r7, sp, lsl #13
   2dc58:	add	r0, r0, #7
   2dc5c:	push	{r4, r5, r6, lr}
   2dc60:	bic	r4, r0, #7
   2dc64:	add	r0, r4, #8
   2dc68:	bl	1104c <malloc@plt>
   2dc6c:	subs	r5, r0, #0
   2dc70:	movne	r2, r4
   2dc74:	asrne	r3, r2, #31
   2dc78:	strdne	r2, [r5], #8
   2dc7c:	bne	2dc90 <fputs@plt+0x1cb48>
   2dc80:	mov	r2, r4
   2dc84:	ldr	r1, [pc, #12]	; 2dc98 <fputs@plt+0x1cb50>
   2dc88:	mov	r0, #7
   2dc8c:	bl	2c818 <fputs@plt+0x1b6d0>
   2dc90:	mov	r0, r5
   2dc94:	pop	{r4, r5, r6, pc}
   2dc98:			; <UNDEFINED> instruction: 0x000766b1
   2dc9c:	push	{r4, r5, r6, lr}
   2dca0:	mov	r4, r2
   2dca4:	ldr	r0, [r2]
   2dca8:	bl	240dc <fputs@plt+0x12f94>
   2dcac:	mov	r5, r0
   2dcb0:	ldr	r0, [r4, #4]
   2dcb4:	bl	2a2c0 <fputs@plt+0x19178>
   2dcb8:	mov	r2, r0
   2dcbc:	ldr	r1, [pc, #8]	; 2dccc <fputs@plt+0x1cb84>
   2dcc0:	mov	r0, r5
   2dcc4:	pop	{r4, r5, r6, lr}
   2dcc8:	b	2c818 <fputs@plt+0x1b6d0>
   2dccc:	andeq	r6, r7, ip, asr #10
   2dcd0:	ldr	r3, [pc, #36]	; 2dcfc <fputs@plt+0x1cbb4>
   2dcd4:	push	{r0, r1, r2, lr}
   2dcd8:	ldr	r2, [pc, #32]	; 2dd00 <fputs@plt+0x1cbb8>
   2dcdc:	str	r3, [sp]
   2dce0:	mov	r3, r0
   2dce4:	mov	r0, #14
   2dce8:	ldr	r1, [pc, #20]	; 2dd04 <fputs@plt+0x1cbbc>
   2dcec:	bl	2c818 <fputs@plt+0x1b6d0>
   2dcf0:	mov	r0, #14
   2dcf4:	add	sp, sp, #12
   2dcf8:	pop	{pc}		; (ldr pc, [sp], #4)
   2dcfc:	andeq	r6, r7, pc, asr r3
   2dd00:	ldrdeq	r6, [r7], -r7
   2dd04:	andeq	r6, r7, r2, ror #9
   2dd08:	push	{r4, r5, lr}
   2dd0c:	sub	sp, sp, #524	; 0x20c
   2dd10:	mov	r3, r0
   2dd14:	add	r4, sp, #4
   2dd18:	mov	r5, r1
   2dd1c:	mov	r0, #512	; 0x200
   2dd20:	mov	r1, r4
   2dd24:	ldr	r2, [pc, #144]	; 2ddbc <fputs@plt+0x1cc74>
   2dd28:	bl	2a044 <fputs@plt+0x18efc>
   2dd2c:	mov	r0, r4
   2dd30:	bl	10f98 <strlen@plt>
   2dd34:	cmp	r0, #0
   2dd38:	beq	2dda0 <fputs@plt+0x1cc58>
   2dd3c:	ldrb	r3, [r4, r0]
   2dd40:	cmp	r3, #47	; 0x2f
   2dd44:	bne	2dd98 <fputs@plt+0x1cc50>
   2dd48:	add	r3, sp, #520	; 0x208
   2dd4c:	add	r0, r3, r0
   2dd50:	mov	r3, #0
   2dd54:	strb	r3, [r0, #-516]	; 0xfffffdfc
   2dd58:	mov	r2, #0
   2dd5c:	mov	r0, r4
   2dd60:	mov	r1, r2
   2dd64:	bl	2cb38 <fputs@plt+0x1b9f0>
   2dd68:	cmp	r0, #0
   2dd6c:	str	r0, [r5]
   2dd70:	movge	r0, #0
   2dd74:	bge	2dd90 <fputs@plt+0x1cc48>
   2dd78:	movw	r0, #31035	; 0x793b
   2dd7c:	bl	2dcd0 <fputs@plt+0x1cb88>
   2dd80:	movw	r3, #31035	; 0x793b
   2dd84:	mov	r2, r4
   2dd88:	ldr	r1, [pc, #48]	; 2ddc0 <fputs@plt+0x1cc78>
   2dd8c:	bl	2cc38 <fputs@plt+0x1baf0>
   2dd90:	add	sp, sp, #524	; 0x20c
   2dd94:	pop	{r4, r5, pc}
   2dd98:	sub	r0, r0, #1
   2dd9c:	b	2dd34 <fputs@plt+0x1cbec>
   2dda0:	ldrb	r3, [sp, #4]
   2dda4:	cmp	r3, #47	; 0x2f
   2dda8:	movne	r3, #46	; 0x2e
   2ddac:	strbne	r3, [sp, #4]
   2ddb0:	mov	r3, #0
   2ddb4:	strb	r3, [sp, #5]
   2ddb8:	b	2dd58 <fputs@plt+0x1cc10>
   2ddbc:	andeq	r6, r7, ip, asr #10
   2ddc0:	andeq	r6, r7, r8, ror #13
   2ddc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ddc8:	mov	r8, r3
   2ddcc:	sub	sp, sp, #116	; 0x74
   2ddd0:	mov	r3, #1
   2ddd4:	mov	r4, r1
   2ddd8:	mov	r9, r2
   2dddc:	mov	r6, #0
   2dde0:	ldr	sl, [pc, #648]	; 2e070 <fputs@plt+0x1cf28>
   2dde4:	str	r3, [sp]
   2dde8:	mov	fp, sl
   2ddec:	add	r1, sp, #8
   2ddf0:	mov	r0, r4
   2ddf4:	ldr	r3, [sl, #600]	; 0x258
   2ddf8:	blx	r3
   2ddfc:	subs	r5, r0, #0
   2de00:	beq	2decc <fputs@plt+0x1cd84>
   2de04:	bl	1113c <__errno_location@plt>
   2de08:	ldr	r3, [r0]
   2de0c:	cmp	r3, #2
   2de10:	moveq	r7, #0
   2de14:	moveq	r5, r7
   2de18:	beq	2de3c <fputs@plt+0x1ccf4>
   2de1c:	movw	r0, #33528	; 0x82f8
   2de20:	bl	2dcd0 <fputs@plt+0x1cb88>
   2de24:	movw	r3, #33528	; 0x82f8
   2de28:	mov	r2, r4
   2de2c:	ldr	r1, [pc, #576]	; 2e074 <fputs@plt+0x1cf2c>
   2de30:	bl	2cc38 <fputs@plt+0x1baf0>
   2de34:	mov	r5, r0
   2de38:	mov	r7, #0
   2de3c:	subs	r3, r4, r8
   2de40:	movne	r3, #1
   2de44:	cmp	r5, #0
   2de48:	movne	r3, #0
   2de4c:	cmp	r3, #0
   2de50:	beq	2dea0 <fputs@plt+0x1cd58>
   2de54:	mov	r0, r4
   2de58:	bl	16878 <fputs@plt+0x5730>
   2de5c:	ldrb	r3, [r4]
   2de60:	mov	r5, r0
   2de64:	cmp	r3, #47	; 0x2f
   2de68:	beq	2e048 <fputs@plt+0x1cf00>
   2de6c:	sub	r1, r9, #2
   2de70:	mov	r0, r8
   2de74:	ldr	r3, [fp, #312]	; 0x138
   2de78:	blx	r3
   2de7c:	cmp	r0, #0
   2de80:	bne	2e010 <fputs@plt+0x1cec8>
   2de84:	movw	r0, #33471	; 0x82bf
   2de88:	bl	2dcd0 <fputs@plt+0x1cb88>
   2de8c:	movw	r3, #33471	; 0x82bf
   2de90:	mov	r2, r4
   2de94:	ldr	r1, [pc, #476]	; 2e078 <fputs@plt+0x1cf30>
   2de98:	bl	2cc38 <fputs@plt+0x1baf0>
   2de9c:	mov	r5, r0
   2dea0:	cmp	r7, #0
   2dea4:	beq	2deb0 <fputs@plt+0x1cd68>
   2dea8:	cmp	r5, #0
   2deac:	beq	2dec4 <fputs@plt+0x1cd7c>
   2deb0:	mov	r0, r6
   2deb4:	bl	183dc <fputs@plt+0x7294>
   2deb8:	mov	r0, r5
   2debc:	add	sp, sp, #116	; 0x74
   2dec0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dec4:	mov	r4, r8
   2dec8:	b	2ddec <fputs@plt+0x1cca4>
   2decc:	ldr	r3, [sp, #24]
   2ded0:	and	r3, r3, #61440	; 0xf000
   2ded4:	cmp	r3, #40960	; 0xa000
   2ded8:	bne	2de38 <fputs@plt+0x1ccf0>
   2dedc:	cmp	r6, #0
   2dee0:	bne	2df04 <fputs@plt+0x1cdbc>
   2dee4:	mov	r0, r9
   2dee8:	bl	253bc <fputs@plt+0x14274>
   2deec:	subs	r6, r0, #0
   2def0:	bne	2df30 <fputs@plt+0x1cde8>
   2def4:	mov	r4, r6
   2def8:	mov	r7, #1
   2defc:	mov	r5, #7
   2df00:	b	2de3c <fputs@plt+0x1ccf4>
   2df04:	ldr	r3, [sp]
   2df08:	add	r3, r3, #1
   2df0c:	cmp	r3, #100	; 0x64
   2df10:	str	r3, [sp]
   2df14:	ble	2df30 <fputs@plt+0x1cde8>
   2df18:	movw	r0, #33539	; 0x8303
   2df1c:	bl	2dcd0 <fputs@plt+0x1cb88>
   2df20:	cmp	r0, #0
   2df24:	movne	r4, r6
   2df28:	movne	r5, r0
   2df2c:	bne	2df6c <fputs@plt+0x1ce24>
   2df30:	sub	r2, r9, #1
   2df34:	mov	r1, r6
   2df38:	ldr	r3, [fp, #588]	; 0x24c
   2df3c:	mov	r0, r4
   2df40:	blx	r3
   2df44:	subs	r2, r0, #0
   2df48:	bge	2df74 <fputs@plt+0x1ce2c>
   2df4c:	movw	r0, #33545	; 0x8309
   2df50:	bl	2dcd0 <fputs@plt+0x1cb88>
   2df54:	movw	r3, #33545	; 0x8309
   2df58:	mov	r2, r4
   2df5c:	ldr	r1, [pc, #280]	; 2e07c <fputs@plt+0x1cf34>
   2df60:	bl	2cc38 <fputs@plt+0x1baf0>
   2df64:	mov	r5, r0
   2df68:	mov	r4, r6
   2df6c:	mov	r7, #1
   2df70:	b	2de3c <fputs@plt+0x1ccf4>
   2df74:	ldrb	r3, [r6]
   2df78:	cmp	r3, #47	; 0x2f
   2df7c:	beq	2dfcc <fputs@plt+0x1ce84>
   2df80:	mov	r0, r4
   2df84:	str	r2, [sp, #4]
   2df88:	bl	16878 <fputs@plt+0x5730>
   2df8c:	ldr	r2, [sp, #4]
   2df90:	mov	r7, r0
   2df94:	add	r3, r4, r0
   2df98:	cmp	r7, #0
   2df9c:	ble	2dfac <fputs@plt+0x1ce64>
   2dfa0:	ldrb	r1, [r3, #-1]!
   2dfa4:	cmp	r1, #47	; 0x2f
   2dfa8:	bne	2dfd8 <fputs@plt+0x1ce90>
   2dfac:	add	r3, r7, r2
   2dfb0:	cmp	r3, r9
   2dfb4:	blt	2dfe0 <fputs@plt+0x1ce98>
   2dfb8:	movw	r0, #33551	; 0x830f
   2dfbc:	str	r2, [sp, #4]
   2dfc0:	bl	2dcd0 <fputs@plt+0x1cb88>
   2dfc4:	ldr	r2, [sp, #4]
   2dfc8:	mov	r5, r0
   2dfcc:	mov	r3, #0
   2dfd0:	strb	r3, [r6, r2]
   2dfd4:	b	2df68 <fputs@plt+0x1ce20>
   2dfd8:	sub	r7, r7, #1
   2dfdc:	b	2df98 <fputs@plt+0x1ce50>
   2dfe0:	add	r2, r2, #1
   2dfe4:	mov	r1, r6
   2dfe8:	str	r3, [sp, #4]
   2dfec:	add	r0, r6, r7
   2dff0:	bl	11088 <memmove@plt>
   2dff4:	mov	r2, r7
   2dff8:	mov	r1, r4
   2dffc:	mov	r0, r6
   2e000:	bl	10fbc <memcpy@plt>
   2e004:	ldr	r3, [sp, #4]
   2e008:	mov	r2, r3
   2e00c:	b	2dfcc <fputs@plt+0x1ce84>
   2e010:	mov	r0, r8
   2e014:	bl	16878 <fputs@plt+0x5730>
   2e018:	add	ip, r0, #1
   2e01c:	mov	r3, #47	; 0x2f
   2e020:	strb	r3, [r8, r0]
   2e024:	add	r5, r5, ip
   2e028:	add	r1, r8, ip
   2e02c:	cmp	r9, r5
   2e030:	bgt	2e050 <fputs@plt+0x1cf08>
   2e034:	mov	r3, #0
   2e038:	movw	r0, #33480	; 0x82c8
   2e03c:	strb	r3, [r8, ip]
   2e040:	bl	2dcd0 <fputs@plt+0x1cb88>
   2e044:	b	2de9c <fputs@plt+0x1cd54>
   2e048:	mov	ip, #0
   2e04c:	b	2e024 <fputs@plt+0x1cedc>
   2e050:	mov	r3, r4
   2e054:	ldr	r2, [pc, #36]	; 2e080 <fputs@plt+0x1cf38>
   2e058:	sub	r0, r9, ip
   2e05c:	bl	2a044 <fputs@plt+0x18efc>
   2e060:	cmp	r7, #0
   2e064:	bne	2dec4 <fputs@plt+0x1cd7c>
   2e068:	mov	r5, r7
   2e06c:	b	2deb0 <fputs@plt+0x1cd68>
   2e070:	andeq	fp, r8, r0, lsr r1
   2e074:	strdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   2e078:	andeq	r6, r7, r5, lsl #14
   2e07c:	strdeq	r6, [r7], -ip
   2e080:	andeq	r6, r7, ip, asr #10
   2e084:	ldr	r3, [pc, #36]	; 2e0b0 <fputs@plt+0x1cf68>
   2e088:	push	{r0, r1, r2, lr}
   2e08c:	ldr	r2, [pc, #32]	; 2e0b4 <fputs@plt+0x1cf6c>
   2e090:	str	r3, [sp]
   2e094:	mov	r3, r0
   2e098:	mov	r0, #11
   2e09c:	ldr	r1, [pc, #20]	; 2e0b8 <fputs@plt+0x1cf70>
   2e0a0:	bl	2c818 <fputs@plt+0x1b6d0>
   2e0a4:	mov	r0, #11
   2e0a8:	add	sp, sp, #12
   2e0ac:	pop	{pc}		; (ldr pc, [sp], #4)
   2e0b0:	andeq	r6, r7, pc, asr r3
   2e0b4:	andeq	r6, r7, ip, lsl #14
   2e0b8:	andeq	r6, r7, r2, ror #9
   2e0bc:	ubfx	r2, r1, #3, #8
   2e0c0:	bic	r1, r1, #8
   2e0c4:	cmp	r1, #5
   2e0c8:	rsb	r3, r2, #1
   2e0cc:	lsl	r3, r3, #2
   2e0d0:	strb	r2, [r0, #4]
   2e0d4:	strb	r3, [r0, #6]
   2e0d8:	ldr	r3, [pc, #128]	; 2e160 <fputs@plt+0x1d018>
   2e0dc:	str	r3, [r0, #76]	; 0x4c
   2e0e0:	ldr	r3, [r0, #52]	; 0x34
   2e0e4:	bne	2e130 <fputs@plt+0x1cfe8>
   2e0e8:	cmp	r2, #0
   2e0ec:	mov	r1, #1
   2e0f0:	ldrne	r2, [pc, #108]	; 2e164 <fputs@plt+0x1d01c>
   2e0f4:	strbeq	r2, [r0, #3]
   2e0f8:	ldreq	r2, [pc, #104]	; 2e168 <fputs@plt+0x1d020>
   2e0fc:	strbne	r1, [r0, #3]
   2e100:	strb	r1, [r0, #2]
   2e104:	streq	r2, [r0, #76]	; 0x4c
   2e108:	ldreq	r2, [pc, #92]	; 2e16c <fputs@plt+0x1d024>
   2e10c:	str	r2, [r0, #80]	; 0x50
   2e110:	ldrh	r2, [r3, #28]
   2e114:	strh	r2, [r0, #10]
   2e118:	ldrh	r2, [r3, #30]
   2e11c:	strh	r2, [r0, #12]
   2e120:	ldrb	r3, [r3, #21]
   2e124:	strb	r3, [r0, #7]
   2e128:	mov	r0, #0
   2e12c:	bx	lr
   2e130:	cmp	r1, #2
   2e134:	bne	2e158 <fputs@plt+0x1d010>
   2e138:	mov	r2, #0
   2e13c:	strh	r2, [r0, #2]
   2e140:	ldr	r2, [pc, #40]	; 2e170 <fputs@plt+0x1d028>
   2e144:	str	r2, [r0, #80]	; 0x50
   2e148:	ldrh	r2, [r3, #24]
   2e14c:	strh	r2, [r0, #10]
   2e150:	ldrh	r2, [r3, #26]
   2e154:	b	2e11c <fputs@plt+0x1cfd4>
   2e158:	movw	r0, #57511	; 0xe0a7
   2e15c:	b	2e084 <fputs@plt+0x1cf3c>
   2e160:	andeq	r4, r1, r8, asr sp
   2e164:	andeq	r4, r1, r8, asr #23
   2e168:	andeq	r4, r1, r4, lsr #28
   2e16c:	muleq	r1, r8, fp
   2e170:	andeq	r4, r1, r8, asr #25
   2e174:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e178:	mov	r4, r0
   2e17c:	mov	sl, r1
   2e180:	ldr	r6, [r0, #52]	; 0x34
   2e184:	ldrb	r8, [r0, #5]
   2e188:	ldr	r5, [r0, #56]	; 0x38
   2e18c:	ldrh	r2, [r6, #22]
   2e190:	add	r3, r5, r8
   2e194:	tst	r2, #4
   2e198:	beq	2e1b4 <fputs@plt+0x1d06c>
   2e19c:	ldr	r2, [r6, #36]	; 0x24
   2e1a0:	mov	r0, r3
   2e1a4:	mov	r1, #0
   2e1a8:	sub	r2, r2, r8
   2e1ac:	bl	10f20 <memset@plt>
   2e1b0:	mov	r3, r0
   2e1b4:	tst	sl, #8
   2e1b8:	mov	r9, #0
   2e1bc:	strb	sl, [r5, r8]
   2e1c0:	moveq	r7, #12
   2e1c4:	movne	r7, #8
   2e1c8:	add	r7, r8, r7
   2e1cc:	add	r8, r8, #1
   2e1d0:	mov	r1, sl
   2e1d4:	mov	r0, r4
   2e1d8:	str	r9, [r5, r8]
   2e1dc:	strb	r9, [r3, #7]
   2e1e0:	ldr	r2, [r6, #36]	; 0x24
   2e1e4:	lsr	r2, r2, #8
   2e1e8:	strb	r2, [r3, #5]
   2e1ec:	ldr	r2, [r6, #36]	; 0x24
   2e1f0:	strb	r2, [r3, #6]
   2e1f4:	ldr	r3, [r6, #36]	; 0x24
   2e1f8:	sub	r3, r3, r7
   2e1fc:	strh	r3, [r4, #16]
   2e200:	bl	2e0bc <fputs@plt+0x1cf74>
   2e204:	ldr	r3, [r6, #36]	; 0x24
   2e208:	strh	r7, [r4, #14]
   2e20c:	add	r7, r5, r7
   2e210:	add	r3, r5, r3
   2e214:	str	r3, [r4, #60]	; 0x3c
   2e218:	ldrb	r3, [r4, #6]
   2e21c:	add	r5, r5, r3
   2e220:	ldr	r3, [r6, #32]
   2e224:	strh	r9, [r4, #18]
   2e228:	str	r7, [r4, #64]	; 0x40
   2e22c:	str	r5, [r4, #68]	; 0x44
   2e230:	sub	r3, r3, #1
   2e234:	strh	r3, [r4, #20]
   2e238:	mov	r3, #1
   2e23c:	strh	r3, [r4]
   2e240:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e248:	sub	sp, sp, #20
   2e24c:	mov	r4, r0
   2e250:	ldrb	r5, [r0, #5]
   2e254:	ldr	r6, [r0, #52]	; 0x34
   2e258:	ldr	r8, [r0, #56]	; 0x38
   2e25c:	ldrb	r1, [r8, r5]
   2e260:	bl	2e0bc <fputs@plt+0x1cf74>
   2e264:	cmp	r0, #0
   2e268:	movwne	r0, #57553	; 0xe0d1
   2e26c:	bne	2e384 <fputs@plt+0x1d23c>
   2e270:	ldr	r3, [r6, #32]
   2e274:	strb	r0, [r4, #1]
   2e278:	ldr	r9, [r6, #36]	; 0x24
   2e27c:	sub	r2, r3, #1
   2e280:	sub	r3, r3, #8
   2e284:	strh	r2, [r4, #20]
   2e288:	add	r1, r8, r9
   2e28c:	ldrb	r2, [r4, #6]
   2e290:	str	r1, [r4, #60]	; 0x3c
   2e294:	add	r7, r5, r2
   2e298:	add	r2, r8, r2
   2e29c:	add	r7, r7, #8
   2e2a0:	add	r5, r8, r5
   2e2a4:	add	fp, r8, r7
   2e2a8:	strh	r7, [r4, #14]
   2e2ac:	str	fp, [r4, #64]	; 0x40
   2e2b0:	str	r2, [r4, #68]	; 0x44
   2e2b4:	ldrb	r2, [r5, #5]
   2e2b8:	ldrb	r1, [r5, #3]
   2e2bc:	str	r2, [sp, #4]
   2e2c0:	ldrb	r2, [r5, #6]
   2e2c4:	str	r2, [sp, #8]
   2e2c8:	ldrb	r2, [r5, #4]
   2e2cc:	orr	r2, r2, r1, lsl #8
   2e2d0:	mov	r1, #6
   2e2d4:	udiv	r3, r3, r1
   2e2d8:	strh	r2, [r4, #18]
   2e2dc:	cmp	r2, r3
   2e2e0:	movwhi	r0, #57571	; 0xe0e3
   2e2e4:	bhi	2e384 <fputs@plt+0x1d23c>
   2e2e8:	ldr	r3, [r6, #4]
   2e2ec:	add	r7, r7, r2, lsl #1
   2e2f0:	sub	sl, r9, #4
   2e2f4:	ldr	r3, [r3, #24]
   2e2f8:	tst	r3, #268435456	; 0x10000000
   2e2fc:	beq	2e328 <fputs@plt+0x1d1e0>
   2e300:	ldrb	r3, [r4, #4]
   2e304:	cmp	r3, #0
   2e308:	mov	r3, #0
   2e30c:	subeq	sl, r9, #5
   2e310:	ldrh	r2, [r4, #18]
   2e314:	cmp	r3, r2
   2e318:	blt	2e368 <fputs@plt+0x1d220>
   2e31c:	ldrb	r3, [r4, #4]
   2e320:	cmp	r3, #0
   2e324:	addeq	sl, sl, #1
   2e328:	ldrb	r3, [r5, #1]
   2e32c:	ldrb	r0, [r5, #2]
   2e330:	orr	r0, r0, r3, lsl #8
   2e334:	ldrd	r2, [sp, #4]
   2e338:	orr	r3, r3, r2, lsl #8
   2e33c:	ldrb	r2, [r5, #7]
   2e340:	sub	r3, r3, #1
   2e344:	uxth	r3, r3
   2e348:	add	r3, r3, #1
   2e34c:	add	r3, r3, r2
   2e350:	cmp	r0, #0
   2e354:	bne	2e3c0 <fputs@plt+0x1d278>
   2e358:	cmp	r9, r3
   2e35c:	bge	2e420 <fputs@plt+0x1d2d8>
   2e360:	movw	r0, #57645	; 0xe12d
   2e364:	b	2e384 <fputs@plt+0x1d23c>
   2e368:	ldrh	r6, [fp], #2
   2e36c:	rev16	r6, r6
   2e370:	uxth	r6, r6
   2e374:	cmp	r7, r6
   2e378:	cmple	r6, sl
   2e37c:	ble	2e390 <fputs@plt+0x1d248>
   2e380:	movw	r0, #57599	; 0xe0ff
   2e384:	add	sp, sp, #20
   2e388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e38c:	b	2e084 <fputs@plt+0x1cf3c>
   2e390:	add	r1, r8, r6
   2e394:	mov	r0, r4
   2e398:	ldr	r2, [r4, #76]	; 0x4c
   2e39c:	str	r3, [sp, #12]
   2e3a0:	blx	r2
   2e3a4:	add	r0, r0, r6
   2e3a8:	ldr	r3, [sp, #12]
   2e3ac:	cmp	r9, r0
   2e3b0:	movwlt	r0, #57604	; 0xe104
   2e3b4:	blt	2e384 <fputs@plt+0x1d23c>
   2e3b8:	add	r3, r3, #1
   2e3bc:	b	2e310 <fputs@plt+0x1d1c8>
   2e3c0:	cmp	r7, r0
   2e3c4:	cmple	r0, sl
   2e3c8:	mov	r2, r0
   2e3cc:	movwgt	r0, #57624	; 0xe118
   2e3d0:	bgt	2e384 <fputs@plt+0x1d23c>
   2e3d4:	mov	r1, r8
   2e3d8:	add	lr, r8, r2
   2e3dc:	ldrb	ip, [r1, r0]!
   2e3e0:	ldrb	r5, [lr, #2]
   2e3e4:	ldrb	r0, [r1, #1]
   2e3e8:	ldrb	r1, [lr, #3]
   2e3ec:	orrs	r0, r0, ip, lsl #8
   2e3f0:	orr	r1, r1, r5, lsl #8
   2e3f4:	add	r2, r2, r1
   2e3f8:	beq	2e408 <fputs@plt+0x1d2c0>
   2e3fc:	add	ip, r2, #3
   2e400:	cmp	r0, ip
   2e404:	ble	2e410 <fputs@plt+0x1d2c8>
   2e408:	cmp	r9, r2
   2e40c:	bge	2e418 <fputs@plt+0x1d2d0>
   2e410:	movw	r0, #57631	; 0xe11f
   2e414:	b	2e384 <fputs@plt+0x1d23c>
   2e418:	add	r3, r3, r1
   2e41c:	b	2e350 <fputs@plt+0x1d208>
   2e420:	sub	r7, r3, r7
   2e424:	mov	r3, #1
   2e428:	strb	r3, [r4]
   2e42c:	strh	r7, [r4, #16]
   2e430:	add	sp, sp, #20
   2e434:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e438:	ldrb	r3, [r0]
   2e43c:	cmp	r3, #0
   2e440:	bne	2e448 <fputs@plt+0x1d300>
   2e444:	b	2e244 <fputs@plt+0x1d0fc>
   2e448:	mov	r0, #0
   2e44c:	bx	lr
   2e450:	ldr	r3, [r0, #8]
   2e454:	ldrb	r2, [r3]
   2e458:	cmp	r2, #0
   2e45c:	bxeq	lr
   2e460:	mov	r2, #0
   2e464:	strb	r2, [r3]
   2e468:	ldrsh	r2, [r0, #26]
   2e46c:	cmp	r2, #1
   2e470:	bxle	lr
   2e474:	mov	r0, r3
   2e478:	b	2e438 <fputs@plt+0x1d2f0>
   2e47c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e480:	subs	r6, r1, #0
   2e484:	ldr	r4, [sp, #32]
   2e488:	bgt	2e498 <fputs@plt+0x1d350>
   2e48c:	movw	r0, #59956	; 0xea34
   2e490:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e494:	b	2e084 <fputs@plt+0x1cf3c>
   2e498:	mov	sl, r3
   2e49c:	ldm	r0, {r3, r5}
   2e4a0:	cmp	r2, #0
   2e4a4:	mov	r7, r0
   2e4a8:	mov	r9, r2
   2e4ac:	str	r3, [r5, #4]
   2e4b0:	bne	2e51c <fputs@plt+0x1d3d4>
   2e4b4:	cmp	r6, #1
   2e4b8:	bne	2e4c8 <fputs@plt+0x1d380>
   2e4bc:	ldr	r6, [r5, #44]	; 0x2c
   2e4c0:	adds	r6, r6, #0
   2e4c4:	movne	r6, #1
   2e4c8:	mvn	r3, #0
   2e4cc:	cmp	r9, #0
   2e4d0:	str	r7, [r4]
   2e4d4:	str	r5, [r4, #4]
   2e4d8:	str	r6, [r4, #52]	; 0x34
   2e4dc:	strb	r3, [r4, #68]	; 0x44
   2e4e0:	movne	r3, #1
   2e4e4:	moveq	r3, #0
   2e4e8:	strb	r3, [r4, #64]	; 0x40
   2e4ec:	movne	r3, #0
   2e4f0:	moveq	r3, #2
   2e4f4:	str	sl, [r4, #72]	; 0x48
   2e4f8:	strb	r3, [r4, #65]	; 0x41
   2e4fc:	ldr	r2, [r5, #8]
   2e500:	mov	r0, r2
   2e504:	cmp	r0, #0
   2e508:	bne	2e564 <fputs@plt+0x1d41c>
   2e50c:	str	r2, [r4, #8]
   2e510:	str	r4, [r5, #8]
   2e514:	strb	r0, [r4, #66]	; 0x42
   2e518:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e51c:	ldr	r8, [r5, #80]	; 0x50
   2e520:	cmp	r8, #0
   2e524:	bne	2e4b4 <fputs@plt+0x1d36c>
   2e528:	ldr	r0, [r5, #32]
   2e52c:	bl	1facc <fputs@plt+0xe984>
   2e530:	cmp	r0, #0
   2e534:	str	r0, [r5, #80]	; 0x50
   2e538:	bne	2e544 <fputs@plt+0x1d3fc>
   2e53c:	mov	r0, #7
   2e540:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e544:	str	r8, [r0]
   2e548:	str	r8, [r0, #4]
   2e54c:	ldr	r1, [r5, #80]	; 0x50
   2e550:	add	r1, r1, #4
   2e554:	cmp	r1, #0
   2e558:	str	r1, [r5, #80]	; 0x50
   2e55c:	bne	2e4b4 <fputs@plt+0x1d36c>
   2e560:	b	2e53c <fputs@plt+0x1d3f4>
   2e564:	ldr	r3, [r0, #52]	; 0x34
   2e568:	cmp	r6, r3
   2e56c:	bne	2e588 <fputs@plt+0x1d440>
   2e570:	ldrb	r3, [r0, #64]	; 0x40
   2e574:	orr	r3, r3, #32
   2e578:	strb	r3, [r0, #64]	; 0x40
   2e57c:	ldrb	r3, [r4, #64]	; 0x40
   2e580:	orr	r3, r3, #32
   2e584:	strb	r3, [r4, #64]	; 0x40
   2e588:	ldr	r0, [r0, #8]
   2e58c:	b	2e504 <fputs@plt+0x1d3bc>
   2e590:	ldr	r3, [r0, #52]	; 0x34
   2e594:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e598:	add	r9, r2, r1
   2e59c:	mov	r7, r0
   2e5a0:	mov	r5, r1
   2e5a4:	mov	r6, r2
   2e5a8:	mov	r8, r9
   2e5ac:	ldr	r4, [r0, #56]	; 0x38
   2e5b0:	ldr	sl, [r3, #36]	; 0x24
   2e5b4:	ldrh	r3, [r3, #22]
   2e5b8:	tst	r3, #4
   2e5bc:	beq	2e5cc <fputs@plt+0x1d484>
   2e5c0:	mov	r1, #0
   2e5c4:	add	r0, r4, r5
   2e5c8:	bl	10f20 <memset@plt>
   2e5cc:	ldrb	ip, [r7, #5]
   2e5d0:	add	lr, ip, #1
   2e5d4:	uxth	r0, lr
   2e5d8:	add	r3, r4, r0
   2e5dc:	ldrb	r3, [r3, #1]
   2e5e0:	cmp	r3, #0
   2e5e4:	bne	2e5f4 <fputs@plt+0x1d4ac>
   2e5e8:	ldrb	r3, [r4, r0]
   2e5ec:	cmp	r3, #0
   2e5f0:	beq	2e754 <fputs@plt+0x1d60c>
   2e5f4:	mov	fp, r4
   2e5f8:	ldrb	r3, [fp, r0]!
   2e5fc:	ldrb	r2, [fp, #1]
   2e600:	orr	r2, r2, r3, lsl #8
   2e604:	sxth	r2, r2
   2e608:	uxth	r3, r2
   2e60c:	cmp	r3, #0
   2e610:	beq	2e740 <fputs@plt+0x1d5f8>
   2e614:	cmp	r5, r3
   2e618:	bhi	2e720 <fputs@plt+0x1d5d8>
   2e61c:	sub	sl, sl, #4
   2e620:	cmp	r3, sl
   2e624:	movwhi	r0, #57405	; 0xe03d
   2e628:	bhi	2e734 <fputs@plt+0x1d5ec>
   2e62c:	cmp	r3, #0
   2e630:	beq	2e748 <fputs@plt+0x1d600>
   2e634:	add	r1, r9, #3
   2e638:	cmp	r3, r1
   2e63c:	bhi	2e748 <fputs@plt+0x1d600>
   2e640:	cmp	r3, r9
   2e644:	movwcc	r0, #57416	; 0xe048
   2e648:	bcc	2e734 <fputs@plt+0x1d5ec>
   2e64c:	add	r1, r4, r3
   2e650:	ldrb	sl, [r1, #2]
   2e654:	ldrb	r8, [r1, #3]
   2e658:	orr	r8, r8, sl, lsl #8
   2e65c:	ldr	sl, [r7, #52]	; 0x34
   2e660:	add	r8, r8, r3
   2e664:	ldr	sl, [sl, #36]	; 0x24
   2e668:	cmp	sl, r8
   2e66c:	movwcc	r0, #57418	; 0xe04a
   2e670:	bcc	2e734 <fputs@plt+0x1d5ec>
   2e674:	ldrb	sl, [r4, r3]
   2e678:	sub	r2, r2, r9
   2e67c:	sub	r9, r8, r5
   2e680:	uxtb	r2, r2
   2e684:	uxth	r9, r9
   2e688:	ldrb	r3, [r1, #1]
   2e68c:	orr	r3, r3, sl, lsl #8
   2e690:	cmp	r0, lr
   2e694:	ble	2e6d8 <fputs@plt+0x1d590>
   2e698:	ldrb	sl, [fp, #2]
   2e69c:	ldrb	r1, [fp, #3]
   2e6a0:	orr	r1, r1, sl, lsl #8
   2e6a4:	add	r1, r1, r0
   2e6a8:	add	sl, r1, #3
   2e6ac:	cmp	r5, sl
   2e6b0:	bgt	2e6d8 <fputs@plt+0x1d590>
   2e6b4:	cmp	r5, r1
   2e6b8:	movwlt	r0, #57430	; 0xe056
   2e6bc:	blt	2e734 <fputs@plt+0x1d5ec>
   2e6c0:	sub	r5, r5, r1
   2e6c4:	sub	r9, r8, r0
   2e6c8:	add	r2, r2, r5
   2e6cc:	uxth	r9, r9
   2e6d0:	uxtb	r2, r2
   2e6d4:	mov	r5, r0
   2e6d8:	add	sl, ip, #7
   2e6dc:	ldrb	r1, [r4, sl]
   2e6e0:	cmp	r1, r2
   2e6e4:	subcs	r2, r1, r2
   2e6e8:	movwcc	r0, #57436	; 0xe05c
   2e6ec:	strbcs	r2, [r4, sl]
   2e6f0:	bcc	2e734 <fputs@plt+0x1d5ec>
   2e6f4:	add	sl, ip, #5
   2e6f8:	add	r1, ip, #6
   2e6fc:	ldrb	fp, [r4, sl]
   2e700:	ldrb	r2, [r4, r1]
   2e704:	orr	r2, r2, fp, lsl #8
   2e708:	cmp	r5, r2
   2e70c:	bne	2e790 <fputs@plt+0x1d648>
   2e710:	cmp	r0, lr
   2e714:	beq	2e75c <fputs@plt+0x1d614>
   2e718:	movw	r0, #57443	; 0xe063
   2e71c:	b	2e734 <fputs@plt+0x1d5ec>
   2e720:	add	r2, r0, #3
   2e724:	mov	r0, r3
   2e728:	cmp	r2, r3
   2e72c:	blt	2e5f4 <fputs@plt+0x1d4ac>
   2e730:	movw	r0, #57402	; 0xe03a
   2e734:	add	sp, sp, #4
   2e738:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e73c:	b	2e084 <fputs@plt+0x1cf3c>
   2e740:	mov	r2, r3
   2e744:	b	2e61c <fputs@plt+0x1d4d4>
   2e748:	mov	r9, r6
   2e74c:	mov	r2, #0
   2e750:	b	2e690 <fputs@plt+0x1d548>
   2e754:	mov	r9, r6
   2e758:	b	2e6f4 <fputs@plt+0x1d5ac>
   2e75c:	add	ip, r4, ip
   2e760:	lsr	r2, r3, #8
   2e764:	strb	r3, [ip, #2]
   2e768:	lsr	r3, r8, #8
   2e76c:	strb	r2, [ip, #1]
   2e770:	strb	r3, [r4, sl]
   2e774:	strb	r8, [r4, r1]
   2e778:	ldrh	r3, [r7, #16]
   2e77c:	mov	r0, #0
   2e780:	add	r6, r6, r3
   2e784:	strh	r6, [r7, #16]
   2e788:	add	sp, sp, #4
   2e78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e790:	lsr	r1, r5, #8
   2e794:	mov	r2, r4
   2e798:	strb	r1, [r2, r0]!
   2e79c:	strb	r5, [r2, #1]
   2e7a0:	lsr	r2, r3, #8
   2e7a4:	strb	r2, [r4, r5]!
   2e7a8:	strb	r3, [r4, #1]
   2e7ac:	lsr	r3, r9, #8
   2e7b0:	strb	r3, [r4, #2]
   2e7b4:	strb	r9, [r4, #3]
   2e7b8:	b	2e778 <fputs@plt+0x1d630>
   2e7bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e7c0:	mov	fp, r3
   2e7c4:	mov	r5, r1
   2e7c8:	sub	sp, sp, #20
   2e7cc:	mov	r4, r0
   2e7d0:	ldr	r3, [r0, #52]	; 0x34
   2e7d4:	ldrb	r1, [r0, #6]
   2e7d8:	ldr	r7, [r0, #56]	; 0x38
   2e7dc:	ldr	r8, [r3, #36]	; 0x24
   2e7e0:	ldrb	r3, [r0, #5]
   2e7e4:	add	r8, r7, r8
   2e7e8:	add	r3, r3, #8
   2e7ec:	add	r3, r3, r1
   2e7f0:	add	r3, r7, r3
   2e7f4:	str	r3, [sp, #4]
   2e7f8:	add	r3, r5, r2
   2e7fc:	mov	r2, #0
   2e800:	mov	r1, r2
   2e804:	mov	r6, r2
   2e808:	str	r3, [sp, #8]
   2e80c:	ldr	r3, [sp, #8]
   2e810:	cmp	r5, r3
   2e814:	blt	2e840 <fputs@plt+0x1d6f8>
   2e818:	cmp	r1, #0
   2e81c:	beq	2e834 <fputs@plt+0x1d6ec>
   2e820:	sub	r1, r1, r7
   2e824:	uxth	r2, r2
   2e828:	uxth	r1, r1
   2e82c:	mov	r0, r4
   2e830:	bl	2e590 <fputs@plt+0x1d448>
   2e834:	mov	r0, r6
   2e838:	add	sp, sp, #20
   2e83c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e840:	ldr	r3, [fp, #8]
   2e844:	ldr	r9, [r3, r5, lsl #2]
   2e848:	ldr	r3, [sp, #4]
   2e84c:	cmp	r3, r9
   2e850:	movls	r3, #1
   2e854:	movhi	r3, #0
   2e858:	cmp	r8, r9
   2e85c:	movls	r3, #0
   2e860:	cmp	r3, #0
   2e864:	beq	2e8c4 <fputs@plt+0x1d77c>
   2e868:	ldr	r0, [fp, #12]
   2e86c:	lsl	r3, r5, #1
   2e870:	ldrh	sl, [r0, r3]
   2e874:	add	r3, r9, sl
   2e878:	cmp	r3, r1
   2e87c:	beq	2e8b4 <fputs@plt+0x1d76c>
   2e880:	cmp	r1, #0
   2e884:	beq	2e8a4 <fputs@plt+0x1d75c>
   2e888:	sub	r1, r1, r7
   2e88c:	uxth	r2, r2
   2e890:	str	r3, [sp, #12]
   2e894:	uxth	r1, r1
   2e898:	mov	r0, r4
   2e89c:	bl	2e590 <fputs@plt+0x1d448>
   2e8a0:	ldr	r3, [sp, #12]
   2e8a4:	cmp	r3, r8
   2e8a8:	bls	2e8b8 <fputs@plt+0x1d770>
   2e8ac:	mov	r6, #0
   2e8b0:	b	2e834 <fputs@plt+0x1d6ec>
   2e8b4:	add	sl, sl, r2
   2e8b8:	add	r6, r6, #1
   2e8bc:	mov	r2, sl
   2e8c0:	mov	r1, r9
   2e8c4:	add	r5, r5, #1
   2e8c8:	b	2e80c <fputs@plt+0x1d6c4>
   2e8cc:	ldr	ip, [r3]
   2e8d0:	cmp	ip, #0
   2e8d4:	bxne	lr
   2e8d8:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e8dc:	mov	r9, r3
   2e8e0:	mov	r8, r1
   2e8e4:	mov	r4, r0
   2e8e8:	ldrb	r6, [r0, #5]
   2e8ec:	ldr	r7, [r0, #64]	; 0x40
   2e8f0:	ldr	r5, [r0, #56]	; 0x38
   2e8f4:	add	fp, r6, #5
   2e8f8:	add	sl, r6, #6
   2e8fc:	add	r7, r7, r1, lsl #1
   2e900:	ldrb	ip, [r5, fp]
   2e904:	ldrh	r1, [r7]
   2e908:	ldrb	r3, [r5, sl]
   2e90c:	rev16	r1, r1
   2e910:	uxth	r1, r1
   2e914:	orr	r3, r3, ip, lsl #8
   2e918:	cmp	r1, r3
   2e91c:	bcc	2e934 <fputs@plt+0x1d7ec>
   2e920:	ldr	ip, [r0, #52]	; 0x34
   2e924:	add	r3, r2, r1
   2e928:	ldr	ip, [ip, #36]	; 0x24
   2e92c:	cmp	r3, ip
   2e930:	bls	2e948 <fputs@plt+0x1d800>
   2e934:	movw	r0, #62080	; 0xf280
   2e938:	bl	2e084 <fputs@plt+0x1cf3c>
   2e93c:	str	r0, [r9]
   2e940:	add	sp, sp, #4
   2e944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e948:	uxth	r2, r2
   2e94c:	bl	2e590 <fputs@plt+0x1d448>
   2e950:	cmp	r0, #0
   2e954:	bne	2e93c <fputs@plt+0x1d7f4>
   2e958:	ldrh	r2, [r4, #18]
   2e95c:	add	r9, r5, r6
   2e960:	sub	r2, r2, #1
   2e964:	uxth	r2, r2
   2e968:	cmp	r2, #0
   2e96c:	strh	r2, [r4, #18]
   2e970:	bne	2e9c0 <fputs@plt+0x1d878>
   2e974:	add	r6, r6, #1
   2e978:	str	r2, [r5, r6]
   2e97c:	strb	r2, [r9, #7]
   2e980:	ldr	r3, [r4, #52]	; 0x34
   2e984:	ldr	r3, [r3, #36]	; 0x24
   2e988:	lsr	r3, r3, #8
   2e98c:	strb	r3, [r5, fp]
   2e990:	ldr	r3, [r4, #52]	; 0x34
   2e994:	ldr	r3, [r3, #36]	; 0x24
   2e998:	strb	r3, [r5, sl]
   2e99c:	ldr	r3, [r4, #52]	; 0x34
   2e9a0:	ldrb	r2, [r4, #5]
   2e9a4:	ldr	r3, [r3, #36]	; 0x24
   2e9a8:	sub	r3, r3, r2
   2e9ac:	ldrb	r2, [r4, #6]
   2e9b0:	sub	r3, r3, #8
   2e9b4:	sub	r3, r3, r2
   2e9b8:	strh	r3, [r4, #16]
   2e9bc:	b	2e940 <fputs@plt+0x1d7f8>
   2e9c0:	sub	r2, r2, r8
   2e9c4:	add	r1, r7, #2
   2e9c8:	lsl	r2, r2, #1
   2e9cc:	mov	r0, r7
   2e9d0:	bl	11088 <memmove@plt>
   2e9d4:	ldrh	r3, [r4, #18]
   2e9d8:	lsr	r3, r3, #8
   2e9dc:	strb	r3, [r9, #3]
   2e9e0:	ldrh	r3, [r4, #18]
   2e9e4:	strb	r3, [r9, #4]
   2e9e8:	ldrh	r3, [r4, #16]
   2e9ec:	add	r3, r3, #2
   2e9f0:	b	2e9b8 <fputs@plt+0x1d870>
   2e9f4:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e9f8:	mov	r5, r2
   2e9fc:	ldrb	ip, [r0, #5]
   2ea00:	ldr	r2, [r0, #56]	; 0x38
   2ea04:	add	r4, ip, #1
   2ea08:	add	r3, r2, ip
   2ea0c:	ldrb	lr, [r2, r4]
   2ea10:	ldrb	r3, [r3, #2]
   2ea14:	orr	r3, r3, lr, lsl #8
   2ea18:	ldr	lr, [r0, #52]	; 0x34
   2ea1c:	ldr	r7, [lr, #36]	; 0x24
   2ea20:	sub	r8, r7, #3
   2ea24:	cmp	r8, r3
   2ea28:	ble	2ea38 <fputs@plt+0x1d8f0>
   2ea2c:	add	lr, r4, #3
   2ea30:	cmp	lr, r3
   2ea34:	blt	2ea4c <fputs@plt+0x1d904>
   2ea38:	movw	r0, #57230	; 0xdf8e
   2ea3c:	bl	2e084 <fputs@plt+0x1cf3c>
   2ea40:	str	r0, [r5]
   2ea44:	mov	r0, #0
   2ea48:	b	2eacc <fputs@plt+0x1d984>
   2ea4c:	add	lr, r3, #2
   2ea50:	add	r6, r3, #3
   2ea54:	ldrb	fp, [r2, lr]
   2ea58:	add	sl, r2, lr
   2ea5c:	add	r9, r2, r6
   2ea60:	ldrb	lr, [r2, r6]
   2ea64:	orr	lr, lr, fp, lsl #8
   2ea68:	subs	r6, lr, r1
   2ea6c:	bmi	2eae4 <fputs@plt+0x1d99c>
   2ea70:	ldrh	r8, [r0, #18]
   2ea74:	ldrh	r1, [r0, #14]
   2ea78:	add	r1, r1, r8, lsl #1
   2ea7c:	cmp	r1, r3
   2ea80:	bgt	2ea90 <fputs@plt+0x1d948>
   2ea84:	add	lr, r3, lr
   2ea88:	cmp	lr, r7
   2ea8c:	ble	2ea98 <fputs@plt+0x1d950>
   2ea90:	movw	r0, #57241	; 0xdf99
   2ea94:	b	2ea3c <fputs@plt+0x1d8f4>
   2ea98:	cmp	r6, #3
   2ea9c:	bgt	2ead4 <fputs@plt+0x1d98c>
   2eaa0:	add	ip, ip, #7
   2eaa4:	ldrb	r1, [r2, ip]
   2eaa8:	cmp	r1, #57	; 0x39
   2eaac:	bhi	2ea44 <fputs@plt+0x1d8fc>
   2eab0:	ldrh	r1, [r2, r3]
   2eab4:	strh	r1, [r2, r4]
   2eab8:	ldrb	r1, [r2, ip]
   2eabc:	add	r1, r1, r6
   2eac0:	strb	r1, [r2, ip]
   2eac4:	add	r3, r3, r6
   2eac8:	add	r0, r2, r3
   2eacc:	add	sp, sp, #4
   2ead0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ead4:	asr	r1, r6, #8
   2ead8:	strb	r1, [sl]
   2eadc:	strb	r6, [r9]
   2eae0:	b	2eac4 <fputs@plt+0x1d97c>
   2eae4:	mov	lr, r2
   2eae8:	mov	r4, r3
   2eaec:	ldrb	r6, [lr, r3]!
   2eaf0:	ldrb	lr, [lr, #1]
   2eaf4:	orrs	r3, lr, r6, lsl #8
   2eaf8:	bne	2ea24 <fputs@plt+0x1d8dc>
   2eafc:	b	2ea44 <fputs@plt+0x1d8fc>
   2eb00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eb04:	sub	sp, sp, #20
   2eb08:	mov	r8, r2
   2eb0c:	mov	r9, r0
   2eb10:	mov	sl, r1
   2eb14:	add	r6, r3, #2
   2eb18:	ldr	r5, [r2]
   2eb1c:	ldr	r4, [sp, #56]	; 0x38
   2eb20:	ldr	r2, [sp, #60]	; 0x3c
   2eb24:	ldr	r7, [r0, #56]	; 0x38
   2eb28:	add	r2, r4, r2
   2eb2c:	str	r2, [sp, #4]
   2eb30:	ldr	r3, [sp, #4]
   2eb34:	cmp	r4, r3
   2eb38:	movge	r0, #0
   2eb3c:	strge	r5, [r8]
   2eb40:	bge	2ebd0 <fputs@plt+0x1da88>
   2eb44:	mov	r1, r4
   2eb48:	ldr	r0, [sp, #64]	; 0x40
   2eb4c:	bl	14ff8 <fputs@plt+0x3eb0>
   2eb50:	ldrb	r3, [r7, #1]
   2eb54:	mov	fp, r0
   2eb58:	cmp	r3, #0
   2eb5c:	bne	2ebb0 <fputs@plt+0x1da68>
   2eb60:	ldrb	r3, [r7, #2]
   2eb64:	cmp	r3, #0
   2eb68:	bne	2ebb0 <fputs@plt+0x1da68>
   2eb6c:	sub	r5, r5, fp
   2eb70:	cmp	r5, sl
   2eb74:	bcc	2ebcc <fputs@plt+0x1da84>
   2eb78:	mov	r3, r5
   2eb7c:	ldr	r2, [sp, #64]	; 0x40
   2eb80:	mov	r0, r3
   2eb84:	add	r6, r6, #2
   2eb88:	ldr	r1, [r2, #8]
   2eb8c:	mov	r2, fp
   2eb90:	ldr	r1, [r1, r4, lsl #2]
   2eb94:	add	r4, r4, #1
   2eb98:	bl	11088 <memmove@plt>
   2eb9c:	sub	r3, r0, r7
   2eba0:	asr	r2, r3, #8
   2eba4:	strb	r2, [r6, #-4]
   2eba8:	strb	r3, [r6, #-3]
   2ebac:	b	2eb30 <fputs@plt+0x1d9e8>
   2ebb0:	add	r2, sp, #12
   2ebb4:	mov	r1, fp
   2ebb8:	mov	r0, r9
   2ebbc:	bl	2e9f4 <fputs@plt+0x1d8ac>
   2ebc0:	subs	r3, r0, #0
   2ebc4:	bne	2eb7c <fputs@plt+0x1da34>
   2ebc8:	b	2eb6c <fputs@plt+0x1da24>
   2ebcc:	mov	r0, #1
   2ebd0:	add	sp, sp, #20
   2ebd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ebd8:	ldr	r2, [r0, #52]	; 0x34
   2ebdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ebe0:	sub	sp, sp, #28
   2ebe4:	mov	r6, r0
   2ebe8:	mov	sl, #0
   2ebec:	ldrb	r3, [r0, #5]
   2ebf0:	ldr	r2, [r2, #36]	; 0x24
   2ebf4:	ldrh	r4, [r0, #14]
   2ebf8:	ldr	r7, [r0, #56]	; 0x38
   2ebfc:	strd	r2, [sp]
   2ec00:	sub	r2, r2, #4
   2ec04:	ldrh	r3, [r0, #18]
   2ec08:	mov	fp, r7
   2ec0c:	lsl	r3, r3, #1
   2ec10:	add	r9, r3, r4
   2ec14:	add	r4, r7, r4
   2ec18:	add	r3, r3, r4
   2ec1c:	strd	r2, [sp, #12]
   2ec20:	ldrd	r2, [sp]
   2ec24:	add	r3, r7, r3
   2ec28:	str	r3, [sp, #8]
   2ec2c:	ldr	r3, [sp, #16]
   2ec30:	cmp	r4, r3
   2ec34:	bne	2ec84 <fputs@plt+0x1db3c>
   2ec38:	ldr	r3, [sp, #4]
   2ec3c:	asr	r1, r2, #8
   2ec40:	mov	r5, #0
   2ec44:	sub	r4, r2, r9
   2ec48:	add	r0, r7, r9
   2ec4c:	add	r3, r7, r3
   2ec50:	strb	r5, [r3, #1]
   2ec54:	strb	r5, [r3, #2]
   2ec58:	strb	r1, [r3, #5]
   2ec5c:	mov	r1, r5
   2ec60:	strb	r2, [r3, #6]
   2ec64:	mov	r2, r4
   2ec68:	strb	r5, [r3, #7]
   2ec6c:	bl	10f20 <memset@plt>
   2ec70:	ldrh	r3, [r6, #16]
   2ec74:	cmp	r4, r3
   2ec78:	beq	2ed70 <fputs@plt+0x1dc28>
   2ec7c:	movw	r0, #57197	; 0xdf6d
   2ec80:	b	2ecb4 <fputs@plt+0x1db6c>
   2ec84:	ldrh	r5, [r4]
   2ec88:	ldr	r3, [sp, #12]
   2ec8c:	rev16	r5, r5
   2ec90:	uxth	r5, r5
   2ec94:	cmp	r3, r5
   2ec98:	movge	r3, #0
   2ec9c:	movlt	r3, #1
   2eca0:	cmp	r9, r5
   2eca4:	orrgt	r3, r3, #1
   2eca8:	cmp	r3, #0
   2ecac:	beq	2ecc0 <fputs@plt+0x1db78>
   2ecb0:	movw	r0, #57167	; 0xdf4f
   2ecb4:	add	sp, sp, #28
   2ecb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ecbc:	b	2e084 <fputs@plt+0x1cf3c>
   2ecc0:	add	r1, fp, r5
   2ecc4:	mov	r0, r6
   2ecc8:	ldr	r3, [r6, #76]	; 0x4c
   2eccc:	str	r2, [sp, #20]
   2ecd0:	blx	r3
   2ecd4:	ldr	r2, [sp, #20]
   2ecd8:	mov	r3, r0
   2ecdc:	sub	r8, r2, r0
   2ece0:	cmp	r9, r8
   2ece4:	bgt	2ecf8 <fputs@plt+0x1dbb0>
   2ece8:	add	r1, r5, r0
   2ecec:	ldr	r0, [sp]
   2ecf0:	cmp	r1, r0
   2ecf4:	ble	2ed00 <fputs@plt+0x1dbb8>
   2ecf8:	movw	r0, #57173	; 0xdf55
   2ecfc:	b	2ecb4 <fputs@plt+0x1db6c>
   2ed00:	asr	r1, r8, #8
   2ed04:	cmp	sl, #0
   2ed08:	strb	r1, [r4]
   2ed0c:	strb	r8, [r4, #1]
   2ed10:	bne	2ed54 <fputs@plt+0x1dc0c>
   2ed14:	cmp	r5, r8
   2ed18:	str	r3, [sp, #20]
   2ed1c:	beq	2ed64 <fputs@plt+0x1dc1c>
   2ed20:	ldr	r1, [r6, #52]	; 0x34
   2ed24:	ldr	r3, [sp, #8]
   2ed28:	ldr	r1, [r1]
   2ed2c:	ldrb	r0, [r3, #6]
   2ed30:	ldr	sl, [r1, #208]	; 0xd0
   2ed34:	ldrb	r1, [r3, #5]
   2ed38:	mov	fp, sl
   2ed3c:	orr	r0, r0, r1, lsl #8
   2ed40:	sub	r2, r2, r0
   2ed44:	add	r1, r7, r0
   2ed48:	add	r0, sl, r0
   2ed4c:	bl	10fbc <memcpy@plt>
   2ed50:	ldr	r3, [sp, #20]
   2ed54:	mov	r2, r3
   2ed58:	add	r1, fp, r5
   2ed5c:	add	r0, r7, r8
   2ed60:	bl	10fbc <memcpy@plt>
   2ed64:	add	r4, r4, #2
   2ed68:	mov	r2, r8
   2ed6c:	b	2ec2c <fputs@plt+0x1dae4>
   2ed70:	mov	r0, r5
   2ed74:	add	sp, sp, #28
   2ed78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ed7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ed80:	sub	r9, r3, #2
   2ed84:	sub	sp, sp, #28
   2ed88:	mov	sl, r1
   2ed8c:	mov	r7, r0
   2ed90:	ldr	r3, [r0, #52]	; 0x34
   2ed94:	str	r2, [sp, #8]
   2ed98:	ldrb	r5, [r0, #5]
   2ed9c:	ldr	r4, [r0, #56]	; 0x38
   2eda0:	ldr	r2, [r3, #36]	; 0x24
   2eda4:	ldr	r3, [r3]
   2eda8:	ldr	r8, [r0, #64]	; 0x40
   2edac:	add	r1, r4, r2
   2edb0:	ldr	fp, [r3, #208]	; 0xd0
   2edb4:	add	r3, r5, #5
   2edb8:	str	r1, [sp, #4]
   2edbc:	add	r1, r5, #6
   2edc0:	str	r3, [sp, #12]
   2edc4:	add	r3, r5, #6
   2edc8:	add	r8, r8, #2
   2edcc:	ldrb	r0, [r4, r1]
   2edd0:	str	r3, [sp, #16]
   2edd4:	add	r3, r5, #5
   2edd8:	ldrb	r3, [r4, r3]
   2eddc:	orr	r0, r0, r3, lsl #8
   2ede0:	sub	r2, r2, r0
   2ede4:	add	r1, r4, r0
   2ede8:	add	r0, fp, r0
   2edec:	bl	10fbc <memcpy@plt>
   2edf0:	ldr	r6, [sp, #4]
   2edf4:	mov	r3, #0
   2edf8:	cmp	r3, sl
   2edfc:	blt	2ee50 <fputs@plt+0x1dd08>
   2ee00:	mov	r0, #0
   2ee04:	add	r5, r4, r5
   2ee08:	ldr	r2, [sp, #12]
   2ee0c:	sub	r6, r6, r4
   2ee10:	strb	r0, [r7, #1]
   2ee14:	strh	sl, [r7, #18]
   2ee18:	strb	r0, [r5, #1]
   2ee1c:	strb	r0, [r5, #2]
   2ee20:	ldrh	r3, [r7, #18]
   2ee24:	lsr	r3, r3, #8
   2ee28:	strb	r3, [r5, #3]
   2ee2c:	ldrh	r3, [r7, #18]
   2ee30:	strb	r3, [r5, #4]
   2ee34:	asr	r3, r6, #8
   2ee38:	strb	r3, [r4, r2]
   2ee3c:	ldr	r3, [sp, #16]
   2ee40:	strb	r6, [r4, r3]
   2ee44:	strb	r0, [r5, #7]
   2ee48:	add	sp, sp, #28
   2ee4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ee50:	ldmib	sp, {r0, r2}
   2ee54:	ldr	r1, [r2, r3, lsl #2]
   2ee58:	cmp	r4, r1
   2ee5c:	movls	r2, #1
   2ee60:	movhi	r2, #0
   2ee64:	cmp	r0, r1
   2ee68:	movls	r2, #0
   2ee6c:	cmp	r2, #0
   2ee70:	ldrh	r2, [r9, #2]
   2ee74:	subne	r1, r1, r4
   2ee78:	addne	r1, fp, r1
   2ee7c:	sub	r6, r6, r2
   2ee80:	sub	r2, r6, r4
   2ee84:	cmp	r6, r8
   2ee88:	asr	r0, r2, #8
   2ee8c:	strb	r0, [r8, #-2]
   2ee90:	strb	r2, [r8, #-1]
   2ee94:	bcs	2eea8 <fputs@plt+0x1dd60>
   2ee98:	movw	r0, #62287	; 0xf34f
   2ee9c:	add	sp, sp, #28
   2eea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eea4:	b	2e084 <fputs@plt+0x1cf3c>
   2eea8:	ldrh	r2, [r9, #2]!
   2eeac:	mov	r0, r6
   2eeb0:	add	r8, r8, #2
   2eeb4:	str	r3, [sp, #20]
   2eeb8:	bl	10fbc <memcpy@plt>
   2eebc:	ldr	r3, [sp, #20]
   2eec0:	add	r3, r3, #1
   2eec4:	b	2edf8 <fputs@plt+0x1dcb0>
   2eec8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eecc:	mov	r8, r2
   2eed0:	sub	sp, sp, #76	; 0x4c
   2eed4:	subs	sl, r3, #0
   2eed8:	mov	r6, r1
   2eedc:	ldm	r2, {r2, r5}
   2eee0:	str	r2, [sp, #8]
   2eee4:	str	r0, [sp, #12]
   2eee8:	beq	2ef74 <fputs@plt+0x1de2c>
   2eeec:	ldrb	r3, [r1, #1]
   2eef0:	tst	r3, #128	; 0x80
   2eef4:	moveq	r9, #2
   2eef8:	streq	r3, [sp, #32]
   2eefc:	beq	2ef10 <fputs@plt+0x1ddc8>
   2ef00:	add	r1, sp, #32
   2ef04:	add	r0, r6, #1
   2ef08:	bl	18764 <fputs@plt+0x761c>
   2ef0c:	add	r9, r0, #1
   2ef10:	ldrb	r4, [r6]
   2ef14:	add	r5, r5, #40	; 0x28
   2ef18:	ldr	r0, [sp, #32]
   2ef1c:	str	r4, [sp, #24]
   2ef20:	bl	15238 <fputs@plt+0x40f0>
   2ef24:	add	r4, r4, r0
   2ef28:	ldr	r3, [sp, #8]
   2ef2c:	str	sl, [sp, #4]
   2ef30:	add	r3, r3, #20
   2ef34:	str	r3, [sp, #16]
   2ef38:	ldrh	r3, [r5, #8]
   2ef3c:	add	r0, r6, r9
   2ef40:	ldrb	r1, [r6, r9]
   2ef44:	tst	r3, #4
   2ef48:	beq	2f168 <fputs@plt+0x1e020>
   2ef4c:	cmp	r1, #9
   2ef50:	str	r1, [sp, #28]
   2ef54:	bls	2efb8 <fputs@plt+0x1de70>
   2ef58:	mov	sl, #1
   2ef5c:	ldrd	r2, [sp, #4]
   2ef60:	ldr	r3, [r3, #16]
   2ef64:	ldrb	r3, [r3, r2]
   2ef68:	cmp	r3, #0
   2ef6c:	rsbne	sl, sl, #0
   2ef70:	b	2f228 <fputs@plt+0x1e0e0>
   2ef74:	ldrb	r3, [r1]
   2ef78:	tst	r3, #128	; 0x80
   2ef7c:	moveq	r9, #1
   2ef80:	streq	r3, [sp, #24]
   2ef84:	beq	2ef98 <fputs@plt+0x1de50>
   2ef88:	add	r1, sp, #24
   2ef8c:	mov	r0, r6
   2ef90:	bl	18764 <fputs@plt+0x761c>
   2ef94:	mov	r9, r0
   2ef98:	ldr	r3, [sp, #12]
   2ef9c:	ldr	r4, [sp, #24]
   2efa0:	cmp	r3, r4
   2efa4:	ldrcc	r0, [pc, #908]	; 2f338 <fputs@plt+0x1e1f0>
   2efa8:	bcs	2ef28 <fputs@plt+0x1dde0>
   2efac:	bl	2e084 <fputs@plt+0x1cf3c>
   2efb0:	strb	r0, [r8, #11]
   2efb4:	b	2f228 <fputs@plt+0x1e0e0>
   2efb8:	cmp	r1, #0
   2efbc:	bne	2efc8 <fputs@plt+0x1de80>
   2efc0:	mvn	sl, #0
   2efc4:	b	2ef5c <fputs@plt+0x1de14>
   2efc8:	cmp	r1, #7
   2efcc:	add	r0, r6, r4
   2efd0:	bne	2eff8 <fputs@plt+0x1deb0>
   2efd4:	add	r2, sp, #32
   2efd8:	bl	17010 <fputs@plt+0x5ec8>
   2efdc:	ldrd	r0, [r5]
   2efe0:	vldr	d0, [sp, #32]
   2efe4:	bl	19460 <fputs@plt+0x8318>
   2efe8:	rsb	sl, r0, #0
   2efec:	cmp	sl, #0
   2eff0:	beq	2f0bc <fputs@plt+0x1df74>
   2eff4:	b	2ef5c <fputs@plt+0x1de14>
   2eff8:	cmp	r1, #6
   2effc:	ldrls	pc, [pc, r1, lsl #2]
   2f000:	b	2f158 <fputs@plt+0x1e010>
   2f004:	andeq	pc, r2, r0, lsr #32
   2f008:	andeq	pc, r2, r0, lsr #32
   2f00c:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   2f010:	andeq	pc, r2, r4, asr r0	; <UNPREDICTABLE>
   2f014:	andeq	pc, r2, ip, rrx
   2f018:	andeq	pc, r2, r8, ror r0	; <UNPREDICTABLE>
   2f01c:	andeq	pc, r2, r0, asr #2
   2f020:	ldrsb	r2, [r0]
   2f024:	asr	r3, r2, #31
   2f028:	mov	sl, r2
   2f02c:	mov	fp, r3
   2f030:	b	2f098 <fputs@plt+0x1df50>
   2f034:	ldrsb	r1, [r0]
   2f038:	ldrb	r2, [r0, #1]
   2f03c:	orr	r2, r2, r1, lsl #8
   2f040:	asr	r1, r2, #31
   2f044:	mov	r0, r2
   2f048:	mov	sl, r0
   2f04c:	mov	fp, r1
   2f050:	b	2f098 <fputs@plt+0x1df50>
   2f054:	ldrh	r2, [r0, #1]
   2f058:	ldrsb	r1, [r0]
   2f05c:	rev16	r2, r2
   2f060:	uxth	r2, r2
   2f064:	orr	r2, r2, r1, lsl #16
   2f068:	b	2f040 <fputs@plt+0x1def8>
   2f06c:	ldr	r2, [r0]
   2f070:	rev	r2, r2
   2f074:	b	2f040 <fputs@plt+0x1def8>
   2f078:	ldr	r1, [r0, #2]
   2f07c:	mov	r2, #0
   2f080:	ldrsb	ip, [r0]
   2f084:	ldrb	r0, [r0, #1]
   2f088:	rev	r1, r1
   2f08c:	adds	sl, r2, r1
   2f090:	orr	r3, r0, ip, lsl #8
   2f094:	adc	fp, r3, #0
   2f098:	ldrd	r0, [r5]
   2f09c:	mov	r3, fp
   2f0a0:	cmp	sl, r0
   2f0a4:	sbcs	r3, r3, r1
   2f0a8:	blt	2efc0 <fputs@plt+0x1de78>
   2f0ac:	mov	r3, fp
   2f0b0:	cmp	r0, sl
   2f0b4:	sbcs	r3, r1, r3
   2f0b8:	blt	2ef58 <fputs@plt+0x1de10>
   2f0bc:	ldr	r3, [sp, #4]
   2f0c0:	add	r5, r5, #40	; 0x28
   2f0c4:	ldr	r2, [sp, #28]
   2f0c8:	add	r3, r3, #1
   2f0cc:	mov	r0, r2
   2f0d0:	str	r3, [sp, #4]
   2f0d4:	bl	15238 <fputs@plt+0x40f0>
   2f0d8:	add	r4, r4, r0
   2f0dc:	mov	r1, #0
   2f0e0:	mov	r0, r2
   2f0e4:	mov	r3, #1
   2f0e8:	lsr	r2, r0, #7
   2f0ec:	lsr	ip, r1, #7
   2f0f0:	orr	r2, r2, r1, lsl #25
   2f0f4:	mov	r1, ip
   2f0f8:	mov	r0, r2
   2f0fc:	orrs	r2, r0, r1
   2f100:	bne	2f330 <fputs@plt+0x1e1e8>
   2f104:	add	r9, r9, r3
   2f108:	ldr	r3, [sp, #24]
   2f10c:	cmp	r3, r9
   2f110:	bls	2f130 <fputs@plt+0x1dfe8>
   2f114:	ldrh	r3, [r8, #8]
   2f118:	ldr	r2, [sp, #4]
   2f11c:	cmp	r3, r2
   2f120:	ble	2f130 <fputs@plt+0x1dfe8>
   2f124:	ldr	r3, [sp, #12]
   2f128:	cmp	r3, r4
   2f12c:	bcs	2ef38 <fputs@plt+0x1ddf0>
   2f130:	mov	r3, #1
   2f134:	ldrsb	sl, [r8, #10]
   2f138:	strb	r3, [r8, #14]
   2f13c:	b	2f228 <fputs@plt+0x1e0e0>
   2f140:	ldr	r1, [r0]
   2f144:	ldr	r0, [r0, #4]
   2f148:	rev	r3, r0
   2f14c:	mov	sl, r3
   2f150:	rev	r3, r1
   2f154:	b	2f02c <fputs@plt+0x1dee4>
   2f158:	sub	r2, r1, #8
   2f15c:	mov	r1, #0
   2f160:	mov	r0, r2
   2f164:	b	2f048 <fputs@plt+0x1df00>
   2f168:	tst	r3, #8
   2f16c:	beq	2f1cc <fputs@plt+0x1e084>
   2f170:	cmp	r1, #9
   2f174:	str	r1, [sp, #28]
   2f178:	bhi	2ef58 <fputs@plt+0x1de10>
   2f17c:	cmp	r1, #0
   2f180:	beq	2efc0 <fputs@plt+0x1de78>
   2f184:	add	r2, sp, #32
   2f188:	add	r0, r6, r4
   2f18c:	bl	17010 <fputs@plt+0x5ec8>
   2f190:	ldr	r3, [sp, #28]
   2f194:	cmp	r3, #7
   2f198:	bne	2f1b8 <fputs@plt+0x1e070>
   2f19c:	vldr	d7, [r5]
   2f1a0:	vldr	d6, [sp, #32]
   2f1a4:	vcmpe.f64	d6, d7
   2f1a8:	vmrs	APSR_nzcv, fpscr
   2f1ac:	bmi	2efc0 <fputs@plt+0x1de78>
   2f1b0:	ble	2f0bc <fputs@plt+0x1df74>
   2f1b4:	b	2ef58 <fputs@plt+0x1de10>
   2f1b8:	vldr	d0, [r5]
   2f1bc:	ldrd	r0, [sp, #32]
   2f1c0:	bl	19460 <fputs@plt+0x8318>
   2f1c4:	mov	sl, r0
   2f1c8:	b	2efec <fputs@plt+0x1dea4>
   2f1cc:	tst	r3, #2
   2f1d0:	beq	2f2b4 <fputs@plt+0x1e16c>
   2f1d4:	tst	r1, #128	; 0x80
   2f1d8:	streq	r1, [sp, #28]
   2f1dc:	beq	2f1e8 <fputs@plt+0x1e0a0>
   2f1e0:	add	r1, sp, #28
   2f1e4:	bl	18764 <fputs@plt+0x761c>
   2f1e8:	ldr	r7, [sp, #28]
   2f1ec:	cmp	r7, #11
   2f1f0:	bls	2efc0 <fputs@plt+0x1de78>
   2f1f4:	tst	r7, #1
   2f1f8:	beq	2ef58 <fputs@plt+0x1de10>
   2f1fc:	ldr	r2, [sp, #12]
   2f200:	sub	r7, r7, #12
   2f204:	lsr	r7, r7, #1
   2f208:	add	r3, r7, r4
   2f20c:	str	r7, [sp, #44]	; 0x2c
   2f210:	cmp	r3, r2
   2f214:	bls	2f234 <fputs@plt+0x1e0ec>
   2f218:	ldr	r0, [pc, #284]	; 2f33c <fputs@plt+0x1e1f4>
   2f21c:	mov	sl, #0
   2f220:	bl	2e084 <fputs@plt+0x1cf3c>
   2f224:	strb	r0, [r8, #11]
   2f228:	mov	r0, sl
   2f22c:	add	sp, sp, #76	; 0x4c
   2f230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f234:	ldr	r2, [sp, #4]
   2f238:	add	r0, r6, r4
   2f23c:	ldr	r3, [sp, #16]
   2f240:	ldr	r2, [r3, r2, lsl #2]
   2f244:	cmp	r2, #0
   2f248:	beq	2f284 <fputs@plt+0x1e13c>
   2f24c:	ldr	r3, [sp, #8]
   2f250:	mov	r1, r5
   2f254:	ldrb	r3, [r3, #4]
   2f258:	strb	r3, [sp, #42]	; 0x2a
   2f25c:	ldr	r3, [sp, #8]
   2f260:	ldr	r3, [r3, #12]
   2f264:	str	r0, [sp, #48]	; 0x30
   2f268:	add	r0, sp, #32
   2f26c:	str	r3, [sp, #64]	; 0x40
   2f270:	mov	r3, #2
   2f274:	strh	r3, [sp, #40]	; 0x28
   2f278:	add	r3, r8, #11
   2f27c:	bl	2b950 <fputs@plt+0x1a808>
   2f280:	b	2f1c4 <fputs@plt+0x1e07c>
   2f284:	ldr	r3, [r5, #12]
   2f288:	ldr	r1, [r5, #16]
   2f28c:	cmp	r7, r3
   2f290:	str	r3, [sp, #20]
   2f294:	movlt	r2, r7
   2f298:	movge	r2, r3
   2f29c:	bl	10e84 <memcmp@plt>
   2f2a0:	subs	sl, r0, #0
   2f2a4:	bne	2ef5c <fputs@plt+0x1de14>
   2f2a8:	ldr	r3, [sp, #20]
   2f2ac:	sub	sl, r7, r3
   2f2b0:	b	2efec <fputs@plt+0x1dea4>
   2f2b4:	tst	r3, #16
   2f2b8:	beq	2f320 <fputs@plt+0x1e1d8>
   2f2bc:	tst	r1, #128	; 0x80
   2f2c0:	streq	r1, [sp, #28]
   2f2c4:	beq	2f2d0 <fputs@plt+0x1e188>
   2f2c8:	add	r1, sp, #28
   2f2cc:	bl	18764 <fputs@plt+0x761c>
   2f2d0:	ldr	r7, [sp, #28]
   2f2d4:	cmp	r7, #11
   2f2d8:	bls	2efc0 <fputs@plt+0x1de78>
   2f2dc:	ands	sl, r7, #1
   2f2e0:	bne	2efc0 <fputs@plt+0x1de78>
   2f2e4:	ldr	r2, [sp, #12]
   2f2e8:	sub	r7, r7, #12
   2f2ec:	lsr	r7, r7, #1
   2f2f0:	add	r3, r7, r4
   2f2f4:	cmp	r3, r2
   2f2f8:	ldrhi	r0, [pc, #64]	; 2f340 <fputs@plt+0x1e1f8>
   2f2fc:	bhi	2efac <fputs@plt+0x1de64>
   2f300:	ldr	r3, [r5, #12]
   2f304:	add	r0, r6, r4
   2f308:	ldr	r1, [r5, #16]
   2f30c:	cmp	r3, r7
   2f310:	str	r3, [sp, #20]
   2f314:	movlt	r2, r3
   2f318:	movge	r2, r7
   2f31c:	b	2f29c <fputs@plt+0x1e154>
   2f320:	adds	sl, r1, #0
   2f324:	str	r1, [sp, #28]
   2f328:	movne	sl, #1
   2f32c:	b	2efec <fputs@plt+0x1dea4>
   2f330:	add	r3, r3, #1
   2f334:	b	2f0e8 <fputs@plt+0x1dfa0>
   2f338:	andeq	r1, r1, r5, lsl #18
   2f33c:	andeq	r1, r1, r0, asr r9
   2f340:	andeq	r1, r1, sp, ror #18
   2f344:	mov	r3, #0
   2f348:	b	2eec8 <fputs@plt+0x1dd80>
   2f34c:	push	{r4, r5, r6, r7, r8, lr}
   2f350:	mov	r6, r3
   2f354:	mov	r5, r1
   2f358:	mov	r7, r2
   2f35c:	ldr	r3, [r1]
   2f360:	ldr	r4, [r0, #12]
   2f364:	ldr	r2, [sp, #24]
   2f368:	cmp	r3, #0
   2f36c:	ldr	r1, [sp, #28]
   2f370:	bne	2f38c <fputs@plt+0x1e244>
   2f374:	mov	r3, r4
   2f378:	ldr	r0, [r0, #8]
   2f37c:	ldr	r0, [r0, #28]
   2f380:	bl	187ec <fputs@plt+0x76a4>
   2f384:	mov	r3, #1
   2f388:	str	r3, [r5]
   2f38c:	mov	r2, r4
   2f390:	mov	r1, r7
   2f394:	mov	r0, r6
   2f398:	pop	{r4, r5, r6, r7, r8, lr}
   2f39c:	b	2f344 <fputs@plt+0x1e1fc>
   2f3a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f3a4:	ldrb	ip, [r1]
   2f3a8:	ldrb	lr, [r1, #1]
   2f3ac:	and	ip, ip, #63	; 0x3f
   2f3b0:	add	r3, r1, ip
   2f3b4:	sub	lr, lr, #1
   2f3b8:	cmp	lr, #8
   2f3bc:	ldrls	pc, [pc, lr, lsl #2]
   2f3c0:	b	2f488 <fputs@plt+0x1e340>
   2f3c4:	strdeq	pc, [r2], -r4
   2f3c8:	andeq	pc, r2, r8, lsl r4	; <UNPREDICTABLE>
   2f3cc:	andeq	pc, r2, ip, lsr #8
   2f3d0:	andeq	pc, r2, r4, asr #8
   2f3d4:	andeq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
   2f3d8:	andeq	pc, r2, r4, ror r4	; <UNPREDICTABLE>
   2f3dc:	andeq	pc, r2, r8, lsl #9
   2f3e0:	muleq	r2, r0, r4
   2f3e4:	andeq	pc, r2, r8, ror #7
   2f3e8:	mov	r8, #1
   2f3ec:	mov	r9, #0
   2f3f0:	b	2f3fc <fputs@plt+0x1e2b4>
   2f3f4:	ldrsb	r8, [r1, ip]
   2f3f8:	asr	r9, r8, #31
   2f3fc:	ldr	r3, [r2, #4]
   2f400:	ldrd	r6, [r3]
   2f404:	cmp	r8, r6
   2f408:	sbcs	r3, r9, r7
   2f40c:	bge	2f498 <fputs@plt+0x1e350>
   2f410:	ldrsb	r0, [r2, #12]
   2f414:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f418:	ldrsb	ip, [r1, ip]
   2f41c:	ldrb	r4, [r3, #1]
   2f420:	orr	r4, r4, ip, lsl #8
   2f424:	mov	r8, r4
   2f428:	b	2f3f8 <fputs@plt+0x1e2b0>
   2f42c:	ldrh	r4, [r3, #1]
   2f430:	ldrsb	ip, [r1, ip]
   2f434:	rev16	r4, r4
   2f438:	uxth	r4, r4
   2f43c:	orr	r4, r4, ip, lsl #16
   2f440:	b	2f424 <fputs@plt+0x1e2dc>
   2f444:	ldr	r4, [r3]
   2f448:	rev	r4, r4
   2f44c:	b	2f424 <fputs@plt+0x1e2dc>
   2f450:	ldr	lr, [r3, #2]
   2f454:	mov	r4, #0
   2f458:	ldrsb	ip, [r1, ip]
   2f45c:	ldrb	r3, [r3, #1]
   2f460:	rev	lr, lr
   2f464:	adds	r8, r4, lr
   2f468:	orr	r5, r3, ip, lsl #8
   2f46c:	adc	r9, r5, #0
   2f470:	b	2f3fc <fputs@plt+0x1e2b4>
   2f474:	ldr	ip, [r3]
   2f478:	ldr	r3, [r3, #4]
   2f47c:	rev	r9, ip
   2f480:	rev	r8, r3
   2f484:	b	2f3fc <fputs@plt+0x1e2b4>
   2f488:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2f48c:	b	2f344 <fputs@plt+0x1e1fc>
   2f490:	mov	r8, #0
   2f494:	b	2f3ec <fputs@plt+0x1e2a4>
   2f498:	cmp	r6, r8
   2f49c:	sbcs	r3, r7, r9
   2f4a0:	bge	2f4ac <fputs@plt+0x1e364>
   2f4a4:	ldrsb	r0, [r2, #13]
   2f4a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f4ac:	ldrh	r3, [r2, #8]
   2f4b0:	cmp	r3, #1
   2f4b4:	bls	2f4c4 <fputs@plt+0x1e37c>
   2f4b8:	mov	r3, #1
   2f4bc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2f4c0:	b	2eec8 <fputs@plt+0x1dd80>
   2f4c4:	mov	r3, #1
   2f4c8:	ldrsb	r0, [r2, #10]
   2f4cc:	strb	r3, [r2, #14]
   2f4d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f4d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f4d8:	mov	r6, r0
   2f4dc:	ldr	r5, [sp, #32]
   2f4e0:	ldrb	r4, [r2, #1]
   2f4e4:	ldr	r7, [sp, #36]	; 0x24
   2f4e8:	ldrb	ip, [r5, #1]
   2f4ec:	cmp	r4, #7
   2f4f0:	cmpgt	ip, #7
   2f4f4:	movgt	lr, #1
   2f4f8:	movle	lr, #0
   2f4fc:	subgt	ip, r4, ip
   2f500:	bgt	2f614 <fputs@plt+0x1e4cc>
   2f504:	ldrb	r0, [r2]
   2f508:	cmp	r4, ip
   2f50c:	ldrb	sl, [r5]
   2f510:	add	r8, r2, r0
   2f514:	add	r9, r5, sl
   2f518:	bne	2f5ec <fputs@plt+0x1e4a4>
   2f51c:	ldrb	ip, [r2, r0]
   2f520:	ldrb	r0, [r5, sl]
   2f524:	eor	r0, r0, ip
   2f528:	tst	r0, #128	; 0x80
   2f52c:	bne	2f5a8 <fputs@plt+0x1e460>
   2f530:	ldr	ip, [pc, #268]	; 2f644 <fputs@plt+0x1e4fc>
   2f534:	add	ip, ip, r4
   2f538:	ldrb	r4, [ip, #3493]	; 0xda5
   2f53c:	cmp	r4, lr
   2f540:	bgt	2f5d4 <fputs@plt+0x1e48c>
   2f544:	ldr	r0, [r6, #8]
   2f548:	ldr	r0, [r0, #28]
   2f54c:	ldrh	ip, [r0, #6]
   2f550:	cmp	ip, #1
   2f554:	movls	ip, #0
   2f558:	bls	2f5cc <fputs@plt+0x1e484>
   2f55c:	mov	r9, r3
   2f560:	ldr	r3, [r1]
   2f564:	mov	sl, r2
   2f568:	mov	r8, r1
   2f56c:	ldr	r4, [r6, #12]
   2f570:	cmp	r3, #0
   2f574:	bne	2f590 <fputs@plt+0x1e448>
   2f578:	mov	r3, r4
   2f57c:	mov	r2, r5
   2f580:	mov	r1, r7
   2f584:	bl	187ec <fputs@plt+0x76a4>
   2f588:	mov	r3, #1
   2f58c:	str	r3, [r8]
   2f590:	mov	r2, r4
   2f594:	mov	r1, sl
   2f598:	mov	r0, r9
   2f59c:	mov	r3, #1
   2f5a0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f5a4:	b	2eec8 <fputs@plt+0x1dd80>
   2f5a8:	tst	ip, #128	; 0x80
   2f5ac:	mvnne	ip, #0
   2f5b0:	moveq	ip, #1
   2f5b4:	ldr	r3, [r6, #8]
   2f5b8:	ldr	r3, [r3, #28]
   2f5bc:	ldr	r3, [r3, #16]
   2f5c0:	ldrb	r3, [r3]
   2f5c4:	cmp	r3, #0
   2f5c8:	rsbne	ip, ip, #0
   2f5cc:	mov	r0, ip
   2f5d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f5d4:	ldrb	ip, [r8, lr]
   2f5d8:	ldrb	r0, [r9, lr]
   2f5dc:	subs	ip, ip, r0
   2f5e0:	bne	2f5b4 <fputs@plt+0x1e46c>
   2f5e4:	add	lr, lr, #1
   2f5e8:	b	2f53c <fputs@plt+0x1e3f4>
   2f5ec:	cmp	ip, #7
   2f5f0:	bgt	2f620 <fputs@plt+0x1e4d8>
   2f5f4:	cmp	r4, #7
   2f5f8:	bgt	2f634 <fputs@plt+0x1e4ec>
   2f5fc:	sub	ip, r4, ip
   2f600:	cmp	ip, #0
   2f604:	bgt	2f624 <fputs@plt+0x1e4dc>
   2f608:	ldrsb	r0, [r5, sl]
   2f60c:	cmp	r0, #0
   2f610:	blt	2f63c <fputs@plt+0x1e4f4>
   2f614:	cmp	ip, #0
   2f618:	beq	2f544 <fputs@plt+0x1e3fc>
   2f61c:	b	2f5b4 <fputs@plt+0x1e46c>
   2f620:	mov	ip, #1
   2f624:	ldrsb	r3, [r2, r0]
   2f628:	cmp	r3, #0
   2f62c:	mvnlt	ip, #0
   2f630:	b	2f5b4 <fputs@plt+0x1e46c>
   2f634:	mvn	ip, #0
   2f638:	b	2f608 <fputs@plt+0x1e4c0>
   2f63c:	mov	ip, #1
   2f640:	b	2f5b4 <fputs@plt+0x1e46c>
   2f644:			; <UNDEFINED> instruction: 0x00072ab0
   2f648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f64c:	sub	sp, sp, #20
   2f650:	mov	fp, r3
   2f654:	mov	sl, r0
   2f658:	mov	r9, r1
   2f65c:	mov	r5, r2
   2f660:	ldr	r6, [sp, #56]	; 0x38
   2f664:	ldrb	r3, [r2, #1]
   2f668:	ldrb	r7, [r2]
   2f66c:	ldrb	r8, [r6]
   2f670:	tst	r3, #128	; 0x80
   2f674:	add	r7, r2, r7
   2f678:	streq	r3, [sp, #8]
   2f67c:	add	r8, r6, r8
   2f680:	beq	2f690 <fputs@plt+0x1e548>
   2f684:	add	r1, sp, #8
   2f688:	add	r0, r2, #1
   2f68c:	bl	18764 <fputs@plt+0x761c>
   2f690:	ldr	r3, [sp, #8]
   2f694:	sub	r3, r3, #13
   2f698:	add	r3, r3, r3, lsr #31
   2f69c:	asr	r3, r3, #1
   2f6a0:	str	r3, [sp, #8]
   2f6a4:	ldrb	r3, [r6, #1]
   2f6a8:	tst	r3, #128	; 0x80
   2f6ac:	streq	r3, [sp, #12]
   2f6b0:	beq	2f6c0 <fputs@plt+0x1e578>
   2f6b4:	add	r1, sp, #12
   2f6b8:	add	r0, r6, #1
   2f6bc:	bl	18764 <fputs@plt+0x761c>
   2f6c0:	ldr	r3, [sp, #8]
   2f6c4:	mov	r1, r8
   2f6c8:	mov	r0, r7
   2f6cc:	ldr	r4, [sp, #12]
   2f6d0:	str	r3, [sp, #4]
   2f6d4:	sub	r4, r4, #13
   2f6d8:	add	r4, r4, r4, lsr #31
   2f6dc:	asr	r4, r4, #1
   2f6e0:	cmp	r4, r3
   2f6e4:	movlt	r2, r4
   2f6e8:	movge	r2, r3
   2f6ec:	str	r4, [sp, #12]
   2f6f0:	bl	10e84 <memcmp@plt>
   2f6f4:	ldr	r2, [sl, #8]
   2f6f8:	cmp	r0, #0
   2f6fc:	ldr	ip, [r2, #28]
   2f700:	bne	2f764 <fputs@plt+0x1e61c>
   2f704:	ldr	r3, [sp, #4]
   2f708:	subs	r0, r3, r4
   2f70c:	bne	2f764 <fputs@plt+0x1e61c>
   2f710:	ldrh	r3, [ip, #6]
   2f714:	cmp	r3, #1
   2f718:	bls	2f75c <fputs@plt+0x1e614>
   2f71c:	ldr	r3, [r9]
   2f720:	ldr	r4, [sl, #12]
   2f724:	cmp	r3, #0
   2f728:	bne	2f748 <fputs@plt+0x1e600>
   2f72c:	mov	r3, r4
   2f730:	mov	r2, r6
   2f734:	ldr	r1, [sp, #60]	; 0x3c
   2f738:	mov	r0, ip
   2f73c:	bl	187ec <fputs@plt+0x76a4>
   2f740:	mov	r3, #1
   2f744:	str	r3, [r9]
   2f748:	mov	r3, #1
   2f74c:	mov	r2, r4
   2f750:	mov	r1, r5
   2f754:	mov	r0, fp
   2f758:	bl	2eec8 <fputs@plt+0x1dd80>
   2f75c:	add	sp, sp, #20
   2f760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f764:	ldr	r3, [ip, #16]
   2f768:	ldrb	r3, [r3]
   2f76c:	cmp	r3, #0
   2f770:	rsbne	r0, r0, #0
   2f774:	b	2f75c <fputs@plt+0x1e614>
   2f778:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2f77c:	mov	r8, r0
   2f780:	mov	r6, r1
   2f784:	mov	r5, r2
   2f788:	ldrb	r3, [r1, #1]
   2f78c:	tst	r3, #128	; 0x80
   2f790:	streq	r3, [sp, #4]
   2f794:	beq	2f7a4 <fputs@plt+0x1e65c>
   2f798:	add	r1, sp, #4
   2f79c:	add	r0, r6, #1
   2f7a0:	bl	18764 <fputs@plt+0x761c>
   2f7a4:	ldr	r4, [sp, #4]
   2f7a8:	cmp	r4, #11
   2f7ac:	bgt	2f7bc <fputs@plt+0x1e674>
   2f7b0:	ldrsb	r0, [r5, #12]
   2f7b4:	add	sp, sp, #8
   2f7b8:	pop	{r4, r5, r6, r7, r8, pc}
   2f7bc:	tst	r4, #1
   2f7c0:	bne	2f7cc <fputs@plt+0x1e684>
   2f7c4:	ldrsb	r0, [r5, #13]
   2f7c8:	b	2f7b4 <fputs@plt+0x1e66c>
   2f7cc:	ldrb	r0, [r6]
   2f7d0:	sub	r4, r4, #12
   2f7d4:	asr	r4, r4, #1
   2f7d8:	add	r3, r0, r4
   2f7dc:	cmp	r3, r8
   2f7e0:	ble	2f7f8 <fputs@plt+0x1e6b0>
   2f7e4:	ldr	r0, [pc, #120]	; 2f864 <fputs@plt+0x1e71c>
   2f7e8:	bl	2e084 <fputs@plt+0x1cf3c>
   2f7ec:	strb	r0, [r5, #11]
   2f7f0:	mov	r0, #0
   2f7f4:	b	2f7b4 <fputs@plt+0x1e66c>
   2f7f8:	ldr	r3, [r5, #4]
   2f7fc:	add	r0, r6, r0
   2f800:	ldr	r7, [r3, #12]
   2f804:	ldr	r1, [r3, #16]
   2f808:	cmp	r7, r4
   2f80c:	movlt	r2, r7
   2f810:	movge	r2, r4
   2f814:	bl	10e84 <memcmp@plt>
   2f818:	cmp	r0, #0
   2f81c:	bne	2f85c <fputs@plt+0x1e714>
   2f820:	sub	r4, r4, r7
   2f824:	cmp	r4, #0
   2f828:	bne	2f85c <fputs@plt+0x1e714>
   2f82c:	ldrh	r3, [r5, #8]
   2f830:	cmp	r3, #1
   2f834:	movls	r3, #1
   2f838:	ldrsbls	r0, [r5, #10]
   2f83c:	strbls	r3, [r5, #14]
   2f840:	bls	2f7b4 <fputs@plt+0x1e66c>
   2f844:	mov	r3, #1
   2f848:	mov	r2, r5
   2f84c:	mov	r1, r6
   2f850:	mov	r0, r8
   2f854:	bl	2eec8 <fputs@plt+0x1dd80>
   2f858:	b	2f7b4 <fputs@plt+0x1e66c>
   2f85c:	bgt	2f7c4 <fputs@plt+0x1e67c>
   2f860:	b	2f7b0 <fputs@plt+0x1e668>
   2f864:	andeq	r1, r1, pc, lsl sl
   2f868:	ldr	r3, [pc, #80]	; 2f8c0 <fputs@plt+0x1e778>
   2f86c:	ldr	r1, [pc, #80]	; 2f8c4 <fputs@plt+0x1e77c>
   2f870:	ldr	r2, [r0, #80]	; 0x50
   2f874:	cmp	r2, r3
   2f878:	cmpne	r2, r1
   2f87c:	ldr	r1, [pc, #68]	; 2f8c8 <fputs@plt+0x1e780>
   2f880:	movne	r3, #1
   2f884:	moveq	r3, #0
   2f888:	cmp	r2, r1
   2f88c:	moveq	r3, #0
   2f890:	andne	r3, r3, #1
   2f894:	cmp	r3, #0
   2f898:	beq	2f8b8 <fputs@plt+0x1e770>
   2f89c:	push	{r4, lr}
   2f8a0:	mov	r0, #21
   2f8a4:	ldr	r2, [pc, #32]	; 2f8cc <fputs@plt+0x1e784>
   2f8a8:	ldr	r1, [pc, #32]	; 2f8d0 <fputs@plt+0x1e788>
   2f8ac:	bl	2c818 <fputs@plt+0x1b6d0>
   2f8b0:	mov	r0, #0
   2f8b4:	pop	{r4, pc}
   2f8b8:	mov	r0, #1
   2f8bc:	bx	lr
   2f8c0:	blmi	1df4308 <stderr@@GLIBC_2.4+0x1d685a0>
   2f8c4:	mlage	r9, r7, r6, sl
   2f8c8:			; <UNDEFINED> instruction: 0xf03b7906
   2f8cc:	andeq	r6, r7, r0, lsr #14
   2f8d0:	andeq	r6, r7, r8, lsr #14
   2f8d4:	push	{r4, lr}
   2f8d8:	subs	r4, r0, #0
   2f8dc:	ldreq	r2, [pc, #60]	; 2f920 <fputs@plt+0x1e7d8>
   2f8e0:	beq	2f904 <fputs@plt+0x1e7bc>
   2f8e4:	ldr	r3, [pc, #56]	; 2f924 <fputs@plt+0x1e7dc>
   2f8e8:	ldr	r2, [r4, #80]	; 0x50
   2f8ec:	cmp	r2, r3
   2f8f0:	beq	2f918 <fputs@plt+0x1e7d0>
   2f8f4:	bl	2f868 <fputs@plt+0x1e720>
   2f8f8:	cmp	r0, #0
   2f8fc:	popeq	{r4, pc}
   2f900:	ldr	r2, [pc, #32]	; 2f928 <fputs@plt+0x1e7e0>
   2f904:	mov	r0, #21
   2f908:	ldr	r1, [pc, #28]	; 2f92c <fputs@plt+0x1e7e4>
   2f90c:	bl	2c818 <fputs@plt+0x1b6d0>
   2f910:	mov	r0, #0
   2f914:	pop	{r4, pc}
   2f918:	mov	r0, #1
   2f91c:	pop	{r4, pc}
   2f920:	andeq	r9, r7, sp, lsr #18
   2f924:	mlage	r9, r7, r6, sl
   2f928:	andeq	r6, r7, r5, asr r7
   2f92c:	andeq	r6, r7, r8, lsr #14
   2f930:	push	{r4, lr}
   2f934:	sub	sp, sp, #104	; 0x68
   2f938:	mov	r4, r0
   2f93c:	add	r3, sp, #32
   2f940:	ldr	r0, [r0, #92]	; 0x5c
   2f944:	str	r3, [sp, #8]
   2f948:	str	r3, [sp, #12]
   2f94c:	mov	r3, #0
   2f950:	str	r4, [sp, #4]
   2f954:	str	r3, [sp, #16]
   2f958:	mov	r3, #70	; 0x46
   2f95c:	str	r3, [sp, #20]
   2f960:	mov	r3, #256	; 0x100
   2f964:	str	r0, [sp, #24]
   2f968:	add	r0, sp, #4
   2f96c:	strh	r3, [sp, #28]
   2f970:	bl	28fa8 <fputs@plt+0x17e60>
   2f974:	add	r0, sp, #4
   2f978:	bl	1de74 <fputs@plt+0xcd2c>
   2f97c:	ldrb	r3, [sp, #28]
   2f980:	mov	r1, r0
   2f984:	cmp	r3, #1
   2f988:	bne	2f994 <fputs@plt+0x1e84c>
   2f98c:	mov	r0, r4
   2f990:	bl	185e4 <fputs@plt+0x749c>
   2f994:	mov	r0, r1
   2f998:	add	sp, sp, #104	; 0x68
   2f99c:	pop	{r4, pc}
   2f9a0:	push	{r2, r3}
   2f9a4:	push	{r0, r1, r4, r5, r6, lr}
   2f9a8:	mov	r4, r0
   2f9ac:	mov	r6, r1
   2f9b0:	ldr	r5, [sp, #24]
   2f9b4:	str	r1, [r0, #52]	; 0x34
   2f9b8:	bl	18698 <fputs@plt+0x7550>
   2f9bc:	cmp	r5, #0
   2f9c0:	bne	2f9e0 <fputs@plt+0x1e898>
   2f9c4:	mov	r1, r6
   2f9c8:	mov	r0, r4
   2f9cc:	bl	1ca88 <fputs@plt+0xb940>
   2f9d0:	add	sp, sp, #8
   2f9d4:	pop	{r4, r5, r6, lr}
   2f9d8:	add	sp, sp, #8
   2f9dc:	bx	lr
   2f9e0:	ldr	r3, [r4, #240]	; 0xf0
   2f9e4:	cmp	r3, #0
   2f9e8:	beq	2fa18 <fputs@plt+0x1e8d0>
   2f9ec:	add	r2, sp, #28
   2f9f0:	mov	r1, r5
   2f9f4:	mov	r0, r4
   2f9f8:	str	r2, [sp, #4]
   2f9fc:	bl	2f930 <fputs@plt+0x1e7e8>
   2fa00:	mov	r1, r0
   2fa04:	ldr	r3, [pc, #36]	; 2fa30 <fputs@plt+0x1e8e8>
   2fa08:	mov	r2, #1
   2fa0c:	ldr	r0, [r4, #240]	; 0xf0
   2fa10:	bl	267a0 <fputs@plt+0x15658>
   2fa14:	b	2f9d0 <fputs@plt+0x1e888>
   2fa18:	mov	r0, r4
   2fa1c:	bl	1df20 <fputs@plt+0xcdd8>
   2fa20:	cmp	r0, #0
   2fa24:	str	r0, [r4, #240]	; 0xf0
   2fa28:	bne	2f9ec <fputs@plt+0x1e8a4>
   2fa2c:	b	2f9d0 <fputs@plt+0x1e888>
   2fa30:	andeq	r2, r1, r4, asr sp
   2fa34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fa38:	sub	sp, sp, #44	; 0x2c
   2fa3c:	subs	r8, r1, #0
   2fa40:	ldr	ip, [sp, #80]	; 0x50
   2fa44:	ldr	r7, [sp, #84]	; 0x54
   2fa48:	ldr	sl, [sp, #88]	; 0x58
   2fa4c:	str	ip, [sp, #32]
   2fa50:	ldr	r9, [sp, #92]	; 0x5c
   2fa54:	ldr	fp, [sp, #96]	; 0x60
   2fa58:	beq	2fa6c <fputs@plt+0x1e924>
   2fa5c:	cmp	r7, #0
   2fa60:	beq	2fa7c <fputs@plt+0x1e934>
   2fa64:	orrs	r1, r9, sl
   2fa68:	beq	2faac <fputs@plt+0x1e964>
   2fa6c:	ldr	r0, [pc, #480]	; 2fc54 <fputs@plt+0x1eb0c>
   2fa70:	add	sp, sp, #44	; 0x2c
   2fa74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fa78:	b	2c8a8 <fputs@plt+0x1b760>
   2fa7c:	clz	ip, sl
   2fa80:	cmp	r9, #0
   2fa84:	lsr	ip, ip, #5
   2fa88:	moveq	ip, #0
   2fa8c:	cmp	ip, #0
   2fa90:	bne	2fa6c <fputs@plt+0x1e924>
   2fa94:	adds	ip, sl, #0
   2fa98:	movne	ip, #1
   2fa9c:	cmp	r9, #0
   2faa0:	movne	ip, #0
   2faa4:	cmp	ip, #0
   2faa8:	bne	2fa6c <fputs@plt+0x1e924>
   2faac:	add	r1, r2, #1
   2fab0:	cmp	r1, #128	; 0x80
   2fab4:	bhi	2fa6c <fputs@plt+0x1e924>
   2fab8:	mov	r5, r0
   2fabc:	mov	r0, r8
   2fac0:	mov	r4, r3
   2fac4:	mov	r6, r2
   2fac8:	bl	16878 <fputs@plt+0x5730>
   2facc:	cmp	r0, #255	; 0xff
   2fad0:	bgt	2fa6c <fputs@plt+0x1e924>
   2fad4:	and	r3, r4, #2048	; 0x800
   2fad8:	and	r4, r4, #7
   2fadc:	cmp	r4, #4
   2fae0:	str	r3, [sp, #28]
   2fae4:	beq	2fb5c <fputs@plt+0x1ea14>
   2fae8:	cmp	r4, #5
   2faec:	bne	2fb60 <fputs@plt+0x1ea18>
   2faf0:	ldr	r3, [sp, #32]
   2faf4:	mov	r2, r6
   2faf8:	mov	r1, r8
   2fafc:	mov	r0, r5
   2fb00:	stm	sp, {r3, r7, sl}
   2fb04:	ldr	r3, [sp, #28]
   2fb08:	str	r9, [sp, #12]
   2fb0c:	str	fp, [sp, #16]
   2fb10:	orr	r3, r3, #1
   2fb14:	bl	2fa34 <fputs@plt+0x1e8ec>
   2fb18:	cmp	r0, #0
   2fb1c:	bne	2fb54 <fputs@plt+0x1ea0c>
   2fb20:	ldr	r3, [sp, #32]
   2fb24:	mov	r2, r6
   2fb28:	mov	r1, r8
   2fb2c:	mov	r0, r5
   2fb30:	stm	sp, {r3, r7, sl}
   2fb34:	ldr	r3, [sp, #28]
   2fb38:	str	r9, [sp, #12]
   2fb3c:	str	fp, [sp, #16]
   2fb40:	orr	r3, r3, #2
   2fb44:	bl	2fa34 <fputs@plt+0x1e8ec>
   2fb48:	cmp	r0, #0
   2fb4c:	moveq	r4, #3
   2fb50:	beq	2fb60 <fputs@plt+0x1ea18>
   2fb54:	add	sp, sp, #44	; 0x2c
   2fb58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fb5c:	mov	r4, #2
   2fb60:	uxtb	r3, r4
   2fb64:	mov	r2, r6
   2fb68:	mov	r1, r8
   2fb6c:	mov	r0, r5
   2fb70:	str	r3, [sp, #36]	; 0x24
   2fb74:	mov	r3, #0
   2fb78:	str	r3, [sp]
   2fb7c:	uxtb	r3, r4
   2fb80:	bl	1e094 <fputs@plt+0xcf4c>
   2fb84:	cmp	r0, #0
   2fb88:	beq	2fbd4 <fputs@plt+0x1ea8c>
   2fb8c:	ldrh	r3, [r0, #2]
   2fb90:	and	r3, r3, #3
   2fb94:	cmp	r3, r4
   2fb98:	bne	2fbd4 <fputs@plt+0x1ea8c>
   2fb9c:	ldrsb	r3, [r0]
   2fba0:	cmp	r3, r6
   2fba4:	bne	2fbd4 <fputs@plt+0x1ea8c>
   2fba8:	ldr	r3, [r5, #152]	; 0x98
   2fbac:	cmp	r3, #0
   2fbb0:	beq	2fbcc <fputs@plt+0x1ea84>
   2fbb4:	mov	r0, r5
   2fbb8:	ldr	r2, [pc, #152]	; 2fc58 <fputs@plt+0x1eb10>
   2fbbc:	mov	r1, #5
   2fbc0:	bl	2f9a0 <fputs@plt+0x1e858>
   2fbc4:	mov	r0, #5
   2fbc8:	b	2fb54 <fputs@plt+0x1ea0c>
   2fbcc:	mov	r0, r5
   2fbd0:	bl	15258 <fputs@plt+0x4110>
   2fbd4:	mov	r3, #1
   2fbd8:	mov	r2, r6
   2fbdc:	mov	r1, r8
   2fbe0:	mov	r0, r5
   2fbe4:	str	r3, [sp]
   2fbe8:	ldr	r3, [sp, #36]	; 0x24
   2fbec:	bl	1e094 <fputs@plt+0xcf4c>
   2fbf0:	subs	r4, r0, #0
   2fbf4:	moveq	r0, #7
   2fbf8:	beq	2fb54 <fputs@plt+0x1ea0c>
   2fbfc:	mov	r0, r5
   2fc00:	ldr	r1, [r4, #24]
   2fc04:	bl	1c8a4 <fputs@plt+0xb75c>
   2fc08:	cmp	fp, #0
   2fc0c:	ldr	r2, [sp, #28]
   2fc10:	mov	r0, #0
   2fc14:	ldrne	r3, [fp]
   2fc18:	addne	r3, r3, #1
   2fc1c:	strne	r3, [fp]
   2fc20:	cmp	r7, #0
   2fc24:	ldrh	r3, [r4, #2]
   2fc28:	moveq	r7, sl
   2fc2c:	strb	r6, [r4]
   2fc30:	str	r7, [r4, #12]
   2fc34:	str	r9, [r4, #16]
   2fc38:	str	fp, [r4, #24]
   2fc3c:	and	r3, r3, #3
   2fc40:	orr	r3, r3, r2
   2fc44:	strh	r3, [r4, #2]
   2fc48:	ldr	r3, [sp, #32]
   2fc4c:	str	r3, [r4, #4]
   2fc50:	b	2fb54 <fputs@plt+0x1ea0c>
   2fc54:	andeq	r0, r2, r8, lsl #29
   2fc58:	andeq	r6, r7, lr, asr r7
   2fc5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc60:	sub	sp, sp, #20
   2fc64:	ldr	fp, [sp, #56]	; 0x38
   2fc68:	ldr	ip, [sp, #60]	; 0x3c
   2fc6c:	str	ip, [sp]
   2fc70:	sub	ip, r2, #4
   2fc74:	tst	ip, #251	; 0xfb
   2fc78:	beq	2fc9c <fputs@plt+0x1eb54>
   2fc7c:	sub	ip, r2, #1
   2fc80:	cmp	ip, #2
   2fc84:	movls	r6, r2
   2fc88:	bls	2fca0 <fputs@plt+0x1eb58>
   2fc8c:	ldr	r0, [pc, #304]	; 2fdc4 <fputs@plt+0x1ec7c>
   2fc90:	add	sp, sp, #20
   2fc94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc98:	b	2c8a8 <fputs@plt+0x1b760>
   2fc9c:	mov	r6, #2
   2fca0:	mov	r5, r1
   2fca4:	uxtb	sl, r6
   2fca8:	str	r2, [sp, #4]
   2fcac:	mov	r8, r3
   2fcb0:	mov	r1, sl
   2fcb4:	mov	r3, #0
   2fcb8:	mov	r2, r5
   2fcbc:	mov	r4, r0
   2fcc0:	bl	1dfa0 <fputs@plt+0xce58>
   2fcc4:	subs	r9, r0, #0
   2fcc8:	beq	2fd70 <fputs@plt+0x1ec28>
   2fccc:	ldr	r3, [r9, #12]
   2fcd0:	cmp	r3, #0
   2fcd4:	beq	2fd70 <fputs@plt+0x1ec28>
   2fcd8:	ldr	r7, [r4, #152]	; 0x98
   2fcdc:	cmp	r7, #0
   2fce0:	beq	2fd00 <fputs@plt+0x1ebb8>
   2fce4:	mov	r0, r4
   2fce8:	ldr	r2, [pc, #216]	; 2fdc8 <fputs@plt+0x1ec80>
   2fcec:	mov	r1, #5
   2fcf0:	bl	2f9a0 <fputs@plt+0x1e858>
   2fcf4:	mov	r0, #5
   2fcf8:	add	sp, sp, #20
   2fcfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd00:	mov	r0, r4
   2fd04:	bl	15258 <fputs@plt+0x4110>
   2fd08:	ldrb	r3, [r9, #4]
   2fd0c:	bic	r3, r3, #8
   2fd10:	cmp	r3, r6
   2fd14:	bne	2fd70 <fputs@plt+0x1ec28>
   2fd18:	mov	r1, r5
   2fd1c:	add	r0, r4, #364	; 0x16c
   2fd20:	bl	13dc8 <fputs@plt+0x2c80>
   2fd24:	mov	r3, r0
   2fd28:	add	r2, r0, #60	; 0x3c
   2fd2c:	ldrb	r0, [r3, #4]
   2fd30:	ldrb	r1, [r9, #4]
   2fd34:	cmp	r0, r1
   2fd38:	bne	2fd64 <fputs@plt+0x1ec1c>
   2fd3c:	ldr	r1, [r3, #16]
   2fd40:	cmp	r1, #0
   2fd44:	beq	2fd60 <fputs@plt+0x1ec18>
   2fd48:	ldr	r0, [r3, #8]
   2fd4c:	str	r3, [sp, #8]
   2fd50:	str	r2, [sp, #12]
   2fd54:	blx	r1
   2fd58:	ldr	r3, [sp, #8]
   2fd5c:	ldr	r2, [sp, #12]
   2fd60:	str	r7, [r3, #12]
   2fd64:	add	r3, r3, #20
   2fd68:	cmp	r3, r2
   2fd6c:	bne	2fd2c <fputs@plt+0x1ebe4>
   2fd70:	mov	r3, #1
   2fd74:	mov	r2, r5
   2fd78:	mov	r1, sl
   2fd7c:	mov	r0, r4
   2fd80:	bl	1dfa0 <fputs@plt+0xce58>
   2fd84:	cmp	r0, #0
   2fd88:	moveq	r0, #7
   2fd8c:	beq	2fcf8 <fputs@plt+0x1ebb0>
   2fd90:	ldr	r3, [sp]
   2fd94:	mov	r1, #0
   2fd98:	str	r8, [r0, #8]
   2fd9c:	str	fp, [r0, #12]
   2fda0:	str	r3, [r0, #16]
   2fda4:	ldr	r3, [sp, #4]
   2fda8:	and	r2, r3, #8
   2fdac:	orr	r6, r2, r6
   2fdb0:	strb	r6, [r0, #4]
   2fdb4:	mov	r0, r4
   2fdb8:	bl	1ca88 <fputs@plt+0xb940>
   2fdbc:	mov	r0, #0
   2fdc0:	b	2fcf8 <fputs@plt+0x1ebb0>
   2fdc4:	andeq	r1, r2, r6, lsr r1
   2fdc8:	muleq	r7, sp, r7
   2fdcc:	push	{r1, r2, r3}
   2fdd0:	push	{r0, r1, r2, r4, r5, r6, lr}
   2fdd4:	add	r2, sp, #32
   2fdd8:	mov	r4, r0
   2fddc:	ldr	r5, [r0]
   2fde0:	str	r2, [sp, #4]
   2fde4:	ldr	r1, [sp, #28]
   2fde8:	mov	r0, r5
   2fdec:	bl	2f930 <fputs@plt+0x1e7e8>
   2fdf0:	ldrb	r3, [r5, #73]	; 0x49
   2fdf4:	mov	r6, r0
   2fdf8:	cmp	r3, #0
   2fdfc:	beq	2fe1c <fputs@plt+0x1ecd4>
   2fe00:	mov	r1, r0
   2fe04:	mov	r0, r5
   2fe08:	bl	1c334 <fputs@plt+0xb1ec>
   2fe0c:	add	sp, sp, #12
   2fe10:	pop	{r4, r5, r6, lr}
   2fe14:	add	sp, sp, #12
   2fe18:	bx	lr
   2fe1c:	mov	r0, r5
   2fe20:	ldr	r1, [r4, #4]
   2fe24:	ldr	r3, [r4, #68]	; 0x44
   2fe28:	add	r3, r3, #1
   2fe2c:	str	r3, [r4, #68]	; 0x44
   2fe30:	bl	1c334 <fputs@plt+0xb1ec>
   2fe34:	mov	r3, #1
   2fe38:	str	r6, [r4, #4]
   2fe3c:	str	r3, [r4, #12]
   2fe40:	b	2fe0c <fputs@plt+0x1ecc4>
   2fe44:	push	{r4, r5, r6, lr}
   2fe48:	mov	r4, r0
   2fe4c:	ldm	r0, {r3, r5}
   2fe50:	sub	r3, r3, #1
   2fe54:	str	r3, [r0]
   2fe58:	ldr	r3, [r4]
   2fe5c:	cmp	r3, #0
   2fe60:	bge	2fe78 <fputs@plt+0x1ed30>
   2fe64:	ldr	r1, [pc, #24]	; 2fe84 <fputs@plt+0x1ed3c>
   2fe68:	mov	r0, r5
   2fe6c:	bl	2fdcc <fputs@plt+0x1ec84>
   2fe70:	str	r5, [r4, #4]
   2fe74:	pop	{r4, r5, r6, pc}
   2fe78:	mov	r0, r4
   2fe7c:	bl	23814 <fputs@plt+0x126cc>
   2fe80:	b	2fe58 <fputs@plt+0x1ed10>
   2fe84:	andeq	r6, r7, r1, ror #15
   2fe88:	ldr	ip, [r0]
   2fe8c:	push	{r0, r1, r2, r4, r5, lr}
   2fe90:	ldrb	r4, [ip, #149]	; 0x95
   2fe94:	cmp	r4, #0
   2fe98:	movne	r4, #0
   2fe9c:	bne	2fef4 <fputs@plt+0x1edac>
   2fea0:	ldrb	lr, [r0, #454]	; 0x1c6
   2fea4:	cmp	lr, #0
   2fea8:	bne	2fef4 <fputs@plt+0x1edac>
   2feac:	ldr	r4, [ip, #296]	; 0x128
   2feb0:	cmp	r4, #0
   2feb4:	beq	2fef4 <fputs@plt+0x1edac>
   2feb8:	mov	r5, r0
   2febc:	ldr	r0, [r0, #496]	; 0x1f0
   2fec0:	str	r0, [sp, #4]
   2fec4:	ldr	r0, [sp, #24]
   2fec8:	str	r0, [sp]
   2fecc:	ldr	r0, [ip, #300]	; 0x12c
   2fed0:	blx	r4
   2fed4:	cmp	r0, #1
   2fed8:	mov	r4, r0
   2fedc:	bne	2ff00 <fputs@plt+0x1edb8>
   2fee0:	ldr	r1, [pc, #56]	; 2ff20 <fputs@plt+0x1edd8>
   2fee4:	mov	r0, r5
   2fee8:	bl	2fdcc <fputs@plt+0x1ec84>
   2feec:	mov	r3, #23
   2fef0:	str	r3, [r5, #12]
   2fef4:	mov	r0, r4
   2fef8:	add	sp, sp, #12
   2fefc:	pop	{r4, r5, pc}
   2ff00:	bics	r3, r0, #2
   2ff04:	beq	2fef4 <fputs@plt+0x1edac>
   2ff08:	mov	r4, #1
   2ff0c:	ldr	r1, [pc, #16]	; 2ff24 <fputs@plt+0x1eddc>
   2ff10:	mov	r0, r5
   2ff14:	bl	2fdcc <fputs@plt+0x1ec84>
   2ff18:	str	r4, [r5, #12]
   2ff1c:	b	2fef4 <fputs@plt+0x1edac>
   2ff20:	strdeq	r6, [r7], -r7
   2ff24:	andeq	r6, r7, r6, lsl #16
   2ff28:	push	{r4, r5, r6, r7, lr}
   2ff2c:	mov	r4, r0
   2ff30:	sub	sp, sp, #20
   2ff34:	mov	r6, r1
   2ff38:	mov	r1, r2
   2ff3c:	ldr	r0, [r0]
   2ff40:	bl	1d4f8 <fputs@plt+0xc3b0>
   2ff44:	subs	r5, r0, #0
   2ff48:	beq	2ffb8 <fputs@plt+0x1ee70>
   2ff4c:	mov	r0, r4
   2ff50:	bl	271cc <fputs@plt+0x16084>
   2ff54:	subs	r7, r0, #0
   2ff58:	bne	2ff70 <fputs@plt+0x1ee28>
   2ff5c:	ldr	r0, [r4]
   2ff60:	mov	r1, r5
   2ff64:	add	sp, sp, #20
   2ff68:	pop	{r4, r5, r6, r7, lr}
   2ff6c:	b	1c334 <fputs@plt+0xb1ec>
   2ff70:	ldr	r2, [pc, #72]	; 2ffc0 <fputs@plt+0x1ee78>
   2ff74:	mov	r3, #0
   2ff78:	mov	r1, #32
   2ff7c:	mov	r0, r4
   2ff80:	str	r3, [sp]
   2ff84:	mov	r3, r5
   2ff88:	add	r2, r2, r6, lsl #2
   2ff8c:	ldr	r2, [r2, #3500]	; 0xdac
   2ff90:	bl	2fe88 <fputs@plt+0x1ed40>
   2ff94:	subs	r3, r0, #0
   2ff98:	bne	2ff5c <fputs@plt+0x1ee14>
   2ff9c:	mvn	r2, #0
   2ffa0:	mov	r1, r3
   2ffa4:	stm	sp, {r3, r5}
   2ffa8:	mov	r0, r7
   2ffac:	str	r2, [sp, #8]
   2ffb0:	mov	r2, r6
   2ffb4:	bl	2725c <fputs@plt+0x16114>
   2ffb8:	add	sp, sp, #20
   2ffbc:	pop	{r4, r5, r6, r7, pc}
   2ffc0:			; <UNDEFINED> instruction: 0x00072ab0
   2ffc4:	push	{r4, r5, r6, r7, r8, lr}
   2ffc8:	mov	r6, r1
   2ffcc:	ldr	r4, [r2, #4]
   2ffd0:	ldr	r5, [r0]
   2ffd4:	cmp	r4, #0
   2ffd8:	ldrbeq	r4, [r5, #148]	; 0x94
   2ffdc:	streq	r1, [r3]
   2ffe0:	beq	2fffc <fputs@plt+0x1eeb4>
   2ffe4:	ldrb	ip, [r5, #149]	; 0x95
   2ffe8:	cmp	ip, #0
   2ffec:	beq	30004 <fputs@plt+0x1eebc>
   2fff0:	ldr	r1, [pc, #88]	; 30050 <fputs@plt+0x1ef08>
   2fff4:	bl	2fdcc <fputs@plt+0x1ec84>
   2fff8:	mvn	r4, #0
   2fffc:	mov	r0, r4
   30000:	pop	{r4, r5, r6, r7, r8, pc}
   30004:	mov	r7, r0
   30008:	mov	r0, r5
   3000c:	str	r2, [r3]
   30010:	bl	1d4f8 <fputs@plt+0xc3b0>
   30014:	mov	r1, r0
   30018:	mov	r8, r0
   3001c:	mov	r0, r5
   30020:	bl	15724 <fputs@plt+0x45dc>
   30024:	mov	r4, r0
   30028:	mov	r1, r8
   3002c:	mov	r0, r5
   30030:	bl	1c334 <fputs@plt+0xb1ec>
   30034:	cmp	r4, #0
   30038:	bge	2fffc <fputs@plt+0x1eeb4>
   3003c:	mov	r2, r6
   30040:	ldr	r1, [pc, #12]	; 30054 <fputs@plt+0x1ef0c>
   30044:	mov	r0, r7
   30048:	bl	2fdcc <fputs@plt+0x1ec84>
   3004c:	b	2fff8 <fputs@plt+0x1eeb0>
   30050:	andeq	r6, r7, sp, lsl r8
   30054:	andeq	r6, r7, lr, lsr #16
   30058:	ldr	r2, [r0]
   3005c:	push	{r4, r5, r6, lr}
   30060:	ldrb	r4, [r2, #149]	; 0x95
   30064:	cmp	r4, #0
   30068:	movne	r4, #0
   3006c:	bne	300c0 <fputs@plt+0x1ef78>
   30070:	ldrb	r3, [r0, #18]
   30074:	cmp	r3, #0
   30078:	bne	300c0 <fputs@plt+0x1ef78>
   3007c:	ldr	r4, [r2, #24]
   30080:	ands	r4, r4, #2048	; 0x800
   30084:	movne	r4, r3
   30088:	bne	300c0 <fputs@plt+0x1ef78>
   3008c:	mov	r6, r1
   30090:	mov	r5, r0
   30094:	ldr	r1, [pc, #44]	; 300c8 <fputs@plt+0x1ef80>
   30098:	mov	r2, #7
   3009c:	mov	r0, r6
   300a0:	bl	23cf4 <fputs@plt+0x12bac>
   300a4:	cmp	r0, #0
   300a8:	bne	300c0 <fputs@plt+0x1ef78>
   300ac:	mov	r2, r6
   300b0:	ldr	r1, [pc, #20]	; 300cc <fputs@plt+0x1ef84>
   300b4:	mov	r0, r5
   300b8:	mov	r4, #1
   300bc:	bl	2fdcc <fputs@plt+0x1ec84>
   300c0:	mov	r0, r4
   300c4:	pop	{r4, r5, r6, pc}
   300c8:	andeq	r6, r7, r2, asr #16
   300cc:	andeq	r6, r7, sl, asr #16
   300d0:	ldr	ip, [r1, #16]
   300d4:	cmp	ip, #0
   300d8:	beq	30128 <fputs@plt+0x1efe0>
   300dc:	ldrb	r3, [r1, #37]	; 0x25
   300e0:	ands	r3, r3, #2
   300e4:	beq	30130 <fputs@plt+0x1efe8>
   300e8:	push	{r4, r5, r6, r7, r8, lr}
   300ec:	mov	r4, r1
   300f0:	mov	r6, r0
   300f4:	ldr	r5, [ip, #8]
   300f8:	ldr	r7, [r1, #64]	; 0x40
   300fc:	cmp	r5, #0
   30100:	beq	30138 <fputs@plt+0x1eff0>
   30104:	mov	r1, r7
   30108:	ldr	r0, [r5]
   3010c:	bl	12f2c <fputs@plt+0x1de4>
   30110:	cmp	r0, #0
   30114:	bne	30120 <fputs@plt+0x1efd8>
   30118:	str	r5, [r4, #68]	; 0x44
   3011c:	pop	{r4, r5, r6, r7, r8, pc}
   30120:	ldr	r5, [r5, #20]
   30124:	b	300fc <fputs@plt+0x1efb4>
   30128:	mov	r0, ip
   3012c:	bx	lr
   30130:	mov	r0, r3
   30134:	bx	lr
   30138:	mov	r0, r6
   3013c:	mov	r3, r5
   30140:	ldr	r1, [pc, #16]	; 30158 <fputs@plt+0x1f010>
   30144:	mov	r2, r7
   30148:	bl	2fdcc <fputs@plt+0x1ec84>
   3014c:	mov	r0, #1
   30150:	strb	r0, [r6, #17]
   30154:	pop	{r4, r5, r6, r7, r8, pc}
   30158:	andeq	r6, r7, r4, ror r8
   3015c:	tst	r1, r3
   30160:	bxeq	lr
   30164:	tst	r1, #32
   30168:	ldrne	r3, [pc, #24]	; 30188 <fputs@plt+0x1f040>
   3016c:	bne	30180 <fputs@plt+0x1f038>
   30170:	tst	r1, #4
   30174:	ldr	r1, [pc, #16]	; 3018c <fputs@plt+0x1f044>
   30178:	ldr	r3, [pc, #16]	; 30190 <fputs@plt+0x1f048>
   3017c:	movne	r3, r1
   30180:	ldr	r1, [pc, #12]	; 30194 <fputs@plt+0x1f04c>
   30184:	b	2fdcc <fputs@plt+0x1ec84>
   30188:	andeq	r6, r7, r6, lsl #17
   3018c:			; <UNDEFINED> instruction: 0x000768b4
   30190:	muleq	r7, r8, r8
   30194:	andeq	r6, r7, r6, asr #17
   30198:	ldr	r3, [r0]
   3019c:	ldr	r2, [r3, #104]	; 0x68
   301a0:	cmp	r2, r1
   301a4:	bge	301bc <fputs@plt+0x1f074>
   301a8:	push	{r4, lr}
   301ac:	ldr	r1, [pc, #16]	; 301c4 <fputs@plt+0x1f07c>
   301b0:	bl	2fdcc <fputs@plt+0x1ec84>
   301b4:	mov	r0, #1
   301b8:	pop	{r4, pc}
   301bc:	mov	r0, #0
   301c0:	bx	lr
   301c4:	ldrdeq	r6, [r7], -sl
   301c8:	push	{r4, r5, r6, lr}
   301cc:	subs	r4, r1, #0
   301d0:	sub	sp, sp, #32
   301d4:	moveq	r0, r4
   301d8:	beq	302c0 <fputs@plt+0x1f178>
   301dc:	mov	r5, r0
   301e0:	ldr	r6, [r0]
   301e4:	ldr	r1, [r4, #24]
   301e8:	ldr	r3, [r6, #464]	; 0x1d0
   301ec:	mov	r0, r6
   301f0:	add	r1, r1, r3
   301f4:	bl	30198 <fputs@plt+0x1f050>
   301f8:	cmp	r0, #0
   301fc:	movne	r0, #1
   30200:	bne	302c0 <fputs@plt+0x1f178>
   30204:	ldr	r2, [r4, #24]
   30208:	mov	r1, r4
   3020c:	str	r0, [sp, #16]
   30210:	ldr	r3, [r6, #464]	; 0x1d0
   30214:	str	r0, [sp, #20]
   30218:	strb	r0, [sp, #24]
   3021c:	add	r0, sp, #4
   30220:	str	r5, [sp, #28]
   30224:	add	r3, r3, r2
   30228:	str	r3, [r6, #464]	; 0x1d0
   3022c:	movw	r6, #4098	; 0x1002
   30230:	ldrh	r3, [r5, #28]
   30234:	and	r6, r3, r6
   30238:	bic	r3, r3, #4096	; 0x1000
   3023c:	bic	r3, r3, #2
   30240:	strh	r3, [r5, #28]
   30244:	ldr	r3, [r5]
   30248:	str	r3, [sp, #4]
   3024c:	ldr	r3, [pc, #116]	; 302c8 <fputs@plt+0x1f180>
   30250:	str	r3, [sp, #8]
   30254:	ldr	r3, [pc, #112]	; 302cc <fputs@plt+0x1f184>
   30258:	str	r3, [sp, #12]
   3025c:	bl	1981c <fputs@plt+0x86d4>
   30260:	ldr	r2, [r5]
   30264:	ldr	r1, [r4, #24]
   30268:	ldr	r3, [r2, #464]	; 0x1d0
   3026c:	sub	r3, r3, r1
   30270:	str	r3, [r2, #464]	; 0x1d0
   30274:	ldr	r3, [r5, #24]
   30278:	cmp	r3, #0
   3027c:	bgt	30290 <fputs@plt+0x1f148>
   30280:	ldr	r3, [sp, #4]
   30284:	ldr	r3, [r3, #68]	; 0x44
   30288:	cmp	r3, #0
   3028c:	ble	3029c <fputs@plt+0x1f154>
   30290:	ldr	r3, [r4, #4]
   30294:	orr	r3, r3, #8
   30298:	str	r3, [r4, #4]
   3029c:	ldrh	r2, [r5, #28]
   302a0:	tst	r2, #2
   302a4:	orr	r6, r6, r2
   302a8:	ldrne	r3, [r4, #4]
   302ac:	orrne	r3, r3, #2
   302b0:	strne	r3, [r4, #4]
   302b4:	ldr	r0, [r4, #4]
   302b8:	strh	r6, [r5, #28]
   302bc:	ubfx	r0, r0, #3, #1
   302c0:	add	sp, sp, #32
   302c4:	pop	{r4, r5, r6, pc}
   302c8:	ldrdeq	r6, [r3], -r0
   302cc:	andeq	r5, r3, r0, asr #24
   302d0:	push	{r4, r5, r6, r7, r8, lr}
   302d4:	subs	r5, r1, #0
   302d8:	movne	r6, r0
   302dc:	movne	r4, #0
   302e0:	movne	r7, #20
   302e4:	bne	30310 <fputs@plt+0x1f1c8>
   302e8:	mov	r0, #0
   302ec:	pop	{r4, r5, r6, r7, r8, pc}
   302f0:	ldr	r2, [r5, #4]
   302f4:	mul	r3, r7, r4
   302f8:	mov	r0, r6
   302fc:	ldr	r1, [r2, r3]
   30300:	bl	301c8 <fputs@plt+0x1f080>
   30304:	cmp	r0, #0
   30308:	bne	30320 <fputs@plt+0x1f1d8>
   3030c:	add	r4, r4, #1
   30310:	ldr	r3, [r5]
   30314:	cmp	r4, r3
   30318:	blt	302f0 <fputs@plt+0x1f1a8>
   3031c:	b	302e8 <fputs@plt+0x1f1a0>
   30320:	mov	r0, #2
   30324:	pop	{r4, r5, r6, r7, r8, pc}
   30328:	push	{r4, r5, r6, r7, r8, lr}
   3032c:	sub	sp, sp, #112	; 0x70
   30330:	mov	r5, r1
   30334:	mov	r8, r0
   30338:	mov	r7, r2
   3033c:	mov	r1, #0
   30340:	mov	r2, #24
   30344:	add	r0, sp, #8
   30348:	mov	r6, r3
   3034c:	ldr	r4, [sp, #136]	; 0x88
   30350:	bl	10f20 <memset@plt>
   30354:	mov	r2, #76	; 0x4c
   30358:	mov	r1, #0
   3035c:	add	r0, sp, #36	; 0x24
   30360:	bl	10f20 <memset@plt>
   30364:	mov	r3, #1
   30368:	mov	r1, r6
   3036c:	str	r8, [sp]
   30370:	mov	r0, sp
   30374:	strh	r7, [sp, #28]
   30378:	str	r3, [sp, #32]
   3037c:	ldr	r3, [r5]
   30380:	str	r3, [sp, #48]	; 0x30
   30384:	mvn	r3, #0
   30388:	str	r5, [sp, #56]	; 0x38
   3038c:	str	r3, [sp, #84]	; 0x54
   30390:	add	r3, sp, #32
   30394:	str	r3, [sp, #4]
   30398:	bl	301c8 <fputs@plt+0x1f080>
   3039c:	cmp	r0, #0
   303a0:	bne	303b8 <fputs@plt+0x1f270>
   303a4:	cmp	r4, #0
   303a8:	beq	303b8 <fputs@plt+0x1f270>
   303ac:	mov	r1, r4
   303b0:	mov	r0, sp
   303b4:	bl	302d0 <fputs@plt+0x1f188>
   303b8:	add	sp, sp, #112	; 0x70
   303bc:	pop	{r4, r5, r6, r7, r8, pc}
   303c0:	subs	r3, r1, #0
   303c4:	beq	303e0 <fputs@plt+0x1f298>
   303c8:	ldrb	r2, [r3]
   303cc:	cmp	r2, #27
   303d0:	moveq	r2, #97	; 0x61
   303d4:	strbeq	r2, [r3]
   303d8:	beq	303e0 <fputs@plt+0x1f298>
   303dc:	b	301c8 <fputs@plt+0x1f080>
   303e0:	mov	r0, #0
   303e4:	bx	lr
   303e8:	ldr	r3, [r0, #68]	; 0x44
   303ec:	cmp	r3, #0
   303f0:	bxne	lr
   303f4:	push	{r4, r5, r6, lr}
   303f8:	mov	r5, r1
   303fc:	mov	r4, r0
   30400:	mov	r0, r1
   30404:	bl	1c1c4 <fputs@plt+0xb07c>
   30408:	mov	r0, r4
   3040c:	ldr	r1, [r5, #24]
   30410:	pop	{r4, r5, r6, lr}
   30414:	b	30198 <fputs@plt+0x1f050>
   30418:	push	{r4, r5, r6, r7, r8, lr}
   3041c:	mov	r3, #1
   30420:	mov	r5, r0
   30424:	mov	r6, r1
   30428:	mov	r1, #151	; 0x97
   3042c:	ldr	r7, [r0]
   30430:	mov	r0, r7
   30434:	bl	1d670 <fputs@plt+0xc528>
   30438:	subs	r4, r0, #0
   3043c:	bne	30454 <fputs@plt+0x1f30c>
   30440:	mov	r1, r6
   30444:	mov	r0, r7
   30448:	bl	20124 <fputs@plt+0xefdc>
   3044c:	mov	r0, r4
   30450:	pop	{r4, r5, r6, r7, r8, pc}
   30454:	mov	r1, r4
   30458:	mov	r0, r5
   3045c:	str	r6, [r4, #20]
   30460:	bl	303e8 <fputs@plt+0x1f2a0>
   30464:	b	3044c <fputs@plt+0x1f304>
   30468:	cmp	r1, #72	; 0x48
   3046c:	push	{r4, r5, r6, r7, r8, lr}
   30470:	mov	r5, r0
   30474:	mov	r6, r2
   30478:	mov	r7, r3
   3047c:	ldr	r0, [r0]
   30480:	bne	304bc <fputs@plt+0x1f374>
   30484:	ldr	r3, [r5, #68]	; 0x44
   30488:	cmp	r3, #0
   3048c:	bne	304bc <fputs@plt+0x1f374>
   30490:	mov	r2, r7
   30494:	mov	r1, r6
   30498:	bl	20490 <fputs@plt+0xf348>
   3049c:	mov	r4, r0
   304a0:	cmp	r4, #0
   304a4:	beq	304b4 <fputs@plt+0x1f36c>
   304a8:	mov	r0, r5
   304ac:	ldr	r1, [r4, #24]
   304b0:	bl	30198 <fputs@plt+0x1f050>
   304b4:	mov	r0, r4
   304b8:	pop	{r4, r5, r6, r7, r8, pc}
   304bc:	mov	r3, #1
   304c0:	uxtb	r1, r1
   304c4:	ldr	r2, [sp, #24]
   304c8:	bl	1d670 <fputs@plt+0xc528>
   304cc:	mov	r4, r0
   304d0:	mov	r1, r0
   304d4:	ldr	r0, [r5]
   304d8:	mov	r3, r7
   304dc:	mov	r2, r6
   304e0:	bl	202dc <fputs@plt+0xf194>
   304e4:	b	304a0 <fputs@plt+0x1f358>
   304e8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   304ec:	mov	r7, r0
   304f0:	mov	r6, r1
   304f4:	ldr	r4, [r0]
   304f8:	ldr	r5, [sp, #44]	; 0x2c
   304fc:	mov	r0, r4
   30500:	bl	1d7c0 <fputs@plt+0xc678>
   30504:	mov	r8, r0
   30508:	mov	r1, r6
   3050c:	ldrd	r2, [sp, #32]
   30510:	mov	r0, r4
   30514:	bl	1d7c0 <fputs@plt+0xc678>
   30518:	mov	r3, #0
   3051c:	mov	r2, r8
   30520:	mov	r6, r0
   30524:	mov	r1, #79	; 0x4f
   30528:	str	r3, [sp]
   3052c:	mov	r3, r0
   30530:	mov	r0, r7
   30534:	bl	30468 <fputs@plt+0x1f320>
   30538:	ldr	r3, [sp, #40]	; 0x28
   3053c:	subs	r2, r0, #0
   30540:	moveq	r3, #0
   30544:	andne	r3, r3, #1
   30548:	cmp	r3, #0
   3054c:	beq	30564 <fputs@plt+0x1f41c>
   30550:	ldr	r3, [r2, #4]
   30554:	orr	r3, r3, #1
   30558:	str	r3, [r2, #4]
   3055c:	ldr	r3, [r6, #28]
   30560:	strh	r3, [r2, #36]	; 0x24
   30564:	ldr	r1, [r5]
   30568:	mov	r0, r4
   3056c:	bl	20490 <fputs@plt+0xf348>
   30570:	str	r0, [r5]
   30574:	add	sp, sp, #8
   30578:	pop	{r4, r5, r6, r7, r8, pc}
   3057c:	sub	sp, sp, #8
   30580:	push	{r0, r1, r4, lr}
   30584:	mov	r4, r0
   30588:	mov	r0, r1
   3058c:	mov	r1, r2
   30590:	add	r2, sp, #12
   30594:	str	r3, [r2, #8]!
   30598:	mov	r3, #0
   3059c:	str	r2, [sp]
   305a0:	mov	r2, r3
   305a4:	bl	30468 <fputs@plt+0x1f320>
   305a8:	ldr	r3, [sp, #20]
   305ac:	ldr	r2, [sp, #24]
   305b0:	stm	r4, {r0, r3}
   305b4:	add	r3, r3, r2
   305b8:	str	r3, [r4, #8]
   305bc:	add	sp, sp, #8
   305c0:	pop	{r4, lr}
   305c4:	add	sp, sp, #8
   305c8:	bx	lr
   305cc:	cmp	r1, #0
   305d0:	bxeq	lr
   305d4:	mov	r3, #0
   305d8:	push	{r0, r1, r4, lr}
   305dc:	mov	r4, r2
   305e0:	mov	r1, #19
   305e4:	str	r3, [sp]
   305e8:	ldr	r2, [r2]
   305ec:	bl	30468 <fputs@plt+0x1f320>
   305f0:	str	r0, [r4]
   305f4:	add	sp, sp, #8
   305f8:	pop	{r4, pc}
   305fc:	ldr	r3, [r0, #488]	; 0x1e8
   30600:	push	{r4, r5, r6, r7, r8, r9, lr}
   30604:	mov	r5, r1
   30608:	sub	sp, sp, #52	; 0x34
   3060c:	ldr	r4, [r0]
   30610:	cmp	r3, #0
   30614:	beq	30658 <fputs@plt+0x1f510>
   30618:	ldrb	r1, [r4, #149]	; 0x95
   3061c:	mov	r7, r0
   30620:	mov	r2, #0
   30624:	ldrsh	r6, [r3, #34]	; 0x22
   30628:	ldr	r9, [r3, #4]
   3062c:	add	r1, r1, #4
   30630:	ldr	r0, [r5]
   30634:	bl	19888 <fputs@plt+0x8740>
   30638:	sub	r6, r6, #-268435455	; 0xf0000001
   3063c:	cmp	r0, #0
   30640:	add	r8, r9, r6, lsl #4
   30644:	bne	3066c <fputs@plt+0x1f524>
   30648:	ldr	r1, [pc, #140]	; 306dc <fputs@plt+0x1f594>
   3064c:	mov	r0, r7
   30650:	ldr	r2, [r9, r6, lsl #4]
   30654:	bl	2fdcc <fputs@plt+0x1ec84>
   30658:	ldr	r1, [r5]
   3065c:	mov	r0, r4
   30660:	bl	200a0 <fputs@plt+0xef58>
   30664:	add	sp, sp, #52	; 0x34
   30668:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3066c:	mov	r0, r4
   30670:	ldr	r1, [r8, #4]
   30674:	bl	200a0 <fputs@plt+0xef58>
   30678:	mov	r2, #48	; 0x30
   3067c:	mov	r1, #0
   30680:	mov	r0, sp
   30684:	bl	10f20 <memset@plt>
   30688:	ldmib	r5, {r1, r2}
   3068c:	mvn	r3, #96	; 0x60
   30690:	mov	r0, r4
   30694:	strb	r3, [sp]
   30698:	sub	r2, r2, r1
   3069c:	asr	r3, r2, #31
   306a0:	bl	1d4b0 <fputs@plt+0xc368>
   306a4:	ldr	r3, [r5]
   306a8:	mov	r1, sp
   306ac:	mov	r2, #1
   306b0:	str	r0, [sp, #8]
   306b4:	mov	r0, r4
   306b8:	str	r3, [sp, #12]
   306bc:	mov	r3, #4096	; 0x1000
   306c0:	str	r3, [sp, #4]
   306c4:	bl	20ef8 <fputs@plt+0xfdb0>
   306c8:	ldr	r1, [sp, #8]
   306cc:	str	r0, [r8, #4]
   306d0:	mov	r0, r4
   306d4:	bl	1c334 <fputs@plt+0xb1ec>
   306d8:	b	30658 <fputs@plt+0x1f510>
   306dc:	andeq	r6, r7, sl, lsl #18
   306e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   306e4:	sub	sp, sp, #36	; 0x24
   306e8:	mov	r6, r3
   306ec:	mov	r9, r1
   306f0:	ldr	r3, [sp, #72]	; 0x48
   306f4:	str	r0, [sp, #8]
   306f8:	ldr	r7, [r0, #488]	; 0x1e8
   306fc:	str	r3, [sp, #12]
   30700:	ldr	r3, [r0]
   30704:	cmp	r7, #0
   30708:	str	r3, [sp, #4]
   3070c:	bne	30718 <fputs@plt+0x1f5d0>
   30710:	mov	r4, #0
   30714:	b	3078c <fputs@plt+0x1f644>
   30718:	ldr	r3, [sp, #8]
   3071c:	ldrb	r4, [r3, #454]	; 0x1c6
   30720:	cmp	r4, #0
   30724:	bne	30710 <fputs@plt+0x1f5c8>
   30728:	cmp	r1, #0
   3072c:	mov	sl, r2
   30730:	bne	3076c <fputs@plt+0x1f624>
   30734:	ldrsh	r3, [r7, #34]	; 0x22
   30738:	subs	r2, r3, #1
   3073c:	bmi	30710 <fputs@plt+0x1f5c8>
   30740:	cmp	r6, #0
   30744:	beq	307b8 <fputs@plt+0x1f670>
   30748:	ldr	r8, [r6]
   3074c:	cmp	r8, #1
   30750:	beq	307bc <fputs@plt+0x1f674>
   30754:	ldr	r1, [r7, #4]
   30758:	mov	r3, sl
   3075c:	ldr	r2, [r1, r2, lsl #4]
   30760:	ldr	r1, [pc, #608]	; 309c8 <fputs@plt+0x1f880>
   30764:	bl	2fdcc <fputs@plt+0x1ec84>
   30768:	b	30710 <fputs@plt+0x1f5c8>
   3076c:	cmp	r6, #0
   30770:	ldr	r8, [r1]
   30774:	beq	307bc <fputs@plt+0x1f674>
   30778:	ldr	r3, [r6]
   3077c:	cmp	r3, r8
   30780:	beq	307bc <fputs@plt+0x1f674>
   30784:	ldr	r1, [pc, #576]	; 309cc <fputs@plt+0x1f884>
   30788:	bl	2fdcc <fputs@plt+0x1ec84>
   3078c:	mov	r1, r4
   30790:	ldr	r0, [sp, #4]
   30794:	bl	1c334 <fputs@plt+0xb1ec>
   30798:	mov	r1, r9
   3079c:	ldr	r0, [sp, #4]
   307a0:	bl	20124 <fputs@plt+0xefdc>
   307a4:	ldr	r0, [sp, #4]
   307a8:	mov	r1, r6
   307ac:	add	sp, sp, #36	; 0x24
   307b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   307b4:	b	20124 <fputs@plt+0xefdc>
   307b8:	mov	r8, #1
   307bc:	ldr	r4, [sl, #4]
   307c0:	sub	r5, r8, #1
   307c4:	cmp	r6, #0
   307c8:	lsl	r5, r5, #3
   307cc:	movne	fp, #0
   307d0:	ldrne	r3, [r6]
   307d4:	add	r4, r4, #45	; 0x2d
   307d8:	add	r4, r4, r5
   307dc:	bne	3087c <fputs@plt+0x1f734>
   307e0:	mov	r2, r4
   307e4:	asr	r3, r4, #31
   307e8:	ldr	r0, [sp, #4]
   307ec:	bl	1def8 <fputs@plt+0xcdb0>
   307f0:	subs	r4, r0, #0
   307f4:	beq	30710 <fputs@plt+0x1f5c8>
   307f8:	ldr	r3, [r7, #16]
   307fc:	add	r5, r5, #44	; 0x2c
   30800:	mov	fp, #0
   30804:	add	r5, r4, r5
   30808:	mov	r0, r5
   3080c:	ldm	sl, {r1, r2}
   30810:	str	r7, [r4]
   30814:	stmib	r4, {r3, r5}
   30818:	bl	10fbc <memcpy@plt>
   3081c:	ldr	r3, [sl, #4]
   30820:	mov	r0, r5
   30824:	strb	fp, [r5, r3]
   30828:	bl	12e9c <fputs@plt+0x1d54>
   3082c:	ldr	r3, [sl, #4]
   30830:	cmp	r9, fp
   30834:	str	r8, [r4, #20]
   30838:	str	r3, [sp, #16]
   3083c:	ldrsheq	r3, [r7, #34]	; 0x22
   30840:	subeq	r3, r3, #1
   30844:	streq	r3, [r4, #36]	; 0x24
   30848:	beq	308fc <fputs@plt+0x1f7b4>
   3084c:	mov	sl, fp
   30850:	add	r3, r4, #36	; 0x24
   30854:	b	308b4 <fputs@plt+0x1f76c>
   30858:	ldr	r1, [r6, #4]
   3085c:	str	r3, [sp, #16]
   30860:	mla	r1, r2, fp, r1
   30864:	add	fp, fp, #1
   30868:	ldr	r0, [r1, #4]
   3086c:	bl	16878 <fputs@plt+0x5730>
   30870:	ldr	r3, [sp, #16]
   30874:	add	r0, r0, #1
   30878:	add	r4, r4, r0
   3087c:	cmp	r3, fp
   30880:	mov	r2, #20
   30884:	bgt	30858 <fputs@plt+0x1f710>
   30888:	b	307e0 <fputs@plt+0x1f698>
   3088c:	ldr	r0, [r7, #4]
   30890:	mov	r1, r2
   30894:	strd	r2, [sp, #24]
   30898:	ldr	r0, [r0, fp, lsl #4]
   3089c:	bl	12f2c <fputs@plt+0x1de4>
   308a0:	cmp	r0, #0
   308a4:	ldrd	r2, [sp, #24]
   308a8:	bne	308dc <fputs@plt+0x1f794>
   308ac:	str	fp, [r3, sl, lsl #3]
   308b0:	add	sl, sl, #1
   308b4:	cmp	sl, r8
   308b8:	bge	308fc <fputs@plt+0x1f7b4>
   308bc:	ldrsh	r2, [r7, #34]	; 0x22
   308c0:	mov	r1, #20
   308c4:	mov	fp, #0
   308c8:	str	r2, [sp, #20]
   308cc:	ldr	r2, [r9, #4]
   308d0:	mla	r2, r1, sl, r2
   308d4:	ldr	r2, [r2, #4]
   308d8:	b	308e0 <fputs@plt+0x1f798>
   308dc:	add	fp, fp, #1
   308e0:	ldr	r1, [sp, #20]
   308e4:	cmp	r1, fp
   308e8:	bgt	3088c <fputs@plt+0x1f744>
   308ec:	ldr	r1, [pc, #220]	; 309d0 <fputs@plt+0x1f888>
   308f0:	ldr	r0, [sp, #8]
   308f4:	bl	2fdcc <fputs@plt+0x1ec84>
   308f8:	b	3078c <fputs@plt+0x1f644>
   308fc:	cmp	r6, #0
   30900:	beq	30924 <fputs@plt+0x1f7dc>
   30904:	ldr	r3, [sp, #16]
   30908:	mov	sl, #0
   3090c:	add	r3, r3, #1
   30910:	add	r5, r5, r3
   30914:	add	r3, r4, #40	; 0x28
   30918:	str	r3, [sp, #8]
   3091c:	cmp	sl, r8
   30920:	blt	30964 <fputs@plt+0x1f81c>
   30924:	mov	r3, #0
   30928:	mov	r2, r4
   3092c:	ldr	r1, [r4, #8]
   30930:	strb	r3, [r4, #24]
   30934:	ldr	r3, [sp, #12]
   30938:	strb	r3, [r4, #25]
   3093c:	asr	r3, r3, #8
   30940:	strb	r3, [r4, #26]
   30944:	ldr	r0, [r7, #64]	; 0x40
   30948:	add	r0, r0, #56	; 0x38
   3094c:	bl	1d200 <fputs@plt+0xc0b8>
   30950:	cmp	r4, r0
   30954:	bne	309b4 <fputs@plt+0x1f86c>
   30958:	ldr	r0, [sp, #4]
   3095c:	bl	185e4 <fputs@plt+0x749c>
   30960:	b	3078c <fputs@plt+0x1f644>
   30964:	ldr	r2, [r6, #4]
   30968:	mov	r3, #20
   3096c:	mla	r2, r3, sl, r2
   30970:	ldr	r1, [r2, #4]
   30974:	mov	r0, r1
   30978:	str	r1, [sp, #16]
   3097c:	bl	16878 <fputs@plt+0x5730>
   30980:	ldr	r3, [sp, #8]
   30984:	mov	fp, r0
   30988:	mov	r2, r0
   3098c:	mov	r0, r5
   30990:	ldr	r1, [sp, #16]
   30994:	str	r5, [r3, sl, lsl #3]
   30998:	add	sl, sl, #1
   3099c:	bl	10fbc <memcpy@plt>
   309a0:	mov	r3, #0
   309a4:	strb	r3, [r5, fp]
   309a8:	add	fp, fp, #1
   309ac:	add	r5, r5, fp
   309b0:	b	3091c <fputs@plt+0x1f7d4>
   309b4:	cmp	r0, #0
   309b8:	strne	r0, [r4, #12]
   309bc:	strne	r4, [r0, #16]
   309c0:	str	r4, [r7, #16]
   309c4:	b	30710 <fputs@plt+0x1f5c8>
   309c8:	andeq	r6, r7, r7, lsr r9
   309cc:	andeq	r6, r7, r6, ror r9
   309d0:	ldrdeq	r6, [r7], -r4
   309d4:	push	{r4, r5, r6, lr}
   309d8:	mov	r5, r0
   309dc:	mov	r4, r1
   309e0:	mov	r6, #101	; 0x65
   309e4:	cmp	r4, #0
   309e8:	beq	30a1c <fputs@plt+0x1f8d4>
   309ec:	ldrb	r3, [r4]
   309f0:	cmp	r3, #135	; 0x87
   309f4:	bne	30a10 <fputs@plt+0x1f8c8>
   309f8:	ldr	r0, [r5]
   309fc:	ldr	r3, [r0]
   30a00:	ldrb	r3, [r3, #149]	; 0x95
   30a04:	cmp	r3, #0
   30a08:	beq	30a24 <fputs@plt+0x1f8dc>
   30a0c:	strb	r6, [r4]
   30a10:	ldr	r3, [r4, #4]
   30a14:	tst	r3, #16384	; 0x4000
   30a18:	beq	30a38 <fputs@plt+0x1f8f0>
   30a1c:	mov	r0, #0
   30a20:	pop	{r4, r5, r6, pc}
   30a24:	ldr	r1, [pc, #76]	; 30a78 <fputs@plt+0x1f930>
   30a28:	ldr	r2, [r5, #16]
   30a2c:	bl	2fdcc <fputs@plt+0x1ec84>
   30a30:	mov	r0, #1
   30a34:	pop	{r4, r5, r6, pc}
   30a38:	tst	r3, #2048	; 0x800
   30a3c:	mov	r0, r5
   30a40:	ldr	r1, [r4, #20]
   30a44:	beq	30a70 <fputs@plt+0x1f928>
   30a48:	bl	30ad0 <fputs@plt+0x1f988>
   30a4c:	cmp	r0, #0
   30a50:	bne	30a30 <fputs@plt+0x1f8e8>
   30a54:	mov	r0, r5
   30a58:	ldr	r1, [r4, #16]
   30a5c:	bl	309d4 <fputs@plt+0x1f88c>
   30a60:	cmp	r0, #0
   30a64:	bne	30a30 <fputs@plt+0x1f8e8>
   30a68:	ldr	r4, [r4, #12]
   30a6c:	b	309e4 <fputs@plt+0x1f89c>
   30a70:	bl	30a7c <fputs@plt+0x1f934>
   30a74:	b	30a4c <fputs@plt+0x1f904>
   30a78:	andeq	r6, r7, r2, lsl #20
   30a7c:	push	{r4, r5, r6, r7, r8, lr}
   30a80:	subs	r5, r1, #0
   30a84:	bne	30a90 <fputs@plt+0x1f948>
   30a88:	mov	r0, #0
   30a8c:	pop	{r4, r5, r6, r7, r8, pc}
   30a90:	ldr	r7, [r5, #4]
   30a94:	mov	r6, r0
   30a98:	mov	r4, #0
   30a9c:	mov	r8, #20
   30aa0:	ldr	r3, [r5]
   30aa4:	cmp	r3, r4
   30aa8:	ble	30a88 <fputs@plt+0x1f940>
   30aac:	mul	r3, r8, r4
   30ab0:	mov	r0, r6
   30ab4:	ldr	r1, [r7, r3]
   30ab8:	bl	309d4 <fputs@plt+0x1f88c>
   30abc:	cmp	r0, #0
   30ac0:	addeq	r4, r4, #1
   30ac4:	beq	30aa0 <fputs@plt+0x1f958>
   30ac8:	mov	r0, #1
   30acc:	pop	{r4, r5, r6, r7, r8, pc}
   30ad0:	push	{r4, r5, r6, lr}
   30ad4:	mov	r5, r0
   30ad8:	mov	r4, r1
   30adc:	cmp	r4, #0
   30ae0:	bne	30aec <fputs@plt+0x1f9a4>
   30ae4:	mov	r0, r4
   30ae8:	pop	{r4, r5, r6, pc}
   30aec:	mov	r0, r5
   30af0:	ldr	r1, [r4]
   30af4:	bl	30a7c <fputs@plt+0x1f934>
   30af8:	cmp	r0, #0
   30afc:	beq	30b08 <fputs@plt+0x1f9c0>
   30b00:	mov	r0, #1
   30b04:	pop	{r4, r5, r6, pc}
   30b08:	mov	r0, r5
   30b0c:	ldr	r1, [r4, #28]
   30b10:	bl	30b9c <fputs@plt+0x1fa54>
   30b14:	cmp	r0, #0
   30b18:	bne	30b00 <fputs@plt+0x1f9b8>
   30b1c:	mov	r0, r5
   30b20:	ldr	r1, [r4, #32]
   30b24:	bl	309d4 <fputs@plt+0x1f88c>
   30b28:	cmp	r0, #0
   30b2c:	bne	30b00 <fputs@plt+0x1f9b8>
   30b30:	mov	r0, r5
   30b34:	ldr	r1, [r4, #36]	; 0x24
   30b38:	bl	30a7c <fputs@plt+0x1f934>
   30b3c:	cmp	r0, #0
   30b40:	bne	30b00 <fputs@plt+0x1f9b8>
   30b44:	mov	r0, r5
   30b48:	ldr	r1, [r4, #40]	; 0x28
   30b4c:	bl	309d4 <fputs@plt+0x1f88c>
   30b50:	cmp	r0, #0
   30b54:	bne	30b00 <fputs@plt+0x1f9b8>
   30b58:	mov	r0, r5
   30b5c:	ldr	r1, [r4, #44]	; 0x2c
   30b60:	bl	30a7c <fputs@plt+0x1f934>
   30b64:	cmp	r0, #0
   30b68:	bne	30b00 <fputs@plt+0x1f9b8>
   30b6c:	mov	r0, r5
   30b70:	ldr	r1, [r4, #56]	; 0x38
   30b74:	bl	309d4 <fputs@plt+0x1f88c>
   30b78:	cmp	r0, #0
   30b7c:	bne	30b00 <fputs@plt+0x1f9b8>
   30b80:	mov	r0, r5
   30b84:	ldr	r1, [r4, #60]	; 0x3c
   30b88:	bl	309d4 <fputs@plt+0x1f88c>
   30b8c:	cmp	r0, #0
   30b90:	bne	30b00 <fputs@plt+0x1f9b8>
   30b94:	ldr	r4, [r4, #48]	; 0x30
   30b98:	b	30adc <fputs@plt+0x1f994>
   30b9c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   30ba0:	subs	r7, r1, #0
   30ba4:	bne	30bb4 <fputs@plt+0x1fa6c>
   30ba8:	mov	r0, #0
   30bac:	add	sp, sp, #8
   30bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30bb4:	ldr	r9, [r0, #12]
   30bb8:	mov	r6, #0
   30bbc:	mov	r4, r0
   30bc0:	add	r5, r7, #80	; 0x50
   30bc4:	mov	sl, r6
   30bc8:	ldr	r3, [r7]
   30bcc:	cmp	r3, r6
   30bd0:	ble	30ba8 <fputs@plt+0x1fa60>
   30bd4:	ldr	r3, [r4, #8]
   30bd8:	cmp	r3, #0
   30bdc:	bne	30c38 <fputs@plt+0x1faf0>
   30be0:	ldr	r8, [r5, #-68]	; 0xffffffbc
   30be4:	cmp	r8, #0
   30be8:	beq	30c1c <fputs@plt+0x1fad4>
   30bec:	mov	r1, r9
   30bf0:	mov	r0, r8
   30bf4:	bl	12f2c <fputs@plt+0x1de4>
   30bf8:	cmp	r0, #0
   30bfc:	beq	30c1c <fputs@plt+0x1fad4>
   30c00:	ldr	r1, [pc, #100]	; 30c6c <fputs@plt+0x1fb24>
   30c04:	str	r8, [sp]
   30c08:	ldr	r0, [r4]
   30c0c:	ldrd	r2, [r4, #16]
   30c10:	bl	2fdcc <fputs@plt+0x1ec84>
   30c14:	mov	r0, #1
   30c18:	b	30bac <fputs@plt+0x1fa64>
   30c1c:	ldr	r3, [r4]
   30c20:	mov	r1, r8
   30c24:	ldr	r0, [r3]
   30c28:	bl	1c334 <fputs@plt+0xb1ec>
   30c2c:	ldr	r3, [r4, #4]
   30c30:	str	r3, [r5, #-72]	; 0xffffffb8
   30c34:	str	sl, [r5, #-68]	; 0xffffffbc
   30c38:	mov	r0, r4
   30c3c:	ldr	r1, [r5, #-52]	; 0xffffffcc
   30c40:	bl	30ad0 <fputs@plt+0x1f988>
   30c44:	cmp	r0, #0
   30c48:	bne	30c14 <fputs@plt+0x1facc>
   30c4c:	mov	r0, r4
   30c50:	ldr	r1, [r5, #-24]	; 0xffffffe8
   30c54:	add	r5, r5, #72	; 0x48
   30c58:	bl	309d4 <fputs@plt+0x1f88c>
   30c5c:	cmp	r0, #0
   30c60:	bne	30c14 <fputs@plt+0x1facc>
   30c64:	add	r6, r6, #1
   30c68:	b	30bc8 <fputs@plt+0x1fa80>
   30c6c:	andeq	r6, r7, sl, lsl sl
   30c70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c74:	sub	sp, sp, #44	; 0x2c
   30c78:	mov	lr, #48	; 0x30
   30c7c:	mov	fp, #1
   30c80:	ldr	r1, [sp, #80]	; 0x50
   30c84:	str	r0, [sp]
   30c88:	ldr	r5, [sp, #92]	; 0x5c
   30c8c:	ldr	r4, [r0, #12]
   30c90:	str	r1, [sp, #32]
   30c94:	ldr	r1, [sp, #84]	; 0x54
   30c98:	ldr	r7, [r5]
   30c9c:	str	r1, [sp, #36]	; 0x24
   30ca0:	ldrh	r1, [sp, #88]	; 0x58
   30ca4:	str	r1, [sp, #28]
   30ca8:	ldr	r1, [r0, #4]
   30cac:	str	r1, [sp, #4]
   30cb0:	ldr	r1, [r5, #16]
   30cb4:	str	r1, [sp, #8]
   30cb8:	ldr	r1, [r0]
   30cbc:	ldr	r0, [sp, #96]	; 0x60
   30cc0:	ldr	r6, [r1]
   30cc4:	ldr	r1, [r1, #4]
   30cc8:	str	r1, [sp, #12]
   30ccc:	ldrb	r1, [r4, #16]
   30cd0:	str	r1, [sp, #24]
   30cd4:	mov	r1, #0
   30cd8:	mov	sl, r1
   30cdc:	str	r1, [r0]
   30ce0:	strd	r2, [r4]
   30ce4:	mov	r3, r1
   30ce8:	ldr	r2, [r5, #4]
   30cec:	cmp	r3, r7
   30cf0:	blt	30db8 <fputs@plt+0x1fc70>
   30cf4:	lsl	r2, r7, #3
   30cf8:	mov	r1, #0
   30cfc:	ldr	r0, [sp, #8]
   30d00:	bl	10f20 <memset@plt>
   30d04:	ldr	r0, [pc, #876]	; 31078 <fputs@plt+0x1ff30>
   30d08:	mov	r3, #0
   30d0c:	ldr	r1, [pc, #872]	; 3107c <fputs@plt+0x1ff34>
   30d10:	str	r3, [r5, #20]
   30d14:	str	r3, [r5, #24]
   30d18:	str	r3, [r5, #32]
   30d1c:	ldr	r2, [sp, #12]
   30d20:	str	r3, [r5, #56]	; 0x38
   30d24:	ldr	r3, [sp, #24]
   30d28:	strd	r0, [r5, #40]	; 0x28
   30d2c:	mov	r0, #25
   30d30:	mov	r1, #0
   30d34:	strd	r0, [r5, #48]	; 0x30
   30d38:	mov	r1, #72	; 0x48
   30d3c:	ldr	r0, [r6]
   30d40:	mla	r1, r1, r3, r2
   30d44:	ldrd	r2, [r1, #64]	; 0x40
   30d48:	strd	r2, [r5, #64]	; 0x40
   30d4c:	ldr	r3, [r1, #24]
   30d50:	ldr	r1, [r3, #56]	; 0x38
   30d54:	bl	1a2a4 <fputs@plt+0x915c>
   30d58:	ldr	sl, [r0, #8]
   30d5c:	mov	r1, r5
   30d60:	ldr	r3, [sl]
   30d64:	mov	r0, sl
   30d68:	ldr	r3, [r3, #12]
   30d6c:	blx	r3
   30d70:	subs	r3, r0, #0
   30d74:	beq	30d88 <fputs@plt+0x1fc40>
   30d78:	cmp	r3, #7
   30d7c:	bne	30e14 <fputs@plt+0x1fccc>
   30d80:	ldr	r0, [r6]
   30d84:	bl	185e4 <fputs@plt+0x749c>
   30d88:	ldr	r0, [sl, #8]
   30d8c:	bl	183dc <fputs@plt+0x7294>
   30d90:	mov	r3, #0
   30d94:	str	r3, [sl, #8]
   30d98:	ldr	sl, [r6, #68]	; 0x44
   30d9c:	cmp	sl, r3
   30da0:	moveq	r3, sl
   30da4:	moveq	r2, sl
   30da8:	beq	30e44 <fputs@plt+0x1fcfc>
   30dac:	mov	r0, sl
   30db0:	add	sp, sp, #44	; 0x2c
   30db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30db8:	ldr	r1, [sp, #4]
   30dbc:	ldr	ip, [r2, #8]
   30dc0:	ldr	r8, [sp, #32]
   30dc4:	ldr	r1, [r1, #20]
   30dc8:	strb	sl, [r2, #5]
   30dcc:	mla	ip, lr, ip, r1
   30dd0:	ldrd	r0, [ip, #32]
   30dd4:	and	r8, r0, r8
   30dd8:	str	r8, [sp, #16]
   30ddc:	ldr	r8, [sp, #36]	; 0x24
   30de0:	and	r8, r1, r8
   30de4:	str	r8, [sp, #20]
   30de8:	ldrd	r8, [sp, #16]
   30dec:	cmp	r1, r9
   30df0:	cmpeq	r0, r8
   30df4:	bne	30e08 <fputs@plt+0x1fcc0>
   30df8:	ldrh	r1, [ip, #18]
   30dfc:	ldr	r0, [sp, #28]
   30e00:	tst	r0, r1
   30e04:	strbeq	fp, [r2, #5]
   30e08:	add	r3, r3, #1
   30e0c:	add	r2, r2, #12
   30e10:	b	30cec <fputs@plt+0x1fba4>
   30e14:	ldr	r2, [sl, #8]
   30e18:	cmp	r2, #0
   30e1c:	bne	30e28 <fputs@plt+0x1fce0>
   30e20:	bl	1ad5c <fputs@plt+0x9c14>
   30e24:	mov	r2, r0
   30e28:	ldr	r1, [pc, #592]	; 31080 <fputs@plt+0x1ff38>
   30e2c:	mov	r0, r6
   30e30:	bl	2fdcc <fputs@plt+0x1ec84>
   30e34:	b	30d88 <fputs@plt+0x1fc40>
   30e38:	ldr	r1, [r4, #48]	; 0x30
   30e3c:	str	r2, [r1, r3, lsl #2]
   30e40:	add	r3, r3, #1
   30e44:	cmp	r3, r7
   30e48:	blt	30e38 <fputs@plt+0x1fcf0>
   30e4c:	ldr	r3, [sp, #8]
   30e50:	mvn	r1, #0
   30e54:	mov	lr, #1
   30e58:	ldr	r0, [r5, #4]
   30e5c:	strh	r2, [r4, #30]
   30e60:	add	r3, r3, #4
   30e64:	str	r3, [sp, #16]
   30e68:	cmp	sl, r7
   30e6c:	blt	30f3c <fputs@plt+0x1fdf4>
   30e70:	ldr	r3, [r5, #20]
   30e74:	add	r1, r1, #1
   30e78:	ldr	r2, [r5, #24]
   30e7c:	vldr	d6, [pc, #484]	; 31068 <fputs@plt+0x1ff20>
   30e80:	str	r3, [r4, #24]
   30e84:	ldr	r3, [r5, #28]
   30e88:	strh	r1, [r4, #40]	; 0x28
   30e8c:	vldr	d7, [r5, #40]	; 0x28
   30e90:	strb	r3, [r4, #28]
   30e94:	mov	r3, #0
   30e98:	str	r3, [r5, #28]
   30e9c:	vcmpe.f64	d7, d6
   30ea0:	str	r2, [r4, #32]
   30ea4:	ldr	r2, [r5, #32]
   30ea8:	cmp	r2, r3
   30eac:	ldrsbne	r2, [r5, #8]
   30eb0:	moveq	r2, r3
   30eb4:	vmrs	APSR_nzcv, fpscr
   30eb8:	strh	r3, [r4, #18]
   30ebc:	movls	r0, #0
   30ec0:	strb	r2, [r4, #29]
   30ec4:	bls	30ee4 <fputs@plt+0x1fd9c>
   30ec8:	vldr	d6, [pc, #416]	; 31070 <fputs@plt+0x1ff28>
   30ecc:	vcmpe.f64	d7, d6
   30ed0:	vmrs	APSR_nzcv, fpscr
   30ed4:	bhi	31048 <fputs@plt+0x1ff00>
   30ed8:	vmov	r0, r1, d7
   30edc:	bl	6fc18 <fputs@plt+0x5ead0>
   30ee0:	bl	13c58 <fputs@plt+0x2b10>
   30ee4:	strh	r0, [r4, #20]
   30ee8:	ldrd	r0, [r5, #48]	; 0x30
   30eec:	bl	13c58 <fputs@plt+0x2b10>
   30ef0:	ldr	r2, [r5, #56]	; 0x38
   30ef4:	mov	r1, r4
   30ef8:	strh	r0, [r4, #22]
   30efc:	ldr	r3, [r4, #36]	; 0x24
   30f00:	ldr	r0, [sp]
   30f04:	tst	r2, #1
   30f08:	orrne	r3, r3, #4096	; 0x1000
   30f0c:	biceq	r3, r3, #4096	; 0x1000
   30f10:	str	r3, [r4, #36]	; 0x24
   30f14:	bl	1da08 <fputs@plt+0xc8c0>
   30f18:	ldrb	r3, [r4, #28]
   30f1c:	mov	sl, r0
   30f20:	cmp	r3, #0
   30f24:	beq	30dac <fputs@plt+0x1fc64>
   30f28:	ldr	r0, [r4, #32]
   30f2c:	bl	183dc <fputs@plt+0x7294>
   30f30:	mov	r3, #0
   30f34:	strb	r3, [r4, #28]
   30f38:	b	30dac <fputs@plt+0x1fc64>
   30f3c:	ldr	r3, [sp, #8]
   30f40:	ldr	r3, [r3, sl, lsl #3]
   30f44:	subs	r3, r3, #1
   30f48:	bmi	3103c <fputs@plt+0x1fef4>
   30f4c:	ldr	r2, [r0, #8]
   30f50:	cmp	r7, r3
   30f54:	movgt	ip, #0
   30f58:	movle	ip, #1
   30f5c:	orrs	ip, ip, r2, lsr #31
   30f60:	bne	30f90 <fputs@plt+0x1fe48>
   30f64:	ldr	ip, [sp, #4]
   30f68:	ldr	ip, [ip, #12]
   30f6c:	cmp	ip, r2
   30f70:	ble	30f90 <fputs@plt+0x1fe48>
   30f74:	ldr	fp, [r4, #48]	; 0x30
   30f78:	ldr	ip, [fp, r3, lsl #2]
   30f7c:	cmp	ip, #0
   30f80:	bne	30f90 <fputs@plt+0x1fe48>
   30f84:	ldrb	ip, [r0, #5]
   30f88:	cmp	ip, #0
   30f8c:	bne	30fbc <fputs@plt+0x1fe74>
   30f90:	ldr	r1, [sp, #12]
   30f94:	mov	r3, #72	; 0x48
   30f98:	mov	r0, r6
   30f9c:	mov	sl, #1
   30fa0:	ldr	r2, [sp, #24]
   30fa4:	mla	r3, r3, r2, r1
   30fa8:	ldr	r1, [pc, #212]	; 31084 <fputs@plt+0x1ff3c>
   30fac:	ldr	r3, [r3, #24]
   30fb0:	ldr	r2, [r3]
   30fb4:	bl	2fdcc <fputs@plt+0x1ec84>
   30fb8:	b	30dac <fputs@plt+0x1fc64>
   30fbc:	ldr	ip, [sp, #4]
   30fc0:	mov	r8, #48	; 0x30
   30fc4:	cmp	r1, r3
   30fc8:	movlt	r1, r3
   30fcc:	cmp	r3, #15
   30fd0:	ldr	ip, [ip, #20]
   30fd4:	mla	r2, r8, r2, ip
   30fd8:	ldr	ip, [r4]
   30fdc:	ldrd	r8, [r2, #32]
   30fe0:	orr	ip, ip, r8
   30fe4:	ldr	r8, [r4, #4]
   30fe8:	str	ip, [r4]
   30fec:	orr	r8, r8, r9
   30ff0:	str	r8, [r4, #4]
   30ff4:	str	r2, [fp, r3, lsl #2]
   30ff8:	bgt	31014 <fputs@plt+0x1fecc>
   30ffc:	ldr	ip, [sp, #16]
   31000:	ldrb	ip, [ip, sl, lsl #3]
   31004:	cmp	ip, #0
   31008:	ldrhne	ip, [r4, #30]
   3100c:	orrne	r3, ip, lr, lsl r3
   31010:	strhne	r3, [r4, #30]
   31014:	ldrh	r3, [r2, #18]
   31018:	tst	r3, #1
   3101c:	beq	3103c <fputs@plt+0x1fef4>
   31020:	mov	r3, #0
   31024:	str	r3, [r5, #32]
   31028:	ldr	r3, [r5, #56]	; 0x38
   3102c:	bic	r3, r3, #1
   31030:	str	r3, [r5, #56]	; 0x38
   31034:	ldr	r3, [sp, #96]	; 0x60
   31038:	str	lr, [r3]
   3103c:	add	sl, sl, #1
   31040:	add	r0, r0, #12
   31044:	b	30e68 <fputs@plt+0x1fd20>
   31048:	vmov	r3, s15
   3104c:	lsr	r0, r3, #20
   31050:	sub	r0, r0, #1020	; 0x3fc
   31054:	sub	r0, r0, #2
   31058:	add	r0, r0, r0, lsl #2
   3105c:	lsl	r0, r0, #1
   31060:	sxth	r0, r0
   31064:	b	30ee4 <fputs@plt+0x1fd9c>
   31068:	andeq	r0, r0, r0
   3106c:	svccc	0x00f00000	; IMB
   31070:	andeq	r0, r0, r0
   31074:	bicsmi	ip, sp, r5, ror #26
   31078:	addge	r9, r7, #46, 30	; 0xb8
   3107c:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   31080:	andeq	r6, r7, ip, asr #10
   31084:	andeq	r6, r7, r8, asr #20
   31088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3108c:	sub	sp, sp, #100	; 0x64
   31090:	mov	r9, #72	; 0x48
   31094:	mov	r7, r0
   31098:	strd	r2, [sp, #24]
   3109c:	ldr	r3, [sp, #136]	; 0x88
   310a0:	ldr	r2, [r0]
   310a4:	ldr	r8, [r0, #8]
   310a8:	str	r3, [sp, #64]	; 0x40
   310ac:	ldr	r3, [sp, #140]	; 0x8c
   310b0:	ldr	r5, [r0, #12]
   310b4:	str	r3, [sp, #76]	; 0x4c
   310b8:	ldr	r3, [r2]
   310bc:	ldrb	r1, [r5, #16]
   310c0:	str	r3, [sp, #52]	; 0x34
   310c4:	ldr	r3, [r0, #4]
   310c8:	str	r3, [sp, #72]	; 0x48
   310cc:	mov	r3, #8
   310d0:	smlabb	r3, r9, r1, r3
   310d4:	ldr	r9, [r2, #4]
   310d8:	ldr	r2, [sp, #72]	; 0x48
   310dc:	add	r9, r9, r3
   310e0:	ldr	r3, [sp, #72]	; 0x48
   310e4:	ldr	r1, [r2, #12]
   310e8:	mov	r2, #0
   310ec:	str	r2, [sp, #48]	; 0x30
   310f0:	ldr	r3, [r3, #20]
   310f4:	cmp	r2, r1
   310f8:	blt	31118 <fputs@plt+0x1ffd0>
   310fc:	cmp	r8, #0
   31100:	movne	r6, #0
   31104:	movne	r1, #20
   31108:	ldrne	r2, [r8]
   3110c:	bne	31198 <fputs@plt+0x20050>
   31110:	mov	r6, #0
   31114:	b	311a4 <fputs@plt+0x2005c>
   31118:	ldr	ip, [r3, #8]
   3111c:	ldr	r0, [r9, #44]	; 0x2c
   31120:	cmp	ip, r0
   31124:	bne	31160 <fputs@plt+0x20018>
   31128:	ldr	ip, [r3, #32]
   3112c:	ldr	lr, [sp, #64]	; 0x40
   31130:	ldr	r0, [r3, #36]	; 0x24
   31134:	and	sl, lr, ip
   31138:	ldr	ip, [sp, #76]	; 0x4c
   3113c:	and	fp, ip, r0
   31140:	orrs	r0, sl, fp
   31144:	bne	31160 <fputs@plt+0x20018>
   31148:	ldrh	r0, [r3, #18]
   3114c:	bic	r0, r0, #2432	; 0x980
   31150:	cmp	r0, #0
   31154:	ldrne	r0, [sp, #48]	; 0x30
   31158:	addne	r0, r0, #1
   3115c:	strne	r0, [sp, #48]	; 0x30
   31160:	add	r2, r2, #1
   31164:	add	r3, r3, #48	; 0x30
   31168:	b	310f4 <fputs@plt+0x1ffac>
   3116c:	ldr	r0, [r8, #4]
   31170:	mul	r3, r1, r6
   31174:	ldr	r3, [r0, r3]
   31178:	ldrb	r0, [r3]
   3117c:	cmp	r0, #152	; 0x98
   31180:	bne	31110 <fputs@plt+0x1ffc8>
   31184:	ldr	r0, [r3, #28]
   31188:	ldr	r3, [r9, #44]	; 0x2c
   3118c:	cmp	r0, r3
   31190:	bne	31110 <fputs@plt+0x1ffc8>
   31194:	add	r6, r6, #1
   31198:	cmp	r2, r6
   3119c:	bgt	3116c <fputs@plt+0x20024>
   311a0:	bne	31110 <fputs@plt+0x1ffc8>
   311a4:	ldr	r3, [sp, #48]	; 0x30
   311a8:	lsl	sl, r6, #3
   311ac:	mov	r2, #20
   311b0:	ldr	r1, [sp, #52]	; 0x34
   311b4:	mla	r2, r2, r3, sl
   311b8:	mov	r3, #0
   311bc:	ldr	r0, [r1]
   311c0:	add	r2, r2, #72	; 0x48
   311c4:	bl	1def8 <fputs@plt+0xcdb0>
   311c8:	subs	r4, r0, #0
   311cc:	bne	311ec <fputs@plt+0x200a4>
   311d0:	ldr	r1, [pc, #1100]	; 31624 <fputs@plt+0x204dc>
   311d4:	ldr	r0, [sp, #52]	; 0x34
   311d8:	bl	2fdcc <fputs@plt+0x1ec84>
   311dc:	mov	fp, #7
   311e0:	mov	r0, fp
   311e4:	add	sp, sp, #100	; 0x64
   311e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   311ec:	ldr	r3, [sp, #48]	; 0x30
   311f0:	add	ip, r4, #72	; 0x48
   311f4:	mov	r2, #12
   311f8:	mov	lr, #0
   311fc:	ldr	r0, [sp, #72]	; 0x48
   31200:	str	r2, [sp, #84]	; 0x54
   31204:	mla	r1, r2, r3, ip
   31208:	ldr	r0, [r0, #12]
   3120c:	stm	r4, {r3, ip}
   31210:	add	sl, r1, sl
   31214:	ldr	r3, [sp, #72]	; 0x48
   31218:	str	r6, [r4, #8]
   3121c:	str	r1, [r4, #12]
   31220:	str	r0, [sp, #80]	; 0x50
   31224:	mov	r0, lr
   31228:	str	sl, [r4, #16]
   3122c:	ldr	r3, [r3, #20]
   31230:	ldr	r2, [sp, #80]	; 0x50
   31234:	cmp	r0, r2
   31238:	blt	31294 <fputs@plt+0x2014c>
   3123c:	mov	r3, #0
   31240:	mov	ip, #20
   31244:	add	lr, r1, #4
   31248:	cmp	r6, r3
   3124c:	bne	31328 <fputs@plt+0x201e0>
   31250:	mov	r3, #0
   31254:	mov	r2, #1024	; 0x400
   31258:	mov	r1, r5
   3125c:	strh	r3, [r5, #18]
   31260:	strb	r3, [r5, #28]
   31264:	str	r2, [r5, #36]	; 0x24
   31268:	strh	r3, [r5, #40]	; 0x28
   3126c:	ldrd	r2, [sp, #48]	; 0x30
   31270:	ldr	r0, [r3]
   31274:	bl	1d98c <fputs@plt+0xc844>
   31278:	cmp	r0, #0
   3127c:	beq	31350 <fputs@plt+0x20208>
   31280:	ldr	r3, [sp, #52]	; 0x34
   31284:	mov	r1, r4
   31288:	ldr	r0, [r3]
   3128c:	bl	1c334 <fputs@plt+0xb1ec>
   31290:	b	311dc <fputs@plt+0x20094>
   31294:	ldr	sl, [r3, #8]
   31298:	ldr	r2, [r9, #44]	; 0x2c
   3129c:	cmp	sl, r2
   312a0:	bne	3131c <fputs@plt+0x201d4>
   312a4:	ldr	sl, [r3, #32]
   312a8:	ldr	fp, [sp, #64]	; 0x40
   312ac:	ldr	r2, [r3, #36]	; 0x24
   312b0:	and	sl, fp, sl
   312b4:	str	sl, [sp, #56]	; 0x38
   312b8:	ldr	sl, [sp, #76]	; 0x4c
   312bc:	and	r2, sl, r2
   312c0:	str	r2, [sp, #60]	; 0x3c
   312c4:	ldrd	sl, [sp, #56]	; 0x38
   312c8:	orrs	r2, sl, fp
   312cc:	bne	3131c <fputs@plt+0x201d4>
   312d0:	ldrh	r2, [r3, #18]
   312d4:	bic	sl, r2, #2432	; 0x980
   312d8:	str	r2, [sp, #32]
   312dc:	cmp	sl, #0
   312e0:	beq	3131c <fputs@plt+0x201d4>
   312e4:	ldr	sl, [sp, #84]	; 0x54
   312e8:	ldr	r2, [r3, #12]
   312ec:	mul	fp, sl, lr
   312f0:	str	r2, [ip, fp]
   312f4:	add	sl, ip, fp
   312f8:	ldrb	r2, [sp, #32]
   312fc:	str	r0, [sl, #8]
   31300:	cmp	r2, #1
   31304:	moveq	r2, #2
   31308:	beq	31314 <fputs@plt+0x201cc>
   3130c:	cmp	r2, #64	; 0x40
   31310:	ldrbeq	r2, [r3, #23]
   31314:	add	lr, lr, #1
   31318:	strb	r2, [sl, #4]
   3131c:	add	r0, r0, #1
   31320:	add	r3, r3, #48	; 0x30
   31324:	b	31230 <fputs@plt+0x200e8>
   31328:	ldr	r0, [r8, #4]
   3132c:	mul	r2, ip, r3
   31330:	add	r9, r0, r2
   31334:	ldr	r2, [r0, r2]
   31338:	ldrsh	r2, [r2, #32]
   3133c:	str	r2, [r1, r3, lsl #3]
   31340:	ldrb	r2, [r9, #12]
   31344:	strb	r2, [lr, r3, lsl #3]
   31348:	add	r3, r3, #1
   3134c:	b	31248 <fputs@plt+0x20100>
   31350:	add	r6, sp, #92	; 0x5c
   31354:	mvn	r8, #0
   31358:	str	r0, [sp, #8]
   3135c:	mvn	r9, #0
   31360:	mov	r0, r7
   31364:	ldrd	r2, [sp, #24]
   31368:	strd	r8, [sp]
   3136c:	str	r4, [sp, #12]
   31370:	str	r6, [sp, #16]
   31374:	bl	30c70 <fputs@plt+0x1fb28>
   31378:	subs	fp, r0, #0
   3137c:	bne	31468 <fputs@plt+0x20320>
   31380:	ldr	r3, [sp, #24]
   31384:	ldr	r2, [r5]
   31388:	mvn	r3, r3
   3138c:	str	r3, [sp, #76]	; 0x4c
   31390:	ldr	r3, [sp, #28]
   31394:	ldr	r1, [sp, #76]	; 0x4c
   31398:	mvn	r3, r3
   3139c:	and	r2, r1, r2
   313a0:	str	r3, [sp, #80]	; 0x50
   313a4:	str	r2, [sp, #64]	; 0x40
   313a8:	ldr	r3, [r5, #4]
   313ac:	ldr	r2, [sp, #80]	; 0x50
   313b0:	and	r3, r2, r3
   313b4:	str	r3, [sp, #68]	; 0x44
   313b8:	ldrd	r2, [sp, #64]	; 0x40
   313bc:	orrs	r3, r2, r3
   313c0:	beq	31468 <fputs@plt+0x20320>
   313c4:	ldr	fp, [sp, #92]	; 0x5c
   313c8:	cmp	fp, #0
   313cc:	beq	315d4 <fputs@plt+0x2048c>
   313d0:	mov	r3, #1
   313d4:	mov	r0, r7
   313d8:	strd	r8, [sp]
   313dc:	str	r3, [sp, #8]
   313e0:	str	r4, [sp, #12]
   313e4:	str	r6, [sp, #16]
   313e8:	ldrd	r2, [sp, #24]
   313ec:	bl	30c70 <fputs@plt+0x1fb28>
   313f0:	ldrd	r2, [r5]
   313f4:	mov	fp, r0
   313f8:	ldr	r1, [sp, #76]	; 0x4c
   313fc:	and	r2, r1, r2
   31400:	str	r2, [sp, #32]
   31404:	ldr	r2, [sp, #80]	; 0x50
   31408:	and	r3, r2, r3
   3140c:	str	r3, [sp, #36]	; 0x24
   31410:	ldr	r3, [sp, #32]
   31414:	ldr	r2, [sp, #36]	; 0x24
   31418:	orrs	r3, r3, r2
   3141c:	moveq	r6, #1
   31420:	movne	r6, #0
   31424:	mov	sl, r6
   31428:	mov	r0, #0
   3142c:	mov	r1, #0
   31430:	cmp	fp, #0
   31434:	beq	315c0 <fputs@plt+0x20478>
   31438:	orrs	r3, fp, sl
   3143c:	bne	31468 <fputs@plt+0x20320>
   31440:	add	r3, sp, #92	; 0x5c
   31444:	mov	r0, r7
   31448:	str	r4, [sp, #12]
   3144c:	str	r3, [sp, #16]
   31450:	mov	r3, #1
   31454:	str	r3, [sp, #8]
   31458:	ldrd	r2, [sp, #24]
   3145c:	strd	r2, [sp]
   31460:	bl	30c70 <fputs@plt+0x1fb28>
   31464:	mov	fp, r0
   31468:	ldr	r3, [r4, #28]
   3146c:	cmp	r3, #0
   31470:	beq	3147c <fputs@plt+0x20334>
   31474:	ldr	r0, [r4, #24]
   31478:	bl	183dc <fputs@plt+0x7294>
   3147c:	ldr	r3, [sp, #52]	; 0x34
   31480:	mov	r1, r4
   31484:	ldr	r0, [r3]
   31488:	bl	1c334 <fputs@plt+0xb1ec>
   3148c:	b	311e0 <fputs@plt+0x20098>
   31490:	ldr	r2, [r4, #4]
   31494:	mov	r3, #12
   31498:	ldr	ip, [sp, #56]	; 0x38
   3149c:	mla	r2, r3, ip, r2
   314a0:	ldr	r3, [sp, #72]	; 0x48
   314a4:	ldr	ip, [r2, #8]
   314a8:	ldr	r2, [r3, #20]
   314ac:	ldr	r3, [sp, #76]	; 0x4c
   314b0:	mla	r2, lr, ip, r2
   314b4:	ldr	ip, [r2, #32]
   314b8:	ldr	r2, [r2, #36]	; 0x24
   314bc:	and	r3, r3, ip
   314c0:	str	r3, [sp, #40]	; 0x28
   314c4:	ldr	r3, [sp, #80]	; 0x50
   314c8:	and	r3, r3, r2
   314cc:	str	r3, [sp, #44]	; 0x2c
   314d0:	ldrd	r2, [sp, #40]	; 0x28
   314d4:	cmp	r1, r3
   314d8:	cmpeq	r0, r2
   314dc:	movcc	ip, #1
   314e0:	movcs	ip, #0
   314e4:	cmp	r9, r3
   314e8:	ldr	r3, [sp, #56]	; 0x38
   314ec:	cmpeq	r8, r2
   314f0:	movls	r2, #0
   314f4:	andhi	r2, ip, #1
   314f8:	cmp	r2, #0
   314fc:	strdeq	r8, [sp, #40]	; 0x28
   31500:	add	r3, r3, #1
   31504:	ldrd	r8, [sp, #40]	; 0x28
   31508:	str	r3, [sp, #56]	; 0x38
   3150c:	ldr	r3, [sp, #48]	; 0x30
   31510:	ldr	r2, [sp, #56]	; 0x38
   31514:	cmp	r2, r3
   31518:	bne	31490 <fputs@plt+0x20348>
   3151c:	mvn	r3, #0
   31520:	mvn	r2, #0
   31524:	cmp	r9, r3
   31528:	cmpeq	r8, r2
   3152c:	beq	315e8 <fputs@plt+0x204a0>
   31530:	ldrd	r0, [sp, #32]
   31534:	ldrd	r2, [sp, #64]	; 0x40
   31538:	cmp	r9, r3
   3153c:	cmpeq	r8, r2
   31540:	moveq	r3, #1
   31544:	movne	r3, #0
   31548:	cmp	r9, r1
   3154c:	cmpeq	r8, r0
   31550:	moveq	r3, #1
   31554:	cmp	r3, #0
   31558:	bne	315b4 <fputs@plt+0x2046c>
   3155c:	str	r3, [sp, #8]
   31560:	add	r2, sp, #92	; 0x5c
   31564:	mov	r0, r7
   31568:	ldr	r3, [sp, #24]
   3156c:	str	r4, [sp, #12]
   31570:	str	r2, [sp, #16]
   31574:	orr	r2, r8, r3
   31578:	ldr	r3, [sp, #28]
   3157c:	orr	r3, r9, r3
   31580:	strd	r2, [sp]
   31584:	ldrd	r2, [sp, #24]
   31588:	bl	30c70 <fputs@plt+0x1fb28>
   3158c:	mov	fp, r0
   31590:	ldrd	r2, [r5]
   31594:	ldrd	r0, [sp, #24]
   31598:	cmp	r3, r1
   3159c:	cmpeq	r2, r0
   315a0:	bne	315b4 <fputs@plt+0x2046c>
   315a4:	ldr	r3, [sp, #92]	; 0x5c
   315a8:	mov	r6, #1
   315ac:	cmp	r3, #0
   315b0:	moveq	sl, #1
   315b4:	mov	r0, r8
   315b8:	mov	r1, r9
   315bc:	b	31430 <fputs@plt+0x202e8>
   315c0:	mvn	r8, #0
   315c4:	mvn	r9, #0
   315c8:	str	fp, [sp, #56]	; 0x38
   315cc:	mov	lr, #48	; 0x30
   315d0:	b	3150c <fputs@plt+0x203c4>
   315d4:	mov	r2, #0
   315d8:	mov	r3, #0
   315dc:	mov	r6, fp
   315e0:	strd	r2, [sp, #32]
   315e4:	b	31424 <fputs@plt+0x202dc>
   315e8:	cmp	r6, #0
   315ec:	bne	31438 <fputs@plt+0x202f0>
   315f0:	add	r3, sp, #92	; 0x5c
   315f4:	mov	r0, r7
   315f8:	str	r6, [sp, #8]
   315fc:	str	r4, [sp, #12]
   31600:	str	r3, [sp, #16]
   31604:	ldrd	r2, [sp, #24]
   31608:	strd	r2, [sp]
   3160c:	bl	30c70 <fputs@plt+0x1fb28>
   31610:	ldr	r3, [sp, #92]	; 0x5c
   31614:	mov	fp, r0
   31618:	cmp	r3, #0
   3161c:	moveq	sl, #1
   31620:	b	31438 <fputs@plt+0x202f0>
   31624:	andeq	r6, r7, r2, ror #20
   31628:	ldr	r3, [r1, #48]	; 0x30
   3162c:	cmp	r3, #0
   31630:	bxeq	lr
   31634:	mov	r2, #0
   31638:	mov	r3, r1
   3163c:	mov	ip, r2
   31640:	str	ip, [r3, #52]	; 0x34
   31644:	add	r2, r2, #1
   31648:	ldr	ip, [r3, #8]
   3164c:	orr	ip, ip, #128	; 0x80
   31650:	str	ip, [r3, #8]
   31654:	mov	ip, r3
   31658:	ldr	r3, [r3, #48]	; 0x30
   3165c:	cmp	r3, #0
   31660:	bne	31640 <fputs@plt+0x204f8>
   31664:	ldr	r3, [r1, #8]
   31668:	tst	r3, #512	; 0x200
   3166c:	bxne	lr
   31670:	ldr	r3, [r0]
   31674:	ldr	r3, [r3, #108]	; 0x6c
   31678:	cmp	r2, r3
   3167c:	cmpgt	r3, #0
   31680:	bxle	lr
   31684:	ldr	r1, [pc]	; 3168c <fputs@plt+0x20544>
   31688:	b	2fdcc <fputs@plt+0x1ec84>
   3168c:	andeq	r6, r7, r0, ror sl
   31690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31694:	sub	sp, sp, #44	; 0x2c
   31698:	mov	r6, #0
   3169c:	mov	r8, r3
   316a0:	mov	r9, r0
   316a4:	mov	sl, r1
   316a8:	mov	fp, r2
   316ac:	mov	r4, r6
   316b0:	str	r1, [sp, #28]
   316b4:	strd	r2, [sp, #32]
   316b8:	add	r3, sp, #28
   316bc:	str	r3, [sp, #16]
   316c0:	ldr	r2, [sp, #16]
   316c4:	ldr	r3, [r2], #4
   316c8:	cmp	r3, #0
   316cc:	str	r2, [sp, #16]
   316d0:	beq	31740 <fputs@plt+0x205f8>
   316d4:	ldr	r7, [pc, #232]	; 317c4 <fputs@plt+0x2067c>
   316d8:	mov	r5, #0
   316dc:	ldr	r2, [r3, #4]
   316e0:	str	r2, [sp, #12]
   316e4:	ldrb	r2, [r7, #1]
   316e8:	ldr	r1, [sp, #12]
   316ec:	cmp	r1, r2
   316f0:	bne	31788 <fputs@plt+0x20640>
   316f4:	ldr	r0, [pc, #204]	; 317c8 <fputs@plt+0x20680>
   316f8:	str	r3, [sp, #20]
   316fc:	ldrb	r1, [r7]
   31700:	ldr	r2, [sp, #12]
   31704:	add	r1, r0, r1
   31708:	ldr	r0, [r3]
   3170c:	bl	23cf4 <fputs@plt+0x12bac>
   31710:	cmp	r0, #0
   31714:	ldr	r3, [sp, #20]
   31718:	bne	31788 <fputs@plt+0x20640>
   3171c:	ldr	r3, [pc, #168]	; 317cc <fputs@plt+0x20684>
   31720:	add	r5, r5, r5, lsl #1
   31724:	add	r6, r6, #1
   31728:	cmp	r6, #3
   3172c:	add	r5, r3, r5
   31730:	movw	r3, #3514	; 0xdba
   31734:	ldrb	r3, [r5, r3]
   31738:	orr	r4, r4, r3
   3173c:	bne	316c0 <fputs@plt+0x20578>
   31740:	and	r3, r4, #33	; 0x21
   31744:	cmp	r3, #33	; 0x21
   31748:	beq	31754 <fputs@plt+0x2060c>
   3174c:	tst	r4, #64	; 0x40
   31750:	beq	317a0 <fputs@plt+0x20658>
   31754:	ldr	r3, [pc, #116]	; 317d0 <fputs@plt+0x20688>
   31758:	mov	r2, sl
   3175c:	mov	r0, r9
   31760:	ldr	r1, [pc, #108]	; 317d4 <fputs@plt+0x2068c>
   31764:	cmp	r8, #0
   31768:	addeq	r3, r3, #1
   3176c:	stm	sp, {r3, r8}
   31770:	mov	r3, fp
   31774:	bl	2fdcc <fputs@plt+0x1ec84>
   31778:	mov	r4, #1
   3177c:	mov	r0, r4
   31780:	add	sp, sp, #44	; 0x2c
   31784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31788:	add	r5, r5, #1
   3178c:	add	r7, r7, #3
   31790:	cmp	r5, #7
   31794:	bne	316e4 <fputs@plt+0x2059c>
   31798:	orr	r4, r4, #64	; 0x40
   3179c:	b	31740 <fputs@plt+0x205f8>
   317a0:	tst	r4, #32
   317a4:	beq	3177c <fputs@plt+0x20634>
   317a8:	and	r3, r4, #24
   317ac:	cmp	r3, #8
   317b0:	beq	3177c <fputs@plt+0x20634>
   317b4:	ldr	r1, [pc, #28]	; 317d8 <fputs@plt+0x20690>
   317b8:	mov	r0, r9
   317bc:	bl	2fdcc <fputs@plt+0x1ec84>
   317c0:	b	31778 <fputs@plt+0x20630>
   317c4:	andeq	r3, r7, r8, ror #16
   317c8:	andeq	r3, r7, sp, ror r8
   317cc:			; <UNDEFINED> instruction: 0x00072ab0
   317d0:	andeq	r9, r7, r5, asr r6
   317d4:	muleq	r7, r2, sl
   317d8:			; <UNDEFINED> instruction: 0x00076abe
   317dc:	push	{r4, r5, r6, lr}
   317e0:	mov	r4, r0
   317e4:	mov	r5, r1
   317e8:	ldrb	r6, [r1, #42]	; 0x2a
   317ec:	tst	r6, #16
   317f0:	beq	31814 <fputs@plt+0x206cc>
   317f4:	ldr	r0, [r0]
   317f8:	ldr	r1, [r1, #56]	; 0x38
   317fc:	bl	1a2a4 <fputs@plt+0x915c>
   31800:	ldr	r3, [r0, #4]
   31804:	ldr	r3, [r3]
   31808:	ldr	r3, [r3, #52]	; 0x34
   3180c:	cmp	r3, #0
   31810:	beq	31838 <fputs@plt+0x206f0>
   31814:	tst	r6, #1
   31818:	beq	31854 <fputs@plt+0x2070c>
   3181c:	ldr	r3, [r4]
   31820:	ldr	r3, [r3, #24]
   31824:	tst	r3, #2048	; 0x800
   31828:	bne	31854 <fputs@plt+0x2070c>
   3182c:	ldrb	r3, [r4, #18]
   31830:	cmp	r3, #0
   31834:	bne	31854 <fputs@plt+0x2070c>
   31838:	ldr	r1, [pc, #56]	; 31878 <fputs@plt+0x20730>
   3183c:	ldr	r2, [r5]
   31840:	mov	r0, r4
   31844:	bl	2fdcc <fputs@plt+0x1ec84>
   31848:	mov	r2, #1
   3184c:	mov	r0, r2
   31850:	pop	{r4, r5, r6, pc}
   31854:	cmp	r2, #0
   31858:	movne	r2, #0
   3185c:	bne	3184c <fputs@plt+0x20704>
   31860:	ldr	r3, [r5, #12]
   31864:	cmp	r3, #0
   31868:	beq	3184c <fputs@plt+0x20704>
   3186c:	ldr	r1, [pc, #8]	; 3187c <fputs@plt+0x20734>
   31870:	ldr	r2, [r5]
   31874:	b	31840 <fputs@plt+0x206f8>
   31878:	strdeq	r6, [r7], -r5
   3187c:	andeq	r6, r7, r2, lsl fp
   31880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31884:	sub	sp, sp, #28
   31888:	mov	sl, r0
   3188c:	mov	fp, r1
   31890:	mov	r7, r2
   31894:	ldr	r9, [r2, #20]
   31898:	str	r3, [sp, #8]
   3189c:	ldr	r4, [r2, #40]	; 0x28
   318a0:	ldr	r5, [sp, #64]	; 0x40
   318a4:	cmp	r9, #1
   318a8:	bne	31924 <fputs@plt+0x207dc>
   318ac:	ldrsh	r3, [r1, #32]
   318b0:	cmp	r3, #0
   318b4:	blt	318d8 <fputs@plt+0x20790>
   318b8:	cmp	r4, #0
   318bc:	beq	319a4 <fputs@plt+0x2085c>
   318c0:	ldr	r2, [fp, #4]
   318c4:	mov	r1, r4
   318c8:	ldr	r0, [r2, r3, lsl #4]
   318cc:	bl	12f2c <fputs@plt+0x1de4>
   318d0:	cmp	r0, #0
   318d4:	beq	31950 <fputs@plt+0x20808>
   318d8:	mov	r5, #0
   318dc:	ldr	r6, [fp, #8]
   318e0:	add	r3, r7, #40	; 0x28
   318e4:	str	r3, [sp, #12]
   318e8:	cmp	r6, #0
   318ec:	bne	31958 <fputs@plt+0x20810>
   318f0:	ldrb	r3, [sl, #442]	; 0x1ba
   318f4:	cmp	r3, #0
   318f8:	bne	31914 <fputs@plt+0x207cc>
   318fc:	ldr	r2, [r7]
   31900:	mov	r0, sl
   31904:	ldr	r1, [pc, #372]	; 31a80 <fputs@plt+0x20938>
   31908:	ldr	r3, [r7, #8]
   3190c:	ldr	r2, [r2]
   31910:	bl	2fdcc <fputs@plt+0x1ec84>
   31914:	mov	r1, r5
   31918:	ldr	r0, [sl]
   3191c:	bl	1c334 <fputs@plt+0xb1ec>
   31920:	b	3194c <fputs@plt+0x20804>
   31924:	cmp	r5, #0
   31928:	beq	318dc <fputs@plt+0x20794>
   3192c:	lsl	r2, r9, #2
   31930:	mov	r3, #0
   31934:	ldr	r0, [r0]
   31938:	bl	1d400 <fputs@plt+0xc2b8>
   3193c:	cmp	r0, #0
   31940:	strne	r0, [r5]
   31944:	movne	r5, r0
   31948:	bne	318dc <fputs@plt+0x20794>
   3194c:	mov	r0, #1
   31950:	add	sp, sp, #28
   31954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31958:	ldrh	r3, [r6, #50]	; 0x32
   3195c:	cmp	r3, r9
   31960:	beq	3196c <fputs@plt+0x20824>
   31964:	ldr	r6, [r6, #20]
   31968:	b	318e8 <fputs@plt+0x207a0>
   3196c:	ldrb	r3, [r6, #54]	; 0x36
   31970:	cmp	r3, #0
   31974:	beq	31964 <fputs@plt+0x2081c>
   31978:	cmp	r4, #0
   3197c:	bne	31a78 <fputs@plt+0x20930>
   31980:	ldrb	r3, [r6, #55]	; 0x37
   31984:	and	r3, r3, #3
   31988:	cmp	r3, #2
   3198c:	bne	31964 <fputs@plt+0x2081c>
   31990:	cmp	r5, #0
   31994:	addne	r7, r7, #36	; 0x24
   31998:	bne	319b8 <fputs@plt+0x20870>
   3199c:	ldr	r3, [sp, #8]
   319a0:	str	r6, [r3]
   319a4:	mov	r0, #0
   319a8:	b	31950 <fputs@plt+0x20808>
   319ac:	ldr	r3, [r7, r4, lsl #3]
   319b0:	str	r3, [r5, r4, lsl #2]
   319b4:	add	r4, r4, #1
   319b8:	cmp	r4, r9
   319bc:	bne	319ac <fputs@plt+0x20864>
   319c0:	b	3199c <fputs@plt+0x20854>
   319c4:	ldr	r1, [r6, #4]
   319c8:	lsl	r2, r3, #1
   319cc:	ldrsh	r2, [r1, r2]
   319d0:	cmp	r2, #0
   319d4:	blt	31964 <fputs@plt+0x2081c>
   319d8:	ldr	r1, [fp, #4]
   319dc:	str	r2, [sp, #20]
   319e0:	ldr	r0, [r6, #32]
   319e4:	str	r1, [sp, #4]
   319e8:	add	r1, r1, r2, lsl #4
   319ec:	ldr	r2, [pc, #144]	; 31a84 <fputs@plt+0x2093c>
   319f0:	str	r3, [sp, #16]
   319f4:	ldr	r1, [r1, #8]
   319f8:	ldr	r0, [r0, r3, lsl #2]
   319fc:	cmp	r1, #0
   31a00:	moveq	r1, r2
   31a04:	bl	12f2c <fputs@plt+0x1de4>
   31a08:	subs	r8, r0, #0
   31a0c:	bne	31964 <fputs@plt+0x2081c>
   31a10:	ldr	r3, [sp, #4]
   31a14:	ldr	r2, [sp, #20]
   31a18:	ldr	r2, [r3, r2, lsl #4]
   31a1c:	ldr	r3, [sp, #16]
   31a20:	mov	r1, r2
   31a24:	str	r2, [sp, #4]
   31a28:	str	r3, [sp, #16]
   31a2c:	ldr	r3, [sp, #12]
   31a30:	ldr	r0, [r3, r8, lsl #3]
   31a34:	bl	12f2c <fputs@plt+0x1de4>
   31a38:	cmp	r0, #0
   31a3c:	ldr	r2, [sp, #4]
   31a40:	ldr	r3, [sp, #16]
   31a44:	bne	31a68 <fputs@plt+0x20920>
   31a48:	cmp	r5, #0
   31a4c:	addne	r8, r7, r8, lsl #3
   31a50:	ldrne	r2, [r8, #36]	; 0x24
   31a54:	strne	r2, [r5, r3, lsl #2]
   31a58:	add	r3, r3, #1
   31a5c:	cmp	r3, r9
   31a60:	bne	319c4 <fputs@plt+0x2087c>
   31a64:	b	3199c <fputs@plt+0x20854>
   31a68:	add	r8, r8, #1
   31a6c:	cmp	r9, r8
   31a70:	bne	31a20 <fputs@plt+0x208d8>
   31a74:	b	31964 <fputs@plt+0x2081c>
   31a78:	mov	r3, #0
   31a7c:	b	31a5c <fputs@plt+0x20914>
   31a80:	andeq	r6, r7, r8, lsr fp
   31a84:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   31a88:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   31a8c:	mov	ip, #1
   31a90:	mov	r7, r0
   31a94:	mov	r6, r1
   31a98:	mov	r5, #0
   31a9c:	ldr	r4, [r1, #16]
   31aa0:	cmp	r4, #0
   31aa4:	beq	31ae0 <fputs@plt+0x20998>
   31aa8:	mov	r2, #0
   31aac:	add	r1, r4, #36	; 0x24
   31ab0:	ldr	r0, [r4, #20]
   31ab4:	b	31ad0 <fputs@plt+0x20988>
   31ab8:	ldr	r3, [r1, r2, lsl #3]
   31abc:	add	r2, r2, #1
   31ac0:	cmp	r3, #31
   31ac4:	lslle	r3, ip, r3
   31ac8:	mvngt	r3, #0
   31acc:	orr	r5, r5, r3
   31ad0:	cmp	r2, r0
   31ad4:	blt	31ab8 <fputs@plt+0x20970>
   31ad8:	ldr	r4, [r4, #4]
   31adc:	b	31aa0 <fputs@plt+0x20958>
   31ae0:	mov	r0, r6
   31ae4:	bl	16044 <fputs@plt+0x4efc>
   31ae8:	mov	r8, r0
   31aec:	cmp	r8, #0
   31af0:	bne	31b00 <fputs@plt+0x209b8>
   31af4:	mov	r0, r5
   31af8:	add	sp, sp, #16
   31afc:	pop	{r4, r5, r6, r7, r8, pc}
   31b00:	mov	r2, r8
   31b04:	mov	r1, r6
   31b08:	str	r4, [sp]
   31b0c:	add	r3, sp, #12
   31b10:	mov	r0, r7
   31b14:	str	r4, [sp, #12]
   31b18:	bl	31880 <fputs@plt+0x20738>
   31b1c:	ldr	r1, [sp, #12]
   31b20:	cmp	r1, #0
   31b24:	ldrhne	r0, [r1, #50]	; 0x32
   31b28:	movne	r2, #0
   31b2c:	movne	ip, #1
   31b30:	bne	31b5c <fputs@plt+0x20a14>
   31b34:	ldr	r8, [r8, #12]
   31b38:	b	31aec <fputs@plt+0x209a4>
   31b3c:	ldr	lr, [r1, #4]
   31b40:	lsl	r3, r2, #1
   31b44:	add	r2, r2, #1
   31b48:	ldrsh	r3, [lr, r3]
   31b4c:	cmp	r3, #31
   31b50:	lslle	r3, ip, r3
   31b54:	mvngt	r3, #0
   31b58:	orr	r5, r5, r3
   31b5c:	cmp	r2, r0
   31b60:	blt	31b3c <fputs@plt+0x209f4>
   31b64:	b	31b34 <fputs@plt+0x209ec>
   31b68:	push	{r4, r5, r6, lr}
   31b6c:	mov	r5, r0
   31b70:	mov	r0, r1
   31b74:	mov	r4, r1
   31b78:	bl	16878 <fputs@plt+0x5730>
   31b7c:	cmp	r0, #6
   31b80:	ble	31bb4 <fputs@plt+0x20a6c>
   31b84:	mov	r2, #7
   31b88:	ldr	r1, [pc, #44]	; 31bbc <fputs@plt+0x20a74>
   31b8c:	mov	r0, r4
   31b90:	bl	23cf4 <fputs@plt+0x12bac>
   31b94:	cmp	r0, #0
   31b98:	bne	31bb4 <fputs@plt+0x20a6c>
   31b9c:	mov	r0, r5
   31ba0:	mov	r2, r4
   31ba4:	ldr	r1, [pc, #20]	; 31bc0 <fputs@plt+0x20a78>
   31ba8:	bl	2fdcc <fputs@plt+0x1ec84>
   31bac:	mov	r0, #1
   31bb0:	pop	{r4, r5, r6, pc}
   31bb4:	mov	r0, #0
   31bb8:	pop	{r4, r5, r6, pc}
   31bbc:	andeq	r6, r7, r2, asr #16
   31bc0:	andeq	r6, r7, r5, ror #22
   31bc4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31bc8:	subs	r5, r2, #0
   31bcc:	mov	r8, r0
   31bd0:	mov	r6, r1
   31bd4:	mov	r7, r3
   31bd8:	ldr	r4, [r0]
   31bdc:	bne	31cd0 <fputs@plt+0x20b88>
   31be0:	mov	r3, r5
   31be4:	mov	r2, r7
   31be8:	mov	r0, r4
   31bec:	bl	1dfa0 <fputs@plt+0xce58>
   31bf0:	subs	r5, r0, #0
   31bf4:	bne	31cd0 <fputs@plt+0x20b88>
   31bf8:	ldr	r3, [r4, #228]	; 0xe4
   31bfc:	cmp	r3, #0
   31c00:	bne	31ce4 <fputs@plt+0x20b9c>
   31c04:	ldr	r3, [r4, #232]	; 0xe8
   31c08:	cmp	r3, #0
   31c0c:	beq	31c5c <fputs@plt+0x20b14>
   31c10:	mov	r0, r4
   31c14:	bl	1df20 <fputs@plt+0xcdd8>
   31c18:	mov	r5, r0
   31c1c:	mov	r3, #0
   31c20:	mov	r2, #1
   31c24:	mov	r1, r7
   31c28:	bl	267a0 <fputs@plt+0x15658>
   31c2c:	mov	r1, #2
   31c30:	mov	r0, r5
   31c34:	bl	2a280 <fputs@plt+0x19138>
   31c38:	subs	r3, r0, #0
   31c3c:	beq	31c54 <fputs@plt+0x20b0c>
   31c40:	ldrb	r2, [r4, #66]	; 0x42
   31c44:	mov	r1, r4
   31c48:	ldr	r9, [r4, #232]	; 0xe8
   31c4c:	ldr	r0, [r4, #236]	; 0xec
   31c50:	blx	r9
   31c54:	mov	r0, r5
   31c58:	bl	1ce14 <fputs@plt+0xbccc>
   31c5c:	mov	r3, #0
   31c60:	mov	r2, r7
   31c64:	mov	r1, r6
   31c68:	mov	r0, r4
   31c6c:	bl	1dfa0 <fputs@plt+0xce58>
   31c70:	subs	r5, r0, #0
   31c74:	beq	31d2c <fputs@plt+0x20be4>
   31c78:	ldr	r6, [r5, #12]
   31c7c:	cmp	r6, #0
   31c80:	bne	31cdc <fputs@plt+0x20b94>
   31c84:	ldr	r9, [pc, #184]	; 31d44 <fputs@plt+0x20bfc>
   31c88:	ldr	sl, [r5]
   31c8c:	mov	r3, #0
   31c90:	mov	r2, sl
   31c94:	ldrb	r1, [r9], #1
   31c98:	mov	r0, r4
   31c9c:	bl	1dfa0 <fputs@plt+0xce58>
   31ca0:	ldr	r3, [r0, #12]
   31ca4:	cmp	r3, #0
   31ca8:	beq	31d20 <fputs@plt+0x20bd8>
   31cac:	mov	r3, r5
   31cb0:	add	r2, r0, #16
   31cb4:	ldr	r1, [r0], #4
   31cb8:	cmp	r0, r2
   31cbc:	str	r1, [r3], #4
   31cc0:	bne	31cb4 <fputs@plt+0x20b6c>
   31cc4:	mov	r3, #0
   31cc8:	str	r3, [r5, #16]
   31ccc:	b	31cdc <fputs@plt+0x20b94>
   31cd0:	ldr	r3, [r5, #12]
   31cd4:	cmp	r3, #0
   31cd8:	beq	31bf8 <fputs@plt+0x20ab0>
   31cdc:	mov	r0, r5
   31ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31ce4:	mov	r1, r7
   31ce8:	mov	r0, r4
   31cec:	bl	1e740 <fputs@plt+0xd5f8>
   31cf0:	subs	r5, r0, #0
   31cf4:	beq	31c5c <fputs@plt+0x20b14>
   31cf8:	mov	r1, r4
   31cfc:	mov	r3, r5
   31d00:	ldr	r9, [r4, #228]	; 0xe4
   31d04:	mov	r2, r6
   31d08:	ldr	r0, [r4, #236]	; 0xec
   31d0c:	blx	r9
   31d10:	mov	r1, r5
   31d14:	mov	r0, r4
   31d18:	bl	1c334 <fputs@plt+0xb1ec>
   31d1c:	b	31c04 <fputs@plt+0x20abc>
   31d20:	add	r6, r6, #1
   31d24:	cmp	r6, #3
   31d28:	bne	31c8c <fputs@plt+0x20b44>
   31d2c:	mov	r2, r7
   31d30:	ldr	r1, [pc, #16]	; 31d48 <fputs@plt+0x20c00>
   31d34:	mov	r0, r8
   31d38:	bl	2fdcc <fputs@plt+0x1ec84>
   31d3c:	mov	r5, #0
   31d40:	b	31cdc <fputs@plt+0x20b94>
   31d44:	andeq	r3, r7, r6, lsr #17
   31d48:	andeq	r6, r7, r1, lsl #23
   31d4c:	push	{r4, r5, r6, r7, r8, lr}
   31d50:	mov	r4, r0
   31d54:	mov	r2, r1
   31d58:	mov	r6, r1
   31d5c:	ldr	r0, [r0]
   31d60:	ldrb	r7, [r0, #149]	; 0x95
   31d64:	ldrb	r5, [r0, #66]	; 0x42
   31d68:	mov	r3, r7
   31d6c:	mov	r1, r5
   31d70:	bl	1dfa0 <fputs@plt+0xce58>
   31d74:	cmp	r7, #0
   31d78:	popne	{r4, r5, r6, r7, r8, pc}
   31d7c:	cmp	r0, #0
   31d80:	beq	31d90 <fputs@plt+0x20c48>
   31d84:	ldr	r3, [r0, #12]
   31d88:	cmp	r3, #0
   31d8c:	popne	{r4, r5, r6, r7, r8, pc}
   31d90:	mov	r3, r6
   31d94:	mov	r2, r0
   31d98:	mov	r1, r5
   31d9c:	mov	r0, r4
   31da0:	pop	{r4, r5, r6, r7, r8, lr}
   31da4:	b	31bc4 <fputs@plt+0x20a7c>
   31da8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31dac:	ldr	r5, [r0, #68]	; 0x44
   31db0:	ldrh	r8, [r1, #52]	; 0x34
   31db4:	cmp	r5, #0
   31db8:	beq	31dc8 <fputs@plt+0x20c80>
   31dbc:	mov	r4, #0
   31dc0:	mov	r0, r4
   31dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31dc8:	ldrb	r3, [r1, #55]	; 0x37
   31dcc:	mov	r6, r1
   31dd0:	mov	r7, r0
   31dd4:	ldr	r0, [r0]
   31dd8:	tst	r3, #8
   31ddc:	ldrhne	r1, [r1, #50]	; 0x32
   31de0:	moveq	r2, r5
   31de4:	moveq	r1, r8
   31de8:	subne	r2, r8, r1
   31dec:	bl	1f274 <fputs@plt+0xe12c>
   31df0:	cmp	r0, #0
   31df4:	mov	r4, r0
   31df8:	addne	r9, r0, #20
   31dfc:	ldrne	sl, [pc, #88]	; 31e5c <fputs@plt+0x20d14>
   31e00:	beq	31dbc <fputs@plt+0x20c74>
   31e04:	cmp	r5, r8
   31e08:	blt	31e24 <fputs@plt+0x20cdc>
   31e0c:	ldr	r3, [r7, #68]	; 0x44
   31e10:	cmp	r3, #0
   31e14:	beq	31dc0 <fputs@plt+0x20c78>
   31e18:	mov	r0, r4
   31e1c:	bl	1c5e4 <fputs@plt+0xb49c>
   31e20:	b	31dbc <fputs@plt+0x20c74>
   31e24:	ldr	r3, [r6, #32]
   31e28:	ldr	r1, [r3, r5, lsl #2]
   31e2c:	cmp	r1, sl
   31e30:	moveq	r0, #0
   31e34:	beq	31e40 <fputs@plt+0x20cf8>
   31e38:	mov	r0, r7
   31e3c:	bl	31d4c <fputs@plt+0x20c04>
   31e40:	ldr	r3, [r6, #28]
   31e44:	str	r0, [r9], #4
   31e48:	ldrb	r2, [r3, r5]
   31e4c:	ldr	r3, [r4, #16]
   31e50:	strb	r2, [r3, r5]
   31e54:	add	r5, r5, #1
   31e58:	b	31e04 <fputs@plt+0x20cbc>
   31e5c:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   31e60:	push	{r4, lr}
   31e64:	ldr	r4, [r0, #8]
   31e68:	bl	31da8 <fputs@plt+0x20c60>
   31e6c:	mov	r2, r0
   31e70:	mvn	r3, #5
   31e74:	mvn	r1, #0
   31e78:	mov	r0, r4
   31e7c:	pop	{r4, lr}
   31e80:	b	23500 <fputs@plt+0x123b8>
   31e84:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   31e88:	mov	r4, r3
   31e8c:	mov	r6, r2
   31e90:	mov	r7, r0
   31e94:	mov	r9, r1
   31e98:	ldr	r5, [sp, #40]	; 0x28
   31e9c:	bl	271cc <fputs@plt+0x16084>
   31ea0:	ldr	r3, [r4]
   31ea4:	mov	r8, r0
   31ea8:	mov	r1, r6
   31eac:	mov	r0, r7
   31eb0:	cmp	r5, #55	; 0x37
   31eb4:	str	r3, [sp]
   31eb8:	movne	r3, #0
   31ebc:	moveq	r3, #1
   31ec0:	ldr	r2, [r4, #28]
   31ec4:	bl	26f74 <fputs@plt+0x15e2c>
   31ec8:	ldrb	r3, [r4, #42]	; 0x2a
   31ecc:	tst	r3, #32
   31ed0:	bne	31efc <fputs@plt+0x20db4>
   31ed4:	ldrsh	r3, [r4, #34]	; 0x22
   31ed8:	mov	r2, r9
   31edc:	mov	r1, r5
   31ee0:	str	r6, [sp]
   31ee4:	mov	r0, r8
   31ee8:	str	r3, [sp, #4]
   31eec:	ldr	r3, [r4, #28]
   31ef0:	bl	27224 <fputs@plt+0x160dc>
   31ef4:	add	sp, sp, #12
   31ef8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   31efc:	ldr	r0, [r4, #8]
   31f00:	bl	1a178 <fputs@plt+0x9030>
   31f04:	mov	r4, r0
   31f08:	str	r6, [sp]
   31f0c:	mov	r1, r5
   31f10:	ldr	r3, [r4, #44]	; 0x2c
   31f14:	mov	r2, r9
   31f18:	mov	r0, r8
   31f1c:	bl	2713c <fputs@plt+0x15ff4>
   31f20:	mov	r1, r4
   31f24:	mov	r0, r7
   31f28:	add	sp, sp, #12
   31f2c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   31f30:	b	31e60 <fputs@plt+0x20d18>
   31f34:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31f38:	mov	r5, r0
   31f3c:	mov	sl, #55	; 0x37
   31f40:	ldr	fp, [pc, #164]	; 31fec <fputs@plt+0x20ea4>
   31f44:	ldr	r9, [r0]
   31f48:	ldr	r8, [r0, #8]
   31f4c:	ldr	r4, [r0, #412]	; 0x19c
   31f50:	cmp	r4, #0
   31f54:	bne	31f60 <fputs@plt+0x20e18>
   31f58:	add	sp, sp, #12
   31f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31f60:	ldr	r3, [r4, #8]
   31f64:	mov	r0, r5
   31f68:	ldr	r2, [r9, #16]
   31f6c:	ldr	r6, [r4, #12]
   31f70:	add	r2, r2, r3, lsl #4
   31f74:	bl	155c0 <fputs@plt+0x4478>
   31f78:	ldr	r3, [r2, #12]
   31f7c:	mov	r1, #0
   31f80:	mov	r7, r0
   31f84:	mov	r0, r5
   31f88:	str	sl, [sp]
   31f8c:	ldr	r2, [r4, #8]
   31f90:	ldr	r3, [r3, #72]	; 0x48
   31f94:	bl	31e84 <fputs@plt+0x20d3c>
   31f98:	mov	r2, fp
   31f9c:	mov	r1, #5
   31fa0:	mov	r0, r8
   31fa4:	bl	28284 <fputs@plt+0x1713c>
   31fa8:	cmp	r0, #0
   31fac:	beq	31f58 <fputs@plt+0x20e10>
   31fb0:	add	r3, r6, #1
   31fb4:	sub	r6, r6, #1
   31fb8:	mov	r1, r7
   31fbc:	str	r3, [r0, #4]
   31fc0:	str	r3, [r0, #28]
   31fc4:	str	r6, [r0, #44]	; 0x2c
   31fc8:	str	r3, [r0, #72]	; 0x48
   31fcc:	mov	r3, #8
   31fd0:	str	r7, [r0, #52]	; 0x34
   31fd4:	strb	r3, [r0, #63]	; 0x3f
   31fd8:	str	r7, [r0, #68]	; 0x44
   31fdc:	mov	r0, r5
   31fe0:	bl	1a120 <fputs@plt+0x8fd8>
   31fe4:	ldr	r4, [r4]
   31fe8:	b	31f50 <fputs@plt+0x20e08>
   31fec:	andeq	r3, r7, r9, lsr #17
   31ff0:	ldr	r3, [r0, #412]	; 0x19c
   31ff4:	cmp	r3, #0
   31ff8:	bxeq	lr
   31ffc:	b	31f34 <fputs@plt+0x20dec>
   32000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32004:	sub	sp, sp, #20
   32008:	ldrb	ip, [r1, #42]	; 0x2a
   3200c:	ldr	r7, [sp, #56]	; 0x38
   32010:	ldr	r8, [sp, #68]	; 0x44
   32014:	tst	ip, #16
   32018:	movne	r0, #0
   3201c:	bne	320cc <fputs@plt+0x20f84>
   32020:	mov	r4, r0
   32024:	mov	r5, r1
   32028:	ldr	r0, [r0]
   3202c:	mov	r9, r2
   32030:	str	r3, [sp, #12]
   32034:	ldr	r1, [r1, #64]	; 0x40
   32038:	bl	1a260 <fputs@plt+0x9118>
   3203c:	mov	fp, r0
   32040:	mov	r0, r4
   32044:	bl	271cc <fputs@plt+0x16084>
   32048:	ldr	r3, [sp, #64]	; 0x40
   3204c:	cmp	r7, #0
   32050:	str	r0, [sp, #8]
   32054:	ldrlt	r7, [r4, #72]	; 0x48
   32058:	cmp	r3, #0
   3205c:	strne	r7, [r3]
   32060:	add	r6, r7, #1
   32064:	ldrb	r3, [r5, #42]	; 0x2a
   32068:	tst	r3, #32
   3206c:	bne	320d4 <fputs@plt+0x20f8c>
   32070:	ldr	r3, [sp, #60]	; 0x3c
   32074:	cmp	r3, #0
   32078:	beq	32088 <fputs@plt+0x20f40>
   3207c:	ldrb	r3, [r3]
   32080:	cmp	r3, #0
   32084:	beq	320d4 <fputs@plt+0x20f8c>
   32088:	mov	r3, r5
   3208c:	mov	r2, fp
   32090:	str	r9, [sp]
   32094:	mov	r1, r7
   32098:	mov	r0, r4
   3209c:	bl	31e84 <fputs@plt+0x20d3c>
   320a0:	cmp	r8, #0
   320a4:	strne	r6, [r8]
   320a8:	mov	r8, #1
   320ac:	ldr	r6, [r5, #8]
   320b0:	cmp	r6, #0
   320b4:	sub	r0, r8, #1
   320b8:	add	sl, r7, r8
   320bc:	bne	320fc <fputs@plt+0x20fb4>
   320c0:	ldr	r3, [r4, #72]	; 0x48
   320c4:	cmp	r3, sl
   320c8:	strlt	sl, [r4, #72]	; 0x48
   320cc:	add	sp, sp, #20
   320d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   320d4:	ldr	r3, [r5]
   320d8:	cmp	r9, #55	; 0x37
   320dc:	mov	r1, fp
   320e0:	mov	r0, r4
   320e4:	str	r3, [sp]
   320e8:	movne	r3, #0
   320ec:	moveq	r3, #1
   320f0:	ldr	r2, [r5, #28]
   320f4:	bl	26f74 <fputs@plt+0x15e2c>
   320f8:	b	320a0 <fputs@plt+0x20f58>
   320fc:	ldr	r3, [sp, #60]	; 0x3c
   32100:	cmp	r3, #0
   32104:	beq	32114 <fputs@plt+0x20fcc>
   32108:	ldrb	r3, [r3, r8]
   3210c:	cmp	r3, #0
   32110:	beq	32138 <fputs@plt+0x20ff0>
   32114:	mov	r1, r9
   32118:	mov	r2, sl
   3211c:	str	fp, [sp]
   32120:	ldr	r0, [sp, #8]
   32124:	ldr	r3, [r6, #44]	; 0x2c
   32128:	bl	2713c <fputs@plt+0x15ff4>
   3212c:	mov	r1, r6
   32130:	mov	r0, r4
   32134:	bl	31e60 <fputs@plt+0x20d18>
   32138:	ldrb	r3, [r6, #55]	; 0x37
   3213c:	and	r3, r3, #3
   32140:	cmp	r3, #2
   32144:	bne	3216c <fputs@plt+0x21024>
   32148:	ldrb	r3, [r5, #42]	; 0x2a
   3214c:	tst	r3, #32
   32150:	beq	3216c <fputs@plt+0x21024>
   32154:	ldr	r3, [sp, #64]	; 0x40
   32158:	cmp	r3, #0
   3215c:	strne	sl, [r3]
   32160:	add	r8, r8, #1
   32164:	ldr	r6, [r6, #20]
   32168:	b	320b0 <fputs@plt+0x20f68>
   3216c:	ldrd	r0, [sp, #8]
   32170:	bl	19404 <fputs@plt+0x82bc>
   32174:	b	32160 <fputs@plt+0x21018>
   32178:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3217c:	sub	sp, sp, #60	; 0x3c
   32180:	mov	r9, r3
   32184:	mov	r5, r0
   32188:	str	r1, [sp, #52]	; 0x34
   3218c:	ldr	r3, [sp, #100]	; 0x64
   32190:	ldr	r8, [sp, #96]	; 0x60
   32194:	ldr	r7, [sp, #112]	; 0x70
   32198:	strd	r2, [sp, #28]
   3219c:	ldr	r3, [sp, #104]	; 0x68
   321a0:	str	r3, [sp, #20]
   321a4:	ldr	r3, [sp, #108]	; 0x6c
   321a8:	str	r3, [sp, #36]	; 0x24
   321ac:	bl	271cc <fputs@plt+0x16084>
   321b0:	ldr	r3, [r5, #72]	; 0x48
   321b4:	mov	r4, r0
   321b8:	ldr	r0, [r0, #24]
   321bc:	sub	r3, r3, #1
   321c0:	str	r3, [sp, #24]
   321c4:	bl	2703c <fputs@plt+0x15ef4>
   321c8:	ldr	r3, [sp, #36]	; 0x24
   321cc:	mov	fp, r0
   321d0:	cmn	r3, #1
   321d4:	bne	321ec <fputs@plt+0x210a4>
   321d8:	mov	r3, r0
   321dc:	ldrb	r2, [r8, #24]
   321e0:	mov	r1, #136	; 0x88
   321e4:	mov	r0, r4
   321e8:	bl	276a4 <fputs@plt+0x1655c>
   321ec:	mov	sl, #0
   321f0:	ldr	r6, [r8, #20]
   321f4:	cmp	r6, sl
   321f8:	bgt	32388 <fputs@plt+0x21240>
   321fc:	cmp	r7, #0
   32200:	bne	32314 <fputs@plt+0x211cc>
   32204:	ldr	r3, [sp, #36]	; 0x24
   32208:	cmp	r9, #0
   3220c:	sub	r3, r3, #1
   32210:	clz	r3, r3
   32214:	lsr	r3, r3, #5
   32218:	str	r3, [sp, #48]	; 0x30
   3221c:	bne	323b4 <fputs@plt+0x2126c>
   32220:	mov	r0, r5
   32224:	bl	155c0 <fputs@plt+0x4478>
   32228:	ldr	r1, [sp, #20]
   3222c:	mov	r6, r0
   32230:	mov	r0, r4
   32234:	ldr	r3, [sp, #32]
   32238:	ldr	r2, [r3]
   3223c:	mov	r3, r6
   32240:	add	r2, r2, #1
   32244:	add	r2, r2, r1
   32248:	mov	r1, #31
   3224c:	bl	276a4 <fputs@plt+0x1655c>
   32250:	mov	r3, r9
   32254:	mov	r2, r6
   32258:	mov	r1, #38	; 0x26
   3225c:	mov	r0, r4
   32260:	bl	276a4 <fputs@plt+0x1655c>
   32264:	ldr	r3, [r8]
   32268:	mov	r7, r0
   3226c:	ldr	r1, [sp, #28]
   32270:	ldr	r2, [sp, #48]	; 0x30
   32274:	cmp	r3, r1
   32278:	movne	r2, #0
   3227c:	andeq	r2, r2, #1
   32280:	cmp	r2, #0
   32284:	beq	322ac <fputs@plt+0x21164>
   32288:	mov	r1, #79	; 0x4f
   3228c:	mov	r3, fp
   32290:	str	r6, [sp]
   32294:	mov	r0, r4
   32298:	ldr	r2, [sp, #20]
   3229c:	bl	2713c <fputs@plt+0x15ff4>
   322a0:	mov	r1, #144	; 0x90
   322a4:	mov	r0, r4
   322a8:	bl	19404 <fputs@plt+0x82bc>
   322ac:	mov	r3, #54	; 0x36
   322b0:	mov	r0, r5
   322b4:	ldr	r1, [sp, #24]
   322b8:	str	r3, [sp]
   322bc:	ldr	r3, [sp, #28]
   322c0:	ldr	r2, [sp, #52]	; 0x34
   322c4:	bl	31e84 <fputs@plt+0x20d3c>
   322c8:	mov	r3, #0
   322cc:	mov	r1, #70	; 0x46
   322d0:	str	r6, [sp]
   322d4:	mov	r0, r4
   322d8:	ldr	r2, [sp, #24]
   322dc:	bl	2713c <fputs@plt+0x15ff4>
   322e0:	mov	r1, fp
   322e4:	mov	r0, r4
   322e8:	bl	2785c <fputs@plt+0x16714>
   322ec:	ldr	r1, [r4, #32]
   322f0:	mov	r0, r4
   322f4:	sub	r1, r1, #2
   322f8:	bl	1c254 <fputs@plt+0xb10c>
   322fc:	mov	r1, r7
   32300:	mov	r0, r4
   32304:	bl	1c254 <fputs@plt+0xb10c>
   32308:	mov	r1, r6
   3230c:	mov	r0, r5
   32310:	bl	1a120 <fputs@plt+0x8fd8>
   32314:	ldrb	r3, [r8, #24]
   32318:	cmp	r3, #0
   3231c:	bne	32558 <fputs@plt+0x21410>
   32320:	ldr	r3, [r5]
   32324:	ldr	r3, [r3, #24]
   32328:	tst	r3, #16777216	; 0x1000000
   3232c:	bne	32544 <fputs@plt+0x213fc>
   32330:	ldr	r3, [r5, #416]	; 0x1a0
   32334:	cmp	r3, #0
   32338:	bne	32544 <fputs@plt+0x213fc>
   3233c:	ldrb	r3, [r5, #20]
   32340:	cmp	r3, #0
   32344:	bne	32544 <fputs@plt+0x213fc>
   32348:	mov	r2, #4
   3234c:	movw	r1, #787	; 0x313
   32350:	mov	r0, r5
   32354:	str	r2, [sp, #4]
   32358:	mvn	r2, #1
   3235c:	str	r2, [sp]
   32360:	mov	r2, #2
   32364:	bl	272b8 <fputs@plt+0x16170>
   32368:	mov	r1, fp
   3236c:	mov	r0, r4
   32370:	bl	15144 <fputs@plt+0x3ffc>
   32374:	ldr	r2, [sp, #24]
   32378:	mov	r1, #61	; 0x3d
   3237c:	add	sp, sp, #60	; 0x3c
   32380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32384:	b	27640 <fputs@plt+0x164f8>
   32388:	ldr	r3, [sp, #32]
   3238c:	mov	r1, #76	; 0x4c
   32390:	mov	r0, r4
   32394:	ldr	r2, [r3, sl, lsl #2]
   32398:	add	sl, sl, #1
   3239c:	ldr	r3, [sp, #20]
   323a0:	add	r2, r3, r2
   323a4:	mov	r3, fp
   323a8:	add	r2, r2, #1
   323ac:	bl	276a4 <fputs@plt+0x1655c>
   323b0:	b	321f0 <fputs@plt+0x210a8>
   323b4:	mov	r1, r6
   323b8:	mov	r0, r5
   323bc:	bl	155f0 <fputs@plt+0x44a8>
   323c0:	str	r0, [sp, #40]	; 0x28
   323c4:	mov	r0, r5
   323c8:	mov	sl, r7
   323cc:	bl	155c0 <fputs@plt+0x4478>
   323d0:	mov	r1, #54	; 0x36
   323d4:	str	r0, [sp, #44]	; 0x2c
   323d8:	mov	r0, r4
   323dc:	ldr	r3, [sp, #52]	; 0x34
   323e0:	ldr	r2, [sp, #24]
   323e4:	str	r3, [sp]
   323e8:	ldr	r3, [r9, #44]	; 0x2c
   323ec:	bl	2713c <fputs@plt+0x15ff4>
   323f0:	mov	r1, r9
   323f4:	mov	r0, r5
   323f8:	bl	31e60 <fputs@plt+0x20d18>
   323fc:	cmp	r6, sl
   32400:	bgt	3249c <fputs@plt+0x21354>
   32404:	ldr	r3, [r8]
   32408:	ldr	r1, [sp, #28]
   3240c:	ldr	r2, [sp, #48]	; 0x30
   32410:	cmp	r3, r1
   32414:	movne	r2, #0
   32418:	andeq	r2, r2, #1
   3241c:	cmp	r2, #0
   32420:	ldrne	sl, [r4, #32]
   32424:	addne	sl, r6, sl
   32428:	addne	sl, sl, #1
   3242c:	bne	3252c <fputs@plt+0x213e4>
   32430:	mov	r1, r9
   32434:	ldr	r0, [r5]
   32438:	bl	1ea8c <fputs@plt+0xd944>
   3243c:	ldrd	r2, [sp, #40]	; 0x28
   32440:	mov	r1, #49	; 0x31
   32444:	str	r3, [sp]
   32448:	mov	r3, r6
   3244c:	stmib	sp, {r0, r6}
   32450:	mov	r0, r4
   32454:	bl	2725c <fputs@plt+0x16114>
   32458:	mov	r3, #0
   3245c:	mov	r1, #69	; 0x45
   32460:	ldr	r2, [sp, #24]
   32464:	mov	r0, r4
   32468:	str	r3, [sp, #4]
   3246c:	ldr	r3, [sp, #44]	; 0x2c
   32470:	str	r3, [sp]
   32474:	mov	r3, fp
   32478:	bl	27224 <fputs@plt+0x160dc>
   3247c:	mov	r0, r5
   32480:	ldr	r1, [sp, #44]	; 0x2c
   32484:	bl	1a120 <fputs@plt+0x8fd8>
   32488:	mov	r2, r6
   3248c:	mov	r0, r5
   32490:	ldr	r1, [sp, #40]	; 0x28
   32494:	bl	1d100 <fputs@plt+0xbfb8>
   32498:	b	32314 <fputs@plt+0x211cc>
   3249c:	ldr	r1, [sp, #20]
   324a0:	mov	r0, r4
   324a4:	ldr	r3, [sp, #32]
   324a8:	ldr	r2, [r3, sl, lsl #2]
   324ac:	ldr	r3, [sp, #40]	; 0x28
   324b0:	add	r2, r2, #1
   324b4:	add	r2, r2, r1
   324b8:	mov	r1, #30
   324bc:	add	r3, r3, sl
   324c0:	add	sl, sl, #1
   324c4:	bl	276a4 <fputs@plt+0x1655c>
   324c8:	b	323fc <fputs@plt+0x212b4>
   324cc:	ldr	r3, [sp, #32]
   324d0:	mov	r0, r4
   324d4:	ldr	r1, [r9, #4]
   324d8:	ldr	r2, [r3, r7, lsl #2]
   324dc:	ldr	r3, [sp, #20]
   324e0:	add	r2, r2, #1
   324e4:	add	r2, r2, r3
   324e8:	lsl	r3, r7, #1
   324ec:	add	r7, r7, #1
   324f0:	ldrsh	r3, [r1, r3]
   324f4:	ldr	r1, [sp, #28]
   324f8:	ldrsh	r1, [r1, #32]
   324fc:	cmp	r1, r3
   32500:	ldrne	r1, [sp, #20]
   32504:	addne	r3, r3, #1
   32508:	ldreq	r3, [sp, #20]
   3250c:	addne	r3, r3, r1
   32510:	mov	r1, #78	; 0x4e
   32514:	str	r3, [sp]
   32518:	mov	r3, sl
   3251c:	bl	2713c <fputs@plt+0x15ff4>
   32520:	mov	r1, #16
   32524:	mov	r0, r4
   32528:	bl	19404 <fputs@plt+0x82bc>
   3252c:	cmp	r6, r7
   32530:	bgt	324cc <fputs@plt+0x21384>
   32534:	mov	r1, fp
   32538:	mov	r0, r4
   3253c:	bl	2785c <fputs@plt+0x16714>
   32540:	b	32430 <fputs@plt+0x212e8>
   32544:	ldr	r3, [sp, #36]	; 0x24
   32548:	cmp	r3, #1
   3254c:	bne	32558 <fputs@plt+0x21410>
   32550:	mov	r0, r5
   32554:	bl	15bc4 <fputs@plt+0x4a7c>
   32558:	ldrb	r2, [r8, #24]
   3255c:	mov	r1, #135	; 0x87
   32560:	mov	r0, r4
   32564:	ldr	r3, [sp, #36]	; 0x24
   32568:	bl	276a4 <fputs@plt+0x1655c>
   3256c:	b	32368 <fputs@plt+0x21220>
   32570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32574:	sub	sp, sp, #100	; 0x64
   32578:	clz	r5, r1
   3257c:	mov	r6, r0
   32580:	mov	r7, r1
   32584:	lsr	r5, r5, #5
   32588:	str	r3, [sp, #32]
   3258c:	ldr	fp, [sp, #136]	; 0x88
   32590:	str	r2, [sp, #80]	; 0x50
   32594:	ldr	r3, [sp, #140]	; 0x8c
   32598:	add	r2, fp, #7
   3259c:	str	r3, [sp, #36]	; 0x24
   325a0:	ldr	r3, [r0]
   325a4:	str	r3, [sp, #24]
   325a8:	add	r3, fp, #7
   325ac:	str	r3, [sp, #76]	; 0x4c
   325b0:	ldr	r3, [r0, #76]	; 0x4c
   325b4:	cmp	r3, r2
   325b8:	strge	r3, [r0, #76]	; 0x4c
   325bc:	strlt	r2, [r0, #76]	; 0x4c
   325c0:	bl	271cc <fputs@plt+0x16084>
   325c4:	cmp	r0, #0
   325c8:	moveq	r5, #1
   325cc:	cmp	r5, #0
   325d0:	bne	32b80 <fputs@plt+0x21a38>
   325d4:	ldr	r3, [r7, #28]
   325d8:	cmp	r3, #0
   325dc:	beq	32b80 <fputs@plt+0x21a38>
   325e0:	mov	r4, r0
   325e4:	mov	r2, r5
   325e8:	ldr	r0, [pc, #1432]	; 32b88 <fputs@plt+0x21a40>
   325ec:	ldr	r1, [r7]
   325f0:	bl	24940 <fputs@plt+0x137f8>
   325f4:	cmp	r0, #0
   325f8:	beq	32b80 <fputs@plt+0x21a38>
   325fc:	ldr	r0, [sp, #24]
   32600:	ldr	r1, [r7, #64]	; 0x40
   32604:	bl	1a260 <fputs@plt+0x9118>
   32608:	ldr	r3, [sp, #24]
   3260c:	mov	r1, #28
   32610:	str	r0, [sp, #28]
   32614:	ldr	r2, [r7]
   32618:	ldr	r3, [r3, #16]
   3261c:	ldr	r3, [r3, r0, lsl #4]
   32620:	mov	r0, r6
   32624:	str	r3, [sp]
   32628:	mov	r3, r5
   3262c:	bl	2fe88 <fputs@plt+0x1ed40>
   32630:	subs	r3, r0, #0
   32634:	bne	32b80 <fputs@plt+0x21a38>
   32638:	add	r2, fp, #1
   3263c:	mov	r0, r6
   32640:	ldr	r1, [sp, #28]
   32644:	add	sl, fp, #3
   32648:	str	r2, [sp, #48]	; 0x30
   3264c:	add	r2, fp, #2
   32650:	str	r2, [sp, #16]
   32654:	add	r2, fp, #4
   32658:	str	r2, [sp, #68]	; 0x44
   3265c:	add	r2, fp, #5
   32660:	str	r2, [sp, #72]	; 0x48
   32664:	add	r2, fp, #6
   32668:	str	r2, [sp, #52]	; 0x34
   3266c:	ldr	r2, [r7]
   32670:	str	r2, [sp]
   32674:	ldr	r2, [r7, #28]
   32678:	bl	26f74 <fputs@plt+0x15e2c>
   3267c:	ldr	r3, [sp, #36]	; 0x24
   32680:	mov	r0, r6
   32684:	ldr	r2, [r6, #72]	; 0x48
   32688:	ldr	r1, [sp, #36]	; 0x24
   3268c:	add	r3, r3, #1
   32690:	str	r3, [sp, #20]
   32694:	ldr	r3, [sp, #36]	; 0x24
   32698:	add	r3, r3, #2
   3269c:	cmp	r2, r3
   326a0:	strge	r2, [r6, #72]	; 0x48
   326a4:	strlt	r3, [r6, #72]	; 0x48
   326a8:	mov	r3, #54	; 0x36
   326ac:	ldr	r2, [sp, #28]
   326b0:	str	r3, [sp]
   326b4:	mov	r3, r7
   326b8:	bl	31e84 <fputs@plt+0x20d3c>
   326bc:	add	r1, fp, #4
   326c0:	mov	r0, r4
   326c4:	ldr	r2, [r7]
   326c8:	bl	27290 <fputs@plt+0x16148>
   326cc:	mov	r3, #1
   326d0:	ldr	r5, [r7, #8]
   326d4:	str	r3, [sp, #40]	; 0x28
   326d8:	ldr	r3, [pc, #1196]	; 32b8c <fputs@plt+0x21a44>
   326dc:	add	r3, r3, #56	; 0x38
   326e0:	str	r3, [sp, #92]	; 0x5c
   326e4:	cmp	r5, #0
   326e8:	ldr	r3, [sp, #80]	; 0x50
   326ec:	bne	327b0 <fputs@plt+0x21668>
   326f0:	ldr	r2, [sp, #40]	; 0x28
   326f4:	cmp	r3, #0
   326f8:	movne	r3, #0
   326fc:	andeq	r3, r2, #1
   32700:	cmp	r3, #0
   32704:	beq	32b80 <fputs@plt+0x21a38>
   32708:	mov	r1, #50	; 0x32
   3270c:	mov	r0, r4
   32710:	ldr	r2, [sp, #36]	; 0x24
   32714:	ldr	r3, [sp, #52]	; 0x34
   32718:	bl	276a4 <fputs@plt+0x1655c>
   3271c:	mov	r1, #46	; 0x2e
   32720:	mov	r0, r4
   32724:	ldr	r2, [sp, #52]	; 0x34
   32728:	bl	27640 <fputs@plt+0x164f8>
   3272c:	mov	r6, r0
   32730:	mov	r2, r5
   32734:	ldr	r3, [sp, #72]	; 0x48
   32738:	mov	r1, #25
   3273c:	mov	r0, r4
   32740:	bl	276a4 <fputs@plt+0x1655c>
   32744:	ldr	r3, [pc, #1092]	; 32b90 <fputs@plt+0x21a48>
   32748:	mov	r1, #49	; 0x31
   3274c:	mov	r0, r4
   32750:	str	sl, [sp]
   32754:	ldr	r2, [sp, #68]	; 0x44
   32758:	stmib	sp, {r3, r5}
   3275c:	mov	r3, #3
   32760:	bl	2725c <fputs@plt+0x16114>
   32764:	mov	r3, fp
   32768:	mov	r1, #74	; 0x4a
   3276c:	ldr	r2, [sp, #32]
   32770:	mov	r0, r4
   32774:	bl	276a4 <fputs@plt+0x1655c>
   32778:	ldr	r2, [sp, #32]
   3277c:	mov	r3, sl
   32780:	mov	r1, #75	; 0x4b
   32784:	mov	r0, r4
   32788:	str	fp, [sp]
   3278c:	bl	2713c <fputs@plt+0x15ff4>
   32790:	mov	r0, r4
   32794:	mov	r1, #8
   32798:	bl	19404 <fputs@plt+0x82bc>
   3279c:	mov	r1, r6
   327a0:	mov	r0, r4
   327a4:	add	sp, sp, #100	; 0x64
   327a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   327ac:	b	1c254 <fputs@plt+0xb10c>
   327b0:	cmp	r3, #0
   327b4:	cmpne	r5, r3
   327b8:	bne	32b68 <fputs@plt+0x21a20>
   327bc:	ldr	r3, [r5, #36]	; 0x24
   327c0:	ldrb	r2, [r7, #42]	; 0x2a
   327c4:	cmp	r3, #0
   327c8:	ldr	r3, [sp, #40]	; 0x28
   327cc:	moveq	r3, #0
   327d0:	tst	r2, #32
   327d4:	str	r3, [sp, #40]	; 0x28
   327d8:	ldrb	r3, [r5, #55]	; 0x37
   327dc:	beq	327f4 <fputs@plt+0x216ac>
   327e0:	and	r2, r3, #3
   327e4:	cmp	r2, #2
   327e8:	ldrheq	r9, [r5, #50]	; 0x32
   327ec:	ldreq	r2, [r7]
   327f0:	beq	3280c <fputs@plt+0x216c4>
   327f4:	tst	r3, #8
   327f8:	ldrhne	r8, [r5, #50]	; 0x32
   327fc:	ldrh	r9, [r5, #52]	; 0x34
   32800:	ldr	r2, [r5]
   32804:	subne	r8, r8, #1
   32808:	bne	32810 <fputs@plt+0x216c8>
   3280c:	sub	r8, r9, #1
   32810:	mov	r0, r4
   32814:	ldr	r1, [sp, #72]	; 0x48
   32818:	bl	27290 <fputs@plt+0x16148>
   3281c:	ldr	r3, [sp, #76]	; 0x4c
   32820:	mov	r1, #54	; 0x36
   32824:	mov	r0, r4
   32828:	ldr	r2, [r6, #76]	; 0x4c
   3282c:	add	r3, r8, r3
   32830:	cmp	r2, r3
   32834:	strge	r2, [r6, #76]	; 0x4c
   32838:	strlt	r3, [r6, #76]	; 0x4c
   3283c:	ldr	r2, [sp, #20]
   32840:	ldr	r3, [sp, #28]
   32844:	str	r3, [sp]
   32848:	ldr	r3, [r5, #44]	; 0x2c
   3284c:	bl	2713c <fputs@plt+0x15ff4>
   32850:	mov	r1, r5
   32854:	mov	r0, r6
   32858:	bl	31e60 <fputs@plt+0x20d18>
   3285c:	mov	r2, r9
   32860:	mov	r1, #22
   32864:	ldr	r3, [sp, #16]
   32868:	mov	r0, r4
   3286c:	bl	276a4 <fputs@plt+0x1655c>
   32870:	mov	r3, sl
   32874:	ldrh	r2, [r5, #50]	; 0x32
   32878:	mov	r1, #22
   3287c:	mov	r0, r4
   32880:	bl	276a4 <fputs@plt+0x1655c>
   32884:	mvn	r3, #4
   32888:	mov	r2, #0
   3288c:	mov	r1, #35	; 0x23
   32890:	mov	r0, r4
   32894:	str	r3, [sp, #8]
   32898:	ldr	r3, [pc, #748]	; 32b8c <fputs@plt+0x21a44>
   3289c:	str	r3, [sp, #4]
   328a0:	ldr	r3, [sp, #48]	; 0x30
   328a4:	str	r3, [sp]
   328a8:	ldr	r3, [sp, #16]
   328ac:	bl	2725c <fputs@plt+0x16114>
   328b0:	mov	r1, #2
   328b4:	mov	r0, r4
   328b8:	bl	19404 <fputs@plt+0x82bc>
   328bc:	mov	r1, #108	; 0x6c
   328c0:	mov	r0, r4
   328c4:	ldr	r2, [sp, #20]
   328c8:	bl	27640 <fputs@plt+0x164f8>
   328cc:	mov	r2, #0
   328d0:	mov	r1, #22
   328d4:	str	r0, [sp, #84]	; 0x54
   328d8:	mov	r0, r4
   328dc:	ldr	r3, [sp, #16]
   328e0:	bl	276a4 <fputs@plt+0x1655c>
   328e4:	cmp	r8, #0
   328e8:	ldrle	r3, [r4, #32]
   328ec:	strle	r3, [sp, #44]	; 0x2c
   328f0:	ble	32a88 <fputs@plt+0x21940>
   328f4:	ldr	r0, [r4, #24]
   328f8:	bl	2703c <fputs@plt+0x15ef4>
   328fc:	mov	r3, #0
   32900:	lsl	r2, r8, #2
   32904:	str	r0, [sp, #56]	; 0x38
   32908:	ldr	r0, [sp, #24]
   3290c:	bl	1d400 <fputs@plt+0xc2b8>
   32910:	subs	r3, r0, #0
   32914:	str	r3, [sp, #60]	; 0x3c
   32918:	beq	32b68 <fputs@plt+0x21a20>
   3291c:	mov	r1, #13
   32920:	mov	r0, r4
   32924:	bl	271b0 <fputs@plt+0x16068>
   32928:	ldr	r3, [r4, #32]
   3292c:	cmp	r8, #1
   32930:	str	r3, [sp, #44]	; 0x2c
   32934:	bne	32964 <fputs@plt+0x2181c>
   32938:	ldrh	r3, [r5, #50]	; 0x32
   3293c:	cmp	r3, #1
   32940:	bne	32964 <fputs@plt+0x2181c>
   32944:	ldrb	r3, [r5, #54]	; 0x36
   32948:	cmp	r3, #0
   3294c:	beq	32964 <fputs@plt+0x2181c>
   32950:	mov	r1, #77	; 0x4d
   32954:	mov	r0, r4
   32958:	ldr	r3, [sp, #56]	; 0x38
   3295c:	ldr	r2, [sp, #76]	; 0x4c
   32960:	bl	276a4 <fputs@plt+0x1655c>
   32964:	add	r3, fp, #7
   32968:	mov	r9, #0
   3296c:	str	r3, [sp, #64]	; 0x40
   32970:	ldr	r3, [r5, #32]
   32974:	mov	r0, r6
   32978:	ldr	r1, [r3, r9, lsl #2]
   3297c:	bl	31d4c <fputs@plt+0x20c04>
   32980:	mov	r2, r9
   32984:	mov	r1, #22
   32988:	str	r0, [sp, #88]	; 0x58
   3298c:	mov	r0, r4
   32990:	ldr	r3, [sp, #16]
   32994:	bl	276a4 <fputs@plt+0x1655c>
   32998:	mov	r3, r9
   3299c:	mov	r1, #47	; 0x2f
   329a0:	str	sl, [sp]
   329a4:	mov	r0, r4
   329a8:	ldr	r2, [sp, #20]
   329ac:	bl	2713c <fputs@plt+0x15ff4>
   329b0:	mvn	r3, #3
   329b4:	mov	r2, sl
   329b8:	mov	r1, #78	; 0x4e
   329bc:	mov	r0, r4
   329c0:	str	r3, [sp, #8]
   329c4:	ldr	r3, [sp, #88]	; 0x58
   329c8:	str	r3, [sp, #4]
   329cc:	ldr	r3, [sp, #64]	; 0x40
   329d0:	add	r3, r3, r9
   329d4:	str	r3, [sp]
   329d8:	mov	r3, #0
   329dc:	bl	2725c <fputs@plt+0x16114>
   329e0:	ldr	r3, [sp, #60]	; 0x3c
   329e4:	mov	r1, #128	; 0x80
   329e8:	str	r0, [r3, r9, lsl #2]
   329ec:	mov	r0, r4
   329f0:	bl	19404 <fputs@plt+0x82bc>
   329f4:	add	r3, r9, #1
   329f8:	cmp	r8, r3
   329fc:	bne	32b70 <fputs@plt+0x21a28>
   32a00:	mov	r2, r8
   32a04:	mov	r1, #22
   32a08:	ldr	r3, [sp, #16]
   32a0c:	mov	r0, r4
   32a10:	mov	r8, #0
   32a14:	bl	276a4 <fputs@plt+0x1655c>
   32a18:	mov	r0, r4
   32a1c:	ldr	r1, [sp, #56]	; 0x38
   32a20:	bl	2785c <fputs@plt+0x16714>
   32a24:	ldr	r3, [sp, #44]	; 0x2c
   32a28:	mov	r0, r4
   32a2c:	sub	r1, r3, #1
   32a30:	bl	1c254 <fputs@plt+0xb10c>
   32a34:	ldr	r3, [sp, #60]	; 0x3c
   32a38:	mov	r0, r4
   32a3c:	ldr	r1, [r3, r8, lsl #2]
   32a40:	bl	1c254 <fputs@plt+0xb10c>
   32a44:	mov	r1, #47	; 0x2f
   32a48:	mov	r0, r4
   32a4c:	ldr	r2, [sp, #20]
   32a50:	ldr	r3, [sp, #64]	; 0x40
   32a54:	add	r3, r3, r8
   32a58:	str	r3, [sp]
   32a5c:	mov	r3, r8
   32a60:	bl	2713c <fputs@plt+0x15ff4>
   32a64:	cmp	r9, r8
   32a68:	add	r3, r8, #1
   32a6c:	bne	32b78 <fputs@plt+0x21a30>
   32a70:	mov	r0, r4
   32a74:	ldr	r1, [sp, #56]	; 0x38
   32a78:	bl	15144 <fputs@plt+0x3ffc>
   32a7c:	ldr	r0, [sp, #24]
   32a80:	ldr	r1, [sp, #60]	; 0x3c
   32a84:	bl	1c334 <fputs@plt+0xb1ec>
   32a88:	ldr	r3, [pc, #260]	; 32b94 <fputs@plt+0x21a4c>
   32a8c:	mvn	r8, #4
   32a90:	mov	r2, #1
   32a94:	mov	r1, #35	; 0x23
   32a98:	mov	r0, r4
   32a9c:	str	sl, [sp]
   32aa0:	stmib	sp, {r3, r8}
   32aa4:	ldr	r3, [sp, #48]	; 0x30
   32aa8:	bl	2725c <fputs@plt+0x16114>
   32aac:	mov	r1, #2
   32ab0:	mov	r0, r4
   32ab4:	bl	19404 <fputs@plt+0x82bc>
   32ab8:	mov	r1, #7
   32abc:	mov	r0, r4
   32ac0:	ldr	r2, [sp, #20]
   32ac4:	ldr	r3, [sp, #44]	; 0x2c
   32ac8:	bl	276a4 <fputs@plt+0x1655c>
   32acc:	ldr	r3, [sp, #92]	; 0x5c
   32ad0:	mov	r2, #0
   32ad4:	mov	r1, #35	; 0x23
   32ad8:	mov	r0, r4
   32adc:	stmib	sp, {r3, r8}
   32ae0:	ldr	r3, [sp, #52]	; 0x34
   32ae4:	str	r3, [sp]
   32ae8:	ldr	r3, [sp, #48]	; 0x30
   32aec:	bl	2725c <fputs@plt+0x16114>
   32af0:	mov	r1, #1
   32af4:	mov	r0, r4
   32af8:	bl	19404 <fputs@plt+0x82bc>
   32afc:	mov	r3, #0
   32b00:	mov	r1, #49	; 0x31
   32b04:	str	sl, [sp]
   32b08:	mov	r0, r4
   32b0c:	ldr	r2, [sp, #68]	; 0x44
   32b10:	str	r3, [sp, #8]
   32b14:	ldr	r3, [pc, #116]	; 32b90 <fputs@plt+0x21a48>
   32b18:	str	r3, [sp, #4]
   32b1c:	mov	r3, #3
   32b20:	bl	2725c <fputs@plt+0x16114>
   32b24:	mov	r3, fp
   32b28:	mov	r1, #74	; 0x4a
   32b2c:	ldr	r2, [sp, #32]
   32b30:	mov	r0, r4
   32b34:	bl	276a4 <fputs@plt+0x1655c>
   32b38:	mov	r3, sl
   32b3c:	mov	r1, #75	; 0x4b
   32b40:	str	fp, [sp]
   32b44:	mov	r0, r4
   32b48:	ldr	r2, [sp, #32]
   32b4c:	bl	2713c <fputs@plt+0x15ff4>
   32b50:	mov	r1, #8
   32b54:	mov	r0, r4
   32b58:	bl	19404 <fputs@plt+0x82bc>
   32b5c:	mov	r0, r4
   32b60:	ldr	r1, [sp, #84]	; 0x54
   32b64:	bl	1c254 <fputs@plt+0xb10c>
   32b68:	ldr	r5, [r5, #20]
   32b6c:	b	326e4 <fputs@plt+0x2159c>
   32b70:	mov	r9, r3
   32b74:	b	32970 <fputs@plt+0x21828>
   32b78:	mov	r8, r3
   32b7c:	b	32a34 <fputs@plt+0x218ec>
   32b80:	add	sp, sp, #100	; 0x64
   32b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32b88:	andeq	r6, r7, r0, lsr #23
   32b8c:	andeq	r3, r7, r0, asr #17
   32b90:	andeq	r6, r7, r9, lsr #23
   32b94:	ldrdeq	r3, [r7], -ip
   32b98:	push	{r4, r5, r6, lr}
   32b9c:	mov	r5, r0
   32ba0:	mov	lr, #20
   32ba4:	ldr	r0, [r0]
   32ba8:	cmp	r1, #0
   32bac:	bne	32bb8 <fputs@plt+0x21a70>
   32bb0:	mov	r4, #0
   32bb4:	b	32c34 <fputs@plt+0x21aec>
   32bb8:	ldr	r3, [r1, #4]
   32bbc:	ldrb	r2, [r1]
   32bc0:	tst	r3, #512	; 0x200
   32bc4:	bne	32bb0 <fputs@plt+0x21a68>
   32bc8:	cmp	r2, #156	; 0x9c
   32bcc:	cmpne	r2, #38	; 0x26
   32bd0:	ldreq	r2, [r1, #12]
   32bd4:	beq	32cc0 <fputs@plt+0x21b78>
   32bd8:	cmp	r2, #95	; 0x5f
   32bdc:	beq	32bf4 <fputs@plt+0x21aac>
   32be0:	cmp	r2, #157	; 0x9d
   32be4:	bne	32c3c <fputs@plt+0x21af4>
   32be8:	ldrb	r2, [r1, #38]	; 0x26
   32bec:	cmp	r2, #95	; 0x5f
   32bf0:	bne	32c50 <fputs@plt+0x21b08>
   32bf4:	mov	r2, #0
   32bf8:	ldr	r3, [r1, #8]
   32bfc:	ldrb	r1, [r0, #66]	; 0x42
   32c00:	mov	r0, r5
   32c04:	bl	31bc4 <fputs@plt+0x20a7c>
   32c08:	cmp	r0, #0
   32c0c:	mov	r4, r0
   32c10:	beq	32bb0 <fputs@plt+0x21a68>
   32c14:	ldr	r1, [r5]
   32c18:	mov	r2, r0
   32c1c:	mov	r0, r5
   32c20:	ldr	r3, [r4]
   32c24:	ldrb	r1, [r1, #66]	; 0x42
   32c28:	bl	31bc4 <fputs@plt+0x20a7c>
   32c2c:	cmp	r0, #0
   32c30:	beq	32bb0 <fputs@plt+0x21a68>
   32c34:	mov	r0, r4
   32c38:	pop	{r4, r5, r6, pc}
   32c3c:	and	ip, r2, #253	; 0xfd
   32c40:	cmp	ip, #152	; 0x98
   32c44:	beq	32c50 <fputs@plt+0x21b08>
   32c48:	cmp	r2, #62	; 0x3e
   32c4c:	bne	32c84 <fputs@plt+0x21b3c>
   32c50:	ldr	r2, [r1, #44]	; 0x2c
   32c54:	cmp	r2, #0
   32c58:	beq	32c84 <fputs@plt+0x21b3c>
   32c5c:	ldrsh	r3, [r1, #32]
   32c60:	cmp	r3, #0
   32c64:	blt	32bb0 <fputs@plt+0x21a68>
   32c68:	ldr	r2, [r2, #4]
   32c6c:	ldrb	r1, [r0, #66]	; 0x42
   32c70:	add	r2, r2, r3, lsl #4
   32c74:	mov	r3, #0
   32c78:	ldr	r2, [r2, #8]
   32c7c:	bl	1dfa0 <fputs@plt+0xce58>
   32c80:	b	32c08 <fputs@plt+0x21ac0>
   32c84:	tst	r3, #256	; 0x100
   32c88:	beq	32bb0 <fputs@plt+0x21a68>
   32c8c:	ldr	r2, [r1, #12]
   32c90:	cmp	r2, #0
   32c94:	beq	32ca4 <fputs@plt+0x21b5c>
   32c98:	ldr	ip, [r2, #4]
   32c9c:	tst	ip, #256	; 0x100
   32ca0:	bne	32cc0 <fputs@plt+0x21b78>
   32ca4:	ldr	r2, [r1, #16]
   32ca8:	ldr	r1, [r1, #20]
   32cac:	cmp	r1, #0
   32cb0:	beq	32cc0 <fputs@plt+0x21b78>
   32cb4:	ands	r3, r3, #2048	; 0x800
   32cb8:	ldreq	r4, [r1]
   32cbc:	beq	32ce4 <fputs@plt+0x21b9c>
   32cc0:	mov	r1, r2
   32cc4:	b	32ba8 <fputs@plt+0x21a60>
   32cc8:	ldr	r6, [r1, #4]
   32ccc:	mul	ip, lr, r3
   32cd0:	ldr	ip, [r6, ip]
   32cd4:	ldr	r6, [ip, #4]
   32cd8:	tst	r6, #256	; 0x100
   32cdc:	bne	32cf0 <fputs@plt+0x21ba8>
   32ce0:	add	r3, r3, #1
   32ce4:	cmp	r4, r3
   32ce8:	bgt	32cc8 <fputs@plt+0x21b80>
   32cec:	b	32cc0 <fputs@plt+0x21b78>
   32cf0:	mov	r2, ip
   32cf4:	b	32cc0 <fputs@plt+0x21b78>
   32cf8:	ldr	ip, [r1, #4]
   32cfc:	tst	ip, #256	; 0x100
   32d00:	beq	32d08 <fputs@plt+0x21bc0>
   32d04:	b	32b98 <fputs@plt+0x21a50>
   32d08:	cmp	r2, #0
   32d0c:	push	{r4, r5, r6, lr}
   32d10:	mov	r3, r1
   32d14:	mov	r5, r0
   32d18:	beq	32d2c <fputs@plt+0x21be4>
   32d1c:	ldr	r1, [r2, #4]
   32d20:	tst	r1, #256	; 0x100
   32d24:	movne	r1, r2
   32d28:	bne	32d4c <fputs@plt+0x21c04>
   32d2c:	mov	r1, r3
   32d30:	mov	r0, r5
   32d34:	mov	r4, r2
   32d38:	bl	32b98 <fputs@plt+0x21a50>
   32d3c:	cmp	r0, #0
   32d40:	popne	{r4, r5, r6, pc}
   32d44:	mov	r1, r4
   32d48:	mov	r0, r5
   32d4c:	pop	{r4, r5, r6, lr}
   32d50:	b	32d04 <fputs@plt+0x21bbc>
   32d54:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32d58:	mov	r4, r0
   32d5c:	add	sl, r0, #72	; 0x48
   32d60:	ldr	r6, [r0, #24]
   32d64:	ldrb	r3, [r4, #18]
   32d68:	ldrb	r2, [r4, #17]
   32d6c:	cmp	r2, r3
   32d70:	movcc	r5, #0
   32d74:	bcc	32d9c <fputs@plt+0x21c54>
   32d78:	add	r2, r4, r3, lsl #2
   32d7c:	add	r3, r4, r3, lsl #1
   32d80:	ldr	r9, [r2, #24]
   32d84:	ldrsh	r8, [r3, #70]	; 0x46
   32d88:	cmn	r8, #2
   32d8c:	bne	32dd0 <fputs@plt+0x21c88>
   32d90:	ldr	r5, [r4, #12]
   32d94:	cmp	r5, #0
   32d98:	bne	32dd0 <fputs@plt+0x21c88>
   32d9c:	mov	r0, r5
   32da0:	add	sp, sp, #12
   32da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32da8:	ldr	r3, [r7, #20]
   32dac:	mov	r5, #48	; 0x30
   32db0:	mla	r5, r5, r6, r3
   32db4:	ldr	r3, [r7, #12]
   32db8:	cmp	r3, r6
   32dbc:	bgt	32df8 <fputs@plt+0x21cb0>
   32dc0:	ldr	r3, [r4, #4]
   32dc4:	mov	r6, #0
   32dc8:	ldr	r3, [r3, #4]
   32dcc:	str	r3, [r4, #4]
   32dd0:	ldr	r7, [r4, #4]
   32dd4:	cmp	r7, #0
   32dd8:	bne	32da8 <fputs@plt+0x21c60>
   32ddc:	ldr	r3, [r4]
   32de0:	mov	r6, r7
   32de4:	str	r3, [r4, #4]
   32de8:	ldrb	r3, [r4, #18]
   32dec:	add	r3, r3, #1
   32df0:	strb	r3, [r4, #18]
   32df4:	b	32d64 <fputs@plt+0x21c1c>
   32df8:	ldr	r3, [r5, #8]
   32dfc:	cmp	r3, r9
   32e00:	bne	32f70 <fputs@plt+0x21e28>
   32e04:	ldr	r3, [r5, #12]
   32e08:	cmp	r3, r8
   32e0c:	bne	32f70 <fputs@plt+0x21e28>
   32e10:	cmn	r8, #2
   32e14:	bne	32e34 <fputs@plt+0x21cec>
   32e18:	ldr	r3, [r5]
   32e1c:	mov	r2, r9
   32e20:	ldr	r1, [r4, #12]
   32e24:	ldr	r0, [r3, #12]
   32e28:	bl	1b534 <fputs@plt+0xa3ec>
   32e2c:	cmp	r0, #0
   32e30:	bne	32f70 <fputs@plt+0x21e28>
   32e34:	ldrb	r3, [r4, #18]
   32e38:	cmp	r3, #1
   32e3c:	bls	32e50 <fputs@plt+0x21d08>
   32e40:	ldr	r3, [r5]
   32e44:	ldr	r3, [r3, #4]
   32e48:	tst	r3, #1
   32e4c:	bne	32f70 <fputs@plt+0x21e28>
   32e50:	ldrh	r1, [r5, #18]
   32e54:	tst	r1, #2048	; 0x800
   32e58:	beq	32e88 <fputs@plt+0x21d40>
   32e5c:	ldrb	r2, [r4, #17]
   32e60:	cmp	r2, #10
   32e64:	bhi	32e88 <fputs@plt+0x21d40>
   32e68:	ldr	r3, [r5]
   32e6c:	ldr	r0, [r3, #16]
   32e70:	bl	15434 <fputs@plt+0x42ec>
   32e74:	ldrb	r3, [r0]
   32e78:	cmp	r3, #152	; 0x98
   32e7c:	addeq	ip, r4, #28
   32e80:	moveq	r3, #0
   32e84:	beq	32ee0 <fputs@plt+0x21d98>
   32e88:	ldr	r3, [r4, #20]
   32e8c:	tst	r1, r3
   32e90:	beq	32f70 <fputs@plt+0x21e28>
   32e94:	ldr	r3, [r4, #8]
   32e98:	cmp	r3, #0
   32e9c:	bne	32f10 <fputs@plt+0x21dc8>
   32ea0:	ldrh	r3, [r5, #18]
   32ea4:	tst	r3, #130	; 0x82
   32ea8:	bne	32f7c <fputs@plt+0x21e34>
   32eac:	add	r6, r6, #1
   32eb0:	str	r6, [r4, #24]
   32eb4:	b	32d9c <fputs@plt+0x21c54>
   32eb8:	ldr	fp, [ip], #4
   32ebc:	ldr	lr, [r0, #28]
   32ec0:	cmp	fp, lr
   32ec4:	bne	32edc <fputs@plt+0x21d94>
   32ec8:	lsl	lr, r3, #1
   32ecc:	ldrsh	fp, [sl, lr]
   32ed0:	ldrsh	lr, [r0, #32]
   32ed4:	cmp	fp, lr
   32ed8:	beq	32e88 <fputs@plt+0x21d40>
   32edc:	add	r3, r3, #1
   32ee0:	cmp	r2, r3
   32ee4:	bgt	32eb8 <fputs@plt+0x21d70>
   32ee8:	bne	32e88 <fputs@plt+0x21d40>
   32eec:	ldr	ip, [r0, #28]
   32ef0:	add	r3, r4, r2, lsl #2
   32ef4:	ldrh	r0, [r0, #32]
   32ef8:	str	ip, [r3, #28]
   32efc:	add	r3, r4, r2, lsl #1
   32f00:	add	r2, r2, #1
   32f04:	strh	r0, [r3, #72]	; 0x48
   32f08:	strb	r2, [r4, #17]
   32f0c:	b	32e88 <fputs@plt+0x21d40>
   32f10:	tst	r1, #256	; 0x100
   32f14:	bne	32ea0 <fputs@plt+0x21d58>
   32f18:	ldr	r3, [r7]
   32f1c:	ldrb	r1, [r4, #16]
   32f20:	ldr	fp, [r3]
   32f24:	ldr	r3, [r5]
   32f28:	mov	r0, r3
   32f2c:	str	r3, [sp, #4]
   32f30:	bl	15abc <fputs@plt+0x4974>
   32f34:	cmp	r0, #0
   32f38:	beq	32f70 <fputs@plt+0x21e28>
   32f3c:	ldr	r3, [sp, #4]
   32f40:	mov	r0, fp
   32f44:	ldr	r1, [r3, #12]
   32f48:	ldr	r2, [r3, #16]
   32f4c:	bl	32cf8 <fputs@plt+0x21bb0>
   32f50:	cmp	r0, #0
   32f54:	ldr	r1, [r4, #8]
   32f58:	ldreq	r3, [fp]
   32f5c:	ldreq	r0, [r3, #8]
   32f60:	ldr	r0, [r0]
   32f64:	bl	12f2c <fputs@plt+0x1de4>
   32f68:	cmp	r0, #0
   32f6c:	beq	32ea0 <fputs@plt+0x21d58>
   32f70:	add	r6, r6, #1
   32f74:	add	r5, r5, #48	; 0x30
   32f78:	b	32db4 <fputs@plt+0x21c6c>
   32f7c:	ldr	r3, [r5]
   32f80:	ldr	r3, [r3, #16]
   32f84:	ldrb	r2, [r3]
   32f88:	cmp	r2, #152	; 0x98
   32f8c:	bne	32eac <fputs@plt+0x21d64>
   32f90:	ldr	r1, [r3, #28]
   32f94:	ldr	r2, [r4, #28]
   32f98:	cmp	r1, r2
   32f9c:	bne	32eac <fputs@plt+0x21d64>
   32fa0:	ldrsh	r2, [r3, #32]
   32fa4:	ldrsh	r3, [r4, #72]	; 0x48
   32fa8:	cmp	r2, r3
   32fac:	bne	32eac <fputs@plt+0x21d64>
   32fb0:	b	32f70 <fputs@plt+0x21e28>
   32fb4:	push	{r4, r5, lr}
   32fb8:	str	r1, [r0]
   32fbc:	ldr	lr, [sp, #16]
   32fc0:	str	r1, [r0, #4]
   32fc4:	mov	r1, #0
   32fc8:	ldr	r4, [sp, #12]
   32fcc:	str	r1, [r0, #12]
   32fd0:	cmp	lr, r1
   32fd4:	moveq	r1, r3
   32fd8:	moveq	r3, lr
   32fdc:	beq	3301c <fputs@plt+0x21ed4>
   32fe0:	ldr	ip, [lr, #4]
   32fe4:	lsl	r1, r3, #1
   32fe8:	ldrsh	r1, [ip, r1]
   32fec:	cmn	r1, #2
   32ff0:	bne	3300c <fputs@plt+0x21ec4>
   32ff4:	ldr	ip, [lr, #40]	; 0x28
   32ff8:	ldr	r5, [ip, #4]
   32ffc:	mov	ip, #20
   33000:	mul	ip, ip, r3
   33004:	ldr	ip, [r5, ip]
   33008:	str	ip, [r0, #12]
   3300c:	ldr	ip, [lr, #12]
   33010:	ldrsh	ip, [ip, #32]
   33014:	cmp	ip, r1
   33018:	mvneq	r1, #0
   3301c:	mvn	ip, r1
   33020:	cmp	lr, #0
   33024:	lsr	ip, ip, #31
   33028:	moveq	ip, #0
   3302c:	cmp	ip, #0
   33030:	streq	ip, [r0, #8]
   33034:	strbeq	ip, [r0, #16]
   33038:	beq	3305c <fputs@plt+0x21f14>
   3303c:	ldr	ip, [lr, #12]
   33040:	ldr	ip, [ip, #4]
   33044:	add	ip, ip, r1, lsl #4
   33048:	ldrb	ip, [ip, #13]
   3304c:	strb	ip, [r0, #16]
   33050:	ldr	ip, [lr, #32]
   33054:	ldr	r3, [ip, r3, lsl #2]
   33058:	str	r3, [r0, #8]
   3305c:	mov	r3, #0
   33060:	str	r4, [r0, #20]
   33064:	str	r3, [r0, #24]
   33068:	mov	r3, #1
   3306c:	str	r2, [r0, #28]
   33070:	strb	r3, [r0, #17]
   33074:	strb	r3, [r0, #18]
   33078:	pop	{r4, r5, lr}
   3307c:	strh	r1, [r0, #72]	; 0x48
   33080:	b	32d54 <fputs@plt+0x21c0c>
   33084:	push	{r4, r5, r6, r7, r8, r9, lr}
   33088:	sub	sp, sp, #108	; 0x6c
   3308c:	mov	r4, #0
   33090:	add	r5, sp, #136	; 0x88
   33094:	ldm	r5, {r5, r8, r9}
   33098:	ldr	r3, [sp, #148]	; 0x94
   3309c:	str	r9, [sp]
   330a0:	and	r9, r9, #130	; 0x82
   330a4:	str	r3, [sp, #4]
   330a8:	mov	r3, r2
   330ac:	mov	r2, r1
   330b0:	mov	r1, r0
   330b4:	add	r0, sp, #8
   330b8:	bl	32fb4 <fputs@plt+0x21e6c>
   330bc:	cmp	r0, #0
   330c0:	bne	330d0 <fputs@plt+0x21f88>
   330c4:	mov	r0, r4
   330c8:	add	sp, sp, #108	; 0x6c
   330cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   330d0:	ldrd	r2, [r0, #32]
   330d4:	and	r6, r2, r5
   330d8:	and	r7, r3, r8
   330dc:	orrs	r1, r6, r7
   330e0:	bne	33100 <fputs@plt+0x21fb8>
   330e4:	orrs	r3, r2, r3
   330e8:	bne	330f8 <fputs@plt+0x21fb0>
   330ec:	ldrh	r3, [r0, #18]
   330f0:	tst	r3, r9
   330f4:	bne	330c8 <fputs@plt+0x21f80>
   330f8:	cmp	r4, #0
   330fc:	moveq	r4, r0
   33100:	add	r0, sp, #8
   33104:	bl	32d54 <fputs@plt+0x21c0c>
   33108:	b	330bc <fputs@plt+0x21f74>
   3310c:	ldr	ip, [r0]
   33110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33114:	sub	sp, sp, #180	; 0xb4
   33118:	ldr	ip, [ip]
   3311c:	ldr	ip, [ip]
   33120:	str	ip, [sp, #20]
   33124:	ldrb	ip, [ip, #69]	; 0x45
   33128:	cmp	ip, #0
   3312c:	movne	r7, #7
   33130:	bne	3341c <fputs@plt+0x222d4>
   33134:	ldr	r4, [r0, #12]
   33138:	ldr	ip, [r4, #36]	; 0x24
   3313c:	tst	ip, #32
   33140:	str	ip, [sp, #16]
   33144:	movne	ip, #24
   33148:	bne	3315c <fputs@plt+0x22014>
   3314c:	ldrb	ip, [r1, #36]	; 0x24
   33150:	tst	ip, #8
   33154:	movw	ip, #447	; 0x1bf
   33158:	movne	ip, #63	; 0x3f
   3315c:	ldrb	lr, [r2, #55]	; 0x37
   33160:	mov	r5, r2
   33164:	mov	r2, r1
   33168:	str	r3, [sp, #40]	; 0x28
   3316c:	ldrh	r3, [r4, #42]	; 0x2a
   33170:	str	r0, [sp, #12]
   33174:	ldrh	r9, [r4, #24]
   33178:	tst	lr, #4
   3317c:	str	r1, [sp, #32]
   33180:	mov	r1, r0
   33184:	bicne	ip, ip, #60	; 0x3c
   33188:	add	r0, sp, #80	; 0x50
   3318c:	str	r3, [sp, #44]	; 0x2c
   33190:	ldrh	r3, [r4, #40]	; 0x28
   33194:	str	r3, [sp, #24]
   33198:	ldr	r3, [r4]
   3319c:	str	r3, [sp, #64]	; 0x40
   331a0:	ldr	r3, [r4, #4]
   331a4:	str	r3, [sp, #68]	; 0x44
   331a8:	ldrsh	r3, [r4, #22]
   331ac:	str	ip, [sp]
   331b0:	str	r5, [sp, #4]
   331b4:	ldr	r1, [r1, #4]
   331b8:	str	r3, [sp, #28]
   331bc:	mov	r3, r9
   331c0:	ldr	r2, [r2, #44]	; 0x2c
   331c4:	bl	32fb4 <fputs@plt+0x21e6c>
   331c8:	ldr	r3, [r5, #8]
   331cc:	mov	r6, r0
   331d0:	mov	r0, #0
   331d4:	strh	r0, [r4, #18]
   331d8:	ldrsh	r3, [r3]
   331dc:	cmp	r3, #10
   331e0:	str	r3, [sp, #36]	; 0x24
   331e4:	strle	r0, [sp, #48]	; 0x30
   331e8:	ble	33204 <fputs@plt+0x220bc>
   331ec:	ldrsh	r0, [sp, #36]	; 0x24
   331f0:	asr	r1, r0, #31
   331f4:	bl	13c58 <fputs@plt+0x2b10>
   331f8:	sub	r0, r0, #33	; 0x21
   331fc:	sxth	r3, r0
   33200:	str	r3, [sp, #48]	; 0x30
   33204:	lsl	r3, r9, #1
   33208:	mov	r8, #0
   3320c:	mov	sl, r8
   33210:	mov	r7, r8
   33214:	str	r3, [sp, #8]
   33218:	ldr	r3, [sp, #24]
   3321c:	add	r3, r3, #1
   33220:	str	r3, [sp, #72]	; 0x48
   33224:	adds	r3, r6, #0
   33228:	movne	r3, #1
   3322c:	cmp	r7, #0
   33230:	movne	r3, #0
   33234:	cmp	r3, #0
   33238:	beq	332f8 <fputs@plt+0x221b0>
   3323c:	ldrh	fp, [r6, #18]
   33240:	cmp	fp, #256	; 0x100
   33244:	bne	33284 <fputs@plt+0x2213c>
   33248:	ldr	r3, [r5, #4]
   3324c:	ldr	r2, [sp, #8]
   33250:	ldrsh	r3, [r3, r2]
   33254:	cmp	r3, #0
   33258:	blt	3327c <fputs@plt+0x22134>
   3325c:	ldr	r2, [r5, #12]
   33260:	ldr	r2, [r2, #4]
   33264:	add	r3, r2, r3, lsl #4
   33268:	ldrb	r3, [r3, #12]
   3326c:	cmp	r3, #0
   33270:	beq	33284 <fputs@plt+0x2213c>
   33274:	mov	r7, #0
   33278:	b	33640 <fputs@plt+0x224f8>
   3327c:	cmn	r3, #1
   33280:	beq	33274 <fputs@plt+0x2212c>
   33284:	ldr	r1, [r4, #8]
   33288:	ldr	r3, [r4, #12]
   3328c:	ldr	r0, [r6, #32]
   33290:	ldr	r2, [r6, #36]	; 0x24
   33294:	and	r1, r0, r1
   33298:	and	r3, r2, r3
   3329c:	str	r1, [sp, #56]	; 0x38
   332a0:	str	r3, [sp, #60]	; 0x3c
   332a4:	ldrd	r2, [sp, #56]	; 0x38
   332a8:	orrs	r3, r2, r3
   332ac:	bne	33274 <fputs@plt+0x2212c>
   332b0:	ldrh	r2, [r6, #20]
   332b4:	sub	r3, fp, #16
   332b8:	clz	r3, r3
   332bc:	lsr	r3, r3, #5
   332c0:	ands	r3, r3, r2, lsr #8
   332c4:	bne	33274 <fputs@plt+0x2212c>
   332c8:	ldr	r3, [sp, #16]
   332cc:	mov	r1, r4
   332d0:	strh	r9, [r4, #24]
   332d4:	ldr	r0, [sp, #20]
   332d8:	ldr	r2, [sp, #72]	; 0x48
   332dc:	str	r3, [r4, #36]	; 0x24
   332e0:	ldr	r3, [sp, #24]
   332e4:	strh	r3, [r4, #40]	; 0x28
   332e8:	bl	1d98c <fputs@plt+0xc844>
   332ec:	cmp	r0, #0
   332f0:	beq	33428 <fputs@plt+0x222e0>
   332f4:	mov	r7, #0
   332f8:	ldr	r3, [sp, #64]	; 0x40
   332fc:	str	r3, [r4]
   33300:	ldr	r3, [sp, #68]	; 0x44
   33304:	strh	r9, [r4, #24]
   33308:	str	r3, [r4, #4]
   3330c:	ldr	r3, [sp, #44]	; 0x2c
   33310:	strh	r3, [r4, #42]	; 0x2a
   33314:	ldr	r3, [sp, #16]
   33318:	str	r3, [r4, #36]	; 0x24
   3331c:	ldr	r3, [sp, #28]
   33320:	strh	r3, [r4, #22]
   33324:	ldr	r3, [sp, #24]
   33328:	strh	r3, [r4, #40]	; 0x28
   3332c:	ldr	r3, [sp, #44]	; 0x2c
   33330:	cmp	r9, r3
   33334:	bne	3341c <fputs@plt+0x222d4>
   33338:	ldrh	r2, [r5, #50]	; 0x32
   3333c:	add	r3, r9, #1
   33340:	cmp	r3, r2
   33344:	bge	3341c <fputs@plt+0x222d4>
   33348:	ldrb	r3, [r5, #55]	; 0x37
   3334c:	tst	r3, #64	; 0x40
   33350:	bne	3341c <fputs@plt+0x222d4>
   33354:	ldr	r3, [sp, #8]
   33358:	add	r6, r3, #2
   3335c:	ldr	r3, [r5, #8]
   33360:	ldrsh	r3, [r3, r6]
   33364:	cmp	r3, #41	; 0x29
   33368:	ble	3341c <fputs@plt+0x222d4>
   3336c:	mov	r1, r4
   33370:	ldr	r0, [sp, #20]
   33374:	ldr	r3, [sp, #24]
   33378:	add	r2, r3, #1
   3337c:	bl	1d98c <fputs@plt+0xc844>
   33380:	subs	r7, r0, #0
   33384:	bne	3341c <fputs@plt+0x222d4>
   33388:	ldrh	r3, [r4, #24]
   3338c:	ldr	r2, [r4, #48]	; 0x30
   33390:	add	r3, r3, #1
   33394:	strh	r3, [r4, #24]
   33398:	ldrh	r3, [r4, #42]	; 0x2a
   3339c:	add	r3, r3, #1
   333a0:	strh	r3, [r4, #42]	; 0x2a
   333a4:	ldrh	r3, [r4, #40]	; 0x28
   333a8:	add	r1, r3, #1
   333ac:	strh	r1, [r4, #40]	; 0x28
   333b0:	str	r7, [r2, r3, lsl #2]
   333b4:	ldr	r3, [r4, #36]	; 0x24
   333b8:	ldr	r2, [sp, #8]
   333bc:	orr	r3, r3, #32768	; 0x8000
   333c0:	str	r3, [r4, #36]	; 0x24
   333c4:	ldr	r3, [r5, #8]
   333c8:	ldrh	r1, [r3, r2]
   333cc:	ldrh	r0, [r3, r6]
   333d0:	ldrh	r2, [r4, #22]
   333d4:	sub	r3, r0, r1
   333d8:	add	r2, r2, r3
   333dc:	ldr	r3, [sp, #40]	; 0x28
   333e0:	strh	r2, [r4, #22]
   333e4:	mov	r2, r5
   333e8:	add	r3, r3, #5
   333ec:	add	r3, r1, r3
   333f0:	ldr	r1, [sp, #32]
   333f4:	sub	r3, r3, r0
   333f8:	sxth	r3, r3
   333fc:	ldr	r0, [sp, #12]
   33400:	bl	3310c <fputs@plt+0x21fc4>
   33404:	ldr	r3, [sp, #28]
   33408:	strh	r3, [r4, #22]
   3340c:	ldr	r3, [sp, #16]
   33410:	strh	r9, [r4, #24]
   33414:	strh	r9, [r4, #42]	; 0x2a
   33418:	str	r3, [r4, #36]	; 0x24
   3341c:	mov	r0, r7
   33420:	add	sp, sp, #180	; 0xb4
   33424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33428:	ldrh	r3, [r4, #40]	; 0x28
   3342c:	tst	fp, #1
   33430:	ldr	r1, [r6, #32]
   33434:	ldr	lr, [sp, #64]	; 0x40
   33438:	add	r2, r3, #1
   3343c:	ldr	ip, [r4, #48]	; 0x30
   33440:	uxth	r2, r2
   33444:	strh	r2, [r4, #40]	; 0x28
   33448:	orr	r1, lr, r1
   3344c:	ldr	r7, [r4, #12]
   33450:	str	r6, [ip, r3, lsl #2]
   33454:	ldr	r3, [r6, #36]	; 0x24
   33458:	ldr	lr, [sp, #68]	; 0x44
   3345c:	orr	r3, lr, r3
   33460:	ldr	lr, [r4, #8]
   33464:	bic	r3, r3, r7
   33468:	bic	r1, r1, lr
   3346c:	stm	r4, {r1, r3}
   33470:	ldr	r3, [r4, #36]	; 0x24
   33474:	beq	33650 <fputs@plt+0x22508>
   33478:	orr	r3, r3, #4
   3347c:	ldr	r2, [r6]
   33480:	str	r3, [r4, #36]	; 0x24
   33484:	ldr	r3, [r2, #4]
   33488:	tst	r3, #2048	; 0x800
   3348c:	movne	r0, #46	; 0x2e
   33490:	bne	334b4 <fputs@plt+0x2236c>
   33494:	ldr	r3, [r2, #20]
   33498:	cmp	r3, #0
   3349c:	beq	334b4 <fputs@plt+0x2236c>
   334a0:	ldr	r0, [r3]
   334a4:	cmp	r0, #0
   334a8:	beq	334b4 <fputs@plt+0x2236c>
   334ac:	asr	r1, r0, #31
   334b0:	bl	13c58 <fputs@plt+0x2b10>
   334b4:	ldr	r2, [r4, #36]	; 0x24
   334b8:	uxth	r1, r0
   334bc:	ldrsh	r3, [r4, #22]
   334c0:	str	r1, [sp, #52]	; 0x34
   334c4:	tst	r2, #2
   334c8:	beq	3375c <fputs@plt+0x22614>
   334cc:	cmp	r8, #0
   334d0:	mov	r1, r3
   334d4:	beq	334f0 <fputs@plt+0x223a8>
   334d8:	ldrsh	r0, [r8, #16]
   334dc:	uxth	r3, r3
   334e0:	cmp	r0, #0
   334e4:	addle	r3, r3, r0
   334e8:	subgt	r3, r3, #20
   334ec:	sxth	r3, r3
   334f0:	cmp	sl, #0
   334f4:	beq	33530 <fputs@plt+0x223e8>
   334f8:	ldrsh	r0, [sl, #16]
   334fc:	uxth	r3, r3
   33500:	cmp	r0, #0
   33504:	addle	r3, r3, r0
   33508:	subgt	r3, r3, #20
   3350c:	cmp	r8, #0
   33510:	sxth	r3, r3
   33514:	beq	33530 <fputs@plt+0x223e8>
   33518:	ldrsh	ip, [r8, #16]
   3351c:	cmp	ip, #0
   33520:	ble	33530 <fputs@plt+0x223e8>
   33524:	cmp	r0, #0
   33528:	subgt	r3, r3, #20
   3352c:	sxthgt	r3, r3
   33530:	adds	r0, sl, #0
   33534:	movne	r0, #1
   33538:	cmp	r8, #0
   3353c:	addne	r0, r0, #1
   33540:	cmp	r3, #10
   33544:	sub	r1, r1, r0
   33548:	movlt	r3, #10
   3354c:	cmp	r3, r1
   33550:	movge	r3, r1
   33554:	ldr	r0, [sp, #48]	; 0x30
   33558:	strh	r3, [r4, #22]
   3355c:	ldr	r3, [sp, #32]
   33560:	str	r2, [sp, #76]	; 0x4c
   33564:	ldrsh	r1, [r5, #48]	; 0x30
   33568:	ldrsh	fp, [r4, #22]
   3356c:	ldr	r3, [r3, #16]
   33570:	rsb	r1, r1, r1, lsl #4
   33574:	uxth	r7, fp
   33578:	ldrsh	r3, [r3, #40]	; 0x28
   3357c:	sdiv	r1, r1, r3
   33580:	add	r3, r7, #1
   33584:	add	r1, r1, r3
   33588:	sxth	r1, r1
   3358c:	bl	188d4 <fputs@plt+0x778c>
   33590:	ldr	r2, [sp, #76]	; 0x4c
   33594:	tst	r2, #320	; 0x140
   33598:	strhne	r0, [r4, #20]
   3359c:	bne	335b0 <fputs@plt+0x22468>
   335a0:	add	r1, r7, #16
   335a4:	sxth	r1, r1
   335a8:	bl	188d4 <fputs@plt+0x778c>
   335ac:	strh	r0, [r4, #20]
   335b0:	ldr	r2, [sp, #40]	; 0x28
   335b4:	mov	r1, r4
   335b8:	ldr	r3, [sp, #52]	; 0x34
   335bc:	add	r6, r3, r2
   335c0:	ldrh	r3, [r4, #20]
   335c4:	uxth	r6, r6
   335c8:	ldr	r2, [sp, #36]	; 0x24
   335cc:	add	r3, r6, r3
   335d0:	strh	r3, [r4, #20]
   335d4:	add	r3, r7, r6
   335d8:	strh	r3, [r4, #22]
   335dc:	ldr	r3, [sp, #12]
   335e0:	ldr	r0, [r3, #4]
   335e4:	bl	19cc4 <fputs@plt+0x8b7c>
   335e8:	mov	r1, r4
   335ec:	ldr	r0, [sp, #12]
   335f0:	bl	1da08 <fputs@plt+0xc8c0>
   335f4:	ldr	r3, [r4, #36]	; 0x24
   335f8:	mov	r7, r0
   335fc:	ldr	r2, [sp, #28]
   33600:	tst	r3, #2
   33604:	movne	fp, r2
   33608:	tst	r3, #16
   3360c:	strh	fp, [r4, #22]
   33610:	bne	33638 <fputs@plt+0x224f0>
   33614:	ldrh	r2, [r4, #24]
   33618:	ldrh	r3, [r5, #52]	; 0x34
   3361c:	cmp	r2, r3
   33620:	bcs	33638 <fputs@plt+0x224f0>
   33624:	sxth	r3, r6
   33628:	mov	r2, r5
   3362c:	ldr	r0, [sp, #12]
   33630:	ldr	r1, [sp, #32]
   33634:	bl	3310c <fputs@plt+0x21fc4>
   33638:	ldr	r3, [sp, #28]
   3363c:	strh	r3, [r4, #22]
   33640:	add	r0, sp, #80	; 0x50
   33644:	bl	32d54 <fputs@plt+0x21c0c>
   33648:	mov	r6, r0
   3364c:	b	33224 <fputs@plt+0x220dc>
   33650:	tst	fp, #130	; 0x82
   33654:	beq	336c4 <fputs@plt+0x2257c>
   33658:	ldr	r2, [r5, #4]
   3365c:	ldr	r1, [sp, #8]
   33660:	ldrsh	ip, [r2, r1]
   33664:	orr	r1, r3, #1
   33668:	str	r1, [r4, #36]	; 0x24
   3366c:	cmn	ip, #1
   33670:	beq	336b4 <fputs@plt+0x2256c>
   33674:	ldr	r1, [sp, #40]	; 0x28
   33678:	cmp	ip, #0
   3367c:	movle	r2, #0
   33680:	movgt	r2, #1
   33684:	cmp	r1, #0
   33688:	movne	r2, #0
   3368c:	cmp	r2, #0
   33690:	beq	334b4 <fputs@plt+0x2236c>
   33694:	ldrh	r2, [r5, #50]	; 0x32
   33698:	sub	r2, r2, #1
   3369c:	cmp	r9, r2
   336a0:	bne	334b4 <fputs@plt+0x2236c>
   336a4:	ldrb	r2, [r5, #55]	; 0x37
   336a8:	tst	r2, #8
   336ac:	orreq	r3, r3, #65536	; 0x10000
   336b0:	beq	336b8 <fputs@plt+0x22570>
   336b4:	orr	r3, r3, #4096	; 0x1000
   336b8:	orr	r3, r3, #1
   336bc:	str	r3, [r4, #36]	; 0x24
   336c0:	b	334b4 <fputs@plt+0x2236c>
   336c4:	tst	fp, #256	; 0x100
   336c8:	orrne	r3, r3, #8
   336cc:	bne	336bc <fputs@plt+0x22574>
   336d0:	tst	fp, #36	; 0x24
   336d4:	beq	33738 <fputs@plt+0x225f0>
   336d8:	orr	r3, r3, #34	; 0x22
   336dc:	str	r3, [r4, #36]	; 0x24
   336e0:	ldrh	r3, [r6, #20]
   336e4:	tst	r3, #256	; 0x100
   336e8:	moveq	r8, r6
   336ec:	moveq	sl, r0
   336f0:	beq	334b4 <fputs@plt+0x2236c>
   336f4:	add	r2, r2, #1
   336f8:	mov	r1, r4
   336fc:	ldr	r0, [sp, #20]
   33700:	bl	1d98c <fputs@plt+0xc844>
   33704:	cmp	r0, #0
   33708:	add	sl, r6, #48	; 0x30
   3370c:	bne	332f4 <fputs@plt+0x221ac>
   33710:	ldrh	r3, [r4, #40]	; 0x28
   33714:	mov	r8, r6
   33718:	ldr	r2, [r4, #48]	; 0x30
   3371c:	add	r1, r3, #1
   33720:	strh	r1, [r4, #40]	; 0x28
   33724:	str	sl, [r2, r3, lsl #2]
   33728:	ldr	r3, [r4, #36]	; 0x24
   3372c:	orr	r3, r3, #16
   33730:	str	r3, [r4, #36]	; 0x24
   33734:	b	334b4 <fputs@plt+0x2236c>
   33738:	tst	r3, #32
   3373c:	orr	r1, r3, #18
   33740:	subne	r2, r2, #-1073741822	; 0xc0000002
   33744:	movne	sl, r6
   33748:	ldrne	r8, [ip, r2, lsl #2]
   3374c:	moveq	sl, r6
   33750:	moveq	r8, r0
   33754:	str	r1, [r4, #36]	; 0x24
   33758:	b	334b4 <fputs@plt+0x2236c>
   3375c:	ldrh	r1, [r4, #24]
   33760:	uxth	r3, r3
   33764:	ldrsh	r0, [r6, #16]
   33768:	add	r1, r1, #1
   3376c:	uxth	r1, r1
   33770:	cmp	r0, #0
   33774:	strh	r1, [r4, #24]
   33778:	bgt	3379c <fputs@plt+0x22654>
   3377c:	ldr	ip, [r5, #4]
   33780:	ldr	lr, [sp, #8]
   33784:	ldrsh	ip, [ip, lr]
   33788:	cmp	ip, #0
   3378c:	ldrge	r1, [sp, #52]	; 0x34
   33790:	addge	r3, r3, r0
   33794:	subge	r3, r3, r1
   33798:	bge	33554 <fputs@plt+0x2240c>
   3379c:	ldr	r0, [r5, #8]
   337a0:	lsl	r1, r1, #1
   337a4:	tst	fp, #256	; 0x100
   337a8:	ldrh	r1, [r0, r1]!	; <UNPREDICTABLE>
   337ac:	add	r3, r3, r1
   337b0:	ldrh	r1, [r0, #-2]
   337b4:	sub	r3, r3, r1
   337b8:	uxth	r3, r3
   337bc:	addne	r3, r3, #10
   337c0:	b	33554 <fputs@plt+0x2240c>
   337c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   337c8:	sub	sp, sp, #132	; 0x84
   337cc:	mov	sl, r0
   337d0:	strd	r2, [sp, #44]	; 0x2c
   337d4:	mvn	r3, #0
   337d8:	ldr	r4, [r0, #12]
   337dc:	strh	r3, [sp, #66]	; 0x42
   337e0:	ldr	r3, [r0]
   337e4:	str	r3, [sp, #8]
   337e8:	ldr	r6, [r3, #4]
   337ec:	ldrb	r3, [r4, #16]
   337f0:	add	r6, r6, #8
   337f4:	add	r3, r3, r3, lsl #3
   337f8:	add	r6, r6, r3, lsl #3
   337fc:	ldr	r3, [r0, #4]
   33800:	ldr	fp, [r6, #16]
   33804:	ldr	r7, [r6, #68]	; 0x44
   33808:	str	r3, [sp, #12]
   3380c:	cmp	r7, #0
   33810:	movne	r5, r7
   33814:	bne	3388c <fputs@plt+0x22744>
   33818:	ldrb	r3, [fp, #42]	; 0x2a
   3381c:	tst	r3, #32
   33820:	ldrne	r5, [fp, #8]
   33824:	bne	3388c <fputs@plt+0x22744>
   33828:	mov	r2, #56	; 0x38
   3382c:	mov	r1, r7
   33830:	add	r0, sp, #72	; 0x48
   33834:	add	r5, sp, #72	; 0x48
   33838:	bl	10f20 <memset@plt>
   3383c:	mov	r3, #1
   33840:	strh	r7, [sp, #70]	; 0x46
   33844:	str	fp, [sp, #84]	; 0x54
   33848:	strh	r3, [sp, #122]	; 0x7a
   3384c:	strh	r3, [sp, #124]	; 0x7c
   33850:	add	r3, sp, #66	; 0x42
   33854:	str	r3, [sp, #76]	; 0x4c
   33858:	add	r3, sp, #68	; 0x44
   3385c:	str	r3, [sp, #80]	; 0x50
   33860:	mov	r3, #5
   33864:	strb	r3, [sp, #126]	; 0x7e
   33868:	ldrh	r3, [fp, #40]	; 0x28
   3386c:	strh	r3, [sp, #120]	; 0x78
   33870:	ldrh	r3, [fp, #38]	; 0x26
   33874:	strh	r3, [sp, #68]	; 0x44
   33878:	ldrb	r3, [r6, #37]	; 0x25
   3387c:	tst	r3, #1
   33880:	ldreq	r3, [r6, #16]
   33884:	ldreq	r3, [r3, #8]
   33888:	streq	r3, [sp, #92]	; 0x5c
   3388c:	ldrsh	r8, [fp, #38]	; 0x26
   33890:	cmp	r8, #10
   33894:	movle	r9, #0
   33898:	ble	338b0 <fputs@plt+0x22768>
   3389c:	sxth	r0, r8
   338a0:	asr	r1, r0, #31
   338a4:	bl	13c58 <fputs@plt+0x2b10>
   338a8:	sub	r0, r0, #33	; 0x21
   338ac:	sxth	r9, r0
   338b0:	ldr	r0, [sl, #16]
   338b4:	cmp	r0, #0
   338b8:	bne	339fc <fputs@plt+0x228b4>
   338bc:	ldr	r3, [sp, #8]
   338c0:	ldrh	r2, [r3, #36]	; 0x24
   338c4:	ands	r2, r2, #128	; 0x80
   338c8:	beq	33a04 <fputs@plt+0x228bc>
   338cc:	mov	r3, #1
   338d0:	str	r3, [sp, #16]
   338d4:	adds	r3, r5, #0
   338d8:	movne	r3, #1
   338dc:	cmp	r0, #0
   338e0:	movne	r3, #0
   338e4:	cmp	r3, #0
   338e8:	beq	339f4 <fputs@plt+0x228ac>
   338ec:	ldr	r2, [r5, #36]	; 0x24
   338f0:	ldr	r3, [r6, #44]	; 0x2c
   338f4:	cmp	r2, #0
   338f8:	str	r3, [sp, #36]	; 0x24
   338fc:	beq	33914 <fputs@plt+0x227cc>
   33900:	mov	r0, r3
   33904:	ldr	r1, [sp, #12]
   33908:	bl	1b798 <fputs@plt+0xa650>
   3390c:	cmp	r0, #0
   33910:	beq	33d9c <fputs@plt+0x22c54>
   33914:	ldr	r3, [r5, #8]
   33918:	mov	r7, #0
   3391c:	ldrsh	r8, [r3]
   33920:	strb	r7, [r4, #17]
   33924:	ldr	r3, [sp, #44]	; 0x2c
   33928:	str	r7, [r4, #40]	; 0x28
   3392c:	strh	r7, [r4, #24]
   33930:	str	r5, [r4, #28]
   33934:	str	r3, [r4]
   33938:	ldr	r3, [sp, #48]	; 0x30
   3393c:	strh	r7, [r4, #18]
   33940:	strh	r8, [r4, #22]
   33944:	str	r3, [r4, #4]
   33948:	ldrb	r3, [r5, #55]	; 0x37
   3394c:	str	r3, [sp, #40]	; 0x28
   33950:	ands	r3, r3, #4
   33954:	str	r3, [sp, #28]
   33958:	bne	33980 <fputs@plt+0x22838>
   3395c:	ldr	r3, [sl]
   33960:	ldr	r3, [r3, #8]
   33964:	cmp	r3, r7
   33968:	str	r3, [sp, #32]
   3396c:	ldrne	r3, [r3]
   33970:	strne	r3, [sp, #56]	; 0x38
   33974:	ldrne	r3, [sp, #28]
   33978:	bne	33bc8 <fputs@plt+0x22a80>
   3397c:	mov	r7, #0
   33980:	ldr	r3, [r5, #44]	; 0x2c
   33984:	cmp	r3, #0
   33988:	bgt	33c70 <fputs@plt+0x22b28>
   3398c:	mov	r3, #256	; 0x100
   33990:	cmp	r7, #0
   33994:	str	r3, [r4, #36]	; 0x24
   33998:	ldr	r3, [sp, #16]
   3399c:	movne	r7, r3
   339a0:	add	r3, r8, #16
   339a4:	strb	r7, [r4, #17]
   339a8:	strh	r3, [r4, #20]
   339ac:	mov	r2, r8
   339b0:	mov	r1, r4
   339b4:	ldr	r0, [sp, #12]
   339b8:	bl	19cc4 <fputs@plt+0x8b7c>
   339bc:	mov	r1, r4
   339c0:	mov	r0, sl
   339c4:	bl	1da08 <fputs@plt+0xc8c0>
   339c8:	cmp	r0, #0
   339cc:	strh	r8, [r4, #22]
   339d0:	bne	339f4 <fputs@plt+0x228ac>
   339d4:	mov	r3, #0
   339d8:	mov	r2, r5
   339dc:	mov	r1, r6
   339e0:	mov	r0, sl
   339e4:	bl	3310c <fputs@plt+0x21fc4>
   339e8:	ldr	r3, [r6, #68]	; 0x44
   339ec:	cmp	r3, #0
   339f0:	beq	33d9c <fputs@plt+0x22c54>
   339f4:	add	sp, sp, #132	; 0x84
   339f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339fc:	mov	r0, #0
   33a00:	b	338cc <fputs@plt+0x22784>
   33a04:	ldr	r3, [sp, #8]
   33a08:	clz	r7, r7
   33a0c:	lsr	r7, r7, #5
   33a10:	ldr	r3, [r3]
   33a14:	ldr	r3, [r3]
   33a18:	ldr	r0, [r3, #24]
   33a1c:	ands	r0, r7, r0, lsr #20
   33a20:	beq	338cc <fputs@plt+0x22784>
   33a24:	ldrb	r0, [r6, #37]	; 0x25
   33a28:	ands	r7, r0, #1
   33a2c:	bne	339fc <fputs@plt+0x228b4>
   33a30:	ldrb	r3, [fp, #42]	; 0x2a
   33a34:	and	r0, r0, #40	; 0x28
   33a38:	and	r3, r3, #32
   33a3c:	orrs	r0, r3, r0
   33a40:	movne	r0, r7
   33a44:	bne	338cc <fputs@plt+0x22784>
   33a48:	ldr	r3, [sp, #12]
   33a4c:	add	r8, r9, r8
   33a50:	uxth	r8, r8
   33a54:	ldr	r2, [r3, #12]
   33a58:	ldr	r7, [r3, #20]
   33a5c:	mov	r3, #48	; 0x30
   33a60:	mla	r3, r3, r2, r7
   33a64:	str	r3, [sp, #24]
   33a68:	add	r3, r8, #4
   33a6c:	str	r3, [sp, #28]
   33a70:	ldr	r3, [sp, #24]
   33a74:	cmp	r7, r3
   33a78:	movcs	r3, #0
   33a7c:	movcc	r3, #1
   33a80:	cmp	r0, #0
   33a84:	movne	r3, #0
   33a88:	cmp	r3, #0
   33a8c:	beq	338cc <fputs@plt+0x22784>
   33a90:	ldr	r1, [r4, #8]
   33a94:	ldr	r3, [r4, #12]
   33a98:	ldr	r0, [r7, #32]
   33a9c:	ldr	r2, [r7, #36]	; 0x24
   33aa0:	and	r1, r0, r1
   33aa4:	and	r3, r2, r3
   33aa8:	str	r1, [sp, #16]
   33aac:	str	r3, [sp, #20]
   33ab0:	ldrd	r2, [sp, #16]
   33ab4:	orrs	r3, r2, r3
   33ab8:	beq	33ac8 <fputs@plt+0x22980>
   33abc:	mov	r0, #0
   33ac0:	add	r7, r7, #48	; 0x30
   33ac4:	b	33a70 <fputs@plt+0x22928>
   33ac8:	mov	r1, r6
   33acc:	mov	r0, r7
   33ad0:	ldrd	r2, [sp, #16]
   33ad4:	bl	1a5f8 <fputs@plt+0x94b0>
   33ad8:	cmp	r0, #0
   33adc:	beq	33abc <fputs@plt+0x22974>
   33ae0:	mov	r3, #1
   33ae4:	mov	r2, #0
   33ae8:	strh	r3, [r4, #24]
   33aec:	str	r2, [r4, #28]
   33af0:	str	r3, [r4, #40]	; 0x28
   33af4:	ldr	r3, [r4, #48]	; 0x30
   33af8:	str	r7, [r3]
   33afc:	ldr	r3, [sp, #28]
   33b00:	strh	r3, [r4, #18]
   33b04:	ldr	r3, [fp, #12]
   33b08:	cmp	r3, r2
   33b0c:	bne	33b20 <fputs@plt+0x229d8>
   33b10:	ldrb	r3, [fp, #42]	; 0x2a
   33b14:	tst	r3, #2
   33b18:	addeq	r3, r8, #28
   33b1c:	strheq	r3, [r4, #18]
   33b20:	mov	r1, #43	; 0x2b
   33b24:	mov	r0, r9
   33b28:	strh	r1, [r4, #22]
   33b2c:	bl	188d4 <fputs@plt+0x778c>
   33b30:	ldr	r2, [r7, #32]
   33b34:	mov	r3, #16384	; 0x4000
   33b38:	strh	r0, [r4, #20]
   33b3c:	mov	r0, sl
   33b40:	ldr	r1, [sp, #44]	; 0x2c
   33b44:	str	r3, [r4, #36]	; 0x24
   33b48:	ldr	r3, [r7, #36]	; 0x24
   33b4c:	orr	r2, r2, r1
   33b50:	ldr	r1, [sp, #48]	; 0x30
   33b54:	orr	r3, r3, r1
   33b58:	mov	r1, r4
   33b5c:	strd	r2, [r4]
   33b60:	bl	1da08 <fputs@plt+0xc8c0>
   33b64:	b	33ac0 <fputs@plt+0x22978>
   33b68:	ldr	r1, [sp, #24]
   33b6c:	ldr	r3, [sp, #32]
   33b70:	ldr	r2, [r3, #4]
   33b74:	mov	r3, #20
   33b78:	mul	r3, r3, r1
   33b7c:	ldr	r0, [r2, r3]
   33b80:	bl	15434 <fputs@plt+0x42ec>
   33b84:	ldrb	r3, [r0]
   33b88:	mov	r9, r0
   33b8c:	cmp	r3, #152	; 0x98
   33b90:	bne	33bfc <fputs@plt+0x22ab4>
   33b94:	ldr	r3, [r0, #28]
   33b98:	ldr	r2, [sp, #36]	; 0x24
   33b9c:	cmp	r3, r2
   33ba0:	bne	33bfc <fputs@plt+0x22ab4>
   33ba4:	ldrsh	r2, [r0, #32]
   33ba8:	cmp	r2, #0
   33bac:	blt	33c68 <fputs@plt+0x22b20>
   33bb0:	ldrh	r1, [r5, #50]	; 0x32
   33bb4:	mov	r3, #0
   33bb8:	cmp	r3, r1
   33bbc:	blt	33be0 <fputs@plt+0x22a98>
   33bc0:	ldr	r3, [sp, #24]
   33bc4:	add	r3, r3, #1
   33bc8:	str	r3, [sp, #24]
   33bcc:	ldr	r3, [sp, #24]
   33bd0:	ldr	r2, [sp, #56]	; 0x38
   33bd4:	cmp	r3, r2
   33bd8:	blt	33b68 <fputs@plt+0x22a20>
   33bdc:	b	3397c <fputs@plt+0x22834>
   33be0:	ldr	ip, [r5, #4]
   33be4:	lsl	r0, r3, #1
   33be8:	ldrsh	r0, [ip, r0]
   33bec:	cmp	r0, r2
   33bf0:	beq	33c68 <fputs@plt+0x22b20>
   33bf4:	add	r3, r3, #1
   33bf8:	b	33bb8 <fputs@plt+0x22a70>
   33bfc:	ldr	r3, [r5, #40]	; 0x28
   33c00:	cmp	r3, #0
   33c04:	ldrhne	r2, [r5, #50]	; 0x32
   33c08:	movne	r7, #0
   33c0c:	strne	r2, [sp, #52]	; 0x34
   33c10:	beq	33bc0 <fputs@plt+0x22a78>
   33c14:	ldr	r2, [sp, #52]	; 0x34
   33c18:	cmp	r7, r2
   33c1c:	bge	33bc0 <fputs@plt+0x22a78>
   33c20:	ldr	r1, [r5, #4]
   33c24:	lsl	r2, r7, #1
   33c28:	ldrsh	r2, [r1, r2]
   33c2c:	cmn	r2, #2
   33c30:	bne	33c60 <fputs@plt+0x22b18>
   33c34:	str	r3, [sp, #60]	; 0x3c
   33c38:	ldr	r0, [r3, #4]
   33c3c:	mov	r3, #20
   33c40:	mul	r1, r3, r7
   33c44:	ldr	r2, [sp, #36]	; 0x24
   33c48:	ldr	r1, [r0, r1]
   33c4c:	mov	r0, r9
   33c50:	bl	1b534 <fputs@plt+0xa3ec>
   33c54:	cmp	r0, #0
   33c58:	ldr	r3, [sp, #60]	; 0x3c
   33c5c:	beq	33c68 <fputs@plt+0x22b20>
   33c60:	add	r7, r7, #1
   33c64:	b	33c14 <fputs@plt+0x22acc>
   33c68:	mov	r7, #1
   33c6c:	b	33980 <fputs@plt+0x22838>
   33c70:	ldr	r3, [sp, #40]	; 0x28
   33c74:	tst	r3, #32
   33c78:	beq	33d4c <fputs@plt+0x22c04>
   33c7c:	mov	r3, #576	; 0x240
   33c80:	mov	r2, #0
   33c84:	str	r3, [r4, #36]	; 0x24
   33c88:	mov	r3, #0
   33c8c:	strd	r2, [sp]
   33c90:	cmp	r7, #0
   33c94:	bne	33d7c <fputs@plt+0x22c34>
   33c98:	ldrb	r3, [fp, #42]	; 0x2a
   33c9c:	ands	r3, r3, #32
   33ca0:	bne	33d84 <fputs@plt+0x22c3c>
   33ca4:	ldr	r2, [sp]
   33ca8:	ldr	r1, [sp, #4]
   33cac:	orrs	r2, r2, r1
   33cb0:	ldr	r1, [sp, #28]
   33cb4:	moveq	r2, #1
   33cb8:	movne	r2, #0
   33cbc:	cmp	r1, #0
   33cc0:	movne	r2, #0
   33cc4:	cmp	r2, #0
   33cc8:	beq	339d4 <fputs@plt+0x2288c>
   33ccc:	ldrsh	r1, [r5, #48]	; 0x30
   33cd0:	ldrsh	r2, [fp, #40]	; 0x28
   33cd4:	cmp	r1, r2
   33cd8:	bge	339d4 <fputs@plt+0x2288c>
   33cdc:	ldr	r2, [sp, #8]
   33ce0:	ldrh	r2, [r2, #36]	; 0x24
   33ce4:	tst	r2, #4
   33ce8:	bne	339d4 <fputs@plt+0x2288c>
   33cec:	ldr	r2, [pc, #184]	; 33dac <fputs@plt+0x22c64>
   33cf0:	ldr	r2, [r2, #16]
   33cf4:	cmp	r2, #0
   33cf8:	beq	339d4 <fputs@plt+0x2288c>
   33cfc:	ldr	r2, [sp, #8]
   33d00:	ldr	r2, [r2]
   33d04:	ldr	r2, [r2]
   33d08:	ldrh	r2, [r2, #64]	; 0x40
   33d0c:	tst	r2, #64	; 0x40
   33d10:	bne	339d4 <fputs@plt+0x2288c>
   33d14:	strb	r3, [r4, #17]
   33d18:	uxth	r1, r8
   33d1c:	ldrsh	r0, [r5, #48]	; 0x30
   33d20:	ldrsh	r3, [fp, #40]	; 0x28
   33d24:	rsb	r0, r0, r0, lsl #4
   33d28:	sdiv	r0, r0, r3
   33d2c:	add	r3, r1, #1
   33d30:	add	r0, r0, r3
   33d34:	ldrd	r2, [sp]
   33d38:	sxth	r0, r0
   33d3c:	orrs	r3, r2, r3
   33d40:	bne	33d8c <fputs@plt+0x22c44>
   33d44:	strh	r0, [r4, #20]
   33d48:	b	339ac <fputs@plt+0x22864>
   33d4c:	mov	r0, r5
   33d50:	bl	16764 <fputs@plt+0x561c>
   33d54:	ldrd	r2, [r6, #56]	; 0x38
   33d58:	bic	r2, r2, r0
   33d5c:	bic	r3, r3, r1
   33d60:	strd	r2, [sp]
   33d64:	ldrd	r2, [sp]
   33d68:	orrs	r3, r2, r3
   33d6c:	moveq	r3, #576	; 0x240
   33d70:	movne	r3, #512	; 0x200
   33d74:	str	r3, [r4, #36]	; 0x24
   33d78:	b	33c90 <fputs@plt+0x22b48>
   33d7c:	ldrb	r3, [sp, #16]
   33d80:	b	33d14 <fputs@plt+0x22bcc>
   33d84:	mov	r3, r7
   33d88:	b	33d14 <fputs@plt+0x22bcc>
   33d8c:	add	r1, r1, #16
   33d90:	sxth	r1, r1
   33d94:	bl	188d4 <fputs@plt+0x778c>
   33d98:	b	33d44 <fputs@plt+0x22bfc>
   33d9c:	ldr	r3, [sp, #16]
   33da0:	ldr	r5, [r5, #20]
   33da4:	add	r3, r3, #1
   33da8:	b	338d0 <fputs@plt+0x22788>
   33dac:	andeq	fp, r8, r0, lsr r1
   33db0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33db4:	sub	sp, sp, #684	; 0x2ac
   33db8:	mov	r1, #48	; 0x30
   33dbc:	add	sl, sp, #104	; 0x68
   33dc0:	ldm	r0, {r5, r8}
   33dc4:	str	r0, [sp, #12]
   33dc8:	strd	r2, [sp, #32]
   33dcc:	ldr	r4, [r0, #12]
   33dd0:	mov	r0, sl
   33dd4:	ldr	r2, [r8, #12]
   33dd8:	ldr	r3, [r8, #20]
   33ddc:	mla	r3, r1, r2, r3
   33de0:	mov	r2, #56	; 0x38
   33de4:	mov	r1, #0
   33de8:	str	r3, [sp, #52]	; 0x34
   33dec:	bl	10f20 <memset@plt>
   33df0:	ldrb	r2, [r4, #16]
   33df4:	ldr	r1, [r5, #4]
   33df8:	mov	r5, #0
   33dfc:	ldr	fp, [r8, #20]
   33e00:	add	r2, r2, r2, lsl #3
   33e04:	add	r1, r1, #8
   33e08:	add	r3, r1, r2, lsl #3
   33e0c:	str	r3, [sp, #48]	; 0x30
   33e10:	ldr	r3, [r3, #44]	; 0x2c
   33e14:	str	r3, [sp, #56]	; 0x38
   33e18:	ldr	r3, [sp, #52]	; 0x34
   33e1c:	cmp	fp, r3
   33e20:	movcs	r3, #0
   33e24:	movcc	r3, #1
   33e28:	cmp	r5, #0
   33e2c:	movne	r3, #0
   33e30:	cmp	r3, #0
   33e34:	bne	33e44 <fputs@plt+0x22cfc>
   33e38:	mov	r0, r5
   33e3c:	add	sp, sp, #684	; 0x2ac
   33e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e44:	ldrh	r3, [fp, #18]
   33e48:	tst	r3, #512	; 0x200
   33e4c:	bne	33e5c <fputs@plt+0x22d14>
   33e50:	mov	r5, #0
   33e54:	add	fp, fp, #48	; 0x30
   33e58:	b	33e18 <fputs@plt+0x22cd0>
   33e5c:	ldr	r3, [fp, #12]
   33e60:	ldr	r0, [r4, #8]
   33e64:	ldr	r2, [r4, #12]
   33e68:	ldr	ip, [r3, #408]	; 0x198
   33e6c:	ldr	r1, [r3, #412]	; 0x19c
   33e70:	and	r0, ip, r0
   33e74:	and	r2, r1, r2
   33e78:	str	r0, [sp, #40]	; 0x28
   33e7c:	str	r2, [sp, #44]	; 0x2c
   33e80:	ldrd	r0, [sp, #40]	; 0x28
   33e84:	orrs	r2, r0, r1
   33e88:	beq	33e50 <fputs@plt+0x22d08>
   33e8c:	ldr	r9, [r3, #20]
   33e90:	mov	r2, #48	; 0x30
   33e94:	add	ip, sp, #84	; 0x54
   33e98:	mov	r5, #0
   33e9c:	ldr	r3, [r3, #12]
   33ea0:	ldr	lr, [sp, #12]
   33ea4:	mla	r3, r2, r3, r9
   33ea8:	str	r3, [sp, #60]	; 0x3c
   33eac:	ldm	lr!, {r0, r1, r2, r3}
   33eb0:	stmia	ip!, {r0, r1, r2, r3}
   33eb4:	add	r3, sp, #160	; 0xa0
   33eb8:	str	r5, [sp, #92]	; 0x5c
   33ebc:	str	r3, [sp, #100]	; 0x64
   33ec0:	mov	r3, #1
   33ec4:	str	r3, [sp, #16]
   33ec8:	ldr	r3, [sp, #60]	; 0x3c
   33ecc:	cmp	r9, r3
   33ed0:	bcs	33f8c <fputs@plt+0x22e44>
   33ed4:	ldrh	r3, [r9, #18]
   33ed8:	tst	r3, #1024	; 0x400
   33edc:	ldrne	r3, [r9, #12]
   33ee0:	bne	33f18 <fputs@plt+0x22dd0>
   33ee4:	ldr	r3, [r9, #8]
   33ee8:	ldr	r2, [sp, #56]	; 0x38
   33eec:	cmp	r3, r2
   33ef0:	bne	34048 <fputs@plt+0x22f00>
   33ef4:	ldr	r3, [r8]
   33ef8:	str	r3, [sp, #272]	; 0x110
   33efc:	mov	r3, #72	; 0x48
   33f00:	str	r8, [sp, #276]	; 0x114
   33f04:	strb	r3, [sp, #280]	; 0x118
   33f08:	mov	r3, #1
   33f0c:	str	r9, [sp, #292]	; 0x124
   33f10:	str	r3, [sp, #284]	; 0x11c
   33f14:	add	r3, sp, #272	; 0x110
   33f18:	str	r3, [sp, #88]	; 0x58
   33f1c:	mov	r3, #0
   33f20:	strh	r3, [sp, #160]	; 0xa0
   33f24:	ldr	r3, [sp, #48]	; 0x30
   33f28:	ldr	r3, [r3, #16]
   33f2c:	ldrb	r3, [r3, #42]	; 0x2a
   33f30:	tst	r3, #16
   33f34:	beq	34010 <fputs@plt+0x22ec8>
   33f38:	add	r3, sp, #720	; 0x2d0
   33f3c:	add	r0, sp, #84	; 0x54
   33f40:	ldrd	r2, [r3]
   33f44:	strd	r2, [sp]
   33f48:	ldrd	r2, [sp, #32]
   33f4c:	bl	31088 <fputs@plt+0x1ff40>
   33f50:	cmp	r0, #0
   33f54:	mov	r5, r0
   33f58:	bne	33f78 <fputs@plt+0x22e30>
   33f5c:	add	r3, sp, #720	; 0x2d0
   33f60:	add	r0, sp, #84	; 0x54
   33f64:	ldrd	r2, [r3]
   33f68:	strd	r2, [sp]
   33f6c:	ldrd	r2, [sp, #32]
   33f70:	bl	33db0 <fputs@plt+0x22c68>
   33f74:	mov	r5, r0
   33f78:	add	r7, sp, #160	; 0xa0
   33f7c:	ldrh	r2, [r7]
   33f80:	cmp	r2, #0
   33f84:	bne	34020 <fputs@plt+0x22ed8>
   33f88:	strh	r2, [sl]
   33f8c:	mov	r3, #1
   33f90:	add	r6, sp, #104	; 0x68
   33f94:	strh	r3, [r4, #40]	; 0x28
   33f98:	ldr	r3, [r4, #48]	; 0x30
   33f9c:	str	fp, [r3]
   33fa0:	mov	r3, #8192	; 0x2000
   33fa4:	str	r3, [r4, #36]	; 0x24
   33fa8:	mov	r3, #0
   33fac:	mov	r7, r3
   33fb0:	strb	r3, [r4, #17]
   33fb4:	strh	r3, [r4, #18]
   33fb8:	str	r3, [r4, #24]
   33fbc:	str	r3, [r4, #28]
   33fc0:	str	r3, [r4, #32]
   33fc4:	cmp	r5, #0
   33fc8:	bne	33e54 <fputs@plt+0x22d0c>
   33fcc:	ldrh	r3, [sl]
   33fd0:	cmp	r3, r7
   33fd4:	ble	33e50 <fputs@plt+0x22d08>
   33fd8:	ldrh	r3, [r6, #16]
   33fdc:	mov	r1, r4
   33fe0:	add	r7, r7, #1
   33fe4:	add	r6, r6, #16
   33fe8:	ldr	r0, [sp, #12]
   33fec:	add	r3, r3, #1
   33ff0:	strh	r3, [r4, #20]
   33ff4:	ldrsh	r3, [r6, #2]
   33ff8:	strh	r3, [r4, #22]
   33ffc:	ldrd	r2, [r6, #-8]
   34000:	strd	r2, [r4]
   34004:	bl	1da08 <fputs@plt+0xc8c0>
   34008:	mov	r5, r0
   3400c:	b	33fc4 <fputs@plt+0x22e7c>
   34010:	add	r0, sp, #84	; 0x54
   34014:	ldrd	r2, [sp, #32]
   34018:	bl	337c4 <fputs@plt+0x2267c>
   3401c:	b	33f50 <fputs@plt+0x22e08>
   34020:	ldr	r3, [sp, #16]
   34024:	cmp	r3, #0
   34028:	beq	34050 <fputs@plt+0x22f08>
   3402c:	add	r1, sp, #168	; 0xa8
   34030:	add	r0, sp, #112	; 0x70
   34034:	strh	r2, [sl]
   34038:	lsl	r2, r2, #4
   3403c:	bl	10fbc <memcpy@plt>
   34040:	mov	r3, #0
   34044:	str	r3, [sp, #16]
   34048:	add	r9, r9, #48	; 0x30
   3404c:	b	33ec8 <fputs@plt+0x22d80>
   34050:	ldrh	r3, [sl]
   34054:	add	r1, sp, #112	; 0x70
   34058:	add	r0, sp, #224	; 0xe0
   3405c:	add	r6, sp, #216	; 0xd8
   34060:	lsl	r2, r3, #4
   34064:	str	r3, [sp, #28]
   34068:	strh	r3, [sp, #216]	; 0xd8
   3406c:	bl	10fbc <memcpy@plt>
   34070:	ldr	r3, [sp, #16]
   34074:	strh	r3, [sl]
   34078:	str	r3, [sp, #20]
   3407c:	str	r7, [sp, #68]	; 0x44
   34080:	ldr	r2, [sp, #20]
   34084:	ldr	r3, [sp, #28]
   34088:	cmp	r3, r2
   3408c:	ble	34048 <fputs@plt+0x22f00>
   34090:	mov	r3, #0
   34094:	add	r7, sp, #160	; 0xa0
   34098:	str	r3, [sp, #24]
   3409c:	b	34104 <fputs@plt+0x22fbc>
   340a0:	ldrd	r2, [r7, #8]
   340a4:	add	r7, r7, #16
   340a8:	ldr	r1, [r6, #8]
   340ac:	ldr	r0, [r6, #12]
   340b0:	orr	r2, r1, r2
   340b4:	ldrsh	r1, [r7]
   340b8:	orr	r3, r0, r3
   340bc:	ldrsh	r0, [r6, #16]
   340c0:	str	r3, [sp, #72]	; 0x48
   340c4:	str	r2, [sp, #76]	; 0x4c
   340c8:	bl	188d4 <fputs@plt+0x778c>
   340cc:	ldrsh	r1, [r7, #2]
   340d0:	str	r0, [sp, #64]	; 0x40
   340d4:	ldrsh	r0, [r6, #18]
   340d8:	bl	188d4 <fputs@plt+0x778c>
   340dc:	ldr	r3, [sp, #64]	; 0x40
   340e0:	ldr	r2, [sp, #76]	; 0x4c
   340e4:	str	r3, [sp]
   340e8:	str	r0, [sp, #4]
   340ec:	mov	r0, sl
   340f0:	ldr	r3, [sp, #72]	; 0x48
   340f4:	bl	163bc <fputs@plt+0x5274>
   340f8:	ldr	r3, [sp, #24]
   340fc:	add	r3, r3, #1
   34100:	str	r3, [sp, #24]
   34104:	ldr	r2, [sp, #24]
   34108:	ldr	r3, [sp, #68]	; 0x44
   3410c:	ldrh	r3, [r3]
   34110:	cmp	r3, r2
   34114:	bgt	340a0 <fputs@plt+0x22f58>
   34118:	ldr	r3, [sp, #20]
   3411c:	add	r6, r6, #16
   34120:	add	r3, r3, #1
   34124:	str	r3, [sp, #20]
   34128:	b	34080 <fputs@plt+0x22f38>
   3412c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   34130:	mov	r8, r2
   34134:	mov	r6, r3
   34138:	mov	r4, r1
   3413c:	mov	r5, r0
   34140:	bl	32cf8 <fputs@plt+0x21bb0>
   34144:	mov	r7, r0
   34148:	mov	r0, r8
   3414c:	bl	15988 <fputs@plt+0x4840>
   34150:	mov	r1, r0
   34154:	mov	r0, r4
   34158:	bl	15a20 <fputs@plt+0x48d8>
   3415c:	mvn	r3, #3
   34160:	mov	r1, r6
   34164:	ldr	r2, [sp, #44]	; 0x2c
   34168:	ldr	r4, [sp, #52]	; 0x34
   3416c:	orr	r4, r0, r4
   34170:	ldr	r0, [r5, #8]
   34174:	str	r7, [sp, #4]
   34178:	uxtb	r4, r4
   3417c:	str	r3, [sp, #8]
   34180:	ldr	r3, [sp, #40]	; 0x28
   34184:	str	r3, [sp]
   34188:	ldr	r3, [sp, #48]	; 0x30
   3418c:	bl	2725c <fputs@plt+0x16114>
   34190:	mov	r6, r0
   34194:	mov	r1, r4
   34198:	ldr	r0, [r5, #8]
   3419c:	bl	19404 <fputs@plt+0x82bc>
   341a0:	mov	r0, r6
   341a4:	add	sp, sp, #16
   341a8:	pop	{r4, r5, r6, r7, r8, pc}
   341ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   341b0:	sub	sp, sp, #44	; 0x2c
   341b4:	ldr	sl, [r0]
   341b8:	ldrb	r4, [sl, #69]	; 0x45
   341bc:	cmp	r4, #0
   341c0:	bne	34224 <fputs@plt+0x230dc>
   341c4:	mov	r5, r2
   341c8:	mov	r7, r1
   341cc:	str	r0, [sp, #4]
   341d0:	mov	r2, #32
   341d4:	mov	r1, r4
   341d8:	add	r0, sp, #8
   341dc:	mov	r6, #0
   341e0:	bl	10f20 <memset@plt>
   341e4:	ldr	r3, [r5, #28]
   341e8:	mov	r8, r6
   341ec:	mov	fp, #65	; 0x41
   341f0:	str	r3, [sp, #12]
   341f4:	ldr	r3, [r5]
   341f8:	ldr	r5, [r7, #4]
   341fc:	ldr	r3, [r3, #4]
   34200:	str	r3, [sp]
   34204:	ldrsh	r3, [r7, #34]	; 0x22
   34208:	cmp	r3, r4
   3420c:	bgt	3422c <fputs@plt+0x230e4>
   34210:	lsl	r1, r8, #2
   34214:	lsl	r0, r6, #2
   34218:	orr	r1, r1, r6, lsr #30
   3421c:	bl	13c58 <fputs@plt+0x2b10>
   34220:	strh	r0, [r7, #40]	; 0x28
   34224:	add	sp, sp, #44	; 0x2c
   34228:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3422c:	mov	r3, #20
   34230:	ldr	r2, [sp]
   34234:	add	r0, sp, #8
   34238:	mul	r3, r3, r4
   3423c:	ldr	r9, [r2, r3]
   34240:	add	r2, r5, #14
   34244:	mov	r1, r9
   34248:	bl	1ae14 <fputs@plt+0x9ccc>
   3424c:	ldrb	r0, [r5, #14]
   34250:	mov	r1, #0
   34254:	adds	r6, r6, r0
   34258:	mov	r0, r9
   3425c:	adc	r8, r8, r1
   34260:	bl	15988 <fputs@plt+0x4840>
   34264:	cmp	r0, #0
   34268:	mov	r1, r9
   3426c:	strbne	r0, [r5, #13]
   34270:	strbeq	fp, [r5, #13]
   34274:	ldr	r0, [sp, #4]
   34278:	bl	32b98 <fputs@plt+0x21a50>
   3427c:	cmp	r0, #0
   34280:	beq	342a0 <fputs@plt+0x23158>
   34284:	ldr	r3, [r5, #8]
   34288:	cmp	r3, #0
   3428c:	bne	342a0 <fputs@plt+0x23158>
   34290:	ldr	r1, [r0]
   34294:	mov	r0, sl
   34298:	bl	1e740 <fputs@plt+0xd5f8>
   3429c:	str	r0, [r5, #8]
   342a0:	add	r4, r4, #1
   342a4:	add	r5, r5, #16
   342a8:	b	34204 <fputs@plt+0x230bc>
   342ac:	push	{r4, r5, r6, r7, r8, lr}
   342b0:	mov	r5, #0
   342b4:	ldr	r3, [r1, #8]
   342b8:	ldr	r6, [r1, #28]
   342bc:	ldr	r7, [r0]
   342c0:	orr	r3, r3, #64	; 0x40
   342c4:	add	r4, r6, #8
   342c8:	str	r3, [r1, #8]
   342cc:	ldr	r3, [r6]
   342d0:	cmp	r3, r5
   342d4:	pople	{r4, r5, r6, r7, r8, pc}
   342d8:	ldr	r1, [r4, #16]
   342dc:	ldrb	r3, [r1, #42]	; 0x2a
   342e0:	tst	r3, #2
   342e4:	beq	34308 <fputs@plt+0x231c0>
   342e8:	ldr	r2, [r4, #20]
   342ec:	cmp	r2, #0
   342f0:	beq	34308 <fputs@plt+0x231c0>
   342f4:	ldr	r3, [r2, #48]	; 0x30
   342f8:	cmp	r3, #0
   342fc:	bne	34314 <fputs@plt+0x231cc>
   34300:	mov	r0, r7
   34304:	bl	341ac <fputs@plt+0x23064>
   34308:	add	r5, r5, #1
   3430c:	add	r4, r4, #72	; 0x48
   34310:	b	342cc <fputs@plt+0x23184>
   34314:	mov	r2, r3
   34318:	b	342f4 <fputs@plt+0x231ac>
   3431c:	push	{r4, r5, r6, lr}
   34320:	mov	r5, r1
   34324:	mov	r6, r0
   34328:	mov	r4, r2
   3432c:	ldr	r1, [r1, #48]	; 0x30
   34330:	cmp	r1, #0
   34334:	bne	34350 <fputs@plt+0x23208>
   34338:	ldr	r3, [r5]
   3433c:	ldr	r2, [r3]
   34340:	cmp	r2, r4
   34344:	bgt	34360 <fputs@plt+0x23218>
   34348:	mov	r0, #0
   3434c:	pop	{r4, r5, r6, pc}
   34350:	bl	3431c <fputs@plt+0x231d4>
   34354:	cmp	r0, #0
   34358:	popne	{r4, r5, r6, pc}
   3435c:	b	34338 <fputs@plt+0x231f0>
   34360:	mov	r2, #20
   34364:	ldr	r3, [r3, #4]
   34368:	mov	r0, r6
   3436c:	mul	r2, r2, r4
   34370:	pop	{r4, r5, r6, lr}
   34374:	ldr	r1, [r3, r2]
   34378:	b	32b98 <fputs@plt+0x21a50>
   3437c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34380:	mov	r6, r2
   34384:	mov	r9, r0
   34388:	mov	r5, r1
   3438c:	add	r2, r3, #1
   34390:	ldr	r8, [r0]
   34394:	ldr	r7, [r1]
   34398:	mov	r0, r8
   3439c:	sub	r1, r7, r6
   343a0:	bl	1f274 <fputs@plt+0xe12c>
   343a4:	subs	sl, r0, #0
   343a8:	beq	343d0 <fputs@plt+0x23288>
   343ac:	mov	r4, #20
   343b0:	ldr	r3, [r5, #4]
   343b4:	add	fp, sl, #20
   343b8:	mov	r5, #0
   343bc:	mla	r4, r6, r4, r4
   343c0:	add	r4, r3, r4
   343c4:	add	r3, r6, r5
   343c8:	cmp	r7, r3
   343cc:	bgt	343dc <fputs@plt+0x23294>
   343d0:	mov	r0, sl
   343d4:	add	sp, sp, #4
   343d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   343dc:	mov	r0, r9
   343e0:	ldr	r1, [r4, #-20]	; 0xffffffec
   343e4:	add	r4, r4, #20
   343e8:	bl	32b98 <fputs@plt+0x21a50>
   343ec:	cmp	r0, #0
   343f0:	ldr	r3, [sl, #16]
   343f4:	ldreq	r0, [r8, #8]
   343f8:	str	r0, [fp], #4
   343fc:	ldrb	r2, [r4, #-28]	; 0xffffffe4
   34400:	strb	r2, [r3, r5]
   34404:	add	r5, r5, #1
   34408:	b	343c4 <fputs@plt+0x2327c>
   3440c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34410:	sub	sp, sp, #188	; 0xbc
   34414:	ldrh	ip, [sp, #224]	; 0xe0
   34418:	str	ip, [sp, #84]	; 0x54
   3441c:	ldr	ip, [r0]
   34420:	ldr	ip, [ip]
   34424:	str	ip, [sp, #48]	; 0x30
   34428:	ldr	ip, [sp, #84]	; 0x54
   3442c:	cmp	ip, #0
   34430:	beq	34450 <fputs@plt+0x23308>
   34434:	ldr	ip, [sp, #48]	; 0x30
   34438:	ldrh	ip, [ip, #64]	; 0x40
   3443c:	tst	ip, #128	; 0x80
   34440:	beq	34450 <fputs@plt+0x23308>
   34444:	mov	r0, #0
   34448:	add	sp, sp, #188	; 0xbc
   3444c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34450:	ldr	ip, [r1]
   34454:	str	ip, [sp, #68]	; 0x44
   34458:	ldrh	ip, [sp, #68]	; 0x44
   3445c:	cmp	ip, #63	; 0x3f
   34460:	bhi	34444 <fputs@plt+0x232fc>
   34464:	mov	r4, #1
   34468:	str	r0, [sp, #36]	; 0x24
   3446c:	str	r3, [sp, #160]	; 0xa0
   34470:	mov	r3, ip
   34474:	sub	ip, ip, #32
   34478:	str	r2, [sp, #180]	; 0xb4
   3447c:	rsb	r0, r3, #32
   34480:	str	r3, [sp, #40]	; 0x28
   34484:	ldr	r2, [sp, #40]	; 0x28
   34488:	str	r1, [sp, #44]	; 0x2c
   3448c:	mov	r1, #0
   34490:	orr	r3, r1, r4, lsl ip
   34494:	mov	r7, r1
   34498:	str	r1, [sp, #28]
   3449c:	orr	r3, r3, r4, lsr r0
   344a0:	str	r1, [sp, #32]
   344a4:	lsl	r2, r4, r2
   344a8:	str	r1, [sp, #88]	; 0x58
   344ac:	str	r1, [sp, #152]	; 0x98
   344b0:	subs	r2, r2, #1
   344b4:	str	r1, [sp, #156]	; 0x9c
   344b8:	sbc	r3, r3, #0
   344bc:	strd	r2, [sp, #72]	; 0x48
   344c0:	mov	r3, #0
   344c4:	mov	r2, #0
   344c8:	strd	r2, [sp, #16]
   344cc:	ldr	r3, [sp, #160]	; 0xa0
   344d0:	and	r3, r3, #768	; 0x300
   344d4:	str	r3, [sp, #176]	; 0xb0
   344d8:	ldrd	r0, [sp, #16]
   344dc:	ldrd	r2, [sp, #72]	; 0x48
   344e0:	cmp	r3, r1
   344e4:	cmpeq	r2, r0
   344e8:	movls	r3, #0
   344ec:	andhi	r3, r4, #1
   344f0:	cmp	r3, #0
   344f4:	beq	34b48 <fputs@plt+0x23a00>
   344f8:	ldr	r3, [sp, #28]
   344fc:	ldr	r2, [sp, #84]	; 0x54
   34500:	cmp	r3, r2
   34504:	bgt	34568 <fputs@plt+0x23420>
   34508:	ldr	r3, [sp, #28]
   3450c:	cmp	r3, #0
   34510:	beq	34530 <fputs@plt+0x233e8>
   34514:	ldrd	r2, [r7, #8]
   34518:	ldr	r1, [sp, #32]
   3451c:	orr	r2, r1, r2
   34520:	str	r2, [sp, #32]
   34524:	ldr	r2, [sp, #88]	; 0x58
   34528:	orr	r3, r2, r3
   3452c:	str	r3, [sp, #88]	; 0x58
   34530:	ldr	r3, [sp, #28]
   34534:	ldr	r2, [sp, #84]	; 0x54
   34538:	cmp	r3, r2
   3453c:	ldrlt	r3, [sp, #180]	; 0xb4
   34540:	ldrlt	r2, [sp, #28]
   34544:	ldrge	r7, [sp, #228]	; 0xe4
   34548:	ldrlt	r3, [r3]
   3454c:	ldrlt	r7, [r3, r2, lsl #2]
   34550:	ldr	r3, [r7, #36]	; 0x24
   34554:	ands	r3, r3, #1024	; 0x400
   34558:	beq	34570 <fputs@plt+0x23428>
   3455c:	ldrsb	r3, [r7, #29]
   34560:	cmp	r3, #0
   34564:	bne	34b5c <fputs@plt+0x23a14>
   34568:	mvn	r0, #0
   3456c:	b	34448 <fputs@plt+0x23300>
   34570:	ldr	r2, [sp, #36]	; 0x24
   34574:	mov	r0, #72	; 0x48
   34578:	mov	fp, r3
   3457c:	mov	r4, r3
   34580:	mov	r6, #20
   34584:	ldr	r3, [sp, #36]	; 0x24
   34588:	ldr	r1, [r2, #4]
   3458c:	ldrb	r2, [r7, #16]
   34590:	add	r8, r3, #328	; 0x148
   34594:	mla	r2, r0, r2, r1
   34598:	ldr	r2, [r2, #52]	; 0x34
   3459c:	str	r2, [sp, #52]	; 0x34
   345a0:	ldr	r3, [sp, #40]	; 0x28
   345a4:	cmp	r3, fp
   345a8:	bne	34684 <fputs@plt+0x2353c>
   345ac:	ldr	r3, [r7, #36]	; 0x24
   345b0:	ands	r6, r3, #4096	; 0x1000
   345b4:	bne	34888 <fputs@plt+0x23740>
   345b8:	tst	r3, #256	; 0x100
   345bc:	bne	347c8 <fputs@plt+0x23680>
   345c0:	ldr	r6, [r7, #28]
   345c4:	cmp	r6, #0
   345c8:	beq	34444 <fputs@plt+0x232fc>
   345cc:	ldrb	r3, [r6, #55]	; 0x37
   345d0:	tst	r3, #4
   345d4:	bne	34444 <fputs@plt+0x232fc>
   345d8:	ldrh	r3, [r6, #50]	; 0x32
   345dc:	ldrb	r8, [r6, #54]	; 0x36
   345e0:	str	r3, [sp, #100]	; 0x64
   345e4:	ldrh	r3, [r6, #52]	; 0x34
   345e8:	adds	r8, r8, #0
   345ec:	movne	r8, #1
   345f0:	str	r3, [sp, #104]	; 0x68
   345f4:	ldr	r2, [sp, #28]
   345f8:	mov	r5, #0
   345fc:	mov	r3, #1
   34600:	mov	r4, r5
   34604:	str	r5, [sp, #80]	; 0x50
   34608:	str	r5, [sp, #96]	; 0x60
   3460c:	sub	r1, r2, #32
   34610:	rsb	r2, r2, #32
   34614:	orr	r1, r5, r3, lsl r1
   34618:	orr	r2, r1, r3, lsr r2
   3461c:	str	r2, [sp, #92]	; 0x5c
   34620:	ldr	r2, [sp, #28]
   34624:	lsl	r3, r3, r2
   34628:	str	r3, [sp, #172]	; 0xac
   3462c:	ldr	r3, [sp, #104]	; 0x68
   34630:	cmp	r5, r3
   34634:	bge	3487c <fputs@plt+0x23734>
   34638:	ldrh	r2, [r7, #24]
   3463c:	lsl	r3, r5, #2
   34640:	str	r3, [sp, #164]	; 0xa4
   34644:	cmp	r2, r5
   34648:	ble	347dc <fputs@plt+0x23694>
   3464c:	ldrh	r3, [r7, #42]	; 0x2a
   34650:	cmp	r3, #0
   34654:	bne	347dc <fputs@plt+0x23694>
   34658:	ldr	r3, [r7, #48]	; 0x30
   3465c:	lsl	r1, r5, #2
   34660:	ldr	r3, [r3, r1]
   34664:	movw	r1, #386	; 0x182
   34668:	ldrh	r3, [r3, #18]
   3466c:	tst	r3, r1
   34670:	beq	347dc <fputs@plt+0x23694>
   34674:	tst	r3, #256	; 0x100
   34678:	movne	r8, #0
   3467c:	add	r5, r5, #1
   34680:	b	3462c <fputs@plt+0x234e4>
   34684:	ldr	r3, [sp, #16]
   34688:	rsb	r1, fp, #32
   3468c:	sub	r2, fp, #32
   34690:	str	r4, [sp, #116]	; 0x74
   34694:	ldr	r0, [sp, #20]
   34698:	lsr	r3, r3, fp
   3469c:	orr	r3, r3, r0, lsl r1
   346a0:	orr	r3, r3, r0, lsr r2
   346a4:	and	r3, r3, #1
   346a8:	str	r3, [sp, #112]	; 0x70
   346ac:	ldrd	r2, [sp, #112]	; 0x70
   346b0:	orrs	r3, r2, r3
   346b4:	bne	34758 <fputs@plt+0x23610>
   346b8:	ldr	r3, [sp, #44]	; 0x2c
   346bc:	mul	r5, r6, fp
   346c0:	ldr	r3, [r3, #4]
   346c4:	ldr	r0, [r3, r5]
   346c8:	bl	15434 <fputs@plt+0x42ec>
   346cc:	ldrb	r3, [r0]
   346d0:	mov	r9, r0
   346d4:	cmp	r3, #152	; 0x98
   346d8:	bne	34758 <fputs@plt+0x23610>
   346dc:	ldr	r3, [r0, #28]
   346e0:	ldr	r2, [sp, #52]	; 0x34
   346e4:	cmp	r2, r3
   346e8:	bne	34758 <fputs@plt+0x23610>
   346ec:	movw	r3, #386	; 0x182
   346f0:	ldrsh	r2, [r0, #32]
   346f4:	mov	r0, r8
   346f8:	str	r3, [sp, #8]
   346fc:	ldr	r3, [sp, #32]
   34700:	str	r4, [sp, #12]
   34704:	mvn	r1, r3
   34708:	ldr	r3, [sp, #88]	; 0x58
   3470c:	mvn	r3, r3
   34710:	stm	sp, {r1, r3}
   34714:	ldr	r1, [sp, #52]	; 0x34
   34718:	bl	33084 <fputs@plt+0x21f3c>
   3471c:	subs	sl, r0, #0
   34720:	beq	34758 <fputs@plt+0x23610>
   34724:	ldrh	r3, [sl, #18]
   34728:	tst	r3, #130	; 0x82
   3472c:	bne	34760 <fputs@plt+0x23618>
   34730:	mov	r2, #1
   34734:	sub	r3, fp, #32
   34738:	orr	r3, r4, r2, lsl r3
   3473c:	rsb	r1, fp, #32
   34740:	orr	r3, r3, r2, lsr r1
   34744:	ldr	r1, [sp, #16]
   34748:	orr	r2, r1, r2, lsl fp
   3474c:	ldr	r1, [sp, #20]
   34750:	orr	r3, r3, r1
   34754:	strd	r2, [sp, #16]
   34758:	add	fp, fp, #1
   3475c:	b	345a0 <fputs@plt+0x23458>
   34760:	ldrsh	r3, [r9, #32]
   34764:	cmp	r3, #0
   34768:	blt	34730 <fputs@plt+0x235e8>
   3476c:	ldr	r3, [sp, #44]	; 0x2c
   34770:	ldr	r3, [r3, #4]
   34774:	ldr	r1, [r3, r5]
   34778:	ldr	r3, [sp, #36]	; 0x24
   3477c:	ldr	r0, [r3]
   34780:	bl	32b98 <fputs@plt+0x21a50>
   34784:	cmp	r0, #0
   34788:	ldr	r1, [sl]
   3478c:	ldreq	r3, [sp, #48]	; 0x30
   34790:	ldreq	r0, [r3, #8]
   34794:	ldr	r3, [sp, #36]	; 0x24
   34798:	ldr	r5, [r0]
   3479c:	ldr	r0, [r3]
   347a0:	bl	32b98 <fputs@plt+0x21a50>
   347a4:	cmp	r0, #0
   347a8:	ldreq	r3, [sp, #48]	; 0x30
   347ac:	ldreq	r0, [r3, #8]
   347b0:	ldr	r1, [r0]
   347b4:	mov	r0, r5
   347b8:	bl	12f2c <fputs@plt+0x1de4>
   347bc:	cmp	r0, #0
   347c0:	beq	34730 <fputs@plt+0x235e8>
   347c4:	b	34758 <fputs@plt+0x23610>
   347c8:	mov	r3, #1
   347cc:	str	r6, [sp, #100]	; 0x64
   347d0:	mov	r8, r3
   347d4:	str	r3, [sp, #104]	; 0x68
   347d8:	b	345f4 <fputs@plt+0x234ac>
   347dc:	cmp	r6, #0
   347e0:	mvneq	sl, #0
   347e4:	streq	r6, [sp, #64]	; 0x40
   347e8:	beq	34818 <fputs@plt+0x236d0>
   347ec:	ldr	r1, [r6, #4]
   347f0:	lsl	r3, r5, #1
   347f4:	ldrsh	r3, [r1, r3]
   347f8:	ldr	r1, [r6, #28]
   347fc:	ldrb	r1, [r1, r5]
   34800:	str	r1, [sp, #64]	; 0x40
   34804:	ldr	r1, [r6, #12]
   34808:	ldrsh	r1, [r1, #32]
   3480c:	cmp	r1, r3
   34810:	movne	sl, r3
   34814:	mvneq	sl, #0
   34818:	cmp	sl, #0
   3481c:	movlt	r1, #0
   34820:	andge	r1, r8, #1
   34824:	cmp	r1, #0
   34828:	beq	34850 <fputs@plt+0x23708>
   3482c:	cmp	r2, r5
   34830:	movgt	r8, #1
   34834:	bgt	34850 <fputs@plt+0x23708>
   34838:	ldr	r2, [r6, #12]
   3483c:	ldr	r2, [r2, #4]
   34840:	add	r2, r2, sl, lsl #4
   34844:	ldrb	r8, [r2, #12]
   34848:	adds	r8, r8, #0
   3484c:	movne	r8, #1
   34850:	mov	r2, #20
   34854:	mov	r9, #0
   34858:	mul	r3, r2, r5
   3485c:	str	r3, [sp, #168]	; 0xa8
   34860:	cmp	r9, fp
   34864:	bne	348d0 <fputs@plt+0x23788>
   34868:	cmp	r5, #0
   3486c:	beq	34be0 <fputs@plt+0x23a98>
   34870:	ldr	r3, [sp, #100]	; 0x64
   34874:	cmp	r5, r3
   34878:	blt	34be0 <fputs@plt+0x23a98>
   3487c:	orr	r4, r4, r8
   34880:	ands	r4, r4, #255	; 0xff
   34884:	beq	348c0 <fputs@plt+0x23778>
   34888:	ldrd	r4, [r7, #8]
   3488c:	mov	sl, #0
   34890:	mov	r8, #20
   34894:	mov	r6, sl
   34898:	ldr	r3, [sp, #152]	; 0x98
   3489c:	orr	r4, r3, r4
   348a0:	ldr	r3, [sp, #156]	; 0x9c
   348a4:	orr	r5, r3, r5
   348a8:	ldr	r3, [sp, #36]	; 0x24
   348ac:	strd	r4, [sp, #152]	; 0x98
   348b0:	add	r9, r3, #68	; 0x44
   348b4:	cmp	fp, sl
   348b8:	bne	34a88 <fputs@plt+0x23940>
   348bc:	mov	r4, #1
   348c0:	ldr	r3, [sp, #28]
   348c4:	add	r3, r3, #1
   348c8:	str	r3, [sp, #28]
   348cc:	b	344d8 <fputs@plt+0x23390>
   348d0:	ldr	r3, [sp, #16]
   348d4:	rsb	r0, r9, #32
   348d8:	sub	r1, r9, #32
   348dc:	lsr	r2, r3, r9
   348e0:	ldr	r3, [sp, #20]
   348e4:	orr	r2, r2, r3, lsl r0
   348e8:	orr	r2, r2, r3, lsr r1
   348ec:	and	r3, r2, #1
   348f0:	str	r3, [sp, #120]	; 0x78
   348f4:	mov	r3, #0
   348f8:	str	r3, [sp, #124]	; 0x7c
   348fc:	ldrd	r2, [sp, #120]	; 0x78
   34900:	orrs	r3, r2, r3
   34904:	bne	3496c <fputs@plt+0x23824>
   34908:	mov	r3, #20
   3490c:	mul	r3, r3, r9
   34910:	str	r3, [sp, #108]	; 0x6c
   34914:	ldr	r3, [sp, #44]	; 0x2c
   34918:	ldr	r2, [r3, #4]
   3491c:	ldr	r3, [sp, #108]	; 0x6c
   34920:	ldr	r1, [r2, r3]
   34924:	mov	r0, r1
   34928:	bl	15434 <fputs@plt+0x42ec>
   3492c:	cmn	sl, #1
   34930:	mov	r2, r0
   34934:	blt	34974 <fputs@plt+0x2382c>
   34938:	ldrb	r0, [r0]
   3493c:	cmp	r0, #152	; 0x98
   34940:	bne	34960 <fputs@plt+0x23818>
   34944:	ldr	r0, [r2, #28]
   34948:	ldr	r3, [sp, #52]	; 0x34
   3494c:	cmp	r3, r0
   34950:	bne	34960 <fputs@plt+0x23818>
   34954:	ldrsh	r2, [r2, #32]
   34958:	cmp	sl, r2
   3495c:	beq	349d8 <fputs@plt+0x23890>
   34960:	ldr	r3, [sp, #176]	; 0xb0
   34964:	cmp	r3, #0
   34968:	beq	34868 <fputs@plt+0x23720>
   3496c:	add	r9, r9, #1
   34970:	b	34860 <fputs@plt+0x23718>
   34974:	ldr	r2, [r6, #40]	; 0x28
   34978:	ldr	r3, [sp, #168]	; 0xa8
   3497c:	ldr	r1, [r2, #4]
   34980:	ldr	r2, [sp, #52]	; 0x34
   34984:	ldr	r1, [r1, r3]
   34988:	bl	1b534 <fputs@plt+0xa3ec>
   3498c:	cmp	r0, #0
   34990:	bne	34960 <fputs@plt+0x23818>
   34994:	ldr	r3, [sp, #160]	; 0xa0
   34998:	tst	r3, #256	; 0x100
   3499c:	beq	34a10 <fputs@plt+0x238c8>
   349a0:	mov	r2, #1
   349a4:	sub	r3, r9, #32
   349a8:	lsl	r3, r2, r3
   349ac:	rsb	r1, r9, #32
   349b0:	cmp	sl, #0
   349b4:	movlt	r4, r2
   349b8:	orr	r3, r3, r2, lsr r1
   349bc:	ldr	r1, [sp, #16]
   349c0:	orr	r9, r1, r2, lsl r9
   349c4:	ldr	r2, [sp, #20]
   349c8:	str	r9, [sp, #16]
   349cc:	orr	r3, r3, r2
   349d0:	str	r3, [sp, #20]
   349d4:	b	3467c <fputs@plt+0x23534>
   349d8:	cmp	sl, #0
   349dc:	blt	34994 <fputs@plt+0x2384c>
   349e0:	ldr	r3, [sp, #36]	; 0x24
   349e4:	ldr	r0, [r3]
   349e8:	bl	32b98 <fputs@plt+0x21a50>
   349ec:	cmp	r0, #0
   349f0:	ldr	r2, [r6, #32]
   349f4:	ldreq	r3, [sp, #48]	; 0x30
   349f8:	ldreq	r0, [r3, #8]
   349fc:	ldr	r3, [sp, #164]	; 0xa4
   34a00:	ldr	r0, [r0]
   34a04:	ldr	r1, [r2, r3]
   34a08:	bl	12f2c <fputs@plt+0x1de4>
   34a0c:	b	3498c <fputs@plt+0x23844>
   34a10:	ldr	r3, [sp, #44]	; 0x2c
   34a14:	ldr	r2, [r3, #4]
   34a18:	ldr	r3, [sp, #108]	; 0x6c
   34a1c:	add	r3, r2, r3
   34a20:	ldrb	r2, [r3, #12]
   34a24:	ldr	r3, [sp, #80]	; 0x50
   34a28:	cmp	r3, #0
   34a2c:	ldr	r3, [sp, #64]	; 0x40
   34a30:	beq	34a48 <fputs@plt+0x23900>
   34a34:	ldr	r1, [sp, #96]	; 0x60
   34a38:	eor	r3, r3, r1
   34a3c:	cmp	r3, r2
   34a40:	bne	34868 <fputs@plt+0x23720>
   34a44:	b	349a0 <fputs@plt+0x23858>
   34a48:	eor	r3, r3, r2
   34a4c:	str	r3, [sp, #96]	; 0x60
   34a50:	ldr	r3, [sp, #64]	; 0x40
   34a54:	cmp	r3, r2
   34a58:	beq	34a7c <fputs@plt+0x23934>
   34a5c:	ldr	r3, [sp, #232]	; 0xe8
   34a60:	ldm	r3, {r1, r2}
   34a64:	ldr	r3, [sp, #172]	; 0xac
   34a68:	orr	r1, r1, r3
   34a6c:	ldr	r3, [sp, #92]	; 0x5c
   34a70:	orr	r2, r2, r3
   34a74:	ldr	r3, [sp, #232]	; 0xe8
   34a78:	stm	r3, {r1, r2}
   34a7c:	mov	r3, #1
   34a80:	str	r3, [sp, #80]	; 0x50
   34a84:	b	349a0 <fputs@plt+0x23858>
   34a88:	ldr	r3, [sp, #16]
   34a8c:	rsb	r1, sl, #32
   34a90:	sub	r2, sl, #32
   34a94:	str	r6, [sp, #132]	; 0x84
   34a98:	ldr	r0, [sp, #20]
   34a9c:	lsr	r3, r3, sl
   34aa0:	orr	r3, r3, r0, lsl r1
   34aa4:	orr	r3, r3, r0, lsr r2
   34aa8:	and	r3, r3, #1
   34aac:	str	r3, [sp, #128]	; 0x80
   34ab0:	ldrd	r2, [sp, #128]	; 0x80
   34ab4:	orrs	r3, r2, r3
   34ab8:	bne	34b20 <fputs@plt+0x239d8>
   34abc:	ldr	r3, [sp, #44]	; 0x2c
   34ac0:	mov	r0, r9
   34ac4:	ldr	r2, [r3, #4]
   34ac8:	mul	r3, r8, sl
   34acc:	ldr	r3, [r2, r3]
   34ad0:	mov	r1, r3
   34ad4:	str	r3, [sp, #52]	; 0x34
   34ad8:	bl	1a574 <fputs@plt+0x942c>
   34adc:	orrs	r3, r0, r1
   34ae0:	ldr	r3, [sp, #52]	; 0x34
   34ae4:	bne	34b28 <fputs@plt+0x239e0>
   34ae8:	mov	r0, r3
   34aec:	bl	198e4 <fputs@plt+0x879c>
   34af0:	cmp	r0, #0
   34af4:	beq	34b20 <fputs@plt+0x239d8>
   34af8:	mov	r2, #1
   34afc:	sub	r3, sl, #32
   34b00:	orr	r3, r6, r2, lsl r3
   34b04:	rsb	r1, sl, #32
   34b08:	orr	r3, r3, r2, lsr r1
   34b0c:	ldr	r1, [sp, #16]
   34b10:	orr	r2, r1, r2, lsl sl
   34b14:	ldr	r1, [sp, #20]
   34b18:	orr	r3, r3, r1
   34b1c:	strd	r2, [sp, #16]
   34b20:	add	sl, sl, #1
   34b24:	b	348b4 <fputs@plt+0x2376c>
   34b28:	bic	r3, r0, r4
   34b2c:	str	r3, [sp, #136]	; 0x88
   34b30:	bic	r3, r1, r5
   34b34:	str	r3, [sp, #140]	; 0x8c
   34b38:	ldrd	r2, [sp, #136]	; 0x88
   34b3c:	orrs	r3, r2, r3
   34b40:	bne	34b20 <fputs@plt+0x239d8>
   34b44:	b	34af8 <fputs@plt+0x239b0>
   34b48:	ldrd	r0, [sp, #16]
   34b4c:	ldrd	r2, [sp, #72]	; 0x48
   34b50:	cmp	r3, r1
   34b54:	cmpeq	r2, r0
   34b58:	bne	34b64 <fputs@plt+0x23a1c>
   34b5c:	ldrsb	r0, [sp, #68]	; 0x44
   34b60:	b	34448 <fputs@plt+0x23300>
   34b64:	cmp	r4, #0
   34b68:	ldreq	r3, [sp, #40]	; 0x28
   34b6c:	moveq	r2, #1
   34b70:	subeq	r0, r3, #1
   34b74:	bne	34568 <fputs@plt+0x23420>
   34b78:	cmp	r0, #0
   34b7c:	ble	34444 <fputs@plt+0x232fc>
   34b80:	sub	ip, r0, #32
   34b84:	rsb	r1, r0, #32
   34b88:	orr	r3, r4, r2, lsl ip
   34b8c:	orr	r3, r3, r2, lsr r1
   34b90:	lsl	r1, r2, r0
   34b94:	subs	r1, r1, #1
   34b98:	sbc	r3, r3, #0
   34b9c:	str	r1, [sp, #56]	; 0x38
   34ba0:	str	r3, [sp, #60]	; 0x3c
   34ba4:	ldr	r3, [sp, #16]
   34ba8:	ldrd	r6, [sp, #56]	; 0x38
   34bac:	and	r3, r3, r1
   34bb0:	ldr	r1, [sp, #60]	; 0x3c
   34bb4:	str	r3, [sp, #144]	; 0x90
   34bb8:	ldr	r3, [sp, #20]
   34bbc:	and	r3, r3, r1
   34bc0:	str	r3, [sp, #148]	; 0x94
   34bc4:	ldrd	r8, [sp, #144]	; 0x90
   34bc8:	cmp	r7, r9
   34bcc:	cmpeq	r6, r8
   34bd0:	sxtbeq	r0, r0
   34bd4:	beq	34448 <fputs@plt+0x23300>
   34bd8:	sub	r0, r0, #1
   34bdc:	b	34b78 <fputs@plt+0x23a30>
   34be0:	cmp	r4, #0
   34be4:	beq	348c0 <fputs@plt+0x23778>
   34be8:	b	34888 <fputs@plt+0x23740>
   34bec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34bf0:	sub	sp, sp, #20
   34bf4:	mov	r2, #1
   34bf8:	mov	r6, r0
   34bfc:	mov	fp, r1
   34c00:	ldr	r5, [r1, #44]	; 0x2c
   34c04:	ldr	r3, [r5]
   34c08:	str	r3, [sp]
   34c0c:	ldr	r3, [r0]
   34c10:	str	r3, [sp, #4]
   34c14:	ldr	r3, [sp]
   34c18:	ldr	r0, [sp, #4]
   34c1c:	add	r1, r3, r2
   34c20:	bl	1f274 <fputs@plt+0xe12c>
   34c24:	subs	r9, r0, #0
   34c28:	addne	r3, r9, #20
   34c2c:	movne	r4, #0
   34c30:	strne	r3, [sp, #8]
   34c34:	bne	34c98 <fputs@plt+0x23b50>
   34c38:	mov	r0, r9
   34c3c:	add	sp, sp, #20
   34c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34c44:	mov	r3, #20
   34c48:	mul	r7, r3, r4
   34c4c:	ldr	r3, [r5, #4]
   34c50:	ldr	sl, [r3, r7]
   34c54:	add	r2, r3, r7
   34c58:	ldr	r3, [sl, #4]
   34c5c:	tst	r3, #256	; 0x100
   34c60:	beq	34ca8 <fputs@plt+0x23b60>
   34c64:	mov	r1, sl
   34c68:	mov	r0, r6
   34c6c:	bl	32b98 <fputs@plt+0x21a50>
   34c70:	mov	r8, r0
   34c74:	ldr	r3, [sp, #8]
   34c78:	str	r8, [r3], #4
   34c7c:	str	r3, [sp, #8]
   34c80:	ldr	r3, [r5, #4]
   34c84:	add	r7, r3, r7
   34c88:	ldr	r3, [r9, #16]
   34c8c:	ldrb	r2, [r7, #12]
   34c90:	strb	r2, [r3, r4]
   34c94:	add	r4, r4, #1
   34c98:	ldr	r3, [sp]
   34c9c:	cmp	r3, r4
   34ca0:	bgt	34c44 <fputs@plt+0x23afc>
   34ca4:	b	34c38 <fputs@plt+0x23af0>
   34ca8:	ldrh	r2, [r2, #16]
   34cac:	mov	r1, fp
   34cb0:	mov	r0, r6
   34cb4:	sub	r2, r2, #1
   34cb8:	bl	3431c <fputs@plt+0x231d4>
   34cbc:	subs	r8, r0, #0
   34cc0:	mov	r1, sl
   34cc4:	ldreq	r3, [sp, #4]
   34cc8:	mov	r0, r6
   34ccc:	ldreq	r8, [r3, #8]
   34cd0:	ldr	r3, [r5, #4]
   34cd4:	ldr	r2, [r8]
   34cd8:	str	r3, [sp, #12]
   34cdc:	bl	1d89c <fputs@plt+0xc754>
   34ce0:	ldr	r3, [sp, #12]
   34ce4:	str	r0, [r3, r7]
   34ce8:	b	34c74 <fputs@plt+0x23b2c>
   34cec:	ldr	r3, [r0]
   34cf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34cf4:	sub	sp, sp, #140	; 0x8c
   34cf8:	mov	r4, r0
   34cfc:	ldrb	r8, [r0, #43]	; 0x2b
   34d00:	str	r1, [sp, #32]
   34d04:	str	r3, [sp, #76]	; 0x4c
   34d08:	ldr	r3, [r3]
   34d0c:	cmp	r8, #1
   34d10:	str	r3, [sp, #80]	; 0x50
   34d14:	movle	r3, #1
   34d18:	ble	34d28 <fputs@plt+0x23be0>
   34d1c:	cmp	r8, #2
   34d20:	moveq	r3, #5
   34d24:	movne	r3, #10
   34d28:	str	r3, [sp, #24]
   34d2c:	ldr	r3, [r4, #8]
   34d30:	ldr	r2, [sp, #32]
   34d34:	ldr	r0, [sp, #80]	; 0x50
   34d38:	cmp	r2, #0
   34d3c:	cmpne	r3, #0
   34d40:	add	r2, r8, #8
   34d44:	ldrne	fp, [r3]
   34d48:	moveq	fp, #0
   34d4c:	ldr	r3, [sp, #24]
   34d50:	lsl	r6, fp, #1
   34d54:	mul	r2, r3, r2
   34d58:	add	r2, r6, r2, lsl #3
   34d5c:	asr	r3, r2, #31
   34d60:	bl	1d400 <fputs@plt+0xc2b8>
   34d64:	subs	r3, r0, #0
   34d68:	moveq	r0, #7
   34d6c:	str	r3, [sp, #40]	; 0x28
   34d70:	beq	3524c <fputs@plt+0x24104>
   34d74:	ldr	r3, [sp, #24]
   34d78:	mov	r2, #32
   34d7c:	mov	r1, #0
   34d80:	lsl	r7, r3, #5
   34d84:	add	r5, r0, r7
   34d88:	mov	r0, r5
   34d8c:	bl	10f20 <memset@plt>
   34d90:	lsl	r2, r8, #2
   34d94:	add	r3, r5, r7
   34d98:	mov	r1, r3
   34d9c:	str	r2, [sp, #48]	; 0x30
   34da0:	ldr	r2, [sp, #24]
   34da4:	lsl	r0, r2, #1
   34da8:	ldr	r2, [sp, #40]	; 0x28
   34dac:	add	r2, r2, #32
   34db0:	str	r1, [r2, #-8]
   34db4:	ldr	ip, [sp, #48]	; 0x30
   34db8:	cmp	r3, r2
   34dbc:	add	r1, r1, ip
   34dc0:	bne	34dac <fputs@plt+0x23c64>
   34dc4:	mla	r3, r0, ip, r3
   34dc8:	cmp	fp, #0
   34dcc:	mov	r2, ip
   34dd0:	str	r3, [sp, #64]	; 0x40
   34dd4:	streq	fp, [sp, #64]	; 0x40
   34dd8:	beq	34dec <fputs@plt+0x23ca4>
   34ddc:	mov	r2, r6
   34de0:	mov	r1, #0
   34de4:	mov	r0, r3
   34de8:	bl	10f20 <memset@plt>
   34dec:	ldr	r3, [sp, #76]	; 0x4c
   34df0:	ldr	r3, [r3, #428]	; 0x1ac
   34df4:	cmp	r3, #48	; 0x30
   34df8:	movcs	r3, #48	; 0x30
   34dfc:	cmp	fp, #0
   34e00:	strh	r3, [r5, #16]
   34e04:	beq	34e18 <fputs@plt+0x23cd0>
   34e08:	cmp	r8, #0
   34e0c:	moveq	r3, fp
   34e10:	mvnne	r3, #0
   34e14:	strb	r3, [r5, #22]
   34e18:	ldr	r3, [sp, #40]	; 0x28
   34e1c:	str	r3, [sp, #16]
   34e20:	mov	r3, #1
   34e24:	str	r3, [sp, #60]	; 0x3c
   34e28:	mov	r3, #0
   34e2c:	str	r3, [sp, #36]	; 0x24
   34e30:	str	r3, [sp, #52]	; 0x34
   34e34:	str	r3, [sp, #56]	; 0x38
   34e38:	str	r3, [sp, #72]	; 0x48
   34e3c:	b	34e8c <fputs@plt+0x23d44>
   34e40:	ldr	r6, [r4, #16]
   34e44:	cmp	r6, #0
   34e48:	bne	34eb4 <fputs@plt+0x23d6c>
   34e4c:	ldr	r3, [sp, #68]	; 0x44
   34e50:	add	r7, r7, #32
   34e54:	add	r3, r3, #1
   34e58:	str	r3, [sp, #68]	; 0x44
   34e5c:	ldr	r2, [sp, #60]	; 0x3c
   34e60:	ldr	r3, [sp, #68]	; 0x44
   34e64:	cmp	r3, r2
   34e68:	bne	34e40 <fputs@plt+0x23cf8>
   34e6c:	ldr	r3, [sp, #36]	; 0x24
   34e70:	add	r3, r3, #1
   34e74:	str	r3, [sp, #36]	; 0x24
   34e78:	mov	r3, r5
   34e7c:	ldr	r5, [sp, #16]
   34e80:	str	r3, [sp, #16]
   34e84:	ldr	r3, [sp, #20]
   34e88:	str	r3, [sp, #60]	; 0x3c
   34e8c:	ldr	r3, [sp, #36]	; 0x24
   34e90:	cmp	r3, r8
   34e94:	bge	3521c <fputs@plt+0x240d4>
   34e98:	lsl	r3, r3, #2
   34e9c:	add	r7, r5, #32
   34ea0:	str	r3, [sp, #112]	; 0x70
   34ea4:	mov	r3, #0
   34ea8:	str	r3, [sp, #20]
   34eac:	str	r3, [sp, #68]	; 0x44
   34eb0:	b	34e5c <fputs@plt+0x23d14>
   34eb4:	ldrsb	r3, [r7, #-10]
   34eb8:	mov	r2, #0
   34ebc:	str	r3, [sp, #28]
   34ec0:	mov	r3, #0
   34ec4:	strd	r2, [sp, #128]	; 0x80
   34ec8:	ldr	r3, [r7, #-32]	; 0xffffffe0
   34ecc:	ldr	r2, [r6]
   34ed0:	ldr	sl, [r7, #-28]	; 0xffffffe4
   34ed4:	ldr	r1, [r6, #4]
   34ed8:	bic	r2, r2, r3
   34edc:	str	r2, [sp, #96]	; 0x60
   34ee0:	bic	r2, r1, sl
   34ee4:	str	r2, [sp, #100]	; 0x64
   34ee8:	ldrd	r0, [sp, #96]	; 0x60
   34eec:	orrs	r2, r0, r1
   34ef0:	bne	35214 <fputs@plt+0x240cc>
   34ef4:	ldr	r2, [r6, #8]
   34ef8:	ldr	r1, [r6, #12]
   34efc:	str	r1, [sp, #116]	; 0x74
   34f00:	and	r1, r3, r2
   34f04:	str	r1, [sp, #104]	; 0x68
   34f08:	ldr	r1, [sp, #116]	; 0x74
   34f0c:	and	r1, sl, r1
   34f10:	str	r1, [sp, #108]	; 0x6c
   34f14:	ldrd	r0, [sp, #104]	; 0x68
   34f18:	orrs	r1, r0, r1
   34f1c:	bne	35214 <fputs@plt+0x240cc>
   34f20:	ldr	r1, [r6, #36]	; 0x24
   34f24:	ldrsh	r9, [r7, #-16]
   34f28:	tst	r1, #16384	; 0x4000
   34f2c:	beq	34f38 <fputs@plt+0x23df0>
   34f30:	cmp	r9, #9
   34f34:	ble	35214 <fputs@plt+0x240cc>
   34f38:	ldrh	r1, [r6, #20]
   34f3c:	uxth	r9, r9
   34f40:	str	r3, [sp, #120]	; 0x78
   34f44:	ldrsh	r0, [r6, #18]
   34f48:	str	r2, [sp, #124]	; 0x7c
   34f4c:	add	r1, r9, r1
   34f50:	sxth	r1, r1
   34f54:	bl	188d4 <fputs@plt+0x778c>
   34f58:	ldrsh	r1, [r7, #-12]
   34f5c:	bl	188d4 <fputs@plt+0x778c>
   34f60:	ldrh	r1, [r6, #22]
   34f64:	str	r0, [sp, #44]	; 0x2c
   34f68:	ldr	r2, [sp, #124]	; 0x7c
   34f6c:	add	r9, r9, r1
   34f70:	sxth	r3, r9
   34f74:	str	r3, [sp, #84]	; 0x54
   34f78:	ldr	r3, [sp, #120]	; 0x78
   34f7c:	orr	r3, r3, r2
   34f80:	str	r3, [sp, #88]	; 0x58
   34f84:	ldr	r3, [sp, #116]	; 0x74
   34f88:	orr	r3, sl, r3
   34f8c:	str	r3, [sp, #92]	; 0x5c
   34f90:	ldr	r3, [sp, #28]
   34f94:	cmp	r3, #0
   34f98:	ldrdge	r2, [r7, #-24]	; 0xffffffe8
   34f9c:	strdge	r2, [sp, #128]	; 0x80
   34fa0:	bge	34fe0 <fputs@plt+0x23e98>
   34fa4:	add	r3, sp, #128	; 0x80
   34fa8:	ldr	r1, [r4, #8]
   34fac:	sub	r2, r7, #8
   34fb0:	mov	r0, r4
   34fb4:	str	r6, [sp, #4]
   34fb8:	str	r3, [sp, #8]
   34fbc:	ldrh	r3, [sp, #36]	; 0x24
   34fc0:	str	r3, [sp]
   34fc4:	ldrh	r3, [r4, #36]	; 0x24
   34fc8:	bl	3440c <fputs@plt+0x232c4>
   34fcc:	subs	r3, r0, #0
   34fd0:	str	r3, [sp, #28]
   34fd4:	bge	34fe0 <fputs@plt+0x23e98>
   34fd8:	ldr	lr, [sp, #44]	; 0x2c
   34fdc:	b	35090 <fputs@plt+0x23f48>
   34fe0:	ldr	r3, [sp, #28]
   34fe4:	cmp	r3, fp
   34fe8:	bge	34fd8 <fputs@plt+0x23e90>
   34fec:	ldrsh	r3, [sp, #28]
   34ff0:	ldr	r2, [sp, #64]	; 0x40
   34ff4:	lsl	r3, r3, #1
   34ff8:	add	r9, r2, r3
   34ffc:	ldrsh	r2, [r2, r3]
   35000:	cmp	r2, #0
   35004:	bne	35080 <fputs@plt+0x23f38>
   35008:	ldr	r3, [sp, #28]
   3500c:	str	r2, [sp, #116]	; 0x74
   35010:	sub	r0, fp, r3
   35014:	mov	r3, #100	; 0x64
   35018:	mul	r0, r3, r0
   3501c:	sdiv	r0, r0, fp
   35020:	asr	r1, r0, #31
   35024:	bl	13c58 <fputs@plt+0x2b10>
   35028:	ldr	r3, [sp, #32]
   3502c:	ldr	r2, [sp, #116]	; 0x74
   35030:	sub	sl, r3, #50	; 0x32
   35034:	ldrh	r3, [r4, #36]	; 0x24
   35038:	add	sl, sl, r0
   3503c:	uxth	sl, sl
   35040:	tst	r3, #16384	; 0x4000
   35044:	ldreq	r0, [sp, #32]
   35048:	beq	3505c <fputs@plt+0x23f14>
   3504c:	ldrsh	r0, [r4, #34]	; 0x22
   35050:	ldr	r3, [sp, #32]
   35054:	cmp	r0, r3
   35058:	movge	r0, r3
   3505c:	cmp	r0, #10
   35060:	ble	35078 <fputs@plt+0x23f30>
   35064:	sxth	r0, r0
   35068:	asr	r1, r0, #31
   3506c:	bl	13c58 <fputs@plt+0x2b10>
   35070:	sub	r0, r0, #33	; 0x21
   35074:	sxth	r2, r0
   35078:	add	sl, sl, r2
   3507c:	strh	sl, [r9]
   35080:	ldrsh	r1, [r9]
   35084:	ldr	r0, [sp, #44]	; 0x2c
   35088:	bl	188d4 <fputs@plt+0x778c>
   3508c:	mov	lr, r0
   35090:	ldr	r9, [sp, #16]
   35094:	mov	ip, #0
   35098:	ldr	r3, [sp, #20]
   3509c:	cmp	ip, r3
   350a0:	bne	351ac <fputs@plt+0x24064>
   350a4:	ldr	r3, [sp, #20]
   350a8:	ldr	r2, [sp, #24]
   350ac:	cmp	r3, r2
   350b0:	bge	351e0 <fputs@plt+0x24098>
   350b4:	ldr	r9, [sp, #20]
   350b8:	add	r3, r9, #1
   350bc:	str	r3, [sp, #20]
   350c0:	ldr	r3, [sp, #16]
   350c4:	add	r9, r3, r9, lsl #5
   350c8:	ldr	r1, [r7, #-32]	; 0xffffffe0
   350cc:	ldr	r3, [r7, #-28]	; 0xffffffe4
   350d0:	ldr	r2, [r6, #8]
   350d4:	ldr	ip, [r6, #12]
   350d8:	ldr	r0, [r9, #24]
   350dc:	orr	r2, r1, r2
   350e0:	orr	r3, r3, ip
   350e4:	strd	r2, [r9]
   350e8:	ldrd	r2, [sp, #128]	; 0x80
   350ec:	strd	r2, [r9, #8]
   350f0:	ldr	r3, [sp, #84]	; 0x54
   350f4:	strh	lr, [r9, #18]
   350f8:	ldr	r2, [sp, #112]	; 0x70
   350fc:	strh	r3, [r9, #16]
   35100:	ldr	r3, [sp, #44]	; 0x2c
   35104:	strh	r3, [r9, #20]
   35108:	ldr	r3, [sp, #28]
   3510c:	strb	r3, [r9, #22]
   35110:	ldr	r1, [r7, #-8]
   35114:	bl	10fbc <memcpy@plt>
   35118:	ldr	r3, [r9, #24]
   3511c:	ldr	r2, [sp, #112]	; 0x70
   35120:	str	r6, [r3, r2]
   35124:	ldr	r3, [sp, #20]
   35128:	ldr	r2, [sp, #24]
   3512c:	cmp	r3, r2
   35130:	blt	35214 <fputs@plt+0x240cc>
   35134:	ldr	r3, [sp, #16]
   35138:	mov	r2, #0
   3513c:	str	r2, [sp, #72]	; 0x48
   35140:	mov	r2, #1
   35144:	ldrsh	r3, [r3, #18]
   35148:	str	r3, [sp, #52]	; 0x34
   3514c:	ldr	r3, [sp, #16]
   35150:	ldrsh	r3, [r3, #16]
   35154:	str	r3, [sp, #56]	; 0x38
   35158:	ldr	r3, [sp, #16]
   3515c:	add	r3, r3, #32
   35160:	ldr	r1, [sp, #24]
   35164:	cmp	r2, r1
   35168:	beq	35214 <fputs@plt+0x240cc>
   3516c:	ldrsh	r1, [r3, #18]
   35170:	ldr	r0, [sp, #52]	; 0x34
   35174:	cmp	r1, r0
   35178:	bgt	35190 <fputs@plt+0x24048>
   3517c:	bne	351a0 <fputs@plt+0x24058>
   35180:	ldrsh	r0, [r3, #20]
   35184:	ldr	ip, [sp, #56]	; 0x38
   35188:	cmp	r0, ip
   3518c:	ble	351a0 <fputs@plt+0x24058>
   35190:	ldrsh	r0, [r3, #20]
   35194:	str	r1, [sp, #52]	; 0x34
   35198:	str	r0, [sp, #56]	; 0x38
   3519c:	str	r2, [sp, #72]	; 0x48
   351a0:	add	r2, r2, #1
   351a4:	add	r3, r3, #32
   351a8:	b	35160 <fputs@plt+0x24018>
   351ac:	ldrd	r2, [r9]
   351b0:	ldrd	r0, [sp, #88]	; 0x58
   351b4:	cmp	r3, r1
   351b8:	cmpeq	r2, r0
   351bc:	bne	351d4 <fputs@plt+0x2408c>
   351c0:	ldrb	r3, [r9, #22]
   351c4:	ldr	r2, [sp, #28]
   351c8:	eor	r3, r3, r2
   351cc:	tst	r3, #128	; 0x80
   351d0:	beq	35428 <fputs@plt+0x242e0>
   351d4:	add	ip, ip, #1
   351d8:	add	r9, r9, #32
   351dc:	b	35098 <fputs@plt+0x23f50>
   351e0:	ldr	r3, [sp, #52]	; 0x34
   351e4:	cmp	r3, lr
   351e8:	blt	35214 <fputs@plt+0x240cc>
   351ec:	ldr	r1, [sp, #44]	; 0x2c
   351f0:	moveq	r3, #1
   351f4:	movne	r3, #0
   351f8:	ldr	r2, [sp, #56]	; 0x38
   351fc:	cmp	r2, r1
   35200:	movgt	r3, #0
   35204:	andle	r3, r3, #1
   35208:	cmp	r3, #0
   3520c:	ldreq	r9, [sp, #72]	; 0x48
   35210:	beq	350c0 <fputs@plt+0x23f78>
   35214:	ldr	r6, [r6, #52]	; 0x34
   35218:	b	34e44 <fputs@plt+0x23cfc>
   3521c:	ldr	r3, [sp, #60]	; 0x3c
   35220:	cmp	r3, #0
   35224:	addne	r3, r5, #32
   35228:	movne	r2, #1
   3522c:	bne	3526c <fputs@plt+0x24124>
   35230:	ldr	r1, [pc, #532]	; 3544c <fputs@plt+0x24304>
   35234:	ldr	r0, [sp, #76]	; 0x4c
   35238:	bl	2fdcc <fputs@plt+0x1ec84>
   3523c:	ldr	r1, [sp, #40]	; 0x28
   35240:	ldr	r0, [sp, #80]	; 0x50
   35244:	bl	1c334 <fputs@plt+0xb1ec>
   35248:	mov	r0, #1
   3524c:	add	sp, sp, #140	; 0x8c
   35250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35254:	ldrsh	r0, [r5, #18]
   35258:	add	r2, r2, #1
   3525c:	ldrsh	r1, [r3, #18]
   35260:	cmp	r0, r1
   35264:	movgt	r5, r3
   35268:	add	r3, r3, #32
   3526c:	ldr	r1, [sp, #60]	; 0x3c
   35270:	cmp	r2, r1
   35274:	bne	35254 <fputs@plt+0x2410c>
   35278:	add	r3, r4, #740	; 0x2e4
   3527c:	mov	r2, #0
   35280:	mov	r0, #72	; 0x48
   35284:	cmp	r2, r8
   35288:	add	r3, r3, #80	; 0x50
   3528c:	blt	353e4 <fputs@plt+0x2429c>
   35290:	ldrh	r3, [r4, #36]	; 0x24
   35294:	and	r3, r3, #1536	; 0x600
   35298:	cmp	r3, #1024	; 0x400
   3529c:	bne	35310 <fputs@plt+0x241c8>
   352a0:	ldr	r3, [sp, #32]
   352a4:	ldrb	r2, [r4, #42]	; 0x2a
   352a8:	adds	r3, r3, #0
   352ac:	movne	r3, #1
   352b0:	cmp	r2, #0
   352b4:	movne	r3, #0
   352b8:	cmp	r3, #0
   352bc:	beq	35310 <fputs@plt+0x241c8>
   352c0:	add	r3, sp, #128	; 0x80
   352c4:	ldr	r1, [r4, #12]
   352c8:	mov	r0, r4
   352cc:	str	r3, [sp, #8]
   352d0:	ldr	r3, [r5, #24]
   352d4:	ldr	r2, [sp, #48]	; 0x30
   352d8:	add	r3, r3, r2
   352dc:	add	r2, r5, #24
   352e0:	ldr	r3, [r3, #-4]
   352e4:	str	r3, [sp, #4]
   352e8:	sub	r3, r8, #1
   352ec:	uxth	r3, r3
   352f0:	str	r3, [sp]
   352f4:	mov	r3, #512	; 0x200
   352f8:	bl	3440c <fputs@plt+0x232c4>
   352fc:	ldr	r3, [r4, #12]
   35300:	ldr	r3, [r3]
   35304:	cmp	r3, r0
   35308:	moveq	r3, #2
   3530c:	strbeq	r3, [r4, #42]	; 0x2a
   35310:	ldr	r1, [r4, #8]
   35314:	cmp	r1, #0
   35318:	beq	353c8 <fputs@plt+0x24280>
   3531c:	ldrh	r0, [r4, #36]	; 0x24
   35320:	ldrsb	r3, [r5, #22]
   35324:	ands	r2, r0, #512	; 0x200
   35328:	beq	35410 <fputs@plt+0x242c8>
   3532c:	ldr	r2, [r1]
   35330:	cmp	r3, r2
   35334:	moveq	r3, #2
   35338:	strbeq	r3, [r4, #42]	; 0x2a
   3533c:	tst	r0, #2048	; 0x800
   35340:	beq	353c8 <fputs@plt+0x24280>
   35344:	ldrsb	r0, [r4, #38]	; 0x26
   35348:	cmp	r8, #0
   3534c:	ldr	r2, [r1]
   35350:	sub	r3, r0, r2
   35354:	clz	r3, r3
   35358:	lsr	r3, r3, #5
   3535c:	moveq	r3, #0
   35360:	cmp	r3, #0
   35364:	beq	353c8 <fputs@plt+0x24280>
   35368:	mov	r2, #0
   3536c:	mov	r3, #0
   35370:	mov	r0, r4
   35374:	strd	r2, [sp, #128]	; 0x80
   35378:	add	r3, sp, #128	; 0x80
   3537c:	ldr	r2, [sp, #48]	; 0x30
   35380:	str	r3, [sp, #8]
   35384:	ldr	r3, [r5, #24]
   35388:	add	r3, r3, r2
   3538c:	add	r2, r5, #24
   35390:	ldr	r3, [r3, #-4]
   35394:	str	r3, [sp, #4]
   35398:	sub	r3, r8, #1
   3539c:	uxth	r3, r3
   353a0:	str	r3, [sp]
   353a4:	mov	r3, #0
   353a8:	bl	3440c <fputs@plt+0x232c4>
   353ac:	ldr	r3, [r4, #8]
   353b0:	ldr	r3, [r3]
   353b4:	cmp	r3, r0
   353b8:	moveq	r3, #1
   353bc:	strbeq	r3, [r4, #39]	; 0x27
   353c0:	ldrdeq	r2, [sp, #128]	; 0x80
   353c4:	strdeq	r2, [r4, #24]
   353c8:	ldrh	r3, [r5, #16]
   353cc:	ldr	r1, [sp, #40]	; 0x28
   353d0:	ldr	r0, [sp, #80]	; 0x50
   353d4:	strh	r3, [r4, #32]
   353d8:	bl	1c334 <fputs@plt+0xb1ec>
   353dc:	mov	r0, #0
   353e0:	b	3524c <fputs@plt+0x24104>
   353e4:	ldr	r1, [r5, #24]
   353e8:	ldr	r1, [r1, r2, lsl #2]
   353ec:	add	r2, r2, #1
   353f0:	str	r1, [r3, #-20]	; 0xffffffec
   353f4:	ldrb	r1, [r1, #16]
   353f8:	strb	r1, [r3, #-40]	; 0xffffffd8
   353fc:	ldr	ip, [r4, #4]
   35400:	mla	r1, r0, r1, ip
   35404:	ldr	r1, [r1, #52]	; 0x34
   35408:	str	r1, [r3, #-80]	; 0xffffffb0
   3540c:	b	35284 <fputs@plt+0x2413c>
   35410:	cmp	r3, #0
   35414:	strbge	r3, [r4, #38]	; 0x26
   35418:	strblt	r2, [r4, #38]	; 0x26
   3541c:	ldrd	r2, [r5, #8]
   35420:	strd	r2, [r4, #24]
   35424:	b	3533c <fputs@plt+0x241f4>
   35428:	ldrsh	r3, [r9, #18]
   3542c:	cmp	r3, lr
   35430:	blt	35214 <fputs@plt+0x240cc>
   35434:	bne	350c8 <fputs@plt+0x23f80>
   35438:	ldrsh	r3, [r9, #16]
   3543c:	ldr	r2, [sp, #84]	; 0x54
   35440:	cmp	r3, r2
   35444:	bgt	350c8 <fputs@plt+0x23f80>
   35448:	b	35214 <fputs@plt+0x240cc>
   3544c:	andeq	r6, r7, sp, lsr #23
   35450:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   35454:	mov	r6, r3
   35458:	mov	r7, r2
   3545c:	ldmib	r1, {r3, r4}
   35460:	ldr	r5, [r0, #8]
   35464:	tst	r3, #1024	; 0x400
   35468:	beq	35490 <fputs@plt+0x24348>
   3546c:	cmp	r7, #0
   35470:	mov	r2, r4
   35474:	mov	r3, r6
   35478:	rsbne	r2, r4, #0
   3547c:	mov	r1, #22
   35480:	mov	r0, r5
   35484:	bl	276a4 <fputs@plt+0x1655c>
   35488:	add	sp, sp, #16
   3548c:	pop	{r4, r5, r6, r7, r8, pc}
   35490:	mov	r8, r0
   35494:	add	r1, sp, #8
   35498:	mov	r0, r4
   3549c:	bl	1b2d8 <fputs@plt+0xa190>
   354a0:	cmp	r0, #0
   354a4:	beq	354e8 <fputs@plt+0x243a0>
   354a8:	cmp	r0, #2
   354ac:	movne	r0, #0
   354b0:	andeq	r0, r7, #1
   354b4:	cmp	r0, #0
   354b8:	bne	35520 <fputs@plt+0x243d8>
   354bc:	mov	r2, #2
   354c0:	ldr	r1, [pc, #124]	; 35544 <fputs@plt+0x243fc>
   354c4:	mov	r0, r4
   354c8:	bl	23cf4 <fputs@plt+0x12bac>
   354cc:	cmp	r0, #0
   354d0:	bne	3552c <fputs@plt+0x243e4>
   354d4:	mov	r2, r4
   354d8:	ldr	r1, [pc, #104]	; 35548 <fputs@plt+0x24400>
   354dc:	mov	r0, r8
   354e0:	bl	2fdcc <fputs@plt+0x1ec84>
   354e4:	b	35488 <fputs@plt+0x24340>
   354e8:	cmp	r7, #0
   354ec:	beq	35500 <fputs@plt+0x243b8>
   354f0:	ldrd	r2, [sp, #8]
   354f4:	rsbs	r2, r2, #0
   354f8:	rsc	r3, r3, #0
   354fc:	strd	r2, [sp, #8]
   35500:	mvn	r3, #12
   35504:	mov	r2, r6
   35508:	mov	r1, #23
   3550c:	mov	r0, r5
   35510:	str	r3, [sp]
   35514:	add	r3, sp, #8
   35518:	bl	27570 <fputs@plt+0x16428>
   3551c:	b	35488 <fputs@plt+0x24340>
   35520:	mov	r2, #0
   35524:	mov	r3, #-2147483648	; 0x80000000
   35528:	b	354fc <fputs@plt+0x243b4>
   3552c:	mov	r3, r6
   35530:	mov	r2, r7
   35534:	mov	r1, r4
   35538:	mov	r0, r5
   3553c:	bl	275d4 <fputs@plt+0x1648c>
   35540:	b	35488 <fputs@plt+0x24340>
   35544:			; <UNDEFINED> instruction: 0x00076bbf
   35548:	andeq	r6, r7, r2, asr #23
   3554c:	ldr	r2, [r1, #32]
   35550:	ldr	r3, [r1, #44]	; 0x2c
   35554:	cmn	r3, r2
   35558:	bxeq	lr
   3555c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35560:	mov	r4, r1
   35564:	sub	sp, sp, #20
   35568:	mov	r6, r0
   3556c:	mov	r2, #0
   35570:	mov	r1, #25
   35574:	mov	r7, #0
   35578:	ldr	r8, [r0, #8]
   3557c:	mvn	sl, #0
   35580:	mov	fp, r7
   35584:	ldr	r3, [r4, #20]
   35588:	ldr	r9, [pc, #160]	; 35630 <fputs@plt+0x244e8>
   3558c:	mov	r0, r8
   35590:	str	r3, [sp]
   35594:	ldr	r3, [r4, #16]
   35598:	bl	2713c <fputs@plt+0x15ff4>
   3559c:	ldr	r5, [r4, #40]	; 0x28
   355a0:	add	r5, r5, #16
   355a4:	ldr	r3, [r4, #44]	; 0x2c
   355a8:	cmp	r3, r7
   355ac:	bgt	355b8 <fputs@plt+0x24470>
   355b0:	add	sp, sp, #20
   355b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   355b8:	ldr	r3, [r5, #-4]
   355bc:	cmp	r3, #0
   355c0:	blt	355f0 <fputs@plt+0x244a8>
   355c4:	ldr	r3, [r5, #-16]
   355c8:	ldr	r1, [r3, #20]
   355cc:	cmp	r1, #0
   355d0:	beq	355e0 <fputs@plt+0x24498>
   355d4:	ldr	r3, [r1]
   355d8:	cmp	r3, #1
   355dc:	beq	355fc <fputs@plt+0x244b4>
   355e0:	mov	r1, r9
   355e4:	mov	r0, r6
   355e8:	bl	2fdcc <fputs@plt+0x1ec84>
   355ec:	str	sl, [r5, #-4]
   355f0:	add	r7, r7, #1
   355f4:	add	r5, r5, #16
   355f8:	b	355a4 <fputs@plt+0x2445c>
   355fc:	mov	r3, #0
   35600:	mov	r0, r6
   35604:	mov	r2, r3
   35608:	bl	3437c <fputs@plt+0x23234>
   3560c:	mvn	r3, #5
   35610:	mov	r1, #57	; 0x39
   35614:	str	fp, [sp]
   35618:	stmib	sp, {r0, r3}
   3561c:	mov	r3, #0
   35620:	mov	r0, r8
   35624:	ldr	r2, [r5, #-4]
   35628:	bl	2725c <fputs@plt+0x16114>
   3562c:	b	355f0 <fputs@plt+0x244a8>
   35630:	ldrdeq	r6, [r7], -sl
   35634:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35638:	cmp	r1, #0
   3563c:	ldr	r5, [r0]
   35640:	ldr	sl, [sp, #32]
   35644:	ldr	r8, [sp, #36]	; 0x24
   35648:	ldrd	r6, [sp, #40]	; 0x28
   3564c:	bne	3569c <fputs@plt+0x24554>
   35650:	orrs	ip, r6, r7
   35654:	beq	3569c <fputs@plt+0x24554>
   35658:	ldr	r3, [pc, #152]	; 356f8 <fputs@plt+0x245b0>
   3565c:	cmp	r6, #0
   35660:	ldr	r2, [pc, #148]	; 356fc <fputs@plt+0x245b4>
   35664:	ldr	r1, [pc, #148]	; 35700 <fputs@plt+0x245b8>
   35668:	moveq	r2, r3
   3566c:	bl	2fdcc <fputs@plt+0x1ec84>
   35670:	mov	r1, r6
   35674:	mov	r0, r5
   35678:	bl	200a0 <fputs@plt+0xef58>
   3567c:	mov	r1, r7
   35680:	mov	r0, r5
   35684:	bl	1c598 <fputs@plt+0xb450>
   35688:	mov	r1, r8
   3568c:	mov	r0, r5
   35690:	bl	20098 <fputs@plt+0xef50>
   35694:	mov	r9, #0
   35698:	b	356f0 <fputs@plt+0x245a8>
   3569c:	mov	r0, r5
   356a0:	bl	284e4 <fputs@plt+0x1739c>
   356a4:	subs	r9, r0, #0
   356a8:	beq	35670 <fputs@plt+0x24528>
   356ac:	ldr	r3, [r9]
   356b0:	cmp	r3, #0
   356b4:	beq	35670 <fputs@plt+0x24528>
   356b8:	sub	r4, r3, #1
   356bc:	ldr	r3, [sl, #4]
   356c0:	cmp	r3, #0
   356c4:	beq	356e0 <fputs@plt+0x24598>
   356c8:	mov	r1, sl
   356cc:	mov	r0, r5
   356d0:	bl	1d4f8 <fputs@plt+0xc3b0>
   356d4:	mov	r3, #72	; 0x48
   356d8:	mla	r3, r3, r4, r9
   356dc:	str	r0, [r3, #20]
   356e0:	mov	r3, #72	; 0x48
   356e4:	mla	r3, r3, r4, r9
   356e8:	str	r8, [r3, #28]
   356ec:	strd	r6, [r3, #56]	; 0x38
   356f0:	mov	r0, r9
   356f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   356f8:	andeq	r6, r7, sp, lsl #24
   356fc:	ldrdeq	r6, [r7], -r5
   35700:	andeq	r6, r7, r3, lsl ip
   35704:	push	{r4, r5, r6, r7, r8, r9, lr}
   35708:	sub	sp, sp, #28
   3570c:	ldr	r4, [r1, #48]	; 0x30
   35710:	cmp	r4, #0
   35714:	beq	3572c <fputs@plt+0x245e4>
   35718:	ldr	r3, [r1, #44]	; 0x2c
   3571c:	cmp	r3, #0
   35720:	movne	r4, r1
   35724:	bne	35744 <fputs@plt+0x245fc>
   35728:	mov	r4, #0
   3572c:	mov	r0, r4
   35730:	add	sp, sp, #28
   35734:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35738:	ldr	r4, [r4, #48]	; 0x30
   3573c:	cmp	r4, #0
   35740:	beq	3572c <fputs@plt+0x245e4>
   35744:	ldrb	r2, [r4, #4]
   35748:	cmp	r2, #119	; 0x77
   3574c:	cmpne	r2, #116	; 0x74
   35750:	beq	35738 <fputs@plt+0x245f0>
   35754:	ldm	r3, {r3, ip}
   35758:	mov	r2, #20
   3575c:	sub	r3, r3, #1
   35760:	b	3577c <fputs@plt+0x24634>
   35764:	mul	lr, r2, r3
   35768:	ldr	lr, [ip, lr]
   3576c:	ldr	lr, [lr, #4]
   35770:	tst	lr, #256	; 0x100
   35774:	bne	35808 <fputs@plt+0x246c0>
   35778:	sub	r3, r3, #1
   3577c:	cmp	r3, #0
   35780:	bge	35764 <fputs@plt+0x2461c>
   35784:	b	35728 <fputs@plt+0x245e0>
   35788:	mov	r2, #68	; 0x44
   3578c:	mov	r1, r5
   35790:	mov	r0, r6
   35794:	bl	10fbc <memcpy@plt>
   35798:	mov	r2, r4
   3579c:	mov	r1, #158	; 0x9e
   357a0:	str	r9, [r5, #28]
   357a4:	mov	r0, r8
   357a8:	bl	1d860 <fputs@plt+0xc718>
   357ac:	mov	r2, r0
   357b0:	mov	r1, r4
   357b4:	ldr	r0, [r7]
   357b8:	bl	289c0 <fputs@plt+0x17878>
   357bc:	mov	r3, #119	; 0x77
   357c0:	str	r0, [r5]
   357c4:	strb	r3, [r5, #4]
   357c8:	ldr	r3, [r5, #8]
   357cc:	str	r4, [r5, #32]
   357d0:	str	r4, [r6, #36]	; 0x24
   357d4:	str	r4, [r6, #40]	; 0x28
   357d8:	str	r4, [r6, #44]	; 0x2c
   357dc:	bic	r3, r3, #128	; 0x80
   357e0:	str	r4, [r5, #48]	; 0x30
   357e4:	orr	r3, r3, #32768	; 0x8000
   357e8:	str	r3, [r5, #8]
   357ec:	ldr	r3, [r6, #48]	; 0x30
   357f0:	str	r4, [r5, #52]	; 0x34
   357f4:	str	r4, [r5, #64]	; 0x40
   357f8:	str	r6, [r3, #52]	; 0x34
   357fc:	str	r4, [r6, #56]	; 0x38
   35800:	str	r4, [r6, #60]	; 0x3c
   35804:	b	3572c <fputs@plt+0x245e4>
   35808:	ldr	r7, [r0]
   3580c:	mov	r2, #68	; 0x44
   35810:	mov	r3, #0
   35814:	mov	r5, r1
   35818:	ldr	r8, [r7]
   3581c:	mov	r0, r8
   35820:	bl	1def8 <fputs@plt+0xcdb0>
   35824:	subs	r6, r0, #0
   35828:	beq	3586c <fputs@plt+0x24724>
   3582c:	mov	r2, #0
   35830:	mov	r3, #0
   35834:	str	r6, [sp, #4]
   35838:	mov	r4, #0
   3583c:	mov	r0, r7
   35840:	mov	r1, r4
   35844:	strd	r2, [sp, #16]
   35848:	add	r3, sp, #16
   3584c:	mov	r2, r4
   35850:	str	r3, [sp]
   35854:	mov	r3, r4
   35858:	str	r4, [sp, #8]
   3585c:	str	r4, [sp, #12]
   35860:	bl	35634 <fputs@plt+0x244ec>
   35864:	subs	r9, r0, #0
   35868:	bne	35788 <fputs@plt+0x24640>
   3586c:	mov	r4, #2
   35870:	b	3572c <fputs@plt+0x245e4>
   35874:	push	{r4, r5, r6, r7, r8, lr}
   35878:	mov	r4, r0
   3587c:	mov	r5, r2
   35880:	mov	r2, #0
   35884:	mov	r7, r3
   35888:	ldr	r0, [r0]
   3588c:	bl	289c0 <fputs@plt+0x17878>
   35890:	ldr	r2, [sp, #24]
   35894:	mov	r6, r0
   35898:	cmn	r2, #1
   3589c:	cmpeq	r7, #0
   358a0:	beq	358c8 <fputs@plt+0x24780>
   358a4:	ldr	r3, [r4]
   358a8:	ldrb	r3, [r3, #149]	; 0x95
   358ac:	cmp	r3, #0
   358b0:	bne	358c8 <fputs@plt+0x24780>
   358b4:	ldr	r1, [pc, #40]	; 358e4 <fputs@plt+0x2479c>
   358b8:	mov	r0, r4
   358bc:	ldr	r3, [r5]
   358c0:	ldr	r2, [r5, #4]
   358c4:	bl	2fdcc <fputs@plt+0x1ec84>
   358c8:	mov	r0, r4
   358cc:	mov	r3, #1
   358d0:	mov	r2, r5
   358d4:	mov	r1, r6
   358d8:	bl	1d5a0 <fputs@plt+0xc458>
   358dc:	mov	r0, r6
   358e0:	pop	{r4, r5, r6, r7, r8, pc}
   358e4:	andeq	r6, r7, r7, lsr ip
   358e8:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   358ec:	mov	r4, r1
   358f0:	mov	r9, r0
   358f4:	mov	r1, r2
   358f8:	mov	r7, r3
   358fc:	ldr	r5, [r0]
   35900:	mov	r0, r5
   35904:	bl	1d4f8 <fputs@plt+0xc3b0>
   35908:	cmp	r0, #0
   3590c:	cmpne	r4, #0
   35910:	mov	r6, r0
   35914:	bne	359c0 <fputs@plt+0x24878>
   35918:	cmp	r4, #0
   3591c:	bne	35968 <fputs@plt+0x24820>
   35920:	mov	r2, #24
   35924:	mov	r3, #0
   35928:	mov	r0, r5
   3592c:	bl	1def8 <fputs@plt+0xcdb0>
   35930:	b	35984 <fputs@plt+0x2483c>
   35934:	mov	r0, r6
   35938:	ldr	r1, [sl, r8, lsl #4]
   3593c:	bl	12f2c <fputs@plt+0x1de4>
   35940:	cmp	r0, #0
   35944:	bne	35958 <fputs@plt+0x24810>
   35948:	mov	r2, r6
   3594c:	mov	r1, fp
   35950:	mov	r0, r9
   35954:	bl	2fdcc <fputs@plt+0x1ec84>
   35958:	add	r8, r8, #1
   3595c:	ldr	r2, [r4]
   35960:	cmp	r2, r8
   35964:	bgt	35934 <fputs@plt+0x247ec>
   35968:	ldr	r2, [r4]
   3596c:	mov	r1, r4
   35970:	mov	r0, r5
   35974:	lsl	r2, r2, #4
   35978:	add	r2, r2, #24
   3597c:	asr	r3, r2, #31
   35980:	bl	256fc <fputs@plt+0x145b4>
   35984:	ldrb	r1, [r5, #69]	; 0x45
   35988:	cmp	r1, #0
   3598c:	beq	359d0 <fputs@plt+0x24888>
   35990:	mov	r1, r7
   35994:	mov	r0, r5
   35998:	bl	20124 <fputs@plt+0xefdc>
   3599c:	mov	r0, r5
   359a0:	ldr	r1, [sp, #40]	; 0x28
   359a4:	bl	20098 <fputs@plt+0xef50>
   359a8:	mov	r0, r5
   359ac:	mov	r1, r6
   359b0:	bl	1c334 <fputs@plt+0xb1ec>
   359b4:	mov	r0, r4
   359b8:	add	sp, sp, #4
   359bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   359c0:	mov	r8, #0
   359c4:	add	sl, r4, #8
   359c8:	ldr	fp, [pc, #36]	; 359f4 <fputs@plt+0x248ac>
   359cc:	b	3595c <fputs@plt+0x24814>
   359d0:	ldr	r3, [r0]
   359d4:	ldr	ip, [sp, #40]	; 0x28
   359d8:	add	r2, r0, r3, lsl #4
   359dc:	add	r3, r3, #1
   359e0:	strd	r6, [r2, #8]
   359e4:	str	ip, [r2, #16]
   359e8:	str	r1, [r2, #20]
   359ec:	str	r3, [r0]
   359f0:	b	359b8 <fputs@plt+0x24870>
   359f4:	andeq	r6, r7, sp, asr ip
   359f8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   359fc:	subs	r6, r2, #0
   35a00:	bne	35a10 <fputs@plt+0x248c8>
   35a04:	mov	r0, #0
   35a08:	add	sp, sp, #8
   35a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35a10:	ldr	ip, [r0]
   35a14:	mov	r7, r0
   35a18:	ldrb	r2, [ip, #69]	; 0x45
   35a1c:	cmp	r2, #0
   35a20:	bne	35a04 <fputs@plt+0x248bc>
   35a24:	mov	r8, r3
   35a28:	ldr	lr, [r6]
   35a2c:	ldr	r3, [ip, #100]	; 0x64
   35a30:	cmp	lr, r3
   35a34:	ble	35a4c <fputs@plt+0x24904>
   35a38:	mov	r2, r8
   35a3c:	ldr	r1, [pc, #128]	; 35ac4 <fputs@plt+0x2497c>
   35a40:	bl	2fdcc <fputs@plt+0x1ec84>
   35a44:	mov	r0, #1
   35a48:	b	35a08 <fputs@plt+0x248c0>
   35a4c:	ldr	r5, [r6, #4]
   35a50:	mov	sl, r2
   35a54:	ldr	r9, [r1]
   35a58:	add	r5, r5, #20
   35a5c:	ldr	r3, [r6]
   35a60:	cmp	r2, r3
   35a64:	bge	35a04 <fputs@plt+0x248bc>
   35a68:	ldrh	r1, [r5, #-4]
   35a6c:	add	r4, r2, #1
   35a70:	cmp	r1, #0
   35a74:	beq	35ab8 <fputs@plt+0x24970>
   35a78:	ldr	r3, [r9]
   35a7c:	cmp	r1, r3
   35a80:	ble	35aa0 <fputs@plt+0x24958>
   35a84:	mov	r2, r4
   35a88:	ldr	r1, [pc, #56]	; 35ac8 <fputs@plt+0x24980>
   35a8c:	mov	r0, r7
   35a90:	str	r3, [sp]
   35a94:	mov	r3, r8
   35a98:	bl	2fdcc <fputs@plt+0x1ec84>
   35a9c:	b	35a44 <fputs@plt+0x248fc>
   35aa0:	sub	r2, r1, #1
   35aa4:	mov	r0, r7
   35aa8:	stm	sp, {r8, sl}
   35aac:	ldr	r3, [r5, #-20]	; 0xffffffec
   35ab0:	ldr	r1, [r9, #4]
   35ab4:	bl	21378 <fputs@plt+0x10230>
   35ab8:	mov	r2, r4
   35abc:	add	r5, r5, #20
   35ac0:	b	35a5c <fputs@plt+0x24914>
   35ac4:	andeq	r6, r7, fp, ror ip
   35ac8:	muleq	r7, sl, ip
   35acc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35ad0:	subs	r4, r2, #0
   35ad4:	sub	sp, sp, #36	; 0x24
   35ad8:	moveq	r0, r4
   35adc:	beq	35b28 <fputs@plt+0x249e0>
   35ae0:	mov	r8, r3
   35ae4:	mov	r7, r1
   35ae8:	ldr	r3, [r1]
   35aec:	mov	r9, #0
   35af0:	str	r0, [sp, #8]
   35af4:	ldr	r5, [r4, #4]
   35af8:	ldr	fp, [r0]
   35afc:	ldr	r3, [r3]
   35b00:	add	r5, r5, #20
   35b04:	str	r3, [sp, #16]
   35b08:	ldr	r3, [r4]
   35b0c:	cmp	r3, r9
   35b10:	bgt	35b30 <fputs@plt+0x249e8>
   35b14:	mov	r3, r8
   35b18:	mov	r2, r4
   35b1c:	mov	r1, r7
   35b20:	mov	r0, fp
   35b24:	bl	359f8 <fputs@plt+0x248b0>
   35b28:	add	sp, sp, #36	; 0x24
   35b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35b30:	ldr	sl, [r5, #-20]	; 0xffffffec
   35b34:	mov	r0, sl
   35b38:	bl	15434 <fputs@plt+0x42ec>
   35b3c:	ldrb	r3, [r8]
   35b40:	mov	r6, r0
   35b44:	cmp	r3, #71	; 0x47
   35b48:	beq	35b7c <fputs@plt+0x24a34>
   35b4c:	ldrb	r3, [r0]
   35b50:	cmp	r3, #27
   35b54:	movne	r3, #0
   35b58:	strne	r3, [sp, #28]
   35b5c:	bne	35b7c <fputs@plt+0x24a34>
   35b60:	mov	r1, r0
   35b64:	ldr	r0, [r7]
   35b68:	bl	19abc <fputs@plt+0x8974>
   35b6c:	cmp	r0, #0
   35b70:	str	r0, [sp, #28]
   35b74:	strhgt	r0, [r5, #-4]
   35b78:	bgt	35bcc <fputs@plt+0x24a84>
   35b7c:	add	r1, sp, #28
   35b80:	mov	r0, r6
   35b84:	bl	19bd4 <fputs@plt+0x8a8c>
   35b88:	cmp	r0, #0
   35b8c:	beq	35bd8 <fputs@plt+0x24a90>
   35b90:	ldr	r3, [sp, #28]
   35b94:	movw	r2, #65534	; 0xfffe
   35b98:	sub	r1, r3, #1
   35b9c:	cmp	r1, r2
   35ba0:	bls	35bc8 <fputs@plt+0x24a80>
   35ba4:	ldr	r3, [sp, #16]
   35ba8:	add	r2, r9, #1
   35bac:	mov	r0, fp
   35bb0:	ldr	r1, [pc, #132]	; 35c3c <fputs@plt+0x24af4>
   35bb4:	str	r3, [sp]
   35bb8:	mov	r3, r8
   35bbc:	bl	2fdcc <fputs@plt+0x1ec84>
   35bc0:	mov	r0, #1
   35bc4:	b	35b28 <fputs@plt+0x249e0>
   35bc8:	strh	r3, [r5, #-4]
   35bcc:	add	r9, r9, #1
   35bd0:	add	r5, r5, #20
   35bd4:	b	35b08 <fputs@plt+0x249c0>
   35bd8:	mov	r1, sl
   35bdc:	strh	r0, [r5, #-4]
   35be0:	ldr	r0, [sp, #8]
   35be4:	bl	301c8 <fputs@plt+0x1f080>
   35be8:	subs	r6, r0, #0
   35bec:	bne	35bc0 <fputs@plt+0x24a78>
   35bf0:	ldr	r3, [r7]
   35bf4:	ldr	r2, [r3]
   35bf8:	str	r2, [sp, #12]
   35bfc:	ldr	r2, [sp, #12]
   35c00:	cmp	r2, r6
   35c04:	ble	35bcc <fputs@plt+0x24a84>
   35c08:	str	r3, [sp, #20]
   35c0c:	mvn	r2, #0
   35c10:	ldr	r0, [r3, #4]
   35c14:	mov	r3, #20
   35c18:	mul	r1, r3, r6
   35c1c:	add	r6, r6, #1
   35c20:	ldr	r1, [r0, r1]
   35c24:	mov	r0, sl
   35c28:	bl	1b534 <fputs@plt+0xa3ec>
   35c2c:	cmp	r0, #0
   35c30:	ldr	r3, [sp, #20]
   35c34:	strheq	r6, [r5, #-4]
   35c38:	b	35bfc <fputs@plt+0x24ab4>
   35c3c:	muleq	r7, sl, ip
   35c40:	ldr	r3, [r1, #8]
   35c44:	ands	r2, r3, #4
   35c48:	beq	35c54 <fputs@plt+0x24b0c>
   35c4c:	mov	r0, #1
   35c50:	bx	lr
   35c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35c58:	sub	sp, sp, #116	; 0x74
   35c5c:	tst	r3, #32
   35c60:	ldr	r4, [r0]
   35c64:	ldr	r8, [r0, #24]
   35c68:	ldr	r0, [r4]
   35c6c:	str	r0, [sp, #16]
   35c70:	bne	35ca4 <fputs@plt+0x24b5c>
   35c74:	mov	r2, r8
   35c78:	mov	r0, r4
   35c7c:	bl	19980 <fputs@plt+0x8838>
   35c80:	ldr	r3, [r4, #68]	; 0x44
   35c84:	cmp	r3, #0
   35c88:	bne	35c9c <fputs@plt+0x24b54>
   35c8c:	ldr	r3, [sp, #16]
   35c90:	ldrb	r3, [r3, #69]	; 0x45
   35c94:	cmp	r3, #0
   35c98:	beq	35f6c <fputs@plt+0x24e24>
   35c9c:	mov	r0, #2
   35ca0:	b	35f70 <fputs@plt+0x24e28>
   35ca4:	ldr	r3, [r1, #48]	; 0x30
   35ca8:	mov	r9, r1
   35cac:	mov	r5, r1
   35cb0:	strd	r2, [sp, #20]
   35cb4:	adds	r3, r3, #0
   35cb8:	movne	r3, #1
   35cbc:	str	r3, [sp, #28]
   35cc0:	ldr	r3, [r5, #8]
   35cc4:	mov	r2, #28
   35cc8:	mov	r1, #0
   35ccc:	add	r0, sp, #52	; 0x34
   35cd0:	orr	r3, r3, #4
   35cd4:	str	r3, [r5, #8]
   35cd8:	bl	10f20 <memset@plt>
   35cdc:	add	r0, sp, #48	; 0x30
   35ce0:	ldr	r1, [r5, #56]	; 0x38
   35ce4:	str	r4, [sp, #48]	; 0x30
   35ce8:	bl	301c8 <fputs@plt+0x1f080>
   35cec:	cmp	r0, #0
   35cf0:	bne	35c9c <fputs@plt+0x24b54>
   35cf4:	add	r0, sp, #48	; 0x30
   35cf8:	ldr	r1, [r5, #60]	; 0x3c
   35cfc:	bl	301c8 <fputs@plt+0x1f080>
   35d00:	cmp	r0, #0
   35d04:	bne	35c9c <fputs@plt+0x24b54>
   35d08:	ldr	r3, [r5, #8]
   35d0c:	tst	r3, #32768	; 0x8000
   35d10:	beq	35d28 <fputs@plt+0x24be0>
   35d14:	ldr	r3, [r5, #28]
   35d18:	ldr	r2, [r5, #44]	; 0x2c
   35d1c:	ldr	r3, [r3, #28]
   35d20:	str	r2, [r3, #44]	; 0x2c
   35d24:	str	r0, [r5, #44]	; 0x2c
   35d28:	mov	sl, #0
   35d2c:	mov	fp, #72	; 0x48
   35d30:	ldr	r6, [r5, #28]
   35d34:	ldr	r3, [r6]
   35d38:	cmp	r3, sl
   35d3c:	bgt	35dc8 <fputs@plt+0x24c80>
   35d40:	mov	r3, #1
   35d44:	add	r7, sp, #48	; 0x30
   35d48:	ldr	r1, [r5]
   35d4c:	mov	r0, r7
   35d50:	str	r6, [sp, #52]	; 0x34
   35d54:	str	r8, [sp, #64]	; 0x40
   35d58:	strh	r3, [sp, #76]	; 0x4c
   35d5c:	bl	302d0 <fputs@plt+0x1f188>
   35d60:	cmp	r0, #0
   35d64:	bne	35c9c <fputs@plt+0x24b54>
   35d68:	ldr	r6, [r5, #36]	; 0x24
   35d6c:	ldrh	r3, [sp, #76]	; 0x4c
   35d70:	cmp	r6, #0
   35d74:	bne	35d88 <fputs@plt+0x24c40>
   35d78:	tst	r3, #2
   35d7c:	biceq	r3, r3, #1
   35d80:	strheq	r3, [sp, #76]	; 0x4c
   35d84:	beq	35d9c <fputs@plt+0x24c54>
   35d88:	ldr	r2, [r5, #8]
   35d8c:	and	r3, r3, #4096	; 0x1000
   35d90:	orr	r3, r3, r2
   35d94:	orr	r3, r3, #8
   35d98:	str	r3, [r5, #8]
   35d9c:	ldr	r1, [r5, #40]	; 0x28
   35da0:	clz	r3, r6
   35da4:	lsr	r3, r3, #5
   35da8:	cmp	r1, #0
   35dac:	moveq	r3, #0
   35db0:	cmp	r3, #0
   35db4:	beq	35ea0 <fputs@plt+0x24d58>
   35db8:	ldr	r1, [pc, #1460]	; 36374 <fputs@plt+0x2522c>
   35dbc:	mov	r0, r4
   35dc0:	bl	2fdcc <fputs@plt+0x1ec84>
   35dc4:	b	35c9c <fputs@plt+0x24b54>
   35dc8:	mla	r3, fp, sl, r6
   35dcc:	ldr	r1, [r3, #28]
   35dd0:	cmp	r1, #0
   35dd4:	movne	r7, #0
   35dd8:	movne	r2, r8
   35ddc:	ldrne	r3, [r4, #496]	; 0x1f0
   35de0:	bne	35df8 <fputs@plt+0x24cb0>
   35de4:	add	sl, sl, #1
   35de8:	b	35d30 <fputs@plt+0x24be8>
   35dec:	ldr	r0, [r2, #20]
   35df0:	ldr	r2, [r2, #16]
   35df4:	add	r7, r7, r0
   35df8:	cmp	r2, #0
   35dfc:	bne	35dec <fputs@plt+0x24ca4>
   35e00:	mla	r2, fp, sl, r6
   35e04:	str	r3, [sp, #12]
   35e08:	add	r0, sp, #80	; 0x50
   35e0c:	ldr	r3, [pc, #1380]	; 36378 <fputs@plt+0x25230>
   35e10:	ldr	r2, [r2, #16]
   35e14:	cmp	r2, #0
   35e18:	strne	r2, [r4, #496]	; 0x1f0
   35e1c:	mov	r2, #0
   35e20:	str	r4, [sp, #80]	; 0x50
   35e24:	str	r3, [sp, #84]	; 0x54
   35e28:	ldr	r3, [pc, #1356]	; 3637c <fputs@plt+0x25234>
   35e2c:	str	r3, [sp, #88]	; 0x58
   35e30:	str	r2, [sp, #92]	; 0x5c
   35e34:	str	r2, [sp, #96]	; 0x60
   35e38:	str	r2, [sp, #100]	; 0x64
   35e3c:	str	r8, [sp, #104]	; 0x68
   35e40:	bl	195fc <fputs@plt+0x84b4>
   35e44:	ldr	r3, [sp, #12]
   35e48:	str	r3, [r4, #496]	; 0x1f0
   35e4c:	ldr	r3, [r4, #68]	; 0x44
   35e50:	cmp	r3, #0
   35e54:	bne	35c9c <fputs@plt+0x24b54>
   35e58:	ldr	r3, [sp, #16]
   35e5c:	ldrb	r3, [r3, #69]	; 0x45
   35e60:	cmp	r3, #0
   35e64:	bne	35c9c <fputs@plt+0x24b54>
   35e68:	mov	r3, r8
   35e6c:	cmp	r3, #0
   35e70:	bne	35e90 <fputs@plt+0x24d48>
   35e74:	mla	r6, fp, sl, r6
   35e78:	adds	r7, r7, #0
   35e7c:	movne	r7, #1
   35e80:	ldrb	r3, [r6, #45]	; 0x2d
   35e84:	bfi	r3, r7, #3, #1
   35e88:	strb	r3, [r6, #45]	; 0x2d
   35e8c:	b	35de4 <fputs@plt+0x24c9c>
   35e90:	ldr	r2, [r3, #20]
   35e94:	ldr	r3, [r3, #16]
   35e98:	sub	r7, r7, r2
   35e9c:	b	35e6c <fputs@plt+0x24d24>
   35ea0:	ldr	r3, [r5]
   35ea4:	mov	r0, r7
   35ea8:	str	r3, [sp, #56]	; 0x38
   35eac:	bl	301c8 <fputs@plt+0x1f080>
   35eb0:	cmp	r0, #0
   35eb4:	bne	35c9c <fputs@plt+0x24b54>
   35eb8:	mov	r0, r7
   35ebc:	ldr	r1, [r5, #32]
   35ec0:	bl	301c8 <fputs@plt+0x1f080>
   35ec4:	subs	r3, r0, #0
   35ec8:	str	r3, [sp, #12]
   35ecc:	bne	35c9c <fputs@plt+0x24b54>
   35ed0:	mov	sl, r3
   35ed4:	mov	fp, #72	; 0x48
   35ed8:	ldr	r3, [r5, #28]
   35edc:	ldr	r2, [r3]
   35ee0:	cmp	r2, sl
   35ee4:	bgt	35f78 <fputs@plt+0x24e30>
   35ee8:	ldrh	r2, [sp, #76]	; 0x4c
   35eec:	mov	r1, #0
   35ef0:	str	r1, [sp, #64]	; 0x40
   35ef4:	orr	r2, r2, #1
   35ef8:	strh	r2, [sp, #76]	; 0x4c
   35efc:	ldr	r2, [r5, #8]
   35f00:	tst	r2, #32768	; 0x8000
   35f04:	ldrne	r3, [r3, #28]
   35f08:	ldrne	r2, [r3, #44]	; 0x2c
   35f0c:	strne	r2, [r5, #44]	; 0x2c
   35f10:	strne	r1, [r3, #44]	; 0x2c
   35f14:	ldr	r2, [sp, #20]
   35f18:	ldr	r3, [sp, #28]
   35f1c:	cmp	r3, r2
   35f20:	ble	35fac <fputs@plt+0x24e64>
   35f24:	ldr	r3, [sp, #16]
   35f28:	ldrb	r3, [r3, #69]	; 0x45
   35f2c:	cmp	r3, #0
   35f30:	bne	35c9c <fputs@plt+0x24b54>
   35f34:	cmp	r6, #0
   35f38:	bne	35fcc <fputs@plt+0x24e84>
   35f3c:	ldr	r3, [r5, #52]	; 0x34
   35f40:	cmp	r3, #0
   35f44:	bne	3602c <fputs@plt+0x24ee4>
   35f48:	ldr	r3, [sp, #20]
   35f4c:	ldr	r5, [r5, #48]	; 0x30
   35f50:	add	r3, r3, #1
   35f54:	cmp	r5, #0
   35f58:	str	r3, [sp, #20]
   35f5c:	bne	35cc0 <fputs@plt+0x24b78>
   35f60:	ldr	r3, [sp, #24]
   35f64:	cmp	r3, #0
   35f68:	bne	36080 <fputs@plt+0x24f38>
   35f6c:	mov	r0, #1
   35f70:	add	sp, sp, #116	; 0x74
   35f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35f78:	mla	r2, fp, sl, r3
   35f7c:	ldrb	r2, [r2, #45]	; 0x2d
   35f80:	tst	r2, #4
   35f84:	bne	35f90 <fputs@plt+0x24e48>
   35f88:	add	sl, sl, #1
   35f8c:	b	35ed8 <fputs@plt+0x24d90>
   35f90:	mla	r2, sl, fp, fp
   35f94:	mov	r0, r7
   35f98:	ldr	r1, [r3, r2]
   35f9c:	bl	302d0 <fputs@plt+0x1f188>
   35fa0:	cmp	r0, #0
   35fa4:	beq	35f88 <fputs@plt+0x24e40>
   35fa8:	b	35c9c <fputs@plt+0x24b54>
   35fac:	ldr	r3, [pc, #972]	; 36380 <fputs@plt+0x25238>
   35fb0:	mov	r1, r5
   35fb4:	add	r0, sp, #48	; 0x30
   35fb8:	ldr	r2, [r5, #44]	; 0x2c
   35fbc:	bl	35acc <fputs@plt+0x24984>
   35fc0:	cmp	r0, #0
   35fc4:	beq	35f24 <fputs@plt+0x24ddc>
   35fc8:	b	35c9c <fputs@plt+0x24b54>
   35fcc:	ldr	r3, [pc, #944]	; 36384 <fputs@plt+0x2523c>
   35fd0:	mov	r2, r6
   35fd4:	mov	r1, r5
   35fd8:	add	r0, sp, #48	; 0x30
   35fdc:	bl	35acc <fputs@plt+0x24984>
   35fe0:	cmp	r0, #0
   35fe4:	bne	35c9c <fputs@plt+0x24b54>
   35fe8:	ldr	r3, [sp, #16]
   35fec:	ldrb	r3, [r3, #69]	; 0x45
   35ff0:	cmp	r3, #0
   35ff4:	bne	35c9c <fputs@plt+0x24b54>
   35ff8:	ldr	r3, [r6]
   35ffc:	mov	r1, #20
   36000:	ldr	r2, [r6, #4]
   36004:	cmp	r3, r0
   36008:	ble	35f3c <fputs@plt+0x24df4>
   3600c:	mul	ip, r1, r0
   36010:	ldr	ip, [r2, ip]
   36014:	ldr	ip, [ip, #4]
   36018:	tst	ip, #2
   3601c:	ldrne	r1, [pc, #868]	; 36388 <fputs@plt+0x25240>
   36020:	bne	35dbc <fputs@plt+0x24c74>
   36024:	add	r0, r0, #1
   36028:	b	36004 <fputs@plt+0x24ebc>
   3602c:	ldr	r2, [r3]
   36030:	ldr	r1, [r5]
   36034:	ldr	r2, [r2]
   36038:	ldr	r1, [r1]
   3603c:	cmp	r1, r2
   36040:	beq	35f48 <fputs@plt+0x24e00>
   36044:	ldr	r2, [r3, #8]
   36048:	tst	r2, #256	; 0x100
   3604c:	ldrne	r1, [pc, #824]	; 3638c <fputs@plt+0x25244>
   36050:	bne	35dbc <fputs@plt+0x24c74>
   36054:	ldrb	r3, [r3, #4]
   36058:	ldr	r1, [pc, #816]	; 36390 <fputs@plt+0x25248>
   3605c:	sub	r3, r3, #116	; 0x74
   36060:	cmp	r3, #2
   36064:	ldrls	r2, [pc, #808]	; 36394 <fputs@plt+0x2524c>
   36068:	ldrhi	r2, [pc, #808]	; 36398 <fputs@plt+0x25250>
   3606c:	addls	r3, r2, r3, lsl #2
   36070:	ldrls	r2, [r3, #3684]	; 0xe64
   36074:	mov	r0, r4
   36078:	bl	2fdcc <fputs@plt+0x1ec84>
   3607c:	b	35c9c <fputs@plt+0x24b54>
   36080:	ldr	r7, [r9, #44]	; 0x2c
   36084:	cmp	r7, #0
   36088:	beq	35f6c <fputs@plt+0x24e24>
   3608c:	ldr	r8, [r4]
   36090:	ldr	r3, [r7]
   36094:	ldr	r2, [r8, #100]	; 0x64
   36098:	cmp	r3, r2
   3609c:	movle	ip, #20
   360a0:	ldrle	r0, [r7, #4]
   360a4:	ble	360c4 <fputs@plt+0x24f7c>
   360a8:	ldr	r1, [pc, #748]	; 3639c <fputs@plt+0x25254>
   360ac:	b	35dbc <fputs@plt+0x24c74>
   360b0:	mla	r2, ip, r5, r0
   360b4:	add	r5, r5, #1
   360b8:	ldrb	r1, [r2, #13]
   360bc:	bfc	r1, #0, #1
   360c0:	strb	r1, [r2, #13]
   360c4:	cmp	r3, r5
   360c8:	bgt	360b0 <fputs@plt+0x24f68>
   360cc:	mov	r3, #0
   360d0:	str	r3, [r9, #52]	; 0x34
   360d4:	ldr	r3, [r9, #48]	; 0x30
   360d8:	cmp	r3, #0
   360dc:	bne	3615c <fputs@plt+0x25014>
   360e0:	ldr	r3, [r9]
   360e4:	ldr	r5, [r7, #4]
   360e8:	str	r3, [sp, #24]
   360ec:	mov	r3, #0
   360f0:	str	r3, [sp, #16]
   360f4:	str	r3, [sp, #28]
   360f8:	ldr	r2, [r7]
   360fc:	ldr	r3, [sp, #16]
   36100:	cmp	r3, r2
   36104:	blt	36168 <fputs@plt+0x25020>
   36108:	ldr	r9, [r9, #52]	; 0x34
   3610c:	ldr	r3, [sp, #28]
   36110:	cmp	r9, #0
   36114:	moveq	r3, #0
   36118:	cmp	r3, #0
   3611c:	bne	360e0 <fputs@plt+0x24f98>
   36120:	mov	r1, #20
   36124:	ldr	r3, [sp, #12]
   36128:	cmp	r2, r3
   3612c:	ble	35f6c <fputs@plt+0x24e24>
   36130:	ldr	r3, [r7, #4]
   36134:	ldr	r0, [sp, #12]
   36138:	mla	r3, r1, r0, r3
   3613c:	add	r0, r0, #1
   36140:	str	r0, [sp, #12]
   36144:	ldrb	r3, [r3, #13]
   36148:	tst	r3, #1
   3614c:	bne	36124 <fputs@plt+0x24fdc>
   36150:	mov	r2, r0
   36154:	ldr	r1, [pc, #580]	; 363a0 <fputs@plt+0x25258>
   36158:	b	36074 <fputs@plt+0x24f2c>
   3615c:	str	r9, [r3, #52]	; 0x34
   36160:	mov	r9, r3
   36164:	b	360d4 <fputs@plt+0x24f8c>
   36168:	mvn	r3, #0
   3616c:	str	r3, [sp, #44]	; 0x2c
   36170:	ldrb	r3, [r5, #13]
   36174:	tst	r3, #1
   36178:	bne	36318 <fputs@plt+0x251d0>
   3617c:	ldr	r0, [r5]
   36180:	bl	15434 <fputs@plt+0x42ec>
   36184:	add	r1, sp, #44	; 0x2c
   36188:	mov	sl, r0
   3618c:	bl	19bd4 <fputs@plt+0x8a8c>
   36190:	subs	r6, r0, #0
   36194:	beq	36248 <fputs@plt+0x25100>
   36198:	ldr	r3, [sp, #24]
   3619c:	ldr	r2, [sp, #44]	; 0x2c
   361a0:	ldr	r3, [r3]
   361a4:	cmp	r2, #0
   361a8:	ble	36228 <fputs@plt+0x250e0>
   361ac:	cmp	r2, r3
   361b0:	bgt	36228 <fputs@plt+0x250e0>
   361b4:	mov	r2, #0
   361b8:	mov	r1, #132	; 0x84
   361bc:	mov	r0, r8
   361c0:	bl	1d860 <fputs@plt+0xc718>
   361c4:	cmp	r0, #0
   361c8:	beq	35c9c <fputs@plt+0x24b54>
   361cc:	ldr	r3, [r0, #4]
   361d0:	orr	r3, r3, #1024	; 0x400
   361d4:	str	r3, [r0, #4]
   361d8:	ldr	r3, [sp, #44]	; 0x2c
   361dc:	str	r3, [r0, #8]
   361e0:	ldr	r3, [r5]
   361e4:	cmp	sl, r3
   361e8:	streq	r0, [r5]
   361ec:	beq	36204 <fputs@plt+0x250bc>
   361f0:	ldr	r2, [r3, #12]
   361f4:	ldrb	r1, [r2]
   361f8:	cmp	r1, #95	; 0x5f
   361fc:	beq	3636c <fputs@plt+0x25224>
   36200:	str	r0, [r3, #12]
   36204:	mov	r1, sl
   36208:	mov	r0, r8
   3620c:	bl	200a0 <fputs@plt+0xef58>
   36210:	ldr	r3, [sp, #44]	; 0x2c
   36214:	strh	r3, [r5, #16]
   36218:	ldrb	r3, [r5, #13]
   3621c:	orr	r3, r3, #1
   36220:	strb	r3, [r5, #13]
   36224:	b	36318 <fputs@plt+0x251d0>
   36228:	ldr	r2, [sp, #16]
   3622c:	mov	r0, r4
   36230:	str	r3, [sp]
   36234:	ldr	r1, [pc, #360]	; 363a4 <fputs@plt+0x2525c>
   36238:	ldr	r3, [pc, #320]	; 36380 <fputs@plt+0x25238>
   3623c:	add	r2, r2, #1
   36240:	bl	2fdcc <fputs@plt+0x1ec84>
   36244:	b	35c9c <fputs@plt+0x24b54>
   36248:	ldrb	r3, [sl]
   3624c:	cmp	r3, #27
   36250:	strne	r6, [sp, #44]	; 0x2c
   36254:	bne	36270 <fputs@plt+0x25128>
   36258:	mov	r1, sl
   3625c:	ldr	r0, [sp, #24]
   36260:	bl	19abc <fputs@plt+0x8974>
   36264:	cmp	r0, #0
   36268:	str	r0, [sp, #44]	; 0x2c
   3626c:	bne	36304 <fputs@plt+0x251bc>
   36270:	mov	r1, sl
   36274:	mov	r2, #0
   36278:	mov	r0, r8
   3627c:	bl	20ef8 <fputs@plt+0xfdb0>
   36280:	ldrb	r1, [r8, #69]	; 0x45
   36284:	str	r0, [sp, #20]
   36288:	cmp	r1, #0
   3628c:	bne	362f8 <fputs@plt+0x251b0>
   36290:	mov	r2, #20
   36294:	add	r0, sp, #92	; 0x5c
   36298:	ldr	fp, [r9]
   3629c:	bl	10f20 <memset@plt>
   362a0:	ldr	r3, [r9, #28]
   362a4:	mov	r1, #1
   362a8:	add	r0, sp, #80	; 0x50
   362ac:	str	r4, [sp, #80]	; 0x50
   362b0:	strh	r1, [sp, #108]	; 0x6c
   362b4:	str	r3, [sp, #84]	; 0x54
   362b8:	ldr	r3, [r4]
   362bc:	str	fp, [sp, #88]	; 0x58
   362c0:	ldrb	r2, [r3, #73]	; 0x49
   362c4:	strb	r1, [r3, #73]	; 0x49
   362c8:	ldr	r1, [sp, #20]
   362cc:	str	r3, [sp, #32]
   362d0:	str	r2, [sp, #36]	; 0x24
   362d4:	bl	301c8 <fputs@plt+0x1f080>
   362d8:	ldr	r3, [sp, #32]
   362dc:	cmp	r0, #0
   362e0:	moveq	r6, r0
   362e4:	ldr	r2, [sp, #36]	; 0x24
   362e8:	strb	r2, [r3, #73]	; 0x49
   362ec:	ldreq	r3, [fp]
   362f0:	beq	3635c <fputs@plt+0x25214>
   362f4:	str	r6, [sp, #44]	; 0x2c
   362f8:	mov	r0, r8
   362fc:	ldr	r1, [sp, #20]
   36300:	bl	200a0 <fputs@plt+0xef58>
   36304:	ldr	r3, [sp, #44]	; 0x2c
   36308:	cmp	r3, #0
   3630c:	movle	r3, #1
   36310:	strle	r3, [sp, #28]
   36314:	bgt	361b4 <fputs@plt+0x2506c>
   36318:	ldr	r3, [sp, #16]
   3631c:	add	r5, r5, #20
   36320:	add	r3, r3, #1
   36324:	str	r3, [sp, #16]
   36328:	b	360f8 <fputs@plt+0x24fb0>
   3632c:	str	r3, [sp, #32]
   36330:	mov	r3, #20
   36334:	mvn	r2, #0
   36338:	ldr	ip, [fp, #4]
   3633c:	mul	r0, r3, r6
   36340:	add	r6, r6, #1
   36344:	ldr	r1, [sp, #20]
   36348:	ldr	r0, [ip, r0]
   3634c:	bl	1b534 <fputs@plt+0xa3ec>
   36350:	cmp	r0, #1
   36354:	ldr	r3, [sp, #32]
   36358:	ble	362f4 <fputs@plt+0x251ac>
   3635c:	cmp	r6, r3
   36360:	blt	3632c <fputs@plt+0x251e4>
   36364:	mov	r6, #0
   36368:	b	362f4 <fputs@plt+0x251ac>
   3636c:	mov	r3, r2
   36370:	b	361f0 <fputs@plt+0x250a8>
   36374:	ldrdeq	r6, [r7], -r8
   36378:	ldrdeq	r6, [r3], -r0
   3637c:	andeq	r5, r3, r0, asr #24
   36380:	andeq	r6, r7, r4, lsl #26
   36384:	andeq	r6, r7, sl, lsl #26
   36388:	andeq	r6, r7, r0, lsl sp
   3638c:	andeq	r6, r7, fp, asr #26
   36390:	andeq	r6, r7, r9, ror sp
   36394:			; <UNDEFINED> instruction: 0x00072ab0
   36398:	ldrdeq	r6, [r7], -r2
   3639c:	andeq	r6, r7, fp, asr #27
   363a0:	andeq	r6, r7, sp, ror #27
   363a4:	muleq	r7, sl, ip
   363a8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   363ac:	mov	sl, r3
   363b0:	mov	r4, r0
   363b4:	mov	r7, r1
   363b8:	mov	r8, r2
   363bc:	ldr	r5, [r0]
   363c0:	ldr	r3, [r5, #16]
   363c4:	ldr	r9, [r3, sl, lsl #4]
   363c8:	ldr	r3, [r0, #496]	; 0x1f0
   363cc:	str	r9, [sp]
   363d0:	str	r3, [sp, #4]
   363d4:	mov	r3, r2
   363d8:	mov	r2, r1
   363dc:	mov	r1, #20
   363e0:	ldr	r6, [r5, #296]	; 0x128
   363e4:	ldr	r0, [r5, #300]	; 0x12c
   363e8:	blx	r6
   363ec:	cmp	r0, #1
   363f0:	mov	r6, r0
   363f4:	bne	3644c <fputs@plt+0x25304>
   363f8:	ldr	r3, [r5, #20]
   363fc:	cmp	r3, #2
   36400:	cmple	sl, #0
   36404:	beq	36434 <fputs@plt+0x252ec>
   36408:	mov	r3, r7
   3640c:	mov	r2, r9
   36410:	ldr	r1, [pc, #80]	; 36468 <fputs@plt+0x25320>
   36414:	mov	r0, r4
   36418:	str	r8, [sp]
   3641c:	bl	2fdcc <fputs@plt+0x1ec84>
   36420:	mov	r3, #23
   36424:	str	r3, [r4, #12]
   36428:	mov	r0, r6
   3642c:	add	sp, sp, #8
   36430:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36434:	mov	r3, r8
   36438:	mov	r2, r7
   3643c:	ldr	r1, [pc, #40]	; 3646c <fputs@plt+0x25324>
   36440:	mov	r0, r4
   36444:	bl	2fdcc <fputs@plt+0x1ec84>
   36448:	b	36420 <fputs@plt+0x252d8>
   3644c:	bics	r3, r0, #2
   36450:	beq	36428 <fputs@plt+0x252e0>
   36454:	ldr	r1, [pc, #20]	; 36470 <fputs@plt+0x25328>
   36458:	mov	r0, r4
   3645c:	bl	2fdcc <fputs@plt+0x1ec84>
   36460:	mov	r3, #1
   36464:	b	36424 <fputs@plt+0x252dc>
   36468:	andeq	r6, r7, sl, lsr #28
   3646c:	andeq	r6, r7, fp, asr #28
   36470:	andeq	r6, r7, r6, lsl #16
   36474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36478:	sub	sp, sp, #76	; 0x4c
   3647c:	mov	sl, r0
   36480:	strd	r2, [sp, #12]
   36484:	subs	r2, r1, #0
   36488:	ldr	r3, [r0]
   3648c:	str	r2, [sp, #24]
   36490:	ldr	r5, [sp, #116]	; 0x74
   36494:	str	r3, [sp, #36]	; 0x24
   36498:	mvn	r3, #0
   3649c:	str	r3, [r5, #28]
   364a0:	mov	r3, #0
   364a4:	str	r3, [r5, #44]	; 0x2c
   364a8:	beq	36ae8 <fputs@plt+0x259a0>
   364ac:	ldr	r2, [sp, #112]	; 0x70
   364b0:	ldrh	r4, [r2, #28]
   364b4:	ands	r4, r4, #20
   364b8:	ldreq	r3, [sp, #36]	; 0x24
   364bc:	ldreq	r6, [r3, #20]
   364c0:	beq	36520 <fputs@plt+0x253d8>
   364c4:	str	r3, [sp, #24]
   364c8:	str	r3, [sp, #28]
   364cc:	b	364f8 <fputs@plt+0x253b0>
   364d0:	ldr	r1, [sp, #24]
   364d4:	ldr	r3, [sp, #36]	; 0x24
   364d8:	ldr	r3, [r3, #16]
   364dc:	ldr	r0, [r3, r4, lsl #4]
   364e0:	add	r7, r3, r4, lsl #4
   364e4:	bl	12f2c <fputs@plt+0x1de4>
   364e8:	cmp	r0, #0
   364ec:	bne	3651c <fputs@plt+0x253d4>
   364f0:	ldr	r3, [r7, #12]
   364f4:	str	r3, [sp, #28]
   364f8:	ldr	r3, [sp, #112]	; 0x70
   364fc:	str	r3, [sp, #20]
   36500:	mov	r3, #0
   36504:	mov	r6, r3
   36508:	mov	fp, r3
   3650c:	mov	r4, r3
   36510:	str	r3, [sp, #44]	; 0x2c
   36514:	str	r3, [sp, #48]	; 0x30
   36518:	b	368f4 <fputs@plt+0x257ac>
   3651c:	add	r4, r4, #1
   36520:	cmp	r6, r4
   36524:	bgt	364d0 <fputs@plt+0x25388>
   36528:	mov	r3, #0
   3652c:	b	364f4 <fputs@plt+0x253ac>
   36530:	ldr	r3, [sp, #20]
   36534:	ldr	r4, [r3, #4]
   36538:	cmp	r4, #0
   3653c:	beq	36598 <fputs@plt+0x25450>
   36540:	mov	r7, r4
   36544:	mov	r4, #0
   36548:	ldr	r3, [r7], #8
   3654c:	str	r4, [sp, #40]	; 0x28
   36550:	str	r3, [sp, #60]	; 0x3c
   36554:	ldr	r2, [sp, #40]	; 0x28
   36558:	ldr	r3, [sp, #60]	; 0x3c
   3655c:	cmp	r3, r2
   36560:	bgt	36660 <fputs@plt+0x25518>
   36564:	cmp	r6, #0
   36568:	beq	36598 <fputs@plt+0x25450>
   3656c:	ldr	r2, [r6, #16]
   36570:	ldr	r3, [r6, #44]	; 0x2c
   36574:	str	r3, [r5, #28]
   36578:	str	r2, [r5, #44]	; 0x2c
   3657c:	ldrb	r3, [r6, #36]	; 0x24
   36580:	tst	r3, #8
   36584:	ldrne	r3, [r5, #4]
   36588:	orrne	r3, r3, #1048576	; 0x100000
   3658c:	strne	r3, [r5, #4]
   36590:	ldr	r3, [r2, #64]	; 0x40
   36594:	str	r3, [sp, #28]
   36598:	ldr	r2, [sp, #12]
   3659c:	ldr	r3, [sp, #24]
   365a0:	orrs	r3, r3, fp
   365a4:	moveq	r3, #1
   365a8:	movne	r3, #0
   365ac:	cmp	r2, #0
   365b0:	moveq	r3, #0
   365b4:	cmp	r3, #0
   365b8:	beq	36870 <fputs@plt+0x25728>
   365bc:	ldr	fp, [sl, #420]	; 0x1a4
   365c0:	cmp	fp, #0
   365c4:	beq	36870 <fputs@plt+0x25728>
   365c8:	ldrb	r7, [sl, #440]	; 0x1b8
   365cc:	cmp	r7, #109	; 0x6d
   365d0:	beq	365f8 <fputs@plt+0x254b0>
   365d4:	mov	r1, r2
   365d8:	ldr	r0, [pc, #1736]	; 36ca8 <fputs@plt+0x25b60>
   365dc:	bl	12f2c <fputs@plt+0x1de4>
   365e0:	cmp	r0, #0
   365e4:	moveq	r3, #1
   365e8:	streq	r3, [r5, #28]
   365ec:	beq	36610 <fputs@plt+0x254c8>
   365f0:	cmp	r7, #108	; 0x6c
   365f4:	beq	3698c <fputs@plt+0x25844>
   365f8:	ldr	r0, [pc, #1708]	; 36cac <fputs@plt+0x25b64>
   365fc:	ldr	r1, [sp, #12]
   36600:	bl	12f2c <fputs@plt+0x1de4>
   36604:	cmp	r0, #0
   36608:	bne	3698c <fputs@plt+0x25844>
   3660c:	str	r0, [r5, #28]
   36610:	ldrsh	r8, [fp, #34]	; 0x22
   36614:	mov	r7, #0
   36618:	ldr	r9, [fp, #4]
   3661c:	ldr	r3, [fp, #64]	; 0x40
   36620:	str	r3, [sp, #28]
   36624:	cmp	r8, r7
   36628:	bgt	3682c <fputs@plt+0x256e4>
   3662c:	ldr	r0, [sp, #16]
   36630:	bl	19ed4 <fputs@plt+0x8d8c>
   36634:	cmp	r0, #0
   36638:	beq	36658 <fputs@plt+0x25510>
   3663c:	ldrb	r3, [fp, #42]	; 0x2a
   36640:	mvn	r8, r8
   36644:	lsr	r8, r8, #31
   36648:	eor	r3, r3, #64	; 0x40
   3664c:	ands	r3, r8, r3, lsr #6
   36650:	addne	r4, r4, #1
   36654:	bne	36850 <fputs@plt+0x25708>
   36658:	mov	fp, #1
   3665c:	b	36870 <fputs@plt+0x25728>
   36660:	ldr	r3, [r7, #16]
   36664:	str	r3, [sp, #32]
   36668:	ldr	r3, [r7, #20]
   3666c:	cmp	r3, #0
   36670:	beq	36714 <fputs@plt+0x255cc>
   36674:	ldr	r2, [r3, #8]
   36678:	tst	r2, #1024	; 0x400
   3667c:	beq	36714 <fputs@plt+0x255cc>
   36680:	ldr	r3, [r3]
   36684:	mov	r8, #0
   36688:	mov	r9, r8
   3668c:	str	r3, [sp, #52]	; 0x34
   36690:	ldr	r3, [r3]
   36694:	str	r3, [sp, #56]	; 0x38
   36698:	ldr	r3, [sp, #56]	; 0x38
   3669c:	cmp	r3, r9
   366a0:	bgt	366cc <fputs@plt+0x25584>
   366a4:	ldr	r3, [sp, #12]
   366a8:	cmp	r3, #0
   366ac:	moveq	r8, #1
   366b0:	cmp	r8, #0
   366b4:	beq	36c98 <fputs@plt+0x25b50>
   366b8:	ldr	r3, [sp, #40]	; 0x28
   366bc:	add	r7, r7, #72	; 0x48
   366c0:	add	r3, r3, #1
   366c4:	str	r3, [sp, #40]	; 0x28
   366c8:	b	36554 <fputs@plt+0x2540c>
   366cc:	ldr	r2, [sp, #12]
   366d0:	ldr	r3, [sp, #52]	; 0x34
   366d4:	ldr	r1, [sp, #16]
   366d8:	ldr	r0, [r3, #4]
   366dc:	mov	r3, #20
   366e0:	mla	r0, r3, r9, r0
   366e4:	ldr	r3, [sp, #24]
   366e8:	ldr	r0, [r0, #8]
   366ec:	bl	23e30 <fputs@plt+0x12ce8>
   366f0:	cmp	r0, #0
   366f4:	beq	3670c <fputs@plt+0x255c4>
   366f8:	add	r4, r4, #1
   366fc:	mov	r6, r7
   36700:	strh	r9, [r5, #32]
   36704:	mov	r8, #1
   36708:	mov	fp, #2
   3670c:	add	r9, r9, #1
   36710:	b	36698 <fputs@plt+0x25550>
   36714:	ldr	r3, [sp, #24]
   36718:	cmp	r3, #0
   3671c:	beq	36730 <fputs@plt+0x255e8>
   36720:	ldrd	r2, [sp, #28]
   36724:	ldr	r3, [r3, #64]	; 0x40
   36728:	cmp	r3, r2
   3672c:	bne	366b8 <fputs@plt+0x25570>
   36730:	ldr	r3, [sp, #12]
   36734:	cmp	r3, #0
   36738:	beq	3675c <fputs@plt+0x25614>
   3673c:	ldr	r0, [r7, #12]
   36740:	ldr	r1, [sp, #12]
   36744:	cmp	r0, #0
   36748:	ldreq	r3, [sp, #32]
   3674c:	ldreq	r0, [r3]
   36750:	bl	12f2c <fputs@plt+0x1de4>
   36754:	cmp	r0, #0
   36758:	bne	366b8 <fputs@plt+0x25570>
   3675c:	mov	r3, fp
   36760:	mov	r8, #0
   36764:	cmp	r3, #0
   36768:	ldr	r3, [sp, #32]
   3676c:	add	fp, fp, #1
   36770:	moveq	r6, r7
   36774:	ldr	r3, [r3, #4]
   36778:	str	r3, [sp, #56]	; 0x38
   3677c:	ldr	r3, [sp, #32]
   36780:	ldrsh	r3, [r3, #34]	; 0x22
   36784:	str	r3, [sp, #52]	; 0x34
   36788:	ldr	r3, [sp, #52]	; 0x34
   3678c:	cmp	r3, r8
   36790:	ble	366b8 <fputs@plt+0x25570>
   36794:	ldr	r1, [sp, #16]
   36798:	ldr	r3, [sp, #56]	; 0x38
   3679c:	ldr	r0, [r3, r8, lsl #4]
   367a0:	bl	12f2c <fputs@plt+0x1de4>
   367a4:	subs	r9, r0, #0
   367a8:	bne	36824 <fputs@plt+0x256dc>
   367ac:	cmp	r4, #1
   367b0:	bne	367e0 <fputs@plt+0x25698>
   367b4:	ldrb	r3, [r7, #36]	; 0x24
   367b8:	tst	r3, #4
   367bc:	bne	36824 <fputs@plt+0x256dc>
   367c0:	ldr	r3, [r7, #52]	; 0x34
   367c4:	cmp	r3, #0
   367c8:	beq	367e0 <fputs@plt+0x25698>
   367cc:	ldr	r2, [r3, #4]
   367d0:	str	r2, [sp, #64]	; 0x40
   367d4:	ldr	r2, [sp, #64]	; 0x40
   367d8:	cmp	r9, r2
   367dc:	blt	36800 <fputs@plt+0x256b8>
   367e0:	ldr	r3, [sp, #32]
   367e4:	add	r4, r4, #1
   367e8:	mov	r6, r7
   367ec:	ldrsh	r3, [r3, #32]
   367f0:	cmp	r3, r8
   367f4:	mvneq	r8, #0
   367f8:	strh	r8, [r5, #32]
   367fc:	b	366b8 <fputs@plt+0x25570>
   36800:	ldr	r2, [r3]
   36804:	str	r3, [sp, #68]	; 0x44
   36808:	ldr	r1, [sp, #16]
   3680c:	ldr	r0, [r2, r9, lsl #3]
   36810:	bl	12f2c <fputs@plt+0x1de4>
   36814:	cmp	r0, #0
   36818:	addne	r9, r9, #1
   3681c:	ldrne	r3, [sp, #68]	; 0x44
   36820:	bne	367d4 <fputs@plt+0x2568c>
   36824:	add	r8, r8, #1
   36828:	b	36788 <fputs@plt+0x25640>
   3682c:	ldr	r0, [r9, r7, lsl #4]
   36830:	ldr	r1, [sp, #16]
   36834:	bl	12f2c <fputs@plt+0x1de4>
   36838:	cmp	r0, #0
   3683c:	bne	3693c <fputs@plt+0x257f4>
   36840:	ldrsh	r3, [fp, #32]
   36844:	add	r4, r4, #1
   36848:	cmp	r3, r7
   3684c:	bne	36944 <fputs@plt+0x257fc>
   36850:	mov	r3, #68	; 0x44
   36854:	mvn	r7, #0
   36858:	strb	r3, [r5, #1]
   3685c:	mov	r3, #1
   36860:	strh	r7, [r5, #32]
   36864:	str	fp, [r5, #44]	; 0x2c
   36868:	mov	fp, r3
   3686c:	str	r3, [sp, #48]	; 0x30
   36870:	cmp	r4, #0
   36874:	cmpeq	fp, #1
   36878:	bne	368cc <fputs@plt+0x25784>
   3687c:	cmp	r6, #0
   36880:	beq	36994 <fputs@plt+0x2584c>
   36884:	ldr	r3, [sp, #20]
   36888:	ldrh	r3, [r3, #28]
   3688c:	ands	r7, r3, #32
   36890:	bne	36994 <fputs@plt+0x2584c>
   36894:	ldr	r0, [sp, #16]
   36898:	bl	19ed4 <fputs@plt+0x8d8c>
   3689c:	subs	r4, r0, #0
   368a0:	beq	368cc <fputs@plt+0x25784>
   368a4:	ldr	r3, [r6, #16]
   368a8:	ldrb	r3, [r3, #42]	; 0x2a
   368ac:	tst	r3, #64	; 0x40
   368b0:	movne	r4, r7
   368b4:	bne	368cc <fputs@plt+0x25784>
   368b8:	mvn	r3, #0
   368bc:	mov	r4, #1
   368c0:	strh	r3, [r5, #32]
   368c4:	mov	r3, #68	; 0x44
   368c8:	strb	r3, [r5, #1]
   368cc:	ldr	r3, [sp, #20]
   368d0:	ldr	r8, [r3, #8]
   368d4:	cmp	r8, #0
   368d8:	beq	368ec <fputs@plt+0x257a4>
   368dc:	ldr	r3, [sp, #12]
   368e0:	orrs	r7, r3, r4
   368e4:	ldreq	r2, [r8]
   368e8:	beq	36ac0 <fputs@plt+0x25978>
   368ec:	cmp	r4, #0
   368f0:	beq	36ac8 <fputs@plt+0x25980>
   368f4:	ldr	r2, [sp, #20]
   368f8:	clz	r3, r4
   368fc:	lsr	r3, r3, #5
   36900:	cmp	r2, #0
   36904:	moveq	r3, #0
   36908:	cmp	r3, #0
   3690c:	bne	36530 <fputs@plt+0x253e8>
   36910:	ldr	r3, [sp, #12]
   36914:	orrs	r3, r4, r3
   36918:	bne	36af0 <fputs@plt+0x259a8>
   3691c:	ldr	r2, [r5, #4]
   36920:	tst	r2, #64	; 0x40
   36924:	movne	r2, #97	; 0x61
   36928:	strne	r3, [r5, #44]	; 0x2c
   3692c:	strbne	r2, [r5]
   36930:	bne	36c90 <fputs@plt+0x25b48>
   36934:	ldr	r2, [pc, #884]	; 36cb0 <fputs@plt+0x25b68>
   36938:	b	36b08 <fputs@plt+0x259c0>
   3693c:	add	r7, r7, #1
   36940:	b	36624 <fputs@plt+0x254dc>
   36944:	ldr	r3, [r5, #28]
   36948:	cmp	r3, #0
   3694c:	mov	r3, #1
   36950:	beq	36970 <fputs@plt+0x25828>
   36954:	ldr	r2, [sl, #436]	; 0x1b4
   36958:	cmp	r7, #31
   3695c:	lslle	r3, r3, r7
   36960:	mvngt	r3, #0
   36964:	orr	r3, r2, r3
   36968:	str	r3, [sl, #436]	; 0x1b4
   3696c:	b	3685c <fputs@plt+0x25714>
   36970:	ldr	r2, [sl, #432]	; 0x1b0
   36974:	cmp	r7, #31
   36978:	lslle	r3, r3, r7
   3697c:	mvngt	r3, #0
   36980:	orr	r3, r2, r3
   36984:	str	r3, [sl, #432]	; 0x1b0
   36988:	b	3685c <fputs@plt+0x25714>
   3698c:	mov	fp, #0
   36990:	b	36870 <fputs@plt+0x25728>
   36994:	mov	r4, #0
   36998:	b	368cc <fputs@plt+0x25784>
   3699c:	ldr	r9, [r8, #4]
   369a0:	mov	r3, #20
   369a4:	mla	r3, r3, r7, r9
   369a8:	ldr	r4, [r3, #4]
   369ac:	str	r3, [sp, #40]	; 0x28
   369b0:	cmp	r4, #0
   369b4:	beq	36abc <fputs@plt+0x25974>
   369b8:	mov	r0, r4
   369bc:	ldr	r1, [sp, #16]
   369c0:	str	r2, [sp, #32]
   369c4:	bl	12f2c <fputs@plt+0x1de4>
   369c8:	cmp	r0, #0
   369cc:	ldr	r2, [sp, #32]
   369d0:	ldr	r3, [sp, #40]	; 0x28
   369d4:	bne	36abc <fputs@plt+0x25974>
   369d8:	ldr	r2, [sp, #20]
   369dc:	ldr	r3, [r3]
   369e0:	ldrh	r2, [r2, #28]
   369e4:	tst	r2, #1
   369e8:	bne	36a14 <fputs@plt+0x258cc>
   369ec:	ldr	r3, [r3, #4]
   369f0:	tst	r3, #2
   369f4:	beq	36a14 <fputs@plt+0x258cc>
   369f8:	mov	r2, r4
   369fc:	ldr	r1, [pc, #688]	; 36cb4 <fputs@plt+0x25b6c>
   36a00:	mov	r0, sl
   36a04:	bl	2fdcc <fputs@plt+0x1ec84>
   36a08:	mov	r0, #2
   36a0c:	add	sp, sp, #76	; 0x4c
   36a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a14:	ldr	r3, [sp, #44]	; 0x2c
   36a18:	mov	r2, r7
   36a1c:	mov	r1, r9
   36a20:	mov	r0, sl
   36a24:	str	r3, [sp, #4]
   36a28:	ldr	r3, [pc, #648]	; 36cb8 <fputs@plt+0x25b70>
   36a2c:	str	r3, [sp]
   36a30:	mov	r3, r5
   36a34:	bl	21378 <fputs@plt+0x10230>
   36a38:	ldr	r2, [r5, #4]
   36a3c:	ands	r4, r2, #4194304	; 0x400000
   36a40:	bne	36a90 <fputs@plt+0x25948>
   36a44:	ldr	r0, [sl]
   36a48:	ldr	r3, [r0, #296]	; 0x128
   36a4c:	cmp	r3, #0
   36a50:	beq	36a90 <fputs@plt+0x25948>
   36a54:	ldr	r1, [sp, #28]
   36a58:	bl	1a260 <fputs@plt+0x9118>
   36a5c:	subs	r3, r0, #0
   36a60:	blt	36a90 <fputs@plt+0x25948>
   36a64:	ldrb	r2, [r5]
   36a68:	cmp	r2, #62	; 0x3e
   36a6c:	beq	36c1c <fputs@plt+0x25ad4>
   36a70:	ldr	r2, [sp, #20]
   36a74:	ldr	r1, [r2, #4]
   36a78:	mov	r2, r4
   36a7c:	mov	r4, #72	; 0x48
   36a80:	mov	ip, r1
   36a84:	ldr	r0, [ip], #52	; 0x34
   36a88:	cmp	r2, r0
   36a8c:	blt	36c40 <fputs@plt+0x25af8>
   36a90:	ldr	r3, [sp, #112]	; 0x70
   36a94:	ldr	r2, [sp, #112]	; 0x70
   36a98:	ldr	r3, [r3, #20]
   36a9c:	add	r3, r3, #1
   36aa0:	str	r3, [r2, #20]
   36aa4:	ldr	r3, [sp, #20]
   36aa8:	cmp	r3, r2
   36aac:	beq	36c90 <fputs@plt+0x25b48>
   36ab0:	ldr	r3, [r2, #16]
   36ab4:	str	r3, [sp, #112]	; 0x70
   36ab8:	b	36a90 <fputs@plt+0x25948>
   36abc:	add	r7, r7, #1
   36ac0:	cmp	r2, r7
   36ac4:	bgt	3699c <fputs@plt+0x25854>
   36ac8:	ldr	r3, [sp, #20]
   36acc:	mov	r4, #0
   36ad0:	ldr	r3, [r3, #16]
   36ad4:	str	r3, [sp, #20]
   36ad8:	ldr	r3, [sp, #44]	; 0x2c
   36adc:	add	r3, r3, #1
   36ae0:	str	r3, [sp, #44]	; 0x2c
   36ae4:	b	368f4 <fputs@plt+0x257ac>
   36ae8:	ldr	r3, [sp, #24]
   36aec:	b	364f4 <fputs@plt+0x253ac>
   36af0:	cmp	r4, #1
   36af4:	beq	36b50 <fputs@plt+0x25a08>
   36af8:	ldr	r3, [pc, #432]	; 36cb0 <fputs@plt+0x25b68>
   36afc:	cmp	r4, #0
   36b00:	ldr	r2, [pc, #436]	; 36cbc <fputs@plt+0x25b74>
   36b04:	moveq	r2, r3
   36b08:	ldr	r3, [sp, #24]
   36b0c:	cmp	r3, #0
   36b10:	beq	36be4 <fputs@plt+0x25a9c>
   36b14:	ldr	r3, [sp, #16]
   36b18:	mov	r0, sl
   36b1c:	ldr	r1, [pc, #412]	; 36cc0 <fputs@plt+0x25b78>
   36b20:	str	r3, [sp, #4]
   36b24:	ldr	r3, [sp, #12]
   36b28:	str	r3, [sp]
   36b2c:	ldr	r3, [sp, #24]
   36b30:	bl	2fdcc <fputs@plt+0x1ec84>
   36b34:	mov	r3, #1
   36b38:	ldr	r2, [sp, #112]	; 0x70
   36b3c:	strb	r3, [sl, #17]
   36b40:	ldr	r3, [sp, #112]	; 0x70
   36b44:	ldr	r3, [r3, #24]
   36b48:	add	r3, r3, #1
   36b4c:	str	r3, [r2, #24]
   36b50:	ldrsh	r3, [r5, #32]
   36b54:	cmp	r6, #0
   36b58:	mvn	r2, r3
   36b5c:	lsr	r2, r2, #31
   36b60:	moveq	r2, #0
   36b64:	cmp	r2, #0
   36b68:	beq	36ba0 <fputs@plt+0x25a58>
   36b6c:	cmp	r3, #63	; 0x3f
   36b70:	mov	ip, #1
   36b74:	movge	r3, #63	; 0x3f
   36b78:	sub	r2, r3, #32
   36b7c:	rsb	r1, r3, #32
   36b80:	lsl	r0, ip, r2
   36b84:	ldr	r2, [r6, #60]	; 0x3c
   36b88:	orr	r0, r0, ip, lsr r1
   36b8c:	ldr	r1, [r6, #56]	; 0x38
   36b90:	orr	r2, r2, r0
   36b94:	orr	r3, r1, ip, lsl r3
   36b98:	str	r3, [r6, #56]	; 0x38
   36b9c:	str	r2, [r6, #60]	; 0x3c
   36ba0:	mov	r6, #0
   36ba4:	ldr	r1, [r5, #12]
   36ba8:	ldr	r0, [sp, #36]	; 0x24
   36bac:	bl	200a0 <fputs@plt+0xef58>
   36bb0:	str	r6, [r5, #12]
   36bb4:	ldr	r1, [r5, #16]
   36bb8:	ldr	r0, [sp, #36]	; 0x24
   36bbc:	bl	200a0 <fputs@plt+0xef58>
   36bc0:	ldr	r3, [sp, #48]	; 0x30
   36bc4:	str	r6, [r5, #16]
   36bc8:	cmp	r3, r6
   36bcc:	movne	r3, #62	; 0x3e
   36bd0:	moveq	r3, #152	; 0x98
   36bd4:	cmp	r4, #1
   36bd8:	strb	r3, [r5]
   36bdc:	bne	36a08 <fputs@plt+0x258c0>
   36be0:	b	36a38 <fputs@plt+0x258f0>
   36be4:	ldr	r3, [sp, #12]
   36be8:	cmp	r3, #0
   36bec:	ldr	r3, [sp, #16]
   36bf0:	beq	36c0c <fputs@plt+0x25ac4>
   36bf4:	ldr	r1, [pc, #200]	; 36cc4 <fputs@plt+0x25b7c>
   36bf8:	mov	r0, sl
   36bfc:	str	r3, [sp]
   36c00:	ldr	r3, [sp, #12]
   36c04:	bl	2fdcc <fputs@plt+0x1ec84>
   36c08:	b	36b34 <fputs@plt+0x259ec>
   36c0c:	ldr	r1, [pc, #180]	; 36cc8 <fputs@plt+0x25b80>
   36c10:	mov	r0, sl
   36c14:	bl	2fdcc <fputs@plt+0x1ec84>
   36c18:	b	36b34 <fputs@plt+0x259ec>
   36c1c:	ldr	r1, [sl, #420]	; 0x1a4
   36c20:	cmp	r1, #0
   36c24:	beq	36a90 <fputs@plt+0x25948>
   36c28:	ldrsh	r2, [r5, #32]
   36c2c:	cmp	r2, #0
   36c30:	blt	36c64 <fputs@plt+0x25b1c>
   36c34:	ldr	r0, [r1, #4]
   36c38:	ldr	r2, [r0, r2, lsl #4]
   36c3c:	b	36c74 <fputs@plt+0x25b2c>
   36c40:	mul	lr, r4, r2
   36c44:	ldr	r7, [r5, #28]
   36c48:	ldr	r6, [ip, lr]
   36c4c:	cmp	r7, r6
   36c50:	addeq	r1, r1, lr
   36c54:	ldreq	r1, [r1, #24]
   36c58:	beq	36c20 <fputs@plt+0x25ad8>
   36c5c:	add	r2, r2, #1
   36c60:	b	36a88 <fputs@plt+0x25940>
   36c64:	ldrsh	r2, [r1, #32]
   36c68:	cmp	r2, #0
   36c6c:	ldrlt	r2, [pc, #88]	; 36ccc <fputs@plt+0x25b84>
   36c70:	bge	36c34 <fputs@plt+0x25aec>
   36c74:	mov	r0, sl
   36c78:	ldr	r1, [r1]
   36c7c:	bl	363a8 <fputs@plt+0x25260>
   36c80:	cmp	r0, #2
   36c84:	moveq	r3, #101	; 0x65
   36c88:	strbeq	r3, [r5]
   36c8c:	b	36a90 <fputs@plt+0x25948>
   36c90:	mov	r0, #1
   36c94:	b	36a0c <fputs@plt+0x258c4>
   36c98:	ldr	r3, [sp, #24]
   36c9c:	cmp	r3, #0
   36ca0:	bne	36720 <fputs@plt+0x255d8>
   36ca4:	b	3673c <fputs@plt+0x255f4>
   36ca8:	andeq	r6, r7, lr, lsl #29
   36cac:	muleq	r7, r2, lr
   36cb0:	andeq	r6, r7, r9, ror #28
   36cb4:	muleq	r7, r6, lr
   36cb8:	ldrdeq	pc, [r6], -ip
   36cbc:	andeq	r6, r7, r8, ror lr
   36cc0:			; <UNDEFINED> instruction: 0x00076eb5
   36cc4:	andeq	r6, r7, r2, asr #29
   36cc8:	andeq	r6, r7, ip, asr #29
   36ccc:	ldrdeq	r6, [r7], -r2
   36cd0:	ldr	r2, [r1, #4]
   36cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36cd8:	sub	sp, sp, #68	; 0x44
   36cdc:	ands	r6, r2, #4
   36ce0:	beq	36cec <fputs@plt+0x25ba4>
   36ce4:	mov	r6, #1
   36ce8:	b	36e14 <fputs@plt+0x25ccc>
   36cec:	ldr	r5, [r0, #24]
   36cf0:	orr	r3, r2, #4
   36cf4:	mov	r4, r1
   36cf8:	str	r0, [sp, #12]
   36cfc:	ldr	r7, [r5]
   36d00:	str	r3, [r1, #4]
   36d04:	ldrb	r3, [r1]
   36d08:	cmp	r3, #119	; 0x77
   36d0c:	beq	36d2c <fputs@plt+0x25be4>
   36d10:	bhi	36d90 <fputs@plt+0x25c48>
   36d14:	cmp	r3, #27
   36d18:	beq	36df4 <fputs@plt+0x25cac>
   36d1c:	cmp	r3, #75	; 0x4b
   36d20:	beq	36d2c <fputs@plt+0x25be4>
   36d24:	cmp	r3, #20
   36d28:	bne	36d6c <fputs@plt+0x25c24>
   36d2c:	tst	r2, #2048	; 0x800
   36d30:	beq	36d6c <fputs@plt+0x25c24>
   36d34:	mov	r3, #52	; 0x34
   36d38:	ldr	r2, [pc, #1064]	; 37168 <fputs@plt+0x26020>
   36d3c:	mov	r0, r7
   36d40:	ldrh	r1, [r5, #28]
   36d44:	ldr	r6, [r5, #20]
   36d48:	bl	3015c <fputs@plt+0x1f014>
   36d4c:	ldr	r0, [sp, #12]
   36d50:	ldr	r1, [r4, #20]
   36d54:	bl	195fc <fputs@plt+0x84b4>
   36d58:	ldr	r3, [r5, #20]
   36d5c:	cmp	r3, r6
   36d60:	ldrne	r3, [r4, #4]
   36d64:	orrne	r3, r3, #32
   36d68:	strne	r3, [r4, #4]
   36d6c:	ldr	r6, [r7, #68]	; 0x44
   36d70:	cmp	r6, #0
   36d74:	movne	r6, #2
   36d78:	bne	36e14 <fputs@plt+0x25ccc>
   36d7c:	ldr	r3, [r7]
   36d80:	ldrb	r3, [r3, #69]	; 0x45
   36d84:	cmp	r3, #0
   36d88:	movne	r6, #2
   36d8c:	b	36e14 <fputs@plt+0x25ccc>
   36d90:	cmp	r3, #135	; 0x87
   36d94:	beq	3713c <fputs@plt+0x25ff4>
   36d98:	cmp	r3, #151	; 0x97
   36d9c:	beq	36e20 <fputs@plt+0x25cd8>
   36da0:	cmp	r3, #122	; 0x7a
   36da4:	bne	36d6c <fputs@plt+0x25c24>
   36da8:	ldrh	r1, [r5, #28]
   36dac:	mov	r3, #32
   36db0:	mov	r0, r7
   36db4:	ldr	r2, [pc, #944]	; 3716c <fputs@plt+0x26024>
   36db8:	bl	3015c <fputs@plt+0x1f014>
   36dbc:	ldr	r3, [r4, #16]
   36dc0:	ldrb	r2, [r3]
   36dc4:	cmp	r2, #27
   36dc8:	ldr	r2, [r4, #12]
   36dcc:	moveq	r1, r6
   36dd0:	ldreq	r3, [r3, #8]
   36dd4:	ldrne	r1, [r2, #8]
   36dd8:	ldrdne	r2, [r3, #12]
   36ddc:	ldreq	r2, [r2, #8]
   36de0:	ldrne	r3, [r3, #8]
   36de4:	ldrne	r2, [r2, #8]
   36de8:	str	r5, [sp]
   36dec:	str	r4, [sp, #4]
   36df0:	b	36e08 <fputs@plt+0x25cc0>
   36df4:	str	r5, [sp]
   36df8:	mov	r2, r6
   36dfc:	mov	r1, r6
   36e00:	str	r4, [sp, #4]
   36e04:	ldr	r3, [r4, #8]
   36e08:	mov	r0, r7
   36e0c:	bl	36474 <fputs@plt+0x2532c>
   36e10:	mov	r6, r0
   36e14:	mov	r0, r6
   36e18:	add	sp, sp, #68	; 0x44
   36e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36e20:	ldr	r3, [r7]
   36e24:	mov	r0, r7
   36e28:	ldr	sl, [r1, #20]
   36e2c:	ldr	r2, [pc, #828]	; 37170 <fputs@plt+0x26028>
   36e30:	ldrh	r1, [r5, #28]
   36e34:	cmp	sl, #0
   36e38:	ldrb	fp, [r3, #66]	; 0x42
   36e3c:	mov	r3, #16
   36e40:	moveq	r6, sl
   36e44:	ldrne	r6, [sl]
   36e48:	bl	3015c <fputs@plt+0x1f014>
   36e4c:	ldr	r9, [r4, #8]
   36e50:	mov	r0, r9
   36e54:	bl	16878 <fputs@plt+0x5730>
   36e58:	mov	r3, #0
   36e5c:	mov	r2, r6
   36e60:	mov	r1, r9
   36e64:	str	r3, [sp]
   36e68:	mov	r3, fp
   36e6c:	str	r0, [sp, #8]
   36e70:	ldr	r0, [r7]
   36e74:	bl	1e094 <fputs@plt+0xcf4c>
   36e78:	subs	r8, r0, #0
   36e7c:	bne	36ed8 <fputs@plt+0x25d90>
   36e80:	mov	r3, fp
   36e84:	mvn	r2, #1
   36e88:	str	r8, [sp]
   36e8c:	mov	r1, r9
   36e90:	ldr	r0, [r7]
   36e94:	bl	1e094 <fputs@plt+0xcf4c>
   36e98:	subs	r8, r0, #0
   36e9c:	bne	37110 <fputs@plt+0x25fc8>
   36ea0:	ldr	r3, [r7]
   36ea4:	ldrb	r3, [r3, #149]	; 0x95
   36ea8:	cmp	r3, #0
   36eac:	bne	36ed0 <fputs@plt+0x25d88>
   36eb0:	ldr	r1, [pc, #700]	; 37174 <fputs@plt+0x2602c>
   36eb4:	mov	r3, r9
   36eb8:	ldr	r2, [sp, #8]
   36ebc:	mov	r0, r7
   36ec0:	bl	2fdcc <fputs@plt+0x1ec84>
   36ec4:	ldr	r3, [r5, #24]
   36ec8:	add	r3, r3, #1
   36ecc:	str	r3, [r5, #24]
   36ed0:	mov	r6, #0
   36ed4:	b	3706c <fputs@plt+0x25f24>
   36ed8:	ldrh	r3, [r8, #2]
   36edc:	ldr	fp, [r8, #16]
   36ee0:	tst	r3, #1024	; 0x400
   36ee4:	beq	36f90 <fputs@plt+0x25e48>
   36ee8:	ldr	r3, [r4, #4]
   36eec:	cmp	r6, #2
   36ef0:	orr	r3, r3, #266240	; 0x41000
   36ef4:	str	r3, [r4, #4]
   36ef8:	bne	36fe0 <fputs@plt+0x25e98>
   36efc:	ldr	r3, [sl, #4]
   36f00:	mov	r0, #0
   36f04:	ldr	r1, [pc, #620]	; 37178 <fputs@plt+0x26030>
   36f08:	ldr	r3, [r3, #20]
   36f0c:	strd	r0, [sp, #32]
   36f10:	ldrb	r2, [r3]
   36f14:	cmp	r2, #133	; 0x85
   36f18:	beq	36f40 <fputs@plt+0x25df8>
   36f1c:	mvn	r3, #0
   36f20:	str	r3, [r4, #28]
   36f24:	ldr	r1, [pc, #592]	; 3717c <fputs@plt+0x26034>
   36f28:	mov	r0, r7
   36f2c:	bl	2fdcc <fputs@plt+0x1ec84>
   36f30:	ldr	r3, [r5, #24]
   36f34:	add	r3, r3, #1
   36f38:	str	r3, [r5, #24]
   36f3c:	b	36f90 <fputs@plt+0x25e48>
   36f40:	ldr	r6, [r3, #8]
   36f44:	mov	r0, r6
   36f48:	bl	16878 <fputs@plt+0x5730>
   36f4c:	mov	r2, r0
   36f50:	mov	r3, #1
   36f54:	add	r1, sp, #32
   36f58:	mov	r0, r6
   36f5c:	bl	12f6c <fputs@plt+0x1e24>
   36f60:	vldr	d6, [pc, #496]	; 37158 <fputs@plt+0x26010>
   36f64:	vldr	d7, [sp, #32]
   36f68:	vcmpe.f64	d7, d6
   36f6c:	vmrs	APSR_nzcv, fpscr
   36f70:	bgt	36f1c <fputs@plt+0x25dd4>
   36f74:	vldr	d6, [pc, #484]	; 37160 <fputs@plt+0x26018>
   36f78:	vmul.f64	d7, d7, d6
   36f7c:	vcvt.s32.f64	s15, d7
   36f80:	vmov	r3, s15
   36f84:	vstr	s15, [r4, #28]
   36f88:	cmp	r3, #0
   36f8c:	blt	36f24 <fputs@plt+0x25ddc>
   36f90:	mov	r2, #0
   36f94:	mov	r1, #31
   36f98:	mov	r0, r7
   36f9c:	str	r2, [sp]
   36fa0:	ldr	r3, [r8, #20]
   36fa4:	bl	2fe88 <fputs@plt+0x1ed40>
   36fa8:	subs	r6, r0, #0
   36fac:	beq	36ffc <fputs@plt+0x25eb4>
   36fb0:	cmp	r6, #1
   36fb4:	bne	36fd4 <fputs@plt+0x25e8c>
   36fb8:	ldr	r1, [pc, #448]	; 37180 <fputs@plt+0x26038>
   36fbc:	mov	r0, r7
   36fc0:	ldr	r2, [r8, #20]
   36fc4:	bl	2fdcc <fputs@plt+0x1ec84>
   36fc8:	ldr	r3, [r5, #24]
   36fcc:	add	r3, r3, #1
   36fd0:	str	r3, [r5, #24]
   36fd4:	mov	r3, #101	; 0x65
   36fd8:	strb	r3, [r4]
   36fdc:	b	36ce4 <fputs@plt+0x25b9c>
   36fe0:	ldr	r3, [r8, #20]
   36fe4:	ldrb	r3, [r3]
   36fe8:	cmp	r3, #117	; 0x75
   36fec:	moveq	r3, #8388608	; 0x800000
   36ff0:	movne	r3, #125829120	; 0x7800000
   36ff4:	str	r3, [r4, #28]
   36ff8:	b	36f90 <fputs@plt+0x25e48>
   36ffc:	ldrh	r2, [r8, #2]
   37000:	tst	r2, #10240	; 0x2800
   37004:	ldrne	r3, [r4, #4]
   37008:	orrne	r3, r3, #524288	; 0x80000
   3700c:	strne	r3, [r4, #4]
   37010:	tst	r2, #2048	; 0x800
   37014:	bne	3702c <fputs@plt+0x25ee4>
   37018:	mov	r3, #32
   3701c:	ldr	r2, [pc, #352]	; 37184 <fputs@plt+0x2603c>
   37020:	mov	r0, r7
   37024:	ldrh	r1, [r5, #28]
   37028:	bl	3015c <fputs@plt+0x1f014>
   3702c:	cmp	fp, #0
   37030:	beq	3706c <fputs@plt+0x25f24>
   37034:	ldrh	r3, [r5, #28]
   37038:	tst	r3, #1
   3703c:	bicne	r3, r3, #1
   37040:	movne	r6, #1
   37044:	strhne	r3, [r5, #28]
   37048:	bne	3706c <fputs@plt+0x25f24>
   3704c:	mov	r3, r9
   37050:	ldr	r1, [pc, #304]	; 37188 <fputs@plt+0x26040>
   37054:	mov	r0, r7
   37058:	ldr	r2, [sp, #8]
   3705c:	bl	2fdcc <fputs@plt+0x1ec84>
   37060:	ldr	r3, [r5, #24]
   37064:	add	r3, r3, #1
   37068:	str	r3, [r5, #24]
   3706c:	mov	r1, sl
   37070:	ldr	r0, [sp, #12]
   37074:	bl	19830 <fputs@plt+0x86e8>
   37078:	cmp	r6, #0
   3707c:	beq	36ce4 <fputs@plt+0x25b9c>
   37080:	ldr	sl, [pc, #260]	; 3718c <fputs@plt+0x26044>
   37084:	mvn	r3, #102	; 0x66
   37088:	mov	r9, #0
   3708c:	mov	r7, r5
   37090:	strb	r3, [r4]
   37094:	strb	r9, [r4, #38]	; 0x26
   37098:	ldr	fp, [r7, #4]
   3709c:	mov	r2, #24
   370a0:	mov	r1, #0
   370a4:	add	r0, sp, #32
   370a8:	bl	10f20 <memset@plt>
   370ac:	add	r3, sp, #20
   370b0:	add	r0, sp, #32
   370b4:	ldr	r1, [r4, #20]
   370b8:	str	fp, [sp, #20]
   370bc:	str	r9, [sp, #24]
   370c0:	str	r9, [sp, #28]
   370c4:	str	sl, [sp, #36]	; 0x24
   370c8:	str	r3, [sp, #56]	; 0x38
   370cc:	bl	19830 <fputs@plt+0x86e8>
   370d0:	ldr	r3, [sp, #24]
   370d4:	cmp	r3, #0
   370d8:	bgt	37120 <fputs@plt+0x25fd8>
   370dc:	ldr	r3, [sp, #28]
   370e0:	cmp	r3, #0
   370e4:	beq	37120 <fputs@plt+0x25fd8>
   370e8:	ldrb	r3, [r4, #38]	; 0x26
   370ec:	add	r3, r3, #1
   370f0:	strb	r3, [r4, #38]	; 0x26
   370f4:	ldr	r7, [r7, #16]
   370f8:	cmp	r7, #0
   370fc:	bne	37098 <fputs@plt+0x25f50>
   37100:	ldrh	r3, [r5, #28]
   37104:	orr	r3, r3, #1
   37108:	strh	r3, [r5, #28]
   3710c:	b	36e14 <fputs@plt+0x25ccc>
   37110:	mov	r3, r9
   37114:	ldr	r1, [pc, #116]	; 37190 <fputs@plt+0x26048>
   37118:	ldr	r2, [sp, #8]
   3711c:	b	36ebc <fputs@plt+0x25d74>
   37120:	ldrh	r3, [r8, #2]
   37124:	ldrh	r2, [r7, #28]
   37128:	and	r3, r3, #4096	; 0x1000
   3712c:	orr	r3, r3, r2
   37130:	orr	r3, r3, #2
   37134:	strh	r3, [r7, #28]
   37138:	b	37100 <fputs@plt+0x25fb8>
   3713c:	mov	r3, #52	; 0x34
   37140:	ldr	r2, [pc, #76]	; 37194 <fputs@plt+0x2604c>
   37144:	mov	r0, r7
   37148:	ldrh	r1, [r5, #28]
   3714c:	bl	3015c <fputs@plt+0x1f014>
   37150:	b	36d6c <fputs@plt+0x25c24>
   37154:	nop	{0}
   37158:	andeq	r0, r0, r0
   3715c:	svccc	0x00f00000	; IMB
   37160:	andeq	r0, r0, r0
   37164:	movmi	r0, r0
   37168:	ldrdeq	r6, [r7], -r2
   3716c:	ldrdeq	r6, [r7], -r3
   37170:	andeq	r6, r7, r0, ror #30
   37174:	andeq	r6, r7, lr, lsl #31
   37178:	svclt	0x00f00000	; IMB
   3717c:	andeq	r6, r7, r4, ror #29
   37180:	andeq	r6, r7, fp, lsr #30
   37184:	andeq	r6, r7, lr, asr #30
   37188:	andeq	r6, r7, sl, ror #30
   3718c:	muleq	r1, r8, r0
   37190:	andeq	r6, r7, r5, lsr #31
   37194:	ldrdeq	r6, [r7], -sp
   37198:	push	{r1, r2, r3}
   3719c:	push	{r0, r1, r2, r4, lr}
   371a0:	mov	r4, r0
   371a4:	ldr	r0, [r0]
   371a8:	ldr	r1, [r4, #44]	; 0x2c
   371ac:	bl	1c334 <fputs@plt+0xb1ec>
   371b0:	ldr	r1, [sp, #20]
   371b4:	add	r2, sp, #24
   371b8:	ldr	r0, [r4]
   371bc:	str	r2, [sp, #4]
   371c0:	bl	2f930 <fputs@plt+0x1e7e8>
   371c4:	str	r0, [r4, #44]	; 0x2c
   371c8:	add	sp, sp, #12
   371cc:	pop	{r4, lr}
   371d0:	add	sp, sp, #12
   371d4:	bx	lr
   371d8:	cmp	r1, #0
   371dc:	push	{r4, r5, r6, lr}
   371e0:	beq	37234 <fputs@plt+0x260ec>
   371e4:	ldr	r3, [r0]
   371e8:	add	r3, r3, #448	; 0x1c0
   371ec:	ldr	r2, [r3, #-8]
   371f0:	ldr	ip, [r3, #-4]
   371f4:	ldr	r1, [r3]
   371f8:	ldr	r3, [r3, #4]
   371fc:	adds	r4, r2, r1
   37200:	adc	r5, ip, r3
   37204:	cmp	r4, #1
   37208:	sbcs	r3, r5, #0
   3720c:	movlt	r1, #0
   37210:	blt	37244 <fputs@plt+0x260fc>
   37214:	movw	r3, #787	; 0x313
   37218:	ldr	r1, [pc, #44]	; 3724c <fputs@plt+0x26104>
   3721c:	str	r3, [r0, #80]	; 0x50
   37220:	mov	r3, #2
   37224:	strb	r3, [r0, #86]	; 0x56
   37228:	bl	37198 <fputs@plt+0x26050>
   3722c:	mov	r1, #1
   37230:	b	37244 <fputs@plt+0x260fc>
   37234:	ldrd	r2, [r0, #144]	; 0x90
   37238:	cmp	r2, #1
   3723c:	sbcs	r3, r3, #0
   37240:	bge	37214 <fputs@plt+0x260cc>
   37244:	mov	r0, r1
   37248:	pop	{r4, r5, r6, pc}
   3724c:	andeq	r6, r7, r8, ror #31
   37250:	push	{r1, r2, r3}
   37254:	push	{r0, r1, lr}
   37258:	add	r2, sp, #16
   3725c:	ldr	r1, [sp, #12]
   37260:	str	r2, [sp, #4]
   37264:	bl	2f930 <fputs@plt+0x1e7e8>
   37268:	add	sp, sp, #8
   3726c:	pop	{lr}		; (ldr lr, [sp], #4)
   37270:	add	sp, sp, #12
   37274:	bx	lr
   37278:	push	{r4, r5, r6, r7, r8, lr}
   3727c:	mov	r5, r0
   37280:	ldr	r4, [r0]
   37284:	ldrb	r3, [r4, #69]	; 0x45
   37288:	cmp	r3, #0
   3728c:	beq	3729c <fputs@plt+0x26154>
   37290:	mov	r0, #7
   37294:	str	r0, [r5, #12]
   37298:	pop	{r4, r5, r6, r7, r8, pc}
   3729c:	ldr	r3, [r4, #24]
   372a0:	tst	r3, #65536	; 0x10000
   372a4:	beq	372b4 <fputs@plt+0x2616c>
   372a8:	ldr	r0, [pc, #108]	; 3731c <fputs@plt+0x261d4>
   372ac:	bl	2e084 <fputs@plt+0x1cf3c>
   372b0:	b	37294 <fputs@plt+0x2614c>
   372b4:	cmp	r1, #0
   372b8:	mov	r7, r2
   372bc:	ldr	r2, [pc, #92]	; 37320 <fputs@plt+0x261d8>
   372c0:	mov	r0, r4
   372c4:	movne	r2, r1
   372c8:	ldr	r1, [pc, #84]	; 37324 <fputs@plt+0x261dc>
   372cc:	bl	37250 <fputs@plt+0x26108>
   372d0:	cmp	r7, #0
   372d4:	mov	r6, r0
   372d8:	beq	372f4 <fputs@plt+0x261ac>
   372dc:	mov	r2, r0
   372e0:	mov	r3, r7
   372e4:	ldr	r1, [pc, #60]	; 37328 <fputs@plt+0x261e0>
   372e8:	mov	r0, r4
   372ec:	bl	37250 <fputs@plt+0x26108>
   372f0:	mov	r6, r0
   372f4:	ldr	r3, [r5, #4]
   372f8:	mov	r0, r4
   372fc:	ldr	r1, [r3]
   37300:	bl	1c334 <fputs@plt+0xb1ec>
   37304:	ldr	r3, [r5, #4]
   37308:	str	r6, [r3]
   3730c:	ldrb	r3, [r4, #69]	; 0x45
   37310:	cmp	r3, #0
   37314:	bne	37290 <fputs@plt+0x26148>
   37318:	b	372a8 <fputs@plt+0x26160>
   3731c:	andeq	sl, r1, r2, ror #24
   37320:	andeq	r7, r7, r0, asr #3
   37324:	andeq	r7, r7, r6
   37328:	andeq	r7, r7, r5, lsr #32
   3732c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37330:	mov	r9, r3
   37334:	sub	sp, sp, #52	; 0x34
   37338:	mov	r4, r0
   3733c:	mov	fp, r1
   37340:	mov	r8, r2
   37344:	ldr	sl, [r1, #48]	; 0x30
   37348:	ldr	r3, [r1, #52]	; 0x34
   3734c:	ldr	r7, [sp, #88]	; 0x58
   37350:	ldr	r5, [r0, #336]	; 0x150
   37354:	str	r3, [sp, #16]
   37358:	mov	r3, #0
   3735c:	str	r3, [sp, #28]
   37360:	cmp	r5, #0
   37364:	bne	373b0 <fputs@plt+0x26268>
   37368:	ldr	r1, [pc, #724]	; 37644 <fputs@plt+0x264fc>
   3736c:	mov	r0, r4
   37370:	ldr	r2, [fp]
   37374:	bl	37250 <fputs@plt+0x26108>
   37378:	subs	r3, r0, #0
   3737c:	str	r3, [sp, #12]
   37380:	beq	373a8 <fputs@plt+0x26260>
   37384:	mov	r2, #28
   37388:	mov	r3, #0
   3738c:	mov	r0, r4
   37390:	bl	1def8 <fputs@plt+0xcdb0>
   37394:	subs	r6, r0, #0
   37398:	bne	373e8 <fputs@plt+0x262a0>
   3739c:	mov	r0, r4
   373a0:	ldr	r1, [sp, #12]
   373a4:	bl	1c334 <fputs@plt+0xb1ec>
   373a8:	mov	r9, #7
   373ac:	b	373d4 <fputs@plt+0x2628c>
   373b0:	ldr	r3, [r5, #4]
   373b4:	cmp	r3, fp
   373b8:	bne	373e0 <fputs@plt+0x26298>
   373bc:	ldr	r1, [pc, #644]	; 37648 <fputs@plt+0x26500>
   373c0:	mov	r0, r4
   373c4:	mov	r9, #6
   373c8:	ldr	r2, [fp]
   373cc:	bl	37250 <fputs@plt+0x26108>
   373d0:	str	r0, [r7]
   373d4:	mov	r0, r9
   373d8:	add	sp, sp, #52	; 0x34
   373dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   373e0:	ldr	r5, [r5, #8]
   373e4:	b	37360 <fputs@plt+0x26218>
   373e8:	mov	r0, r4
   373ec:	ldr	r1, [fp, #64]	; 0x40
   373f0:	stm	r6, {r4, r8}
   373f4:	bl	1a260 <fputs@plt+0x9118>
   373f8:	ldr	r3, [r4, #16]
   373fc:	ldr	r2, [r3, r0, lsl #4]
   37400:	mov	r0, r4
   37404:	str	r6, [sp, #32]
   37408:	ldr	r3, [fp, #52]	; 0x34
   3740c:	str	r2, [r3, #4]
   37410:	mov	r2, sl
   37414:	ldr	r3, [r4, #336]	; 0x150
   37418:	str	fp, [sp, #36]	; 0x24
   3741c:	str	r3, [sp, #40]	; 0x28
   37420:	add	r3, sp, #32
   37424:	str	r5, [sp, #44]	; 0x2c
   37428:	str	r3, [r4, #336]	; 0x150
   3742c:	add	r3, sp, #28
   37430:	str	r3, [sp, #4]
   37434:	add	r3, r6, #8
   37438:	str	r3, [sp]
   3743c:	ldr	r1, [r8, #8]
   37440:	ldr	r3, [sp, #16]
   37444:	blx	r9
   37448:	ldr	r3, [sp, #40]	; 0x28
   3744c:	cmp	r0, #7
   37450:	mov	r9, r0
   37454:	str	r3, [r4, #336]	; 0x150
   37458:	bne	374a0 <fputs@plt+0x26358>
   3745c:	mov	r0, r4
   37460:	bl	185e4 <fputs@plt+0x749c>
   37464:	ldr	r2, [sp, #28]
   37468:	cmp	r2, #0
   3746c:	bne	37504 <fputs@plt+0x263bc>
   37470:	ldr	r1, [pc, #468]	; 3764c <fputs@plt+0x26504>
   37474:	mov	r0, r4
   37478:	ldr	r2, [sp, #12]
   3747c:	bl	37250 <fputs@plt+0x26108>
   37480:	str	r0, [r7]
   37484:	mov	r1, r6
   37488:	mov	r0, r4
   3748c:	bl	1c334 <fputs@plt+0xb1ec>
   37490:	mov	r0, r4
   37494:	ldr	r1, [sp, #12]
   37498:	bl	1c334 <fputs@plt+0xb1ec>
   3749c:	b	373d4 <fputs@plt+0x2628c>
   374a0:	cmp	r0, #0
   374a4:	bne	37464 <fputs@plt+0x2631c>
   374a8:	ldr	r3, [r6, #8]
   374ac:	cmp	r3, #0
   374b0:	beq	37490 <fputs@plt+0x26348>
   374b4:	str	r5, [r3]
   374b8:	str	r5, [r3, #4]
   374bc:	str	r5, [r3, #8]
   374c0:	ldr	r2, [r8]
   374c4:	mov	r8, #1
   374c8:	ldr	r3, [r6, #8]
   374cc:	str	r2, [r3]
   374d0:	ldr	r3, [sp, #44]	; 0x2c
   374d4:	str	r8, [r6, #12]
   374d8:	cmp	r3, #0
   374dc:	bne	37520 <fputs@plt+0x263d8>
   374e0:	ldr	r1, [pc, #360]	; 37650 <fputs@plt+0x26508>
   374e4:	mov	r0, r4
   374e8:	mov	r9, r8
   374ec:	ldr	r2, [fp]
   374f0:	bl	37250 <fputs@plt+0x26108>
   374f4:	str	r0, [r7]
   374f8:	mov	r0, r6
   374fc:	bl	1c604 <fputs@plt+0xb4bc>
   37500:	b	37490 <fputs@plt+0x26348>
   37504:	ldr	r1, [pc, #312]	; 37644 <fputs@plt+0x264fc>
   37508:	mov	r0, r4
   3750c:	bl	37250 <fputs@plt+0x26108>
   37510:	str	r0, [r7]
   37514:	ldr	r0, [sp, #28]
   37518:	bl	183dc <fputs@plt+0x7294>
   3751c:	b	37484 <fputs@plt+0x2633c>
   37520:	ldr	r3, [fp, #56]	; 0x38
   37524:	mov	r8, r5
   37528:	str	r3, [r6, #24]
   3752c:	str	r6, [fp, #56]	; 0x38
   37530:	ldrsh	r3, [fp, #34]	; 0x22
   37534:	cmp	r3, r5
   37538:	ble	37490 <fputs@plt+0x26348>
   3753c:	ldr	r0, [fp, #4]
   37540:	lsl	r3, r5, #4
   37544:	mov	r6, #0
   37548:	ldr	r1, [pc, #260]	; 37654 <fputs@plt+0x2650c>
   3754c:	str	r3, [sp, #20]
   37550:	add	r0, r0, r3
   37554:	bl	1ade0 <fputs@plt+0x9c98>
   37558:	mov	sl, r0
   3755c:	mov	r7, sl
   37560:	bl	16878 <fputs@plt+0x5730>
   37564:	str	r0, [sp, #16]
   37568:	ldr	r3, [sp, #16]
   3756c:	cmp	r6, r3
   37570:	blt	37584 <fputs@plt+0x2643c>
   37574:	ldrb	r3, [fp, #42]	; 0x2a
   37578:	orr	r3, r8, r3
   3757c:	strb	r3, [fp, #42]	; 0x2a
   37580:	b	37620 <fputs@plt+0x264d8>
   37584:	mov	r2, #6
   37588:	mov	r1, r7
   3758c:	ldr	r0, [pc, #196]	; 37658 <fputs@plt+0x26510>
   37590:	bl	23cf4 <fputs@plt+0x12bac>
   37594:	cmp	r0, #0
   37598:	bne	375bc <fputs@plt+0x26474>
   3759c:	cmp	r6, #0
   375a0:	beq	375b0 <fputs@plt+0x26468>
   375a4:	ldrb	r3, [r7, #-1]
   375a8:	cmp	r3, #32
   375ac:	bne	375bc <fputs@plt+0x26474>
   375b0:	ldrb	r3, [r7, #6]
   375b4:	tst	r3, #223	; 0xdf
   375b8:	beq	37628 <fputs@plt+0x264e0>
   375bc:	add	r6, r6, #1
   375c0:	add	r7, r7, #1
   375c4:	b	37568 <fputs@plt+0x26420>
   375c8:	ldrb	r0, [r3, r2]
   375cc:	strb	r0, [r3], #1
   375d0:	ldr	ip, [sp, #16]
   375d4:	add	r0, sl, r3
   375d8:	cmp	r0, ip
   375dc:	ble	375c8 <fputs@plt+0x26480>
   375e0:	ldrb	r3, [r7]
   375e4:	cmp	r6, #0
   375e8:	mov	r8, #128	; 0x80
   375ec:	movle	r6, #0
   375f0:	movgt	r6, #1
   375f4:	ldr	r2, [sp, #20]
   375f8:	cmp	r3, #0
   375fc:	movne	r6, #0
   37600:	cmp	r6, #0
   37604:	movne	r3, #0
   37608:	strbne	r3, [r1, #-1]
   3760c:	ldr	r3, [fp, #4]
   37610:	add	r3, r3, r2
   37614:	ldrb	r2, [r3, #15]
   37618:	orr	r2, r2, #2
   3761c:	strb	r2, [r3, #15]
   37620:	add	r5, r5, #1
   37624:	b	37530 <fputs@plt+0x263e8>
   37628:	cmp	r3, #0
   3762c:	add	r3, sl, r6
   37630:	movne	r2, #7
   37634:	moveq	r2, #6
   37638:	mov	r1, r3
   3763c:	sub	sl, r2, sl
   37640:	b	375d0 <fputs@plt+0x26488>
   37644:	andeq	r6, r7, ip, asr #10
   37648:	andeq	r7, r7, sp, lsr #32
   3764c:	andeq	r7, r7, r7, asr r0
   37650:	andeq	r7, r7, r5, ror r0
   37654:	ldrdeq	pc, [r6], -ip
   37658:	andeq	r7, r7, r3, lsr #1
   3765c:	ldrb	r3, [r0, #453]	; 0x1c5
   37660:	cmp	r3, #0
   37664:	bxne	lr
   37668:	ldrb	r3, [r0, #16]
   3766c:	cmp	r3, #0
   37670:	bxne	lr
   37674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37678:	sub	sp, sp, #60	; 0x3c
   3767c:	ldr	r8, [r0]
   37680:	ldrb	r4, [r8, #69]	; 0x45
   37684:	cmp	r4, #0
   37688:	bne	376f0 <fputs@plt+0x265a8>
   3768c:	mov	r5, r0
   37690:	mov	r3, #1
   37694:	ldr	r7, [r0, #8]
   37698:	mov	sl, r1
   3769c:	mov	r6, r2
   376a0:	strb	r3, [r5, #16]
   376a4:	ldr	r3, [r8, #24]
   376a8:	mov	r0, r7
   376ac:	ldr	r1, [r2]
   376b0:	ldr	fp, [pc, #424]	; 37860 <fputs@plt+0x26718>
   376b4:	str	r3, [sp, #8]
   376b8:	and	r3, r3, #4
   376bc:	str	r3, [sp, #12]
   376c0:	bl	1e6c8 <fputs@plt+0xd580>
   376c4:	ldr	r3, [r6]
   376c8:	cmp	r3, r4
   376cc:	bgt	376f8 <fputs@plt+0x265b0>
   376d0:	mov	r4, #0
   376d4:	str	r5, [sp, #24]
   376d8:	ldr	r7, [r5, #8]
   376dc:	mov	r5, #20
   376e0:	str	sl, [sp, #28]
   376e4:	ldr	r3, [r6]
   376e8:	cmp	r4, r3
   376ec:	blt	37824 <fputs@plt+0x266dc>
   376f0:	add	sp, sp, #60	; 0x3c
   376f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   376f8:	mov	r3, #20
   376fc:	ldr	r2, [r6, #4]
   37700:	mul	r3, r3, r4
   37704:	ldr	r1, [r2, r3]
   37708:	add	r0, r2, r3
   3770c:	add	r3, r4, #1
   37710:	str	r3, [sp, #16]
   37714:	cmp	r1, #0
   37718:	beq	37740 <fputs@plt+0x265f8>
   3771c:	ldr	r3, [r0, #4]
   37720:	cmp	r3, #0
   37724:	beq	37748 <fputs@plt+0x26600>
   37728:	mvn	r2, #0
   3772c:	str	r2, [sp]
   37730:	mov	r2, #0
   37734:	mov	r1, r4
   37738:	mov	r0, r7
   3773c:	bl	2670c <fputs@plt+0x155c4>
   37740:	ldr	r4, [sp, #16]
   37744:	b	376c4 <fputs@plt+0x2657c>
   37748:	ldrb	r2, [r1]
   3774c:	and	r2, r2, #253	; 0xfd
   37750:	cmp	r2, #152	; 0x98
   37754:	bne	377f8 <fputs@plt+0x266b0>
   37758:	mov	ip, sl
   3775c:	ldrsh	r2, [r1, #32]
   37760:	ldr	lr, [ip], #52	; 0x34
   37764:	str	lr, [sp, #20]
   37768:	ldr	lr, [sp, #20]
   3776c:	cmp	lr, r3
   37770:	bgt	377d8 <fputs@plt+0x26690>
   37774:	mov	r1, #72	; 0x48
   37778:	cmp	r2, #0
   3777c:	mla	r3, r1, r3, sl
   37780:	ldr	r1, [r3, #24]
   37784:	bge	37798 <fputs@plt+0x26650>
   37788:	ldrsh	r2, [r1, #32]
   3778c:	cmp	r2, #0
   37790:	ldrlt	r3, [pc, #204]	; 37864 <fputs@plt+0x2671c>
   37794:	blt	377a0 <fputs@plt+0x26658>
   37798:	ldr	r3, [r1, #4]
   3779c:	ldr	r3, [r3, r2, lsl #4]
   377a0:	ldr	r2, [sp, #8]
   377a4:	ands	r9, r2, #68	; 0x44
   377a8:	ldreq	r1, [r0, #8]
   377ac:	beq	37818 <fputs@plt+0x266d0>
   377b0:	ldr	r2, [sp, #12]
   377b4:	cmp	r2, #0
   377b8:	beq	37728 <fputs@plt+0x265e0>
   377bc:	mov	r0, r8
   377c0:	ldr	r2, [r1]
   377c4:	ldr	r1, [pc, #156]	; 37868 <fputs@plt+0x26720>
   377c8:	bl	37250 <fputs@plt+0x26108>
   377cc:	mov	r3, r0
   377d0:	str	fp, [sp]
   377d4:	b	37730 <fputs@plt+0x265e8>
   377d8:	mov	lr, #72	; 0x48
   377dc:	ldr	r9, [r1, #28]
   377e0:	mul	lr, lr, r3
   377e4:	ldr	lr, [ip, lr]
   377e8:	cmp	lr, r9
   377ec:	beq	37774 <fputs@plt+0x2662c>
   377f0:	add	r3, r3, #1
   377f4:	b	37768 <fputs@plt+0x26620>
   377f8:	ldr	r1, [r0, #8]
   377fc:	cmp	r1, #0
   37800:	bne	37818 <fputs@plt+0x266d0>
   37804:	add	r2, r4, #1
   37808:	ldr	r1, [pc, #92]	; 3786c <fputs@plt+0x26724>
   3780c:	mov	r0, r8
   37810:	bl	37250 <fputs@plt+0x26108>
   37814:	b	377cc <fputs@plt+0x26684>
   37818:	mov	r0, r8
   3781c:	bl	1e740 <fputs@plt+0xd5f8>
   37820:	b	377cc <fputs@plt+0x26684>
   37824:	ldr	r1, [r6, #4]
   37828:	mul	r3, r5, r4
   3782c:	mov	r2, #0
   37830:	add	r0, sp, #24
   37834:	ldr	r1, [r1, r3]
   37838:	bl	1ae14 <fputs@plt+0x9ccc>
   3783c:	mvn	r3, #0
   37840:	mov	r1, r4
   37844:	mov	r2, #1
   37848:	add	r4, r4, #1
   3784c:	str	r3, [sp]
   37850:	mov	r3, r0
   37854:	mov	r0, r7
   37858:	bl	2670c <fputs@plt+0x155c4>
   3785c:	b	376e4 <fputs@plt+0x2659c>
   37860:	andeq	r2, r1, r4, asr sp
   37864:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   37868:	andeq	r9, r7, r1, lsr #16
   3786c:	andeq	r7, r7, sl, lsr #1
   37870:	push	{r4, r5, r6, lr}
   37874:	subs	r4, r1, #0
   37878:	bne	37888 <fputs@plt+0x26740>
   3787c:	ldr	r1, [pc, #48]	; 378b4 <fputs@plt+0x2676c>
   37880:	pop	{r4, r5, r6, lr}
   37884:	b	37250 <fputs@plt+0x26108>
   37888:	mov	r3, r2
   3788c:	ldr	r1, [pc, #36]	; 378b8 <fputs@plt+0x26770>
   37890:	mov	r2, r4
   37894:	mov	r5, r0
   37898:	bl	37250 <fputs@plt+0x26108>
   3789c:	mov	r6, r0
   378a0:	mov	r1, r4
   378a4:	mov	r0, r5
   378a8:	bl	1c334 <fputs@plt+0xb1ec>
   378ac:	mov	r0, r6
   378b0:	pop	{r4, r5, r6, pc}
   378b4:	strdeq	r9, [r7], -r1
   378b8:	strheq	r7, [r7], -r3
   378bc:	push	{r4, r5, r6, r7, r8, lr}
   378c0:	ldr	r7, [r0]
   378c4:	ldr	r3, [r7, #16]
   378c8:	ldr	r8, [r3, #28]
   378cc:	ldr	r3, [r1, #64]	; 0x40
   378d0:	cmp	r3, r8
   378d4:	bne	378e4 <fputs@plt+0x2679c>
   378d8:	mov	r6, #0
   378dc:	mov	r0, r6
   378e0:	pop	{r4, r5, r6, r7, r8, pc}
   378e4:	mov	r4, r0
   378e8:	mov	r5, #0
   378ec:	bl	16214 <fputs@plt+0x50cc>
   378f0:	mov	r6, r0
   378f4:	cmp	r6, #0
   378f8:	bne	37928 <fputs@plt+0x267e0>
   378fc:	cmp	r5, #0
   37900:	beq	378d8 <fputs@plt+0x26790>
   37904:	mov	r2, r5
   37908:	ldr	r1, [pc, #64]	; 37950 <fputs@plt+0x26808>
   3790c:	ldr	r0, [r4]
   37910:	bl	37250 <fputs@plt+0x26108>
   37914:	mov	r6, r0
   37918:	mov	r1, r5
   3791c:	ldr	r0, [r4]
   37920:	bl	1c334 <fputs@plt+0xb1ec>
   37924:	b	378dc <fputs@plt+0x26794>
   37928:	ldr	r3, [r6, #20]
   3792c:	cmp	r3, r8
   37930:	bne	37948 <fputs@plt+0x26800>
   37934:	mov	r1, r5
   37938:	mov	r0, r7
   3793c:	ldr	r2, [r6]
   37940:	bl	37870 <fputs@plt+0x26728>
   37944:	mov	r5, r0
   37948:	ldr	r6, [r6, #32]
   3794c:	b	378f4 <fputs@plt+0x267ac>
   37950:	andeq	r7, r7, r1, asr #1
   37954:	ldr	r3, [r0]
   37958:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3795c:	mov	r9, r0
   37960:	sub	sp, sp, #28
   37964:	mov	r4, r2
   37968:	ldr	r0, [r2]
   3796c:	ldr	r6, [r3, #32]
   37970:	bl	2a2c0 <fputs@plt+0x19178>
   37974:	mov	r5, r0
   37978:	ldr	r0, [r4, #4]
   3797c:	bl	2a2c0 <fputs@plt+0x19178>
   37980:	mov	sl, r0
   37984:	ldr	r0, [r4, #8]
   37988:	clz	r4, sl
   3798c:	bl	2a2c0 <fputs@plt+0x19178>
   37990:	lsr	r4, r4, #5
   37994:	cmp	r5, #0
   37998:	str	r0, [sp, #8]
   3799c:	moveq	r4, #1
   379a0:	cmp	r4, #0
   379a4:	moveq	r8, r5
   379a8:	beq	37a40 <fputs@plt+0x268f8>
   379ac:	add	sp, sp, #28
   379b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   379b4:	mov	r2, r0
   379b8:	asr	r3, r0, #31
   379bc:	mov	r1, r5
   379c0:	mov	r0, r6
   379c4:	bl	1d4b0 <fputs@plt+0xc368>
   379c8:	subs	fp, r0, #0
   379cc:	beq	37a90 <fputs@plt+0x26948>
   379d0:	bl	12e9c <fputs@plt+0x1d54>
   379d4:	mov	r1, fp
   379d8:	mov	r0, sl
   379dc:	bl	12f2c <fputs@plt+0x1de4>
   379e0:	cmp	r0, #0
   379e4:	bne	37a30 <fputs@plt+0x268e8>
   379e8:	ldr	r3, [sp, #8]
   379ec:	cmp	r4, #0
   379f0:	mov	r0, r6
   379f4:	str	r8, [sp]
   379f8:	ldr	r2, [pc, #208]	; 37ad0 <fputs@plt+0x26988>
   379fc:	movne	r2, r4
   37a00:	ldr	r1, [pc, #204]	; 37ad4 <fputs@plt+0x2698c>
   37a04:	str	r3, [sp, #4]
   37a08:	sub	r3, r5, r8
   37a0c:	add	r8, r5, r7
   37a10:	bl	37250 <fputs@plt+0x26108>
   37a14:	mov	r3, r0
   37a18:	mov	r1, r4
   37a1c:	mov	r0, r6
   37a20:	str	r3, [sp, #12]
   37a24:	bl	1c334 <fputs@plt+0xb1ec>
   37a28:	ldr	r3, [sp, #12]
   37a2c:	mov	r4, r3
   37a30:	mov	r1, fp
   37a34:	mov	r0, r6
   37a38:	bl	1c334 <fputs@plt+0xb1ec>
   37a3c:	add	r5, r5, r7
   37a40:	ldrb	r3, [r5]
   37a44:	cmp	r3, #0
   37a48:	beq	37a90 <fputs@plt+0x26948>
   37a4c:	add	r1, sp, #20
   37a50:	mov	r0, r5
   37a54:	bl	1a734 <fputs@plt+0x95ec>
   37a58:	ldr	r3, [sp, #20]
   37a5c:	mov	r7, r0
   37a60:	cmp	r3, #105	; 0x69
   37a64:	bne	37a3c <fputs@plt+0x268f4>
   37a68:	add	r5, r5, r7
   37a6c:	add	r1, sp, #20
   37a70:	mov	r0, r5
   37a74:	bl	1a734 <fputs@plt+0x95ec>
   37a78:	ldr	r3, [sp, #20]
   37a7c:	mov	r7, r0
   37a80:	cmp	r3, #160	; 0xa0
   37a84:	beq	37a68 <fputs@plt+0x26920>
   37a88:	cmp	r3, #161	; 0xa1
   37a8c:	bne	379b4 <fputs@plt+0x2686c>
   37a90:	cmp	r4, #0
   37a94:	mov	r3, r8
   37a98:	ldr	r2, [pc, #48]	; 37ad0 <fputs@plt+0x26988>
   37a9c:	mov	r0, r6
   37aa0:	movne	r2, r4
   37aa4:	ldr	r1, [pc, #44]	; 37ad8 <fputs@plt+0x26990>
   37aa8:	bl	37250 <fputs@plt+0x26108>
   37aac:	mov	r1, r0
   37ab0:	ldr	r3, [pc, #36]	; 37adc <fputs@plt+0x26994>
   37ab4:	mov	r0, r9
   37ab8:	mvn	r2, #0
   37abc:	bl	263cc <fputs@plt+0x15284>
   37ac0:	mov	r1, r4
   37ac4:	mov	r0, r6
   37ac8:	bl	1c334 <fputs@plt+0xb1ec>
   37acc:	b	379ac <fputs@plt+0x26864>
   37ad0:	ldrdeq	pc, [r6], -ip
   37ad4:	ldrdeq	r7, [r7], -r9
   37ad8:	andeq	r8, r7, r4, lsl #5
   37adc:	andeq	r2, r1, r4, asr sp
   37ae0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37ae4:	mov	r8, r0
   37ae8:	sub	sp, sp, #20
   37aec:	mov	r4, r2
   37af0:	ldr	r0, [r2]
   37af4:	bl	2a2c0 <fputs@plt+0x19178>
   37af8:	mov	sl, r0
   37afc:	ldr	r0, [r4, #4]
   37b00:	bl	2a2c0 <fputs@plt+0x19178>
   37b04:	cmp	sl, #0
   37b08:	beq	37bc4 <fputs@plt+0x26a7c>
   37b0c:	ldr	r3, [r8]
   37b10:	mov	fp, r0
   37b14:	mov	r4, sl
   37b18:	mov	r5, #0
   37b1c:	mov	r6, #3
   37b20:	ldr	r9, [r3, #32]
   37b24:	ldrb	r3, [r4]
   37b28:	cmp	r3, #0
   37b2c:	beq	37bc4 <fputs@plt+0x26a7c>
   37b30:	mov	r0, r5
   37b34:	mov	r7, r4
   37b38:	add	r7, r7, r0
   37b3c:	add	r1, sp, #12
   37b40:	mov	r0, r7
   37b44:	bl	1a734 <fputs@plt+0x95ec>
   37b48:	ldr	r1, [sp, #12]
   37b4c:	cmp	r1, #160	; 0xa0
   37b50:	beq	37b38 <fputs@plt+0x269f0>
   37b54:	cmp	r1, #107	; 0x6b
   37b58:	cmpne	r1, #122	; 0x7a
   37b5c:	beq	37bcc <fputs@plt+0x26a84>
   37b60:	add	r6, r6, #1
   37b64:	cmp	r6, #2
   37b68:	bne	37bd0 <fputs@plt+0x26a88>
   37b6c:	cmp	r1, #137	; 0x89
   37b70:	cmpne	r1, #46	; 0x2e
   37b74:	movne	r3, #1
   37b78:	moveq	r3, #0
   37b7c:	cmp	r1, #5
   37b80:	moveq	r1, #0
   37b84:	andne	r1, r3, #1
   37b88:	cmp	r1, #0
   37b8c:	bne	37bd0 <fputs@plt+0x26a88>
   37b90:	add	r5, r4, r5
   37b94:	mov	r3, sl
   37b98:	ldr	r1, [pc, #60]	; 37bdc <fputs@plt+0x26a94>
   37b9c:	sub	r2, r4, sl
   37ba0:	mov	r0, r9
   37ba4:	str	fp, [sp]
   37ba8:	str	r5, [sp, #4]
   37bac:	bl	37250 <fputs@plt+0x26108>
   37bb0:	mov	r1, r0
   37bb4:	ldr	r3, [pc, #36]	; 37be0 <fputs@plt+0x26a98>
   37bb8:	mvn	r2, #0
   37bbc:	mov	r0, r8
   37bc0:	bl	263cc <fputs@plt+0x15284>
   37bc4:	add	sp, sp, #20
   37bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37bcc:	mov	r6, #0
   37bd0:	mov	r5, r0
   37bd4:	mov	r4, r7
   37bd8:	b	37b24 <fputs@plt+0x269dc>
   37bdc:	andeq	r7, r7, r4, ror #1
   37be0:	andeq	r2, r1, r4, asr sp
   37be4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   37be8:	mov	r8, r0
   37bec:	mov	r4, r2
   37bf0:	ldr	r0, [r2]
   37bf4:	bl	2a2c0 <fputs@plt+0x19178>
   37bf8:	mov	r7, r0
   37bfc:	ldr	r0, [r4, #4]
   37c00:	bl	2a2c0 <fputs@plt+0x19178>
   37c04:	cmp	r7, #0
   37c08:	beq	37c90 <fputs@plt+0x26b48>
   37c0c:	ldr	r3, [r8]
   37c10:	mov	sl, r0
   37c14:	mov	r4, r7
   37c18:	mov	r5, #0
   37c1c:	ldr	r9, [r3, #32]
   37c20:	ldrb	r3, [r4]
   37c24:	cmp	r3, #0
   37c28:	beq	37c90 <fputs@plt+0x26b48>
   37c2c:	mov	r0, r5
   37c30:	mov	r6, r4
   37c34:	add	r6, r6, r0
   37c38:	add	r1, sp, #12
   37c3c:	mov	r0, r6
   37c40:	bl	1a734 <fputs@plt+0x95ec>
   37c44:	ldr	r3, [sp, #12]
   37c48:	cmp	r3, #160	; 0xa0
   37c4c:	beq	37c34 <fputs@plt+0x26aec>
   37c50:	cmp	r3, #22
   37c54:	cmpne	r3, #125	; 0x7d
   37c58:	bne	37c98 <fputs@plt+0x26b50>
   37c5c:	add	r5, r4, r5
   37c60:	mov	r3, r7
   37c64:	ldr	r1, [pc, #56]	; 37ca4 <fputs@plt+0x26b5c>
   37c68:	sub	r2, r4, r7
   37c6c:	mov	r0, r9
   37c70:	str	sl, [sp]
   37c74:	str	r5, [sp, #4]
   37c78:	bl	37250 <fputs@plt+0x26108>
   37c7c:	mov	r1, r0
   37c80:	ldr	r3, [pc, #32]	; 37ca8 <fputs@plt+0x26b60>
   37c84:	mvn	r2, #0
   37c88:	mov	r0, r8
   37c8c:	bl	263cc <fputs@plt+0x15284>
   37c90:	add	sp, sp, #16
   37c94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37c98:	mov	r5, r0
   37c9c:	mov	r4, r6
   37ca0:	b	37c20 <fputs@plt+0x26ad8>
   37ca4:	andeq	r7, r7, r4, ror #1
   37ca8:	andeq	r2, r1, r4, asr sp
   37cac:	push	{r0, r1, r2, r4, r5, lr}
   37cb0:	mov	r5, r1
   37cb4:	mov	r4, r0
   37cb8:	mov	r3, r2
   37cbc:	ldrsh	r1, [r2, #32]
   37cc0:	ldr	r0, [r0]
   37cc4:	ldr	r2, [r2]
   37cc8:	cmp	r1, #0
   37ccc:	blt	37d0c <fputs@plt+0x26bc4>
   37cd0:	ldr	r3, [r3, #4]
   37cd4:	ldr	r3, [r3, r1, lsl #4]
   37cd8:	ldr	r1, [pc, #60]	; 37d1c <fputs@plt+0x26bd4>
   37cdc:	bl	37250 <fputs@plt+0x26108>
   37ce0:	movw	r1, #1555	; 0x613
   37ce4:	mov	r3, #2
   37ce8:	mov	r2, r5
   37cec:	str	r3, [sp, #4]
   37cf0:	mvn	r3, #0
   37cf4:	str	r3, [sp]
   37cf8:	mov	r3, r0
   37cfc:	mov	r0, r4
   37d00:	bl	272b8 <fputs@plt+0x16170>
   37d04:	add	sp, sp, #12
   37d08:	pop	{r4, r5, pc}
   37d0c:	ldr	r1, [pc, #12]	; 37d20 <fputs@plt+0x26bd8>
   37d10:	bl	37250 <fputs@plt+0x26108>
   37d14:	movw	r1, #2579	; 0xa13
   37d18:	b	37ce4 <fputs@plt+0x26b9c>
   37d1c:	andeq	r9, r7, r1, lsr #16
   37d20:	andeq	r7, r7, pc, ror #1
   37d24:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   37d28:	sub	r1, r1, #116	; 0x74
   37d2c:	mov	r4, r0
   37d30:	ldr	r6, [sp, #32]
   37d34:	ldr	lr, [pc, #92]	; 37d98 <fputs@plt+0x26c50>
   37d38:	ldr	ip, [pc, #92]	; 37d9c <fputs@plt+0x26c54>
   37d3c:	cmp	r6, #0
   37d40:	ldr	r5, [r0, #8]
   37d44:	moveq	ip, lr
   37d48:	cmp	r1, #2
   37d4c:	ldrls	lr, [pc, #76]	; 37da0 <fputs@plt+0x26c58>
   37d50:	ldrhi	r1, [pc, #76]	; 37da4 <fputs@plt+0x26c5c>
   37d54:	ldr	r0, [r0]
   37d58:	addls	lr, lr, r1, lsl #2
   37d5c:	str	ip, [sp]
   37d60:	ldrls	r1, [lr, #3684]	; 0xe64
   37d64:	str	r1, [sp, #4]
   37d68:	ldr	r1, [pc, #56]	; 37da8 <fputs@plt+0x26c60>
   37d6c:	bl	37250 <fputs@plt+0x26108>
   37d70:	mvn	r3, #0
   37d74:	ldr	r2, [r4, #468]	; 0x1d4
   37d78:	mov	r1, #161	; 0xa1
   37d7c:	stmib	sp, {r0, r3}
   37d80:	mov	r3, #0
   37d84:	mov	r0, r5
   37d88:	str	r3, [sp]
   37d8c:	bl	2725c <fputs@plt+0x16114>
   37d90:	add	sp, sp, #16
   37d94:	pop	{r4, r5, r6, pc}
   37d98:	ldrdeq	pc, [r6], -ip
   37d9c:	strdeq	r7, [r7], -r8
   37da0:			; <UNDEFINED> instruction: 0x00072ab0
   37da4:	ldrdeq	r6, [r7], -r2
   37da8:	andeq	r7, r7, fp, lsl #2
   37dac:	ldrb	r3, [r0, #453]	; 0x1c5
   37db0:	cmp	r3, #2
   37db4:	bxne	lr
   37db8:	push	{r4, r5, lr}
   37dbc:	mov	r2, r1
   37dc0:	sub	sp, sp, #20
   37dc4:	mov	r4, r0
   37dc8:	ldr	r1, [pc, #48]	; 37e00 <fputs@plt+0x26cb8>
   37dcc:	ldr	r0, [r0]
   37dd0:	ldr	r5, [r4, #8]
   37dd4:	bl	37250 <fputs@plt+0x26108>
   37dd8:	mvn	r3, #0
   37ddc:	mov	r1, #161	; 0xa1
   37de0:	stmib	sp, {r0, r3}
   37de4:	mov	r3, #0
   37de8:	mov	r0, r5
   37dec:	str	r3, [sp]
   37df0:	ldr	r2, [r4, #468]	; 0x1d4
   37df4:	bl	2725c <fputs@plt+0x16114>
   37df8:	add	sp, sp, #20
   37dfc:	pop	{r4, r5, pc}
   37e00:	andeq	r7, r7, r0, lsr r1
   37e04:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   37e08:	mov	r5, r0
   37e0c:	mov	r7, r1
   37e10:	mov	sl, r2
   37e14:	bl	271cc <fputs@plt+0x16084>
   37e18:	subs	r6, r0, #0
   37e1c:	beq	37ef0 <fputs@plt+0x26da8>
   37e20:	ldr	r0, [r5]
   37e24:	mov	r9, #0
   37e28:	ldr	r1, [r7, #64]	; 0x40
   37e2c:	bl	1a260 <fputs@plt+0x9118>
   37e30:	mov	r8, r0
   37e34:	mov	r1, r7
   37e38:	mov	r0, r5
   37e3c:	bl	16214 <fputs@plt+0x50cc>
   37e40:	mov	r4, r0
   37e44:	cmp	r4, #0
   37e48:	bne	37eb8 <fputs@plt+0x26d70>
   37e4c:	ldr	r3, [r7]
   37e50:	mov	r2, r8
   37e54:	mov	r1, #125	; 0x7d
   37e58:	mov	r0, r6
   37e5c:	str	r4, [sp]
   37e60:	stmib	sp, {r3, r4}
   37e64:	mov	r3, r4
   37e68:	bl	2725c <fputs@plt+0x16114>
   37e6c:	mov	r2, sl
   37e70:	ldr	r1, [pc, #128]	; 37ef8 <fputs@plt+0x26db0>
   37e74:	ldr	r0, [r5]
   37e78:	bl	37250 <fputs@plt+0x26108>
   37e7c:	subs	r2, r0, #0
   37e80:	beq	37ef0 <fputs@plt+0x26da8>
   37e84:	mov	r1, r8
   37e88:	mov	r0, r6
   37e8c:	bl	27400 <fputs@plt+0x162b8>
   37e90:	mov	r1, r7
   37e94:	mov	r0, r5
   37e98:	bl	378bc <fputs@plt+0x26774>
   37e9c:	subs	r2, r0, #0
   37ea0:	beq	37ef0 <fputs@plt+0x26da8>
   37ea4:	mov	r1, #1
   37ea8:	mov	r0, r6
   37eac:	add	sp, sp, #16
   37eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   37eb4:	b	27400 <fputs@plt+0x162b8>
   37eb8:	ldr	r0, [r5]
   37ebc:	ldr	r1, [r4, #20]
   37ec0:	bl	1a260 <fputs@plt+0x9118>
   37ec4:	str	r9, [sp, #8]
   37ec8:	mov	r2, r0
   37ecc:	mov	r1, #127	; 0x7f
   37ed0:	ldr	r3, [r4]
   37ed4:	mov	r0, r6
   37ed8:	str	r9, [sp]
   37edc:	str	r3, [sp, #4]
   37ee0:	mov	r3, #0
   37ee4:	bl	2725c <fputs@plt+0x16114>
   37ee8:	ldr	r4, [r4, #32]
   37eec:	b	37e44 <fputs@plt+0x26cfc>
   37ef0:	add	sp, sp, #16
   37ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37ef8:	andeq	r7, r7, r7, asr #2
   37efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37f00:	sub	sp, sp, #28
   37f04:	mov	r7, r3
   37f08:	subs	r4, r1, #0
   37f0c:	mov	r3, #0
   37f10:	ldr	r6, [sp, #64]	; 0x40
   37f14:	str	r3, [sp, #20]
   37f18:	streq	r4, [r6]
   37f1c:	beq	37fa4 <fputs@plt+0x26e5c>
   37f20:	mov	r5, r0
   37f24:	mov	r8, r2
   37f28:	b	37f30 <fputs@plt+0x26de8>
   37f2c:	ldr	r4, [r4, #12]
   37f30:	ldrb	r3, [r4]
   37f34:	cmp	r3, #156	; 0x9c
   37f38:	cmpne	r3, #159	; 0x9f
   37f3c:	beq	37f2c <fputs@plt+0x26de4>
   37f40:	cmp	r3, #157	; 0x9d
   37f44:	ldrbeq	r3, [r4, #38]	; 0x26
   37f48:	cmp	r3, #38	; 0x26
   37f4c:	bne	37fb0 <fputs@plt+0x26e68>
   37f50:	mov	r1, #0
   37f54:	ldr	r0, [r4, #8]
   37f58:	bl	157b8 <fputs@plt+0x4670>
   37f5c:	mov	r3, r0
   37f60:	mov	r9, r0
   37f64:	str	r6, [sp]
   37f68:	mov	r2, r8
   37f6c:	mov	r0, r5
   37f70:	ldr	r1, [r4, #12]
   37f74:	bl	37efc <fputs@plt+0x26db4>
   37f78:	mov	r4, r0
   37f7c:	ldr	r0, [r6]
   37f80:	cmp	r0, #0
   37f84:	beq	37fa4 <fputs@plt+0x26e5c>
   37f88:	mov	r2, #1
   37f8c:	mov	r1, r9
   37f90:	bl	2bdec <fputs@plt+0x1aca4>
   37f94:	mov	r2, #1
   37f98:	mov	r1, r7
   37f9c:	ldr	r0, [r6]
   37fa0:	bl	2bdb0 <fputs@plt+0x1ac68>
   37fa4:	mov	r0, r4
   37fa8:	add	sp, sp, #28
   37fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37fb0:	cmp	r3, #155	; 0x9b
   37fb4:	ldrne	fp, [pc, #600]	; 38214 <fputs@plt+0x270cc>
   37fb8:	movne	r2, #1
   37fbc:	bne	37ff0 <fputs@plt+0x26ea8>
   37fc0:	ldr	r1, [r4, #12]
   37fc4:	ldr	fp, [pc, #584]	; 38214 <fputs@plt+0x270cc>
   37fc8:	ldrb	r0, [r1]
   37fcc:	add	r2, r0, #124	; 0x7c
   37fd0:	uxtb	r2, r2
   37fd4:	cmp	r2, #1
   37fd8:	ldr	r2, [pc, #568]	; 38218 <fputs@plt+0x270d0>
   37fdc:	movls	r3, r0
   37fe0:	movls	r4, r1
   37fe4:	movhi	r2, #1
   37fe8:	movls	fp, r2
   37fec:	mvnls	r2, #0
   37ff0:	sub	r9, r3, #132	; 0x84
   37ff4:	str	r2, [sp, #12]
   37ff8:	cmp	r9, #1
   37ffc:	movhi	r9, #0
   38000:	movls	r9, #1
   38004:	cmp	r3, #97	; 0x61
   38008:	movne	sl, r9
   3800c:	orreq	sl, r9, #1
   38010:	cmp	sl, #0
   38014:	beq	380d4 <fputs@plt+0x26f8c>
   38018:	mov	r0, r5
   3801c:	bl	1df20 <fputs@plt+0xcdd8>
   38020:	cmp	r0, #0
   38024:	str	r0, [sp, #20]
   38028:	beq	38190 <fputs@plt+0x27048>
   3802c:	ldr	r3, [r4, #4]
   38030:	tst	r3, #1024	; 0x400
   38034:	ldr	r3, [r4, #8]
   38038:	beq	38098 <fputs@plt+0x26f50>
   3803c:	ldr	r2, [sp, #12]
   38040:	smull	r2, r3, r2, r3
   38044:	bl	1cb8c <fputs@plt+0xba44>
   38048:	cmp	r7, #65	; 0x41
   3804c:	movne	r9, #0
   38050:	andeq	r9, r9, #1
   38054:	mov	r2, #1
   38058:	ldr	r0, [sp, #20]
   3805c:	cmp	r9, #0
   38060:	movne	r1, #67	; 0x43
   38064:	moveq	r1, r7
   38068:	bl	2bdb0 <fputs@plt+0x1ac68>
   3806c:	ldr	r0, [sp, #20]
   38070:	ldrh	r3, [r0, #8]
   38074:	tst	r3, #12
   38078:	bicne	r3, r3, #2
   3807c:	strhne	r3, [r0, #8]
   38080:	cmp	r8, #1
   38084:	bne	380c4 <fputs@plt+0x26f7c>
   38088:	mov	r4, #0
   3808c:	ldr	r3, [sp, #20]
   38090:	str	r3, [r6]
   38094:	b	37fa4 <fputs@plt+0x26e5c>
   38098:	ldr	r1, [pc, #380]	; 3821c <fputs@plt+0x270d4>
   3809c:	mov	r2, fp
   380a0:	mov	r0, r5
   380a4:	bl	37250 <fputs@plt+0x26108>
   380a8:	subs	r1, r0, #0
   380ac:	beq	38190 <fputs@plt+0x27048>
   380b0:	ldr	r3, [pc, #360]	; 38220 <fputs@plt+0x270d8>
   380b4:	mov	r2, #1
   380b8:	ldr	r0, [sp, #20]
   380bc:	bl	267a0 <fputs@plt+0x15658>
   380c0:	b	38048 <fputs@plt+0x26f00>
   380c4:	mov	r1, r8
   380c8:	bl	26d30 <fputs@plt+0x15be8>
   380cc:	mov	r4, r0
   380d0:	b	3808c <fputs@plt+0x26f44>
   380d4:	cmp	r3, #155	; 0x9b
   380d8:	bne	38174 <fputs@plt+0x2702c>
   380dc:	add	r3, sp, #20
   380e0:	mov	r2, r8
   380e4:	mov	r0, r5
   380e8:	str	r3, [sp]
   380ec:	mov	r3, r7
   380f0:	ldr	r1, [r4, #12]
   380f4:	bl	37efc <fputs@plt+0x26db4>
   380f8:	subs	r4, r0, #0
   380fc:	bne	38088 <fputs@plt+0x26f40>
   38100:	ldr	r0, [sp, #20]
   38104:	cmp	r0, #0
   38108:	beq	38088 <fputs@plt+0x26f40>
   3810c:	bl	19388 <fputs@plt+0x8240>
   38110:	ldr	r0, [sp, #20]
   38114:	ldrh	r1, [r0, #8]
   38118:	tst	r1, #8
   3811c:	vldrne	d7, [r0]
   38120:	vnegne.f64	d7, d7
   38124:	vstrne	d7, [r0]
   38128:	bne	38154 <fputs@plt+0x2700c>
   3812c:	ldrd	r2, [r0]
   38130:	cmp	r3, #-2147483648	; 0x80000000
   38134:	cmpeq	r2, #0
   38138:	bne	38164 <fputs@plt+0x2701c>
   3813c:	ldr	r3, [pc, #224]	; 38224 <fputs@plt+0x270dc>
   38140:	and	r1, r1, #15872	; 0x3e00
   38144:	mov	r2, #0
   38148:	orr	r1, r1, #8
   3814c:	strd	r2, [r0]
   38150:	strh	r1, [r0, #8]
   38154:	mov	r2, r8
   38158:	mov	r1, r7
   3815c:	bl	2bdb0 <fputs@plt+0x1ac68>
   38160:	b	3808c <fputs@plt+0x26f44>
   38164:	rsbs	r2, r2, #0
   38168:	rsc	r3, r3, #0
   3816c:	strd	r2, [r0]
   38170:	b	38154 <fputs@plt+0x2700c>
   38174:	cmp	r3, #101	; 0x65
   38178:	bne	381a8 <fputs@plt+0x27060>
   3817c:	mov	r0, r5
   38180:	bl	1df20 <fputs@plt+0xcdd8>
   38184:	cmp	r0, #0
   38188:	str	r0, [sp, #20]
   3818c:	bne	38088 <fputs@plt+0x26f40>
   38190:	mov	r0, r5
   38194:	mov	r4, #7
   38198:	bl	185e4 <fputs@plt+0x749c>
   3819c:	ldr	r0, [sp, #20]
   381a0:	bl	1ce14 <fputs@plt+0xbccc>
   381a4:	b	37fa4 <fputs@plt+0x26e5c>
   381a8:	cmp	r3, #134	; 0x86
   381ac:	bne	38088 <fputs@plt+0x26f40>
   381b0:	mov	r0, r5
   381b4:	bl	1df20 <fputs@plt+0xcdd8>
   381b8:	cmp	r0, #0
   381bc:	mov	r8, r0
   381c0:	str	r0, [sp, #20]
   381c4:	beq	38190 <fputs@plt+0x27048>
   381c8:	ldr	r7, [r4, #8]
   381cc:	add	r7, r7, #2
   381d0:	mov	r0, r7
   381d4:	bl	16878 <fputs@plt+0x5730>
   381d8:	sub	r4, r0, #1
   381dc:	mov	r1, r7
   381e0:	mov	r2, r4
   381e4:	mov	r0, r5
   381e8:	add	r4, r4, r4, lsr #31
   381ec:	bl	1d5f8 <fputs@plt+0xc4b0>
   381f0:	ldr	r3, [pc, #40]	; 38220 <fputs@plt+0x270d8>
   381f4:	asr	r2, r4, #1
   381f8:	mov	r1, r0
   381fc:	mov	r0, r8
   38200:	mov	r4, sl
   38204:	str	r3, [sp]
   38208:	mov	r3, sl
   3820c:	bl	25c30 <fputs@plt+0x14ae8>
   38210:	b	3808c <fputs@plt+0x26f44>
   38214:	ldrdeq	pc, [r6], -ip
   38218:	andeq	r7, r7, r3, asr r1
   3821c:	andeq	r8, r7, r4, lsl #5
   38220:	andeq	r2, r1, r4, asr sp
   38224:	mvnmi	r0, #0
   38228:	push	{r4, r5, r6, r7, lr}
   3822c:	mov	r6, r1
   38230:	mov	r4, r0
   38234:	sub	sp, sp, #20
   38238:	lsl	r5, r2, #4
   3823c:	mov	r7, r3
   38240:	add	ip, sp, #12
   38244:	mov	r3, #0
   38248:	ldr	r1, [r1, #4]
   3824c:	str	r3, [sp, #12]
   38250:	ldr	r0, [r0]
   38254:	add	r1, r1, r5
   38258:	ldrb	r3, [r1, #13]
   3825c:	ldrb	r2, [r0, #66]	; 0x42
   38260:	str	ip, [sp]
   38264:	ldr	r1, [r1, #4]
   38268:	bl	37efc <fputs@plt+0x26db4>
   3826c:	ldr	r2, [sp, #12]
   38270:	cmp	r2, #0
   38274:	beq	38288 <fputs@plt+0x27140>
   38278:	mvn	r3, #7
   3827c:	mvn	r1, #0
   38280:	mov	r0, r4
   38284:	bl	23500 <fputs@plt+0x123b8>
   38288:	ldr	r2, [r6, #4]
   3828c:	add	r2, r2, r5
   38290:	ldrb	r3, [r2, #13]
   38294:	cmp	r3, #69	; 0x45
   38298:	bne	382ac <fputs@plt+0x27164>
   3829c:	mov	r2, r7
   382a0:	mov	r1, #39	; 0x27
   382a4:	mov	r0, r4
   382a8:	bl	27640 <fputs@plt+0x164f8>
   382ac:	add	sp, sp, #20
   382b0:	pop	{r4, r5, r6, r7, pc}
   382b4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   382b8:	subs	r5, r3, #0
   382bc:	mov	r6, r0
   382c0:	mov	r4, r1
   382c4:	mov	r8, r2
   382c8:	ldr	r7, [sp, #40]	; 0x28
   382cc:	blt	382dc <fputs@plt+0x27194>
   382d0:	ldrsh	r3, [r1, #32]
   382d4:	cmp	r3, r5
   382d8:	bne	38320 <fputs@plt+0x271d8>
   382dc:	mov	r3, r7
   382e0:	mov	r2, r8
   382e4:	mov	r1, #103	; 0x67
   382e8:	mov	r0, r6
   382ec:	bl	276a4 <fputs@plt+0x1655c>
   382f0:	cmp	r5, #0
   382f4:	blt	38368 <fputs@plt+0x27220>
   382f8:	ldr	r3, [r4, #12]
   382fc:	cmp	r3, #0
   38300:	bne	38368 <fputs@plt+0x27220>
   38304:	mov	r3, r7
   38308:	mov	r2, r5
   3830c:	mov	r1, r4
   38310:	mov	r0, r6
   38314:	add	sp, sp, #12
   38318:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3831c:	b	38228 <fputs@plt+0x270e0>
   38320:	ldrb	r3, [r1, #42]	; 0x2a
   38324:	tst	r3, #16
   38328:	movne	r9, #153	; 0x99
   3832c:	moveq	r9, #47	; 0x2f
   38330:	tst	r3, #32
   38334:	moveq	r3, r5
   38338:	beq	38350 <fputs@plt+0x27208>
   3833c:	ldr	r0, [r1, #8]
   38340:	bl	1a178 <fputs@plt+0x9030>
   38344:	sxth	r1, r5
   38348:	bl	1576c <fputs@plt+0x4624>
   3834c:	mov	r3, r0
   38350:	mov	r2, r8
   38354:	mov	r1, r9
   38358:	str	r7, [sp]
   3835c:	mov	r0, r6
   38360:	bl	2713c <fputs@plt+0x15ff4>
   38364:	b	382f8 <fputs@plt+0x271b0>
   38368:	add	sp, sp, #12
   3836c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   38370:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   38374:	add	lr, r0, #124	; 0x7c
   38378:	add	r8, r0, #324	; 0x144
   3837c:	mov	ip, lr
   38380:	ldrb	r7, [sp, #44]	; 0x2c
   38384:	ldr	r6, [r0, #8]
   38388:	ldr	r5, [sp, #40]	; 0x28
   3838c:	ldr	r4, [ip, #12]
   38390:	cmp	r4, #0
   38394:	ble	383e8 <fputs@plt+0x272a0>
   38398:	ldr	r9, [ip]
   3839c:	cmp	r9, r3
   383a0:	bne	383e8 <fputs@plt+0x272a0>
   383a4:	ldrsh	r9, [ip, #4]
   383a8:	cmp	r9, r2
   383ac:	bne	383e8 <fputs@plt+0x272a0>
   383b0:	ldr	r3, [r0, #112]	; 0x70
   383b4:	add	r2, r3, #1
   383b8:	str	r2, [r0, #112]	; 0x70
   383bc:	str	r3, [ip, #16]
   383c0:	mov	r3, #0
   383c4:	ldr	r2, [lr, #12]
   383c8:	add	lr, lr, #20
   383cc:	cmp	r4, r2
   383d0:	strbeq	r3, [lr, #-14]
   383d4:	cmp	r8, lr
   383d8:	bne	383c4 <fputs@plt+0x2727c>
   383dc:	mov	r0, r4
   383e0:	add	sp, sp, #12
   383e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   383e8:	add	ip, ip, #20
   383ec:	cmp	ip, r8
   383f0:	bne	3838c <fputs@plt+0x27244>
   383f4:	mov	r8, r3
   383f8:	mov	r9, r2
   383fc:	str	r5, [sp]
   38400:	mov	r3, r2
   38404:	mov	r4, r0
   38408:	mov	r2, r8
   3840c:	mov	r0, r6
   38410:	bl	382b4 <fputs@plt+0x2716c>
   38414:	cmp	r7, #0
   38418:	beq	38430 <fputs@plt+0x272e8>
   3841c:	mov	r1, r7
   38420:	mov	r0, r6
   38424:	bl	19404 <fputs@plt+0x82bc>
   38428:	mov	r4, r5
   3842c:	b	383dc <fputs@plt+0x27294>
   38430:	mov	r3, r5
   38434:	mov	r2, r9
   38438:	mov	r1, r8
   3843c:	mov	r0, r4
   38440:	bl	19fc8 <fputs@plt+0x8e80>
   38444:	b	38428 <fputs@plt+0x272e0>
   38448:	push	{r0, r1, r2, r4, r5, lr}
   3844c:	mov	ip, #0
   38450:	mov	r5, r0
   38454:	ldr	r4, [sp, #24]
   38458:	stm	sp, {r4, ip}
   3845c:	bl	38370 <fputs@plt+0x27228>
   38460:	cmp	r4, r0
   38464:	beq	38484 <fputs@plt+0x2733c>
   38468:	mov	r2, r0
   3846c:	ldr	r0, [r5, #8]
   38470:	mov	r3, r4
   38474:	mov	r1, #31
   38478:	add	sp, sp, #12
   3847c:	pop	{r4, r5, lr}
   38480:	b	276a4 <fputs@plt+0x1655c>
   38484:	add	sp, sp, #12
   38488:	pop	{r4, r5, pc}
   3848c:	push	{r1, r2, r3}
   38490:	push	{r0, r1, lr}
   38494:	add	r2, sp, #16
   38498:	ldr	r1, [sp, #12]
   3849c:	str	r2, [sp, #4]
   384a0:	bl	28fa8 <fputs@plt+0x17e60>
   384a4:	add	sp, sp, #8
   384a8:	pop	{lr}		; (ldr lr, [sp], #4)
   384ac:	add	sp, sp, #12
   384b0:	bx	lr
   384b4:	push	{r4, r5, r6, r7, lr}
   384b8:	subs	r5, r1, #0
   384bc:	sub	sp, sp, #44	; 0x2c
   384c0:	ble	38544 <fputs@plt+0x273fc>
   384c4:	mov	r6, r0
   384c8:	mov	r4, r2
   384cc:	ldr	r3, [r6]
   384d0:	ldr	r0, [r2]
   384d4:	ldr	r7, [r3, #32]
   384d8:	bl	2a2c0 <fputs@plt+0x19178>
   384dc:	subs	r1, r0, #0
   384e0:	beq	38544 <fputs@plt+0x273fc>
   384e4:	ldr	r2, [r7, #92]	; 0x5c
   384e8:	mov	r3, #0
   384ec:	add	r4, r4, #4
   384f0:	sub	r5, r5, #1
   384f4:	add	r0, sp, #12
   384f8:	stmib	sp, {r3, r4, r7}
   384fc:	str	r3, [sp, #16]
   38500:	str	r3, [sp, #20]
   38504:	str	r3, [sp, #24]
   38508:	str	r3, [sp, #28]
   3850c:	mov	r3, #512	; 0x200
   38510:	str	r5, [sp]
   38514:	str	r2, [sp, #32]
   38518:	mov	r2, sp
   3851c:	strh	r3, [sp, #36]	; 0x24
   38520:	bl	3848c <fputs@plt+0x27344>
   38524:	ldr	r4, [sp, #24]
   38528:	add	r0, sp, #12
   3852c:	bl	1de74 <fputs@plt+0xcd2c>
   38530:	mov	r1, r0
   38534:	ldr	r3, [pc, #16]	; 3854c <fputs@plt+0x27404>
   38538:	mov	r0, r6
   3853c:	mov	r2, r4
   38540:	bl	263cc <fputs@plt+0x15284>
   38544:	add	sp, sp, #44	; 0x2c
   38548:	pop	{r4, r5, r6, r7, pc}
   3854c:	andeq	r2, r1, r4, asr sp
   38550:	ldr	r3, [r2]
   38554:	ldrh	r3, [r3, #8]
   38558:	and	ip, r3, #31
   3855c:	ldr	r3, [pc, #176]	; 38614 <fputs@plt+0x274cc>
   38560:	add	r3, r3, ip
   38564:	ldrb	r3, [r3, #3065]	; 0xbf9
   38568:	cmp	r3, #5
   3856c:	bxeq	lr
   38570:	push	{r4, r5, r6, r7, r8, lr}
   38574:	mov	r6, r1
   38578:	mov	r1, #28
   3857c:	mov	r7, r0
   38580:	mov	r4, r2
   38584:	bl	25948 <fputs@plt+0x14800>
   38588:	subs	r5, r0, #0
   3858c:	popeq	{r4, r5, r6, r7, r8, pc}
   38590:	ldr	r2, [r7]
   38594:	ldr	r3, [r5, #20]
   38598:	ldr	r2, [r2, #32]
   3859c:	cmp	r3, #0
   385a0:	ldr	r2, [r2, #92]	; 0x5c
   385a4:	str	r2, [r5, #20]
   385a8:	beq	385e4 <fputs@plt+0x2749c>
   385ac:	cmp	r6, #2
   385b0:	movne	r2, #1
   385b4:	ldrne	r6, [pc, #92]	; 38618 <fputs@plt+0x274d0>
   385b8:	bne	385d8 <fputs@plt+0x27490>
   385bc:	ldr	r0, [r4, #4]
   385c0:	bl	2a2c0 <fputs@plt+0x19178>
   385c4:	mov	r6, r0
   385c8:	ldr	r0, [r4, #4]
   385cc:	bl	2a228 <fputs@plt+0x190e0>
   385d0:	subs	r2, r0, #0
   385d4:	beq	385e4 <fputs@plt+0x2749c>
   385d8:	mov	r1, r6
   385dc:	mov	r0, r5
   385e0:	bl	28eec <fputs@plt+0x17da4>
   385e4:	ldr	r0, [r4]
   385e8:	bl	2a2c0 <fputs@plt+0x19178>
   385ec:	mov	r6, r0
   385f0:	ldr	r0, [r4]
   385f4:	bl	2a228 <fputs@plt+0x190e0>
   385f8:	cmp	r6, #0
   385fc:	mov	r2, r0
   38600:	popeq	{r4, r5, r6, r7, r8, pc}
   38604:	mov	r1, r6
   38608:	mov	r0, r5
   3860c:	pop	{r4, r5, r6, r7, r8, lr}
   38610:	b	28eec <fputs@plt+0x17da4>
   38614:			; <UNDEFINED> instruction: 0x00072ab0
   38618:	andeq	r7, r7, r5, asr r1
   3861c:	ldr	r3, [r0]
   38620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38624:	sub	sp, sp, #44	; 0x2c
   38628:	mov	r5, r2
   3862c:	mov	r6, r0
   38630:	mov	r7, r1
   38634:	ldr	r8, [r2, #12]
   38638:	str	r3, [sp, #12]
   3863c:	mov	r3, #0
   38640:	ldr	r4, [r2, #40]	; 0x28
   38644:	mov	r2, #200	; 0xc8
   38648:	str	r3, [sp, #16]
   3864c:	str	r3, [sp, #20]
   38650:	str	r3, [sp, #24]
   38654:	str	r3, [sp, #28]
   38658:	cmp	r4, r3
   3865c:	str	r2, [sp, #32]
   38660:	strh	r3, [sp, #36]	; 0x24
   38664:	beq	38714 <fputs@plt+0x275cc>
   38668:	ldr	r1, [pc, #176]	; 38720 <fputs@plt+0x275d8>
   3866c:	add	r0, sp, #12
   38670:	ldr	r2, [r5]
   38674:	bl	3848c <fputs@plt+0x27344>
   38678:	add	r0, sp, #12
   3867c:	bl	1de74 <fputs@plt+0xcd2c>
   38680:	ldrb	ip, [r5, #55]	; 0x37
   38684:	mov	r3, #2
   38688:	movw	r1, #2067	; 0x813
   3868c:	mov	r2, r7
   38690:	str	r3, [sp, #4]
   38694:	mvn	r3, #0
   38698:	str	r3, [sp]
   3869c:	mov	r3, r0
   386a0:	movw	r0, #1555	; 0x613
   386a4:	and	ip, ip, #3
   386a8:	cmp	ip, #2
   386ac:	moveq	r1, r0
   386b0:	mov	r0, r6
   386b4:	bl	272b8 <fputs@plt+0x16170>
   386b8:	add	sp, sp, #44	; 0x2c
   386bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   386c0:	ldr	r2, [r5, #4]
   386c4:	lsl	r3, r4, #1
   386c8:	cmp	r4, #0
   386cc:	ldrsh	r2, [r2, r3]
   386d0:	ldr	r3, [r8, #4]
   386d4:	ldr	fp, [r3, r2, lsl #4]
   386d8:	beq	386ec <fputs@plt+0x275a4>
   386dc:	mov	r2, #2
   386e0:	mov	r1, r9
   386e4:	add	r0, sp, #12
   386e8:	bl	28eec <fputs@plt+0x17da4>
   386ec:	mov	r3, fp
   386f0:	mov	r1, sl
   386f4:	ldr	r2, [r8]
   386f8:	add	r0, sp, #12
   386fc:	add	r4, r4, #1
   38700:	bl	3848c <fputs@plt+0x27344>
   38704:	ldrh	r3, [r5, #50]	; 0x32
   38708:	cmp	r3, r4
   3870c:	bgt	386c0 <fputs@plt+0x27578>
   38710:	b	38678 <fputs@plt+0x27530>
   38714:	ldr	r9, [pc, #8]	; 38724 <fputs@plt+0x275dc>
   38718:	ldr	sl, [pc, #8]	; 38728 <fputs@plt+0x275e0>
   3871c:	b	38704 <fputs@plt+0x275bc>
   38720:	andeq	r7, r7, r7, asr r1
   38724:	andeq	r7, r7, r2, ror #2
   38728:	andeq	r9, r7, r1, lsr #16
   3872c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38730:	sub	sp, sp, #164	; 0xa4
   38734:	ldr	r4, [r2, #64]	; 0x40
   38738:	ldrh	r5, [sp, #204]	; 0xcc
   3873c:	ldr	sl, [r4, #36]	; 0x24
   38740:	tst	sl, #8192	; 0x2000
   38744:	bne	38750 <fputs@plt+0x27608>
   38748:	tst	r5, #64	; 0x40
   3874c:	beq	3875c <fputs@plt+0x27614>
   38750:	mov	r0, #0
   38754:	add	sp, sp, #164	; 0xa4
   38758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3875c:	ands	r9, sl, #48	; 0x30
   38760:	bne	38898 <fputs@plt+0x27750>
   38764:	tst	sl, #1024	; 0x400
   38768:	bne	38778 <fputs@plt+0x27630>
   3876c:	ldrh	ip, [r4, #24]
   38770:	cmp	ip, #0
   38774:	bne	38898 <fputs@plt+0x27750>
   38778:	ands	r5, r5, #3
   3877c:	movne	r5, #1
   38780:	mov	r7, r3
   38784:	ldr	r3, [r0, #8]
   38788:	cmp	r5, #0
   3878c:	mov	r8, r1
   38790:	ldrb	r6, [r2, #44]	; 0x2c
   38794:	ldr	r2, [r0]
   38798:	str	r3, [sp, #20]
   3879c:	ldr	r3, [r0, #468]	; 0x1d4
   387a0:	add	r0, sp, #32
   387a4:	ldr	r1, [pc, #692]	; 38a60 <fputs@plt+0x27918>
   387a8:	str	r3, [sp, #24]
   387ac:	add	r3, sp, #60	; 0x3c
   387b0:	str	r2, [sp, #32]
   387b4:	mov	r2, #100	; 0x64
   387b8:	str	r3, [sp, #36]	; 0x24
   387bc:	str	r3, [sp, #40]	; 0x28
   387c0:	mov	r3, #0
   387c4:	str	r3, [sp, #44]	; 0x2c
   387c8:	str	r2, [sp, #48]	; 0x30
   387cc:	strh	r3, [sp, #56]	; 0x38
   387d0:	ldr	r3, [pc, #652]	; 38a64 <fputs@plt+0x2791c>
   387d4:	ldr	r2, [pc, #652]	; 38a68 <fputs@plt+0x27920>
   387d8:	moveq	r1, r3
   387dc:	str	r2, [sp, #52]	; 0x34
   387e0:	bl	28f24 <fputs@plt+0x17ddc>
   387e4:	mov	r3, #72	; 0x48
   387e8:	add	r0, sp, #32
   387ec:	mla	r3, r3, r6, r8
   387f0:	ldr	r2, [r3, #28]
   387f4:	cmp	r2, #0
   387f8:	ldrbne	r2, [r3, #48]	; 0x30
   387fc:	ldreq	r2, [r3, #16]
   38800:	ldrne	r1, [pc, #612]	; 38a6c <fputs@plt+0x27924>
   38804:	ldreq	r1, [pc, #612]	; 38a70 <fputs@plt+0x27928>
   38808:	bl	3848c <fputs@plt+0x27344>
   3880c:	mov	r3, #72	; 0x48
   38810:	mla	r3, r3, r6, r8
   38814:	ldr	r2, [r3, #20]
   38818:	cmp	r2, #0
   3881c:	beq	3882c <fputs@plt+0x276e4>
   38820:	ldr	r1, [pc, #588]	; 38a74 <fputs@plt+0x2792c>
   38824:	add	r0, sp, #32
   38828:	bl	3848c <fputs@plt+0x27344>
   3882c:	tst	sl, #1280	; 0x500
   38830:	bne	389f8 <fputs@plt+0x278b0>
   38834:	mov	r1, #72	; 0x48
   38838:	ldr	r9, [r4, #28]
   3883c:	mla	r6, r1, r6, r8
   38840:	ldr	r3, [r6, #24]
   38844:	ldrb	r3, [r3, #42]	; 0x2a
   38848:	tst	r3, #32
   3884c:	beq	388a0 <fputs@plt+0x27758>
   38850:	ldrb	r3, [r9, #55]	; 0x37
   38854:	and	r3, r3, #3
   38858:	cmp	r3, #2
   3885c:	bne	388a0 <fputs@plt+0x27758>
   38860:	cmp	r5, #0
   38864:	bne	389a0 <fputs@plt+0x27858>
   38868:	add	r0, sp, #32
   3886c:	bl	1de74 <fputs@plt+0xcd2c>
   38870:	mvn	r3, #0
   38874:	mov	r1, #161	; 0xa1
   38878:	ldr	r2, [sp, #24]
   3887c:	stmib	sp, {r0, r3}
   38880:	ldr	r0, [sp, #20]
   38884:	ldr	r3, [sp, #200]	; 0xc8
   38888:	str	r3, [sp]
   3888c:	mov	r3, r7
   38890:	bl	2725c <fputs@plt+0x16114>
   38894:	b	38754 <fputs@plt+0x2760c>
   38898:	mov	r5, #1
   3889c:	b	38780 <fputs@plt+0x27638>
   388a0:	tst	sl, #131072	; 0x20000
   388a4:	ldrne	r5, [pc, #460]	; 38a78 <fputs@plt+0x27930>
   388a8:	bne	388c8 <fputs@plt+0x27780>
   388ac:	tst	sl, #16384	; 0x4000
   388b0:	ldrne	r5, [pc, #452]	; 38a7c <fputs@plt+0x27934>
   388b4:	bne	388c8 <fputs@plt+0x27780>
   388b8:	tst	sl, #64	; 0x40
   388bc:	ldr	r3, [pc, #444]	; 38a80 <fputs@plt+0x27938>
   388c0:	ldr	r5, [pc, #444]	; 38a84 <fputs@plt+0x2793c>
   388c4:	moveq	r5, r3
   388c8:	mov	r2, #7
   388cc:	ldr	r1, [pc, #436]	; 38a88 <fputs@plt+0x27940>
   388d0:	add	r0, sp, #32
   388d4:	bl	28eec <fputs@plt+0x17da4>
   388d8:	mov	r1, r5
   388dc:	add	r0, sp, #32
   388e0:	ldr	r2, [r9]
   388e4:	bl	3848c <fputs@plt+0x27344>
   388e8:	ldrh	r5, [r4, #24]
   388ec:	cmp	r5, #0
   388f0:	bne	38900 <fputs@plt+0x277b8>
   388f4:	ldr	r3, [r4, #36]	; 0x24
   388f8:	tst	r3, #48	; 0x30
   388fc:	beq	38868 <fputs@plt+0x27720>
   38900:	mov	r2, #2
   38904:	ldr	r1, [pc, #384]	; 38a8c <fputs@plt+0x27944>
   38908:	add	r0, sp, #32
   3890c:	mov	r6, #0
   38910:	ldrh	r9, [r4, #42]	; 0x2a
   38914:	ldr	sl, [pc, #372]	; 38a90 <fputs@plt+0x27948>
   38918:	ldr	fp, [pc, #372]	; 38a94 <fputs@plt+0x2794c>
   3891c:	ldr	r8, [r4, #28]
   38920:	bl	28eec <fputs@plt+0x17da4>
   38924:	cmp	r6, r5
   38928:	blt	389a8 <fputs@plt+0x27860>
   3892c:	ldr	r3, [r4, #36]	; 0x24
   38930:	tst	r3, #32
   38934:	moveq	r6, r5
   38938:	beq	38960 <fputs@plt+0x27818>
   3893c:	mov	r1, r5
   38940:	mov	r0, r8
   38944:	bl	162a0 <fputs@plt+0x5158>
   38948:	mov	r2, r0
   3894c:	ldr	r3, [pc, #324]	; 38a98 <fputs@plt+0x27950>
   38950:	mov	r1, r5
   38954:	add	r0, sp, #32
   38958:	add	r6, r5, #1
   3895c:	bl	28f4c <fputs@plt+0x17e04>
   38960:	ldr	r3, [r4, #36]	; 0x24
   38964:	tst	r3, #16
   38968:	beq	3898c <fputs@plt+0x27844>
   3896c:	mov	r1, r5
   38970:	mov	r0, r8
   38974:	bl	162a0 <fputs@plt+0x5158>
   38978:	mov	r2, r0
   3897c:	ldr	r3, [pc, #280]	; 38a9c <fputs@plt+0x27954>
   38980:	mov	r1, r6
   38984:	add	r0, sp, #32
   38988:	bl	28f4c <fputs@plt+0x17e04>
   3898c:	mov	r2, #1
   38990:	ldr	r1, [pc, #264]	; 38aa0 <fputs@plt+0x27958>
   38994:	add	r0, sp, #32
   38998:	bl	28eec <fputs@plt+0x17da4>
   3899c:	b	38868 <fputs@plt+0x27720>
   389a0:	ldr	r5, [pc, #252]	; 38aa4 <fputs@plt+0x2795c>
   389a4:	b	388c8 <fputs@plt+0x27780>
   389a8:	mov	r1, r6
   389ac:	mov	r0, r8
   389b0:	bl	162a0 <fputs@plt+0x5158>
   389b4:	cmp	r6, #0
   389b8:	mov	r3, r0
   389bc:	beq	389d8 <fputs@plt+0x27890>
   389c0:	mov	r2, #5
   389c4:	ldr	r1, [pc, #220]	; 38aa8 <fputs@plt+0x27960>
   389c8:	add	r0, sp, #32
   389cc:	str	r3, [sp, #28]
   389d0:	bl	28eec <fputs@plt+0x17da4>
   389d4:	ldr	r3, [sp, #28]
   389d8:	cmp	r6, r9
   389dc:	mov	r2, r3
   389e0:	movge	r1, sl
   389e4:	movlt	r1, fp
   389e8:	add	r0, sp, #32
   389ec:	add	r6, r6, #1
   389f0:	bl	3848c <fputs@plt+0x27344>
   389f4:	b	38924 <fputs@plt+0x277dc>
   389f8:	tst	sl, #256	; 0x100
   389fc:	beq	38a40 <fputs@plt+0x278f8>
   38a00:	tst	sl, #15
   38a04:	beq	38a40 <fputs@plt+0x278f8>
   38a08:	tst	sl, #5
   38a0c:	ldrne	r2, [pc, #152]	; 38aac <fputs@plt+0x27964>
   38a10:	bne	38a30 <fputs@plt+0x278e8>
   38a14:	cmp	r9, #48	; 0x30
   38a18:	ldreq	r2, [pc, #144]	; 38ab0 <fputs@plt+0x27968>
   38a1c:	beq	38a30 <fputs@plt+0x278e8>
   38a20:	tst	sl, #32
   38a24:	ldr	r3, [pc, #112]	; 38a9c <fputs@plt+0x27954>
   38a28:	ldr	r2, [pc, #104]	; 38a98 <fputs@plt+0x27950>
   38a2c:	moveq	r2, r3
   38a30:	ldr	r1, [pc, #124]	; 38ab4 <fputs@plt+0x2796c>
   38a34:	add	r0, sp, #32
   38a38:	bl	3848c <fputs@plt+0x27344>
   38a3c:	b	38868 <fputs@plt+0x27720>
   38a40:	tst	sl, #1024	; 0x400
   38a44:	beq	38868 <fputs@plt+0x27720>
   38a48:	ldr	r1, [pc, #104]	; 38ab8 <fputs@plt+0x27970>
   38a4c:	add	r0, sp, #32
   38a50:	ldr	r2, [r4, #24]
   38a54:	ldr	r3, [r4, #32]
   38a58:	bl	3848c <fputs@plt+0x27344>
   38a5c:	b	38868 <fputs@plt+0x27720>
   38a60:	andeq	r7, r7, r5, ror #2
   38a64:	andeq	r7, r7, ip, ror #2
   38a68:	blcc	fe6eb270 <stderr@@GLIBC_2.4+0xfe65f508>
   38a6c:	andeq	r7, r7, r0, asr r9
   38a70:	andeq	r0, r7, fp, asr #12
   38a74:	ldrdeq	r7, [r7], -sl
   38a78:	muleq	r7, ip, r1
   38a7c:	andeq	r7, r7, r1, ror r1
   38a80:	muleq	r7, r3, r1
   38a84:	andeq	r7, r7, sl, lsl #3
   38a88:	andeq	r7, r7, r1, ror #3
   38a8c:	andeq	r7, r7, r9, ror #3
   38a90:			; <UNDEFINED> instruction: 0x000771bd
   38a94:	andeq	r7, r7, r2, asr #3
   38a98:			; <UNDEFINED> instruction: 0x000762b8
   38a9c:	ldrdeq	r7, [r7], -r6
   38aa0:	andeq	r9, r7, r0, asr r6
   38aa4:	andeq	r9, r7, r8, lsr r6
   38aa8:	andeq	r6, r7, r7, asr #7
   38aac:	ldrdeq	r7, [r7], -r8
   38ab0:	andeq	r7, r7, sl, asr #3
   38ab4:	andeq	r7, r7, ip, ror #3
   38ab8:	andeq	r7, r7, r2, lsl r2
   38abc:	push	{r1, r2, r3}
   38ac0:	ldr	r3, [r0, #16]
   38ac4:	push	{r0, r1, r4, r5, lr}
   38ac8:	cmp	r3, #0
   38acc:	beq	38b44 <fputs@plt+0x279fc>
   38ad0:	sub	r3, r3, #1
   38ad4:	mov	r4, r0
   38ad8:	add	r5, r0, #40	; 0x28
   38adc:	str	r3, [r0, #16]
   38ae0:	ldr	r3, [r0, #20]
   38ae4:	add	r3, r3, #1
   38ae8:	str	r3, [r0, #20]
   38aec:	add	r3, sp, #24
   38af0:	str	r3, [sp, #4]
   38af4:	ldr	r3, [r0, #52]	; 0x34
   38af8:	cmp	r3, #0
   38afc:	beq	38b10 <fputs@plt+0x279c8>
   38b00:	mov	r2, #1
   38b04:	ldr	r1, [pc, #72]	; 38b54 <fputs@plt+0x27a0c>
   38b08:	mov	r0, r5
   38b0c:	bl	28eec <fputs@plt+0x17da4>
   38b10:	ldr	r1, [r4, #28]
   38b14:	cmp	r1, #0
   38b18:	beq	38b28 <fputs@plt+0x279e0>
   38b1c:	mov	r0, r5
   38b20:	ldrd	r2, [r4, #32]
   38b24:	bl	3848c <fputs@plt+0x27344>
   38b28:	mov	r0, r5
   38b2c:	ldr	r2, [sp, #4]
   38b30:	ldr	r1, [sp, #20]
   38b34:	bl	28fa8 <fputs@plt+0x17e60>
   38b38:	ldrb	r3, [r4, #64]	; 0x40
   38b3c:	cmp	r3, #1
   38b40:	streq	r3, [r4, #24]
   38b44:	add	sp, sp, #8
   38b48:	pop	{r4, r5, lr}
   38b4c:	add	sp, sp, #12
   38b50:	bx	lr
   38b54:	ldrdeq	pc, [r6], -fp
   38b58:	subs	r2, r1, #0
   38b5c:	beq	38bac <fputs@plt+0x27a64>
   38b60:	ldr	r1, [r0, #12]
   38b64:	push	{r4, lr}
   38b68:	mov	r4, #1
   38b6c:	cmp	r1, r2
   38b70:	ldrcc	r1, [pc, #64]	; 38bb8 <fputs@plt+0x27a70>
   38b74:	bcc	38b9c <fputs@plt+0x27a54>
   38b78:	and	r1, r2, #7
   38b7c:	ldr	lr, [r0, #8]
   38b80:	lsl	r1, r4, r1
   38b84:	ldrb	r3, [lr, r2, lsr #3]
   38b88:	ands	ip, r3, r1
   38b8c:	orreq	r3, r3, r1
   38b90:	strbeq	r3, [lr, r2, lsr #3]
   38b94:	beq	38ba4 <fputs@plt+0x27a5c>
   38b98:	ldr	r1, [pc, #28]	; 38bbc <fputs@plt+0x27a74>
   38b9c:	bl	38abc <fputs@plt+0x27974>
   38ba0:	mov	ip, r4
   38ba4:	mov	r0, ip
   38ba8:	pop	{r4, pc}
   38bac:	mov	ip, #1
   38bb0:	mov	r0, ip
   38bb4:	bx	lr
   38bb8:	andeq	r7, r7, sp, lsr #4
   38bbc:	andeq	r7, r7, r4, asr #4
   38bc0:	ldr	r3, [r0, #24]
   38bc4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   38bc8:	mov	r4, r0
   38bcc:	mov	r5, r1
   38bd0:	mov	r7, r2
   38bd4:	cmp	r3, r1
   38bd8:	bgt	38c20 <fputs@plt+0x27ad8>
   38bdc:	add	r6, r1, #1
   38be0:	ldr	r0, [r0, #32]
   38be4:	lsl	r2, r6, #2
   38be8:	asr	r3, r2, #31
   38bec:	bl	25630 <fputs@plt+0x144e8>
   38bf0:	subs	r8, r0, #0
   38bf4:	moveq	r0, #7
   38bf8:	streq	r8, [r7]
   38bfc:	beq	38c74 <fputs@plt+0x27b2c>
   38c00:	ldr	r0, [r4, #24]
   38c04:	mov	r1, #0
   38c08:	sub	r2, r6, r0
   38c0c:	add	r0, r8, r0, lsl #2
   38c10:	lsl	r2, r2, #2
   38c14:	bl	10f20 <memset@plt>
   38c18:	str	r6, [r4, #24]
   38c1c:	str	r8, [r4, #32]
   38c20:	ldr	r6, [r4, #32]
   38c24:	ldr	r8, [r6, r5, lsl #2]
   38c28:	add	r2, r6, r5, lsl #2
   38c2c:	cmp	r8, #0
   38c30:	bne	38c64 <fputs@plt+0x27b1c>
   38c34:	ldrb	r3, [r4, #43]	; 0x2b
   38c38:	cmp	r3, #2
   38c3c:	bne	38c7c <fputs@plt+0x27b34>
   38c40:	mov	r0, #32768	; 0x8000
   38c44:	mov	r1, #0
   38c48:	bl	1eb64 <fputs@plt+0xda1c>
   38c4c:	ldr	r3, [r4, #32]
   38c50:	str	r0, [r6, r5, lsl #2]
   38c54:	ldr	r3, [r3, r5, lsl #2]
   38c58:	cmp	r3, #0
   38c5c:	moveq	r0, #7
   38c60:	beq	38c68 <fputs@plt+0x27b20>
   38c64:	mov	r0, #0
   38c68:	ldr	r3, [r4, #32]
   38c6c:	ldr	r3, [r3, r5, lsl #2]
   38c70:	str	r3, [r7]
   38c74:	add	sp, sp, #8
   38c78:	pop	{r4, r5, r6, r7, r8, pc}
   38c7c:	ldr	r0, [r4, #4]
   38c80:	mov	r1, r5
   38c84:	ldr	r3, [r0]
   38c88:	str	r2, [sp]
   38c8c:	mov	r2, #32768	; 0x8000
   38c90:	ldr	r6, [r3, #52]	; 0x34
   38c94:	ldrb	r3, [r4, #44]	; 0x2c
   38c98:	blx	r6
   38c9c:	cmp	r0, #8
   38ca0:	ldrbeq	r3, [r4, #46]	; 0x2e
   38ca4:	orreq	r3, r3, #2
   38ca8:	strbeq	r3, [r4, #46]	; 0x2e
   38cac:	bne	38c68 <fputs@plt+0x27b20>
   38cb0:	b	38c64 <fputs@plt+0x27b1c>
   38cb4:	push	{r0, r1, r4, r5, r6, lr}
   38cb8:	mov	r5, r2
   38cbc:	add	r2, sp, #4
   38cc0:	mov	r4, r1
   38cc4:	mov	r6, r3
   38cc8:	bl	38bc0 <fputs@plt+0x27a78>
   38ccc:	cmp	r0, #0
   38cd0:	bne	38d0c <fputs@plt+0x27bc4>
   38cd4:	ldr	r2, [sp, #4]
   38cd8:	cmp	r4, #0
   38cdc:	lslne	r4, r4, #12
   38ce0:	moveq	r4, r0
   38ce4:	subne	r4, r4, #34	; 0x22
   38ce8:	add	r3, r2, #16384	; 0x4000
   38cec:	addeq	r2, r2, #136	; 0x88
   38cf0:	streq	r2, [sp, #4]
   38cf4:	ldr	r2, [sp, #4]
   38cf8:	sub	r2, r2, #4
   38cfc:	str	r2, [r6]
   38d00:	str	r3, [r5]
   38d04:	ldr	r3, [sp, #24]
   38d08:	str	r4, [r3]
   38d0c:	add	sp, sp, #8
   38d10:	pop	{r4, r5, r6, pc}
   38d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38d18:	sub	sp, sp, #44	; 0x2c
   38d1c:	ldr	r7, [r0, #68]	; 0x44
   38d20:	cmp	r7, #0
   38d24:	beq	38d34 <fputs@plt+0x27bec>
   38d28:	ldrsh	r3, [r0, #40]	; 0x28
   38d2c:	cmp	r3, #0
   38d30:	bne	38d44 <fputs@plt+0x27bfc>
   38d34:	mov	r0, #0
   38d38:	str	r0, [r2]
   38d3c:	add	sp, sp, #44	; 0x2c
   38d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38d44:	mov	r5, r0
   38d48:	add	r4, r7, #33	; 0x21
   38d4c:	ldr	r3, [r5, #100]	; 0x64
   38d50:	lsr	r4, r4, #12
   38d54:	mov	fp, r2
   38d58:	mov	r6, r1
   38d5c:	mov	r0, #0
   38d60:	add	r8, sp, #36	; 0x24
   38d64:	add	r3, r3, #33	; 0x21
   38d68:	lsr	r3, r3, #12
   38d6c:	str	r3, [sp, #16]
   38d70:	movw	r3, #383	; 0x17f
   38d74:	mul	r3, r3, r1
   38d78:	ubfx	r3, r3, #0, #13
   38d7c:	str	r3, [sp, #20]
   38d80:	ldr	r3, [sp, #16]
   38d84:	cmp	r4, r3
   38d88:	cmpge	r0, #0
   38d8c:	moveq	r3, #1
   38d90:	movne	r3, #0
   38d94:	strne	r0, [fp]
   38d98:	movne	r0, r3
   38d9c:	bne	38d3c <fputs@plt+0x27bf4>
   38da0:	add	r3, sp, #32
   38da4:	add	r2, sp, #28
   38da8:	str	r8, [sp]
   38dac:	mov	r1, r4
   38db0:	mov	r0, r5
   38db4:	bl	38cb4 <fputs@plt+0x27b6c>
   38db8:	cmp	r0, #0
   38dbc:	bne	38d3c <fputs@plt+0x27bf4>
   38dc0:	ldr	r3, [sp, #20]
   38dc4:	movw	r2, #8193	; 0x2001
   38dc8:	ldr	ip, [sp, #28]
   38dcc:	str	r2, [sp, #12]
   38dd0:	ldr	sl, [sp, #32]
   38dd4:	ldr	r9, [sp, #36]	; 0x24
   38dd8:	lsl	r1, r3, #1
   38ddc:	ldrh	r2, [ip, r1]
   38de0:	cmp	r2, #0
   38de4:	subeq	r4, r4, #1
   38de8:	beq	38d80 <fputs@plt+0x27c38>
   38dec:	ldrh	r2, [ip, r1]
   38df0:	add	r2, r2, r9
   38df4:	cmp	r7, r2
   38df8:	bcc	38e1c <fputs@plt+0x27cd4>
   38dfc:	ldr	lr, [r5, #100]	; 0x64
   38e00:	cmp	lr, r2
   38e04:	bhi	38e1c <fputs@plt+0x27cd4>
   38e08:	ldrh	r1, [ip, r1]
   38e0c:	uxth	r1, r1
   38e10:	ldr	r1, [sl, r1, lsl #2]
   38e14:	cmp	r1, r6
   38e18:	moveq	r0, r2
   38e1c:	ldr	r2, [sp, #12]
   38e20:	subs	r2, r2, #1
   38e24:	str	r2, [sp, #12]
   38e28:	bne	38e38 <fputs@plt+0x27cf0>
   38e2c:	movw	r0, #53923	; 0xd2a3
   38e30:	bl	2e084 <fputs@plt+0x1cf3c>
   38e34:	b	38d3c <fputs@plt+0x27bf4>
   38e38:	add	r3, r3, #1
   38e3c:	ubfx	r3, r3, #0, #13
   38e40:	b	38dd8 <fputs@plt+0x27c90>
   38e44:	ldr	r1, [r0, #68]	; 0x44
   38e48:	push	{r4, r5, lr}
   38e4c:	mov	r4, #0
   38e50:	sub	sp, sp, #28
   38e54:	str	r4, [sp, #12]
   38e58:	cmp	r1, r4
   38e5c:	str	r4, [sp, #16]
   38e60:	str	r4, [sp, #20]
   38e64:	beq	38ed0 <fputs@plt+0x27d88>
   38e68:	add	r3, sp, #20
   38e6c:	add	r1, r1, #33	; 0x21
   38e70:	mov	r5, r0
   38e74:	add	r2, sp, #12
   38e78:	lsr	r1, r1, #12
   38e7c:	str	r3, [sp]
   38e80:	add	r3, sp, #16
   38e84:	bl	38cb4 <fputs@plt+0x27b6c>
   38e88:	ldr	r2, [sp, #12]
   38e8c:	ldr	r3, [sp, #20]
   38e90:	ldr	r0, [r5, #68]	; 0x44
   38e94:	add	r1, r2, #16384	; 0x4000
   38e98:	sub	r0, r0, r3
   38e9c:	mov	r3, r2
   38ea0:	ldrh	ip, [r3]
   38ea4:	add	r3, r3, #2
   38ea8:	cmp	ip, r0
   38eac:	strhgt	r4, [r3, #-2]
   38eb0:	cmp	r1, r3
   38eb4:	bne	38ea0 <fputs@plt+0x27d58>
   38eb8:	ldr	r3, [sp, #16]
   38ebc:	add	r0, r0, #1
   38ec0:	mov	r1, #0
   38ec4:	add	r0, r3, r0, lsl #2
   38ec8:	sub	r2, r2, r0
   38ecc:	bl	10f20 <memset@plt>
   38ed0:	add	sp, sp, #28
   38ed4:	pop	{r4, r5, pc}
   38ed8:	push	{r4, r5, r6, r7, r8, lr}
   38edc:	mov	r3, #0
   38ee0:	sub	sp, sp, #24
   38ee4:	mov	r4, r1
   38ee8:	add	r1, r1, #33	; 0x21
   38eec:	mov	r6, r2
   38ef0:	lsr	r1, r1, #12
   38ef4:	add	r2, sp, #20
   38ef8:	str	r3, [sp, #12]
   38efc:	mov	r7, r0
   38f00:	str	r3, [sp, #16]
   38f04:	str	r3, [sp, #20]
   38f08:	add	r3, sp, #12
   38f0c:	str	r3, [sp]
   38f10:	add	r3, sp, #16
   38f14:	bl	38cb4 <fputs@plt+0x27b6c>
   38f18:	subs	r5, r0, #0
   38f1c:	bne	38fb0 <fputs@plt+0x27e68>
   38f20:	ldr	r3, [sp, #12]
   38f24:	ldr	r8, [sp, #16]
   38f28:	sub	r4, r4, r3
   38f2c:	cmp	r4, #1
   38f30:	bne	38f4c <fputs@plt+0x27e04>
   38f34:	ldr	r2, [sp, #20]
   38f38:	add	r0, r8, #4
   38f3c:	mov	r1, r5
   38f40:	add	r2, r2, #16384	; 0x4000
   38f44:	sub	r2, r2, r0
   38f48:	bl	10f20 <memset@plt>
   38f4c:	ldr	r3, [r8, r4, lsl #2]
   38f50:	cmp	r3, #0
   38f54:	beq	38f60 <fputs@plt+0x27e18>
   38f58:	mov	r0, r7
   38f5c:	bl	38e44 <fputs@plt+0x27cfc>
   38f60:	movw	r3, #383	; 0x17f
   38f64:	ldr	r0, [sp, #20]
   38f68:	mov	r2, r4
   38f6c:	mul	r3, r3, r6
   38f70:	ubfx	r3, r3, #0, #13
   38f74:	lsl	r1, r3, #1
   38f78:	add	ip, r0, r1
   38f7c:	ldrh	r1, [r0, r1]
   38f80:	cmp	r1, #0
   38f84:	bne	38f9c <fputs@plt+0x27e54>
   38f88:	ldr	r3, [sp, #16]
   38f8c:	str	r6, [r3, r4, lsl #2]
   38f90:	uxth	r4, r4
   38f94:	strh	r4, [ip]
   38f98:	b	38fb0 <fputs@plt+0x27e68>
   38f9c:	cmp	r2, #0
   38fa0:	bne	38fbc <fputs@plt+0x27e74>
   38fa4:	movw	r0, #52399	; 0xccaf
   38fa8:	bl	2e084 <fputs@plt+0x1cf3c>
   38fac:	mov	r5, r0
   38fb0:	mov	r0, r5
   38fb4:	add	sp, sp, #24
   38fb8:	pop	{r4, r5, r6, r7, r8, pc}
   38fbc:	add	r3, r3, #1
   38fc0:	sub	r2, r2, #1
   38fc4:	ubfx	r3, r3, #0, #13
   38fc8:	b	38f74 <fputs@plt+0x27e2c>
   38fcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38fd0:	sub	sp, sp, #132	; 0x84
   38fd4:	mov	r4, r0
   38fd8:	add	r2, sp, #84	; 0x54
   38fdc:	str	r1, [sp, #36]	; 0x24
   38fe0:	mov	r1, #0
   38fe4:	bl	38bc0 <fputs@plt+0x27a78>
   38fe8:	subs	r5, r0, #0
   38fec:	bne	3906c <fputs@plt+0x27f24>
   38ff0:	ldr	r3, [sp, #84]	; 0x54
   38ff4:	cmp	r3, #0
   38ff8:	beq	39034 <fputs@plt+0x27eec>
   38ffc:	mov	r0, r4
   39000:	ldr	r1, [sp, #36]	; 0x24
   39004:	bl	179dc <fputs@plt+0x6894>
   39008:	subs	r5, r0, #0
   3900c:	strne	r5, [sp, #12]
   39010:	bne	3903c <fputs@plt+0x27ef4>
   39014:	ldr	r3, [pc, #1152]	; 3949c <fputs@plt+0x28354>
   39018:	ldr	r2, [r4, #52]	; 0x34
   3901c:	cmp	r2, r3
   39020:	beq	3906c <fputs@plt+0x27f24>
   39024:	movw	r0, #53476	; 0xd0e4
   39028:	bl	2dcd0 <fputs@plt+0x1cb88>
   3902c:	mov	r5, r0
   39030:	b	3906c <fputs@plt+0x27f24>
   39034:	mov	r3, #1
   39038:	str	r3, [sp, #12]
   3903c:	ldrb	r1, [r4, #46]	; 0x2e
   39040:	ands	r1, r1, #2
   39044:	beq	39078 <fputs@plt+0x27f30>
   39048:	mov	r1, #0
   3904c:	mov	r0, r4
   39050:	bl	190bc <fputs@plt+0x7f74>
   39054:	subs	r5, r0, #0
   39058:	bne	3906c <fputs@plt+0x27f24>
   3905c:	mov	r1, r5
   39060:	mov	r0, r4
   39064:	mov	r5, #264	; 0x108
   39068:	bl	190e0 <fputs@plt+0x7f98>
   3906c:	mov	r0, r5
   39070:	add	sp, sp, #132	; 0x84
   39074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39078:	mov	r2, #1
   3907c:	mov	r0, r4
   39080:	bl	190fc <fputs@plt+0x7fb4>
   39084:	subs	r5, r0, #0
   39088:	bne	3906c <fputs@plt+0x27f24>
   3908c:	mov	r3, #1
   39090:	mov	r1, r5
   39094:	add	r2, sp, #84	; 0x54
   39098:	mov	r0, r4
   3909c:	strb	r3, [r4, #44]	; 0x2c
   390a0:	bl	38bc0 <fputs@plt+0x27a78>
   390a4:	subs	r5, r0, #0
   390a8:	bne	3939c <fputs@plt+0x28254>
   390ac:	mov	r0, r4
   390b0:	ldr	r1, [sp, #36]	; 0x24
   390b4:	bl	179dc <fputs@plt+0x6894>
   390b8:	subs	r3, r0, #0
   390bc:	str	r3, [sp, #12]
   390c0:	ldreq	r5, [sp, #12]
   390c4:	beq	3939c <fputs@plt+0x28254>
   390c8:	mov	r0, r4
   390cc:	ldrb	r3, [r4, #45]	; 0x2d
   390d0:	add	r3, r3, #1
   390d4:	str	r3, [sp, #32]
   390d8:	rsb	r3, r3, #8
   390dc:	mov	r2, r3
   390e0:	ldr	r1, [sp, #32]
   390e4:	str	r3, [sp, #40]	; 0x28
   390e8:	bl	190fc <fputs@plt+0x7fb4>
   390ec:	subs	r5, r0, #0
   390f0:	bne	39390 <fputs@plt+0x28248>
   390f4:	mov	r1, r5
   390f8:	mov	r2, #48	; 0x30
   390fc:	add	r0, r4, #52	; 0x34
   39100:	bl	10f20 <memset@plt>
   39104:	add	r1, sp, #88	; 0x58
   39108:	ldr	r0, [r4, #8]
   3910c:	bl	12c28 <fputs@plt+0x1ae0>
   39110:	subs	r5, r0, #0
   39114:	bne	39380 <fputs@plt+0x28238>
   39118:	ldrd	r2, [sp, #88]	; 0x58
   3911c:	cmp	r2, #33	; 0x21
   39120:	sbcs	r3, r3, #0
   39124:	strlt	r5, [sp, #24]
   39128:	strlt	r5, [sp, #28]
   3912c:	blt	39314 <fputs@plt+0x281cc>
   39130:	mov	r2, #0
   39134:	mov	r3, #0
   39138:	ldr	r0, [r4, #8]
   3913c:	add	r1, sp, #96	; 0x60
   39140:	strd	r2, [sp]
   39144:	mov	r2, #32
   39148:	bl	12bf8 <fputs@plt+0x1ab0>
   3914c:	subs	r8, r0, #0
   39150:	bne	39494 <fputs@plt+0x2834c>
   39154:	ldr	r3, [sp, #96]	; 0x60
   39158:	ldr	r2, [pc, #832]	; 394a0 <fputs@plt+0x28358>
   3915c:	rev	r3, r3
   39160:	bic	r1, r3, #1
   39164:	cmp	r1, r2
   39168:	bne	39224 <fputs@plt+0x280dc>
   3916c:	ldr	r7, [sp, #104]	; 0x68
   39170:	rev	r7, r7
   39174:	sub	r2, r7, #1
   39178:	tst	r2, r7
   3917c:	bne	39224 <fputs@plt+0x280dc>
   39180:	sub	r2, r7, #512	; 0x200
   39184:	cmp	r2, #65024	; 0xfe00
   39188:	bhi	39224 <fputs@plt+0x280dc>
   3918c:	uxtb	r3, r3
   39190:	add	sl, r4, #76	; 0x4c
   39194:	str	r7, [r4, #36]	; 0x24
   39198:	and	r2, r3, #1
   3919c:	strb	r2, [r4, #65]	; 0x41
   391a0:	ldr	r2, [sp, #108]	; 0x6c
   391a4:	rev	r2, r2
   391a8:	str	r2, [r4, #112]	; 0x70
   391ac:	add	r2, r4, #84	; 0x54
   391b0:	str	r2, [sp, #48]	; 0x30
   391b4:	add	r2, sp, #112	; 0x70
   391b8:	ldm	r2!, {r0, r1}
   391bc:	mov	r2, #24
   391c0:	str	r0, [r4, #84]	; 0x54
   391c4:	mvn	r0, r3
   391c8:	mov	r3, #0
   391cc:	and	r0, r0, #1
   391d0:	str	r1, [r4, #88]	; 0x58
   391d4:	add	r1, sp, #96	; 0x60
   391d8:	str	sl, [sp]
   391dc:	bl	147d8 <fputs@plt+0x3690>
   391e0:	ldr	r3, [sp, #120]	; 0x78
   391e4:	ldr	r2, [r4, #76]	; 0x4c
   391e8:	rev	r3, r3
   391ec:	cmp	r2, r3
   391f0:	bne	39224 <fputs@plt+0x280dc>
   391f4:	ldr	r3, [sp, #124]	; 0x7c
   391f8:	ldr	r2, [r4, #80]	; 0x50
   391fc:	rev	r3, r3
   39200:	cmp	r2, r3
   39204:	bne	39224 <fputs@plt+0x280dc>
   39208:	ldr	r3, [pc, #660]	; 394a4 <fputs@plt+0x2835c>
   3920c:	ldr	r2, [sp, #100]	; 0x64
   39210:	cmp	r2, r3
   39214:	beq	39234 <fputs@plt+0x280ec>
   39218:	movw	r0, #52530	; 0xcd32
   3921c:	bl	2dcd0 <fputs@plt+0x1cb88>
   39220:	mov	r8, r0
   39224:	mov	r3, #0
   39228:	str	r3, [sp, #24]
   3922c:	str	r3, [sp, #28]
   39230:	b	3930c <fputs@plt+0x281c4>
   39234:	add	r3, r7, #24
   39238:	mov	r2, r3
   3923c:	mov	r0, r3
   39240:	str	r3, [sp, #44]	; 0x2c
   39244:	asr	r3, r3, #31
   39248:	mov	r1, r3
   3924c:	strd	r2, [sp, #56]	; 0x38
   39250:	bl	255cc <fputs@plt+0x14484>
   39254:	subs	r6, r0, #0
   39258:	beq	39490 <fputs@plt+0x28348>
   3925c:	bic	r1, r7, #255	; 0xff
   39260:	add	r3, r6, #24
   39264:	orr	r7, r1, r7, asr #16
   39268:	mov	r1, #32
   3926c:	str	r3, [sp, #52]	; 0x34
   39270:	uxth	r3, r7
   39274:	mov	r7, #0
   39278:	mov	r0, r7
   3927c:	str	r7, [sp, #24]
   39280:	str	r3, [sp, #64]	; 0x40
   39284:	ldrd	r2, [sp, #56]	; 0x38
   39288:	str	r7, [sp, #28]
   3928c:	strd	r2, [sp, #68]	; 0x44
   39290:	add	r3, r6, #8
   39294:	str	r3, [sp, #56]	; 0x38
   39298:	ldr	r3, [sp, #68]	; 0x44
   3929c:	adds	r3, r3, r1
   392a0:	str	r3, [sp, #16]
   392a4:	ldr	r3, [sp, #72]	; 0x48
   392a8:	adc	r3, r3, r0
   392ac:	str	r3, [sp, #20]
   392b0:	ldrd	r8, [sp, #16]
   392b4:	ldrd	r2, [sp, #88]	; 0x58
   392b8:	cmp	r2, r8
   392bc:	sbcs	r3, r3, r9
   392c0:	blt	39300 <fputs@plt+0x281b8>
   392c4:	str	r1, [sp]
   392c8:	mov	r1, r6
   392cc:	add	r7, r7, #1
   392d0:	str	r0, [sp, #4]
   392d4:	ldr	r0, [r4, #8]
   392d8:	ldr	r2, [sp, #44]	; 0x2c
   392dc:	bl	12bf8 <fputs@plt+0x1ab0>
   392e0:	subs	r8, r0, #0
   392e4:	bne	39304 <fputs@plt+0x281bc>
   392e8:	mov	r2, #8
   392ec:	ldr	r0, [sp, #48]	; 0x30
   392f0:	ldr	r1, [sp, #56]	; 0x38
   392f4:	bl	10e84 <memcmp@plt>
   392f8:	cmp	r0, #0
   392fc:	beq	393c0 <fputs@plt+0x28278>
   39300:	mov	r8, #0
   39304:	mov	r0, r6
   39308:	bl	183dc <fputs@plt+0x7294>
   3930c:	cmp	r8, #0
   39310:	bne	39494 <fputs@plt+0x2834c>
   39314:	ldr	r3, [sp, #24]
   39318:	mov	r0, r4
   3931c:	str	r3, [r4, #76]	; 0x4c
   39320:	ldr	r3, [sp, #28]
   39324:	str	r3, [r4, #80]	; 0x50
   39328:	bl	16c50 <fputs@plt+0x5b08>
   3932c:	ldr	r3, [r4, #32]
   39330:	mov	r1, #0
   39334:	ldr	r2, [r4, #68]	; 0x44
   39338:	ldr	r3, [r3]
   3933c:	cmp	r2, #0
   39340:	str	r1, [r3, #96]	; 0x60
   39344:	str	r2, [r3, #128]	; 0x80
   39348:	str	r1, [r3, #100]	; 0x64
   3934c:	mvn	r1, #0
   39350:	str	r1, [r3, #104]	; 0x68
   39354:	str	r1, [r3, #108]	; 0x6c
   39358:	str	r1, [r3, #112]	; 0x70
   3935c:	str	r1, [r3, #116]	; 0x74
   39360:	strne	r2, [r3, #104]	; 0x68
   39364:	ldr	r3, [r4, #72]	; 0x48
   39368:	cmp	r3, #0
   3936c:	beq	39380 <fputs@plt+0x28238>
   39370:	ldr	r1, [pc, #304]	; 394a8 <fputs@plt+0x28360>
   39374:	movw	r0, #283	; 0x11b
   39378:	ldr	r3, [r4, #108]	; 0x6c
   3937c:	bl	2c818 <fputs@plt+0x1b6d0>
   39380:	mov	r0, r4
   39384:	ldr	r1, [sp, #32]
   39388:	ldr	r2, [sp, #40]	; 0x28
   3938c:	bl	19174 <fputs@plt+0x802c>
   39390:	ldr	r2, [sp, #36]	; 0x24
   39394:	mov	r3, #1
   39398:	str	r3, [r2]
   3939c:	mov	r1, #0
   393a0:	mov	r2, #1
   393a4:	mov	r0, r4
   393a8:	strb	r1, [r4, #44]	; 0x2c
   393ac:	bl	19174 <fputs@plt+0x802c>
   393b0:	ldr	r3, [sp, #12]
   393b4:	cmp	r3, #0
   393b8:	beq	39014 <fputs@plt+0x27ecc>
   393bc:	b	3906c <fputs@plt+0x27f24>
   393c0:	ldr	fp, [r6]
   393c4:	rev	fp, fp
   393c8:	cmp	fp, #0
   393cc:	beq	39300 <fputs@plt+0x281b8>
   393d0:	ldrb	r8, [r4, #65]	; 0x41
   393d4:	mov	r3, sl
   393d8:	mov	r2, #8
   393dc:	mov	r1, r6
   393e0:	str	sl, [sp]
   393e4:	clz	r8, r8
   393e8:	lsr	r8, r8, #5
   393ec:	mov	r0, r8
   393f0:	bl	147d8 <fputs@plt+0x3690>
   393f4:	mov	r3, sl
   393f8:	mov	r0, r8
   393fc:	ldr	r2, [r4, #36]	; 0x24
   39400:	str	sl, [sp]
   39404:	ldr	r1, [sp, #52]	; 0x34
   39408:	bl	147d8 <fputs@plt+0x3690>
   3940c:	ldr	r3, [r6, #16]
   39410:	ldr	r2, [r4, #76]	; 0x4c
   39414:	rev	r3, r3
   39418:	cmp	r2, r3
   3941c:	bne	39300 <fputs@plt+0x281b8>
   39420:	ldr	r3, [r6, #20]
   39424:	ldr	r2, [r4, #80]	; 0x50
   39428:	rev	r3, r3
   3942c:	cmp	r2, r3
   39430:	bne	39300 <fputs@plt+0x281b8>
   39434:	ldr	r3, [r6, #4]
   39438:	mov	r2, fp
   3943c:	mov	r1, r7
   39440:	mov	r0, r4
   39444:	rev	r3, r3
   39448:	str	r3, [sp, #76]	; 0x4c
   3944c:	bl	38ed8 <fputs@plt+0x27d90>
   39450:	subs	r8, r0, #0
   39454:	bne	39304 <fputs@plt+0x281bc>
   39458:	ldr	r3, [sp, #76]	; 0x4c
   3945c:	cmp	r3, #0
   39460:	beq	39484 <fputs@plt+0x2833c>
   39464:	str	r7, [r4, #68]	; 0x44
   39468:	str	r3, [r4, #72]	; 0x48
   3946c:	ldr	r3, [sp, #64]	; 0x40
   39470:	strh	r3, [r4, #66]	; 0x42
   39474:	ldr	r3, [r4, #76]	; 0x4c
   39478:	str	r3, [sp, #24]
   3947c:	ldr	r3, [r4, #80]	; 0x50
   39480:	str	r3, [sp, #28]
   39484:	ldr	r1, [sp, #16]
   39488:	ldr	r0, [sp, #20]
   3948c:	b	39298 <fputs@plt+0x28150>
   39490:	mov	r8, #7
   39494:	mov	r5, r8
   39498:	b	39380 <fputs@plt+0x28238>
   3949c:	eoreq	lr, sp, r8, lsl r2
   394a0:	ldrbcc	r0, [pc, -r2, lsl #13]!
   394a4:	stmiane	r2!, {r8, sl, fp, sp}^
   394a8:	andeq	r7, r7, sp, asr r2
   394ac:	cmp	r3, #5
   394b0:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   394b4:	mov	r5, r0
   394b8:	mov	r4, r1
   394bc:	mov	r6, r2
   394c0:	ble	394f0 <fputs@plt+0x283a8>
   394c4:	cmp	r3, #100	; 0x64
   394c8:	movgt	r4, #15
   394cc:	bgt	395b4 <fputs@plt+0x2846c>
   394d0:	cmp	r3, #9
   394d4:	ldr	r0, [r0]
   394d8:	subgt	r3, r3, #9
   394dc:	movgt	r1, #39	; 0x27
   394e0:	movle	r1, #1
   394e4:	mulgt	r3, r3, r3
   394e8:	mulgt	r1, r1, r3
   394ec:	bl	12ca4 <fputs@plt+0x1b5c>
   394f0:	cmp	r6, #0
   394f4:	beq	39568 <fputs@plt+0x28420>
   394f8:	ldr	r3, [r5, #32]
   394fc:	cmp	r6, #0
   39500:	movne	r4, #0
   39504:	ldr	r7, [r3]
   39508:	bne	395d4 <fputs@plt+0x2848c>
   3950c:	ldr	r3, [r5, #68]	; 0x44
   39510:	ldr	r2, [r7, #96]	; 0x60
   39514:	cmp	r2, r3
   39518:	movne	r4, r6
   3951c:	bne	395d4 <fputs@plt+0x2848c>
   39520:	mov	r1, #3
   39524:	mov	r0, r5
   39528:	bl	190bc <fputs@plt+0x7f74>
   3952c:	mov	r4, r0
   39530:	mov	r0, r5
   39534:	bl	14890 <fputs@plt+0x3748>
   39538:	cmp	r4, #0
   3953c:	bne	395cc <fputs@plt+0x28484>
   39540:	ldr	r3, [r5, #32]
   39544:	add	r1, r5, #52	; 0x34
   39548:	mov	r2, #48	; 0x30
   3954c:	ldr	r0, [r3]
   39550:	bl	10e84 <memcmp@plt>
   39554:	subs	r4, r0, #0
   39558:	movne	r1, #3
   3955c:	bne	3971c <fputs@plt+0x285d4>
   39560:	strh	r6, [r5, #40]	; 0x28
   39564:	b	395b4 <fputs@plt+0x2846c>
   39568:	mov	r1, r4
   3956c:	mov	r0, r5
   39570:	bl	38fcc <fputs@plt+0x27e84>
   39574:	cmp	r0, #5
   39578:	mov	r4, r0
   3957c:	bne	395c0 <fputs@plt+0x28478>
   39580:	ldr	r3, [r5, #32]
   39584:	ldr	r3, [r3]
   39588:	cmp	r3, #0
   3958c:	beq	396d0 <fputs@plt+0x28588>
   39590:	mov	r1, #2
   39594:	mov	r0, r5
   39598:	bl	190bc <fputs@plt+0x7f74>
   3959c:	subs	r4, r0, #0
   395a0:	moveq	r1, #2
   395a4:	beq	3971c <fputs@plt+0x285d4>
   395a8:	movw	r3, #261	; 0x105
   395ac:	cmp	r4, #5
   395b0:	moveq	r4, r3
   395b4:	mov	r0, r4
   395b8:	add	sp, sp, #4
   395bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   395c0:	cmp	r0, #0
   395c4:	beq	394f8 <fputs@plt+0x283b0>
   395c8:	b	395b4 <fputs@plt+0x2846c>
   395cc:	cmp	r4, #5
   395d0:	bne	395b4 <fputs@plt+0x2846c>
   395d4:	ldr	sl, [r5, #68]	; 0x44
   395d8:	mov	r6, #0
   395dc:	mov	r3, #1
   395e0:	mov	r8, r6
   395e4:	add	r2, r7, r3, lsl #2
   395e8:	ldr	r2, [r2, #100]	; 0x64
   395ec:	cmp	r2, r8
   395f0:	cmpcs	sl, r2
   395f4:	movcs	r1, #1
   395f8:	movcc	r1, #0
   395fc:	cmp	r1, #0
   39600:	movne	r6, r3
   39604:	add	r3, r3, #1
   39608:	movne	r8, r2
   3960c:	cmp	r3, #5
   39610:	bne	395e4 <fputs@plt+0x2849c>
   39614:	ldrb	r3, [r5, #46]	; 0x2e
   39618:	tst	r3, #2
   3961c:	bne	396bc <fputs@plt+0x28574>
   39620:	clz	r3, r6
   39624:	lsr	r3, r3, #5
   39628:	cmp	r8, sl
   3962c:	orrcc	r3, r3, #1
   39630:	cmp	r3, #0
   39634:	beq	39678 <fputs@plt+0x28530>
   39638:	mov	r9, #1
   3963c:	add	fp, r9, #3
   39640:	mov	r2, #1
   39644:	mov	r1, fp
   39648:	mov	r0, r5
   3964c:	bl	190fc <fputs@plt+0x7fb4>
   39650:	subs	r4, r0, #0
   39654:	bne	3969c <fputs@plt+0x28554>
   39658:	add	r3, r7, r9, lsl #2
   3965c:	mov	r2, #1
   39660:	mov	r1, fp
   39664:	mov	r0, r5
   39668:	mov	r6, r9
   3966c:	mov	r8, sl
   39670:	str	sl, [r3, #100]	; 0x64
   39674:	bl	19174 <fputs@plt+0x802c>
   39678:	add	r9, r6, #3
   3967c:	mov	r0, r5
   39680:	mov	r1, r9
   39684:	bl	190bc <fputs@plt+0x7f74>
   39688:	subs	r4, r0, #0
   3968c:	beq	396d8 <fputs@plt+0x28590>
   39690:	cmp	r4, #5
   39694:	bne	395b4 <fputs@plt+0x2846c>
   39698:	b	396d0 <fputs@plt+0x28588>
   3969c:	cmp	r4, #5
   396a0:	bne	395b4 <fputs@plt+0x2846c>
   396a4:	add	r9, r9, #1
   396a8:	cmp	r9, #5
   396ac:	bne	3963c <fputs@plt+0x284f4>
   396b0:	cmp	r6, #0
   396b4:	beq	396d0 <fputs@plt+0x28588>
   396b8:	b	39678 <fputs@plt+0x28530>
   396bc:	cmp	r6, #0
   396c0:	bne	39678 <fputs@plt+0x28530>
   396c4:	cmp	r4, #5
   396c8:	movne	r4, #520	; 0x208
   396cc:	bne	395b4 <fputs@plt+0x2846c>
   396d0:	mvn	r4, #0
   396d4:	b	395b4 <fputs@plt+0x2846c>
   396d8:	ldr	r3, [r7, #96]	; 0x60
   396dc:	add	r7, r7, r6, lsl #2
   396e0:	mov	r0, r5
   396e4:	add	r3, r3, #1
   396e8:	str	r3, [r5, #100]	; 0x64
   396ec:	bl	14890 <fputs@plt+0x3748>
   396f0:	ldr	r3, [r7, #100]	; 0x64
   396f4:	cmp	r3, r8
   396f8:	bne	39718 <fputs@plt+0x285d0>
   396fc:	ldr	r3, [r5, #32]
   39700:	mov	r2, #48	; 0x30
   39704:	add	r1, r5, #52	; 0x34
   39708:	ldr	r0, [r3]
   3970c:	bl	10e84 <memcmp@plt>
   39710:	subs	r4, r0, #0
   39714:	beq	39560 <fputs@plt+0x28418>
   39718:	mov	r1, r9
   3971c:	mov	r0, r5
   39720:	bl	190e0 <fputs@plt+0x7f98>
   39724:	b	396d0 <fputs@plt+0x28588>
   39728:	ldr	r3, [r0, #416]	; 0x1a0
   3972c:	push	{r4, r5, r6, lr}
   39730:	mov	r4, r0
   39734:	mov	r5, r1
   39738:	cmp	r3, #0
   3973c:	movne	r4, r3
   39740:	mov	r3, #0
   39744:	ldr	r2, [r4, #456]	; 0x1c8
   39748:	ldr	r0, [r4, #524]	; 0x20c
   3974c:	cmp	r2, r3
   39750:	bgt	39784 <fputs@plt+0x2863c>
   39754:	add	r2, r2, #1
   39758:	lsl	r2, r2, #2
   3975c:	asr	r3, r2, #31
   39760:	bl	25630 <fputs@plt+0x144e8>
   39764:	cmp	r0, #0
   39768:	beq	39798 <fputs@plt+0x28650>
   3976c:	ldr	r3, [r4, #456]	; 0x1c8
   39770:	str	r0, [r4, #524]	; 0x20c
   39774:	add	r2, r3, #1
   39778:	str	r2, [r4, #456]	; 0x1c8
   3977c:	str	r5, [r0, r3, lsl #2]
   39780:	pop	{r4, r5, r6, pc}
   39784:	ldr	r1, [r0, r3, lsl #2]
   39788:	cmp	r1, r5
   3978c:	popeq	{r4, r5, r6, pc}
   39790:	add	r3, r3, #1
   39794:	b	3974c <fputs@plt+0x28604>
   39798:	ldr	r0, [r4]
   3979c:	pop	{r4, r5, r6, lr}
   397a0:	b	185e4 <fputs@plt+0x749c>
   397a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   397a8:	mov	r8, r0
   397ac:	sub	sp, sp, #52	; 0x34
   397b0:	mov	r5, r2
   397b4:	ldr	r0, [r2]
   397b8:	bl	2a2c0 <fputs@plt+0x19178>
   397bc:	subs	r3, r0, #0
   397c0:	str	r3, [sp, #12]
   397c4:	beq	399c0 <fputs@plt+0x28878>
   397c8:	ldr	r0, [r5]
   397cc:	bl	2a228 <fputs@plt+0x190e0>
   397d0:	mov	r4, r0
   397d4:	ldr	r0, [r5, #4]
   397d8:	bl	2a2c0 <fputs@plt+0x19178>
   397dc:	subs	r3, r0, #0
   397e0:	str	r3, [sp, #4]
   397e4:	beq	399c0 <fputs@plt+0x28878>
   397e8:	ldrb	r3, [r3]
   397ec:	cmp	r3, #0
   397f0:	bne	39808 <fputs@plt+0x286c0>
   397f4:	ldr	r1, [r5]
   397f8:	mov	r0, r8
   397fc:	add	sp, sp, #52	; 0x34
   39800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39804:	b	26ee0 <fputs@plt+0x15d98>
   39808:	ldr	r0, [r5, #4]
   3980c:	bl	2a228 <fputs@plt+0x190e0>
   39810:	mov	r9, r0
   39814:	ldr	r0, [r5, #8]
   39818:	bl	2a2c0 <fputs@plt+0x19178>
   3981c:	subs	r3, r0, #0
   39820:	str	r3, [sp, #32]
   39824:	beq	399c0 <fputs@plt+0x28878>
   39828:	ldr	r0, [r5, #8]
   3982c:	bl	2a228 <fputs@plt+0x190e0>
   39830:	add	r3, r4, #1
   39834:	str	r0, [sp, #8]
   39838:	mov	r0, r8
   3983c:	asr	fp, r3, #31
   39840:	mov	r2, r3
   39844:	mov	sl, r3
   39848:	mov	r3, fp
   3984c:	bl	26290 <fputs@plt+0x15148>
   39850:	subs	r6, r0, #0
   39854:	beq	399c0 <fputs@plt+0x28878>
   39858:	sub	r3, r4, r9
   3985c:	mov	r5, #0
   39860:	mov	r7, r5
   39864:	str	r3, [sp, #36]	; 0x24
   39868:	ldr	r3, [sp, #8]
   3986c:	sub	r3, r3, r9
   39870:	asr	r1, r3, #31
   39874:	mov	r0, r3
   39878:	sub	r3, r9, #1
   3987c:	strd	r0, [sp, #24]
   39880:	str	r3, [sp, #40]	; 0x28
   39884:	ldr	r3, [sp, #12]
   39888:	add	r0, r3, r7
   3988c:	ldr	r3, [sp, #36]	; 0x24
   39890:	cmp	r7, r3
   39894:	ble	398d0 <fputs@plt+0x28788>
   39898:	sub	r4, r4, r7
   3989c:	mov	r1, r0
   398a0:	mov	r2, r4
   398a4:	add	r0, r6, r5
   398a8:	bl	10fbc <memcpy@plt>
   398ac:	add	r2, r4, r5
   398b0:	mov	r3, #0
   398b4:	mov	r1, r6
   398b8:	mov	r0, r8
   398bc:	strb	r3, [r6, r2]
   398c0:	ldr	r3, [pc, #256]	; 399c8 <fputs@plt+0x28880>
   398c4:	add	sp, sp, #52	; 0x34
   398c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   398cc:	b	263cc <fputs@plt+0x15284>
   398d0:	ldr	r2, [sp, #4]
   398d4:	ldr	r3, [sp, #12]
   398d8:	ldrb	r2, [r2]
   398dc:	ldrb	r3, [r3, r7]
   398e0:	cmp	r2, r3
   398e4:	bne	39904 <fputs@plt+0x287bc>
   398e8:	mov	r2, r9
   398ec:	ldr	r1, [sp, #4]
   398f0:	str	r3, [sp, #44]	; 0x2c
   398f4:	bl	10e84 <memcmp@plt>
   398f8:	cmp	r0, #0
   398fc:	ldr	r3, [sp, #44]	; 0x2c
   39900:	beq	39914 <fputs@plt+0x287cc>
   39904:	strb	r3, [r6, r5]
   39908:	add	r5, r5, #1
   3990c:	add	r7, r7, #1
   39910:	b	39884 <fputs@plt+0x2873c>
   39914:	ldr	r3, [sp, #24]
   39918:	adds	sl, sl, r3
   3991c:	ldr	r3, [sp, #28]
   39920:	adc	fp, fp, r3
   39924:	subs	r3, sl, #1
   39928:	str	r3, [sp, #16]
   3992c:	sbc	r3, fp, #0
   39930:	str	r3, [sp, #20]
   39934:	ldr	r3, [r8]
   39938:	ldrd	r0, [sp, #16]
   3993c:	ldr	r3, [r3, #32]
   39940:	ldr	r2, [r3, #92]	; 0x5c
   39944:	asr	r3, r2, #31
   39948:	cmp	r2, r0
   3994c:	sbcs	r3, r3, r1
   39950:	bge	3996c <fputs@plt+0x28824>
   39954:	mov	r0, r8
   39958:	bl	26228 <fputs@plt+0x150e0>
   3995c:	mov	r0, r6
   39960:	add	sp, sp, #52	; 0x34
   39964:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39968:	b	183dc <fputs@plt+0x7294>
   3996c:	asr	r3, sl, #31
   39970:	mov	r2, sl
   39974:	mov	r0, r6
   39978:	bl	25630 <fputs@plt+0x144e8>
   3997c:	subs	r3, r0, #0
   39980:	bne	39990 <fputs@plt+0x28848>
   39984:	mov	r0, r8
   39988:	bl	2425c <fputs@plt+0x13114>
   3998c:	b	3995c <fputs@plt+0x28814>
   39990:	add	r0, r3, r5
   39994:	ldr	r2, [sp, #8]
   39998:	str	r3, [sp, #44]	; 0x2c
   3999c:	ldr	r1, [sp, #32]
   399a0:	bl	10fbc <memcpy@plt>
   399a4:	ldr	r3, [sp, #8]
   399a8:	add	r5, r5, r3
   399ac:	ldr	r3, [sp, #40]	; 0x28
   399b0:	add	r7, r7, r3
   399b4:	ldr	r3, [sp, #44]	; 0x2c
   399b8:	mov	r6, r3
   399bc:	b	3990c <fputs@plt+0x287c4>
   399c0:	add	sp, sp, #52	; 0x34
   399c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   399c8:	ldrdeq	r8, [r1], -ip
   399cc:	push	{r4, r5, r6, r7, r8, lr}
   399d0:	mov	r4, r0
   399d4:	mov	r5, r1
   399d8:	bl	24fc4 <fputs@plt+0x13e7c>
   399dc:	cmp	r0, #0
   399e0:	mvnne	r6, #0
   399e4:	mvnne	r7, #0
   399e8:	bne	39a34 <fputs@plt+0x288ec>
   399ec:	ldr	r3, [pc, #76]	; 39a40 <fputs@plt+0x288f8>
   399f0:	cmp	r4, #0
   399f4:	sbcs	r2, r5, #0
   399f8:	ldrd	r6, [r3, #224]	; 0xe0
   399fc:	blt	39a34 <fputs@plt+0x288ec>
   39a00:	mov	r1, #0
   39a04:	strd	r4, [r3, #224]	; 0xe0
   39a08:	ldr	r0, [r3]
   39a0c:	cmp	r0, r4
   39a10:	sbcs	r2, r1, r5
   39a14:	movge	r2, #1
   39a18:	movlt	r2, #0
   39a1c:	cmp	r4, #1
   39a20:	sbcs	r1, r5, #0
   39a24:	movlt	r2, #0
   39a28:	andge	r2, r2, #1
   39a2c:	str	r2, [r3, #244]	; 0xf4
   39a30:	bl	2c964 <fputs@plt+0x1b81c>
   39a34:	mov	r0, r6
   39a38:	mov	r1, r7
   39a3c:	pop	{r4, r5, r6, r7, r8, pc}
   39a40:	ldrdeq	pc, [r8], -r0
   39a44:	bic	r0, r0, r0, asr #31
   39a48:	asr	r1, r0, #31
   39a4c:	b	399cc <fputs@plt+0x28884>
   39a50:	push	{r4, r5, lr}
   39a54:	sub	sp, sp, #108	; 0x6c
   39a58:	mov	r4, r0
   39a5c:	mov	r5, r1
   39a60:	bl	24fc4 <fputs@plt+0x13e7c>
   39a64:	cmp	r0, #0
   39a68:	movne	r0, #0
   39a6c:	bne	39aac <fputs@plt+0x28964>
   39a70:	add	r3, sp, #32
   39a74:	mov	r2, r5
   39a78:	mov	r1, r4
   39a7c:	stmib	sp, {r0, r3}
   39a80:	str	r3, [sp, #12]
   39a84:	mov	r3, #70	; 0x46
   39a88:	str	r0, [sp, #16]
   39a8c:	str	r3, [sp, #20]
   39a90:	ldr	r3, [pc, #28]	; 39ab4 <fputs@plt+0x2896c>
   39a94:	strh	r0, [sp, #28]
   39a98:	add	r0, sp, #4
   39a9c:	str	r3, [sp, #24]
   39aa0:	bl	28fa8 <fputs@plt+0x17e60>
   39aa4:	add	r0, sp, #4
   39aa8:	bl	1de74 <fputs@plt+0xcd2c>
   39aac:	add	sp, sp, #108	; 0x6c
   39ab0:	pop	{r4, r5, pc}
   39ab4:	blcc	fe6ec2bc <stderr@@GLIBC_2.4+0xfe660554>
   39ab8:	push	{r0, r1, r2, r3}
   39abc:	push	{r0, r1, r2, lr}
   39ac0:	bl	24fc4 <fputs@plt+0x13e7c>
   39ac4:	cmp	r0, #0
   39ac8:	movne	r0, #0
   39acc:	bne	39ae0 <fputs@plt+0x28998>
   39ad0:	add	r1, sp, #20
   39ad4:	ldr	r0, [sp, #16]
   39ad8:	str	r1, [sp, #4]
   39adc:	bl	39a50 <fputs@plt+0x28908>
   39ae0:	add	sp, sp, #12
   39ae4:	pop	{lr}		; (ldr lr, [sp], #4)
   39ae8:	add	sp, sp, #16
   39aec:	bx	lr
   39af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39af4:	sub	sp, sp, #20
   39af8:	mov	r8, r0
   39afc:	mov	r0, r1
   39b00:	mov	r6, r1
   39b04:	strd	r2, [sp, #4]
   39b08:	ldr	r5, [r2]
   39b0c:	bl	16878 <fputs@plt+0x5730>
   39b10:	ldr	r3, [pc, #1216]	; 39fd8 <fputs@plt+0x28e90>
   39b14:	add	sl, r0, #2
   39b18:	mov	r9, r0
   39b1c:	asr	fp, sl, #31
   39b20:	and	r2, r5, #64	; 0x40
   39b24:	ldr	r3, [r3, #12]
   39b28:	orrs	r3, r2, r3
   39b2c:	beq	39f18 <fputs@plt+0x28dd0>
   39b30:	cmp	r0, #4
   39b34:	ble	39f18 <fputs@plt+0x28dd0>
   39b38:	mov	r2, #5
   39b3c:	ldr	r1, [pc, #1176]	; 39fdc <fputs@plt+0x28e94>
   39b40:	mov	r0, r6
   39b44:	bl	10e84 <memcmp@plt>
   39b48:	subs	r7, r0, #0
   39b4c:	bne	39f18 <fputs@plt+0x28dd0>
   39b50:	orr	r5, r5, #64	; 0x40
   39b54:	add	r9, r9, r6
   39b58:	mov	r3, r6
   39b5c:	ldrb	r2, [r3], #1
   39b60:	sub	r2, r2, #38	; 0x26
   39b64:	clz	r2, r2
   39b68:	lsr	r2, r2, #5
   39b6c:	adds	sl, sl, r2
   39b70:	adc	fp, fp, #0
   39b74:	cmp	r9, r3
   39b78:	bne	39b5c <fputs@plt+0x28a14>
   39b7c:	mov	r0, sl
   39b80:	mov	r1, fp
   39b84:	bl	255cc <fputs@plt+0x14484>
   39b88:	subs	r4, r0, #0
   39b8c:	bne	39ba0 <fputs@plt+0x28a58>
   39b90:	mov	r6, #7
   39b94:	mov	r0, r6
   39b98:	add	sp, sp, #20
   39b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39ba0:	ldrb	r3, [r6, #5]
   39ba4:	cmp	r3, #47	; 0x2f
   39ba8:	beq	39c40 <fputs@plt+0x28af8>
   39bac:	mov	r9, #5
   39bb0:	ldr	sl, [pc, #1064]	; 39fe0 <fputs@plt+0x28e98>
   39bb4:	rsb	r3, r6, #1
   39bb8:	mov	r2, #0
   39bbc:	str	r3, [sp]
   39bc0:	ldrb	r3, [r6, r9]
   39bc4:	add	ip, r6, r9
   39bc8:	cmp	r3, #35	; 0x23
   39bcc:	cmpne	r3, #0
   39bd0:	movne	r1, #1
   39bd4:	moveq	r1, #0
   39bd8:	bne	39cb4 <fputs@plt+0x28b6c>
   39bdc:	cmp	r7, #1
   39be0:	mov	r3, r4
   39be4:	mov	r0, r4
   39be8:	strbeq	r1, [r4, r2]
   39bec:	mov	r1, #0
   39bf0:	addeq	r2, r2, #1
   39bf4:	strb	r1, [r3, r2]!
   39bf8:	strb	r1, [r3, #1]
   39bfc:	bl	16878 <fputs@plt+0x5730>
   39c00:	add	r0, r0, #1
   39c04:	add	r7, r4, r0
   39c08:	ldrb	r3, [r7]
   39c0c:	cmp	r3, #0
   39c10:	bne	39e38 <fputs@plt+0x28cf0>
   39c14:	mov	r0, r8
   39c18:	bl	252c4 <fputs@plt+0x1417c>
   39c1c:	ldr	r3, [sp, #8]
   39c20:	cmp	r0, #0
   39c24:	movne	r6, #0
   39c28:	str	r0, [r3]
   39c2c:	bne	39ef4 <fputs@plt+0x28dac>
   39c30:	mov	r1, r8
   39c34:	ldr	r0, [pc, #936]	; 39fe4 <fputs@plt+0x28e9c>
   39c38:	bl	39ab8 <fputs@plt+0x28970>
   39c3c:	b	39ca4 <fputs@plt+0x28b5c>
   39c40:	ldrb	r3, [r6, #6]
   39c44:	cmp	r3, #47	; 0x2f
   39c48:	bne	39bac <fputs@plt+0x28a64>
   39c4c:	mov	r9, #7
   39c50:	b	39c58 <fputs@plt+0x28b10>
   39c54:	add	r9, r9, #1
   39c58:	ldrb	r3, [r6, r9]
   39c5c:	cmp	r3, #0
   39c60:	cmpne	r3, #47	; 0x2f
   39c64:	bne	39c54 <fputs@plt+0x28b0c>
   39c68:	cmp	r9, #7
   39c6c:	beq	39bb0 <fputs@plt+0x28a68>
   39c70:	cmp	r9, #16
   39c74:	add	sl, r6, #7
   39c78:	bne	39c94 <fputs@plt+0x28b4c>
   39c7c:	mov	r2, #9
   39c80:	mov	r1, sl
   39c84:	ldr	r0, [pc, #860]	; 39fe8 <fputs@plt+0x28ea0>
   39c88:	bl	10e84 <memcmp@plt>
   39c8c:	cmp	r0, #0
   39c90:	beq	39bb0 <fputs@plt+0x28a68>
   39c94:	ldr	r0, [pc, #848]	; 39fec <fputs@plt+0x28ea4>
   39c98:	mov	r2, sl
   39c9c:	sub	r1, r9, #7
   39ca0:	bl	39ab8 <fputs@plt+0x28970>
   39ca4:	ldr	r3, [sp, #60]	; 0x3c
   39ca8:	mov	r6, #1
   39cac:	str	r0, [r3]
   39cb0:	b	39ee8 <fputs@plt+0x28da0>
   39cb4:	cmp	r3, #37	; 0x25
   39cb8:	add	r1, r9, #1
   39cbc:	bne	39d84 <fputs@plt+0x28c3c>
   39cc0:	ldrb	r0, [r6, r1]
   39cc4:	add	lr, sl, r0
   39cc8:	ldrb	lr, [lr, #320]	; 0x140
   39ccc:	tst	lr, #8
   39cd0:	beq	39d84 <fputs@plt+0x28c3c>
   39cd4:	ldrb	fp, [ip, #2]
   39cd8:	add	lr, sl, fp
   39cdc:	ldrb	lr, [lr, #320]	; 0x140
   39ce0:	tst	lr, #8
   39ce4:	beq	39d84 <fputs@plt+0x28c3c>
   39ce8:	bl	13a1c <fputs@plt+0x28d4>
   39cec:	lsl	r3, r0, #4
   39cf0:	mov	r0, fp
   39cf4:	add	r1, r9, #3
   39cf8:	str	r3, [sp, #12]
   39cfc:	bl	13a1c <fputs@plt+0x28d4>
   39d00:	ldr	r3, [sp, #12]
   39d04:	adds	r3, r0, r3
   39d08:	uxtbne	r3, r3
   39d0c:	bne	39e24 <fputs@plt+0x28cdc>
   39d10:	ldrb	r0, [r6, r1]
   39d14:	cmp	r0, #35	; 0x23
   39d18:	cmpne	r0, #0
   39d1c:	beq	39d5c <fputs@plt+0x28c14>
   39d20:	subs	r3, r0, #63	; 0x3f
   39d24:	movne	r3, #1
   39d28:	cmp	r7, #0
   39d2c:	movne	r3, #1
   39d30:	cmp	r3, #0
   39d34:	beq	39e30 <fputs@plt+0x28ce8>
   39d38:	subs	r3, r0, #38	; 0x26
   39d3c:	movne	r3, #1
   39d40:	cmp	r7, #1
   39d44:	bne	39d6c <fputs@plt+0x28c24>
   39d48:	cmp	r0, #61	; 0x3d
   39d4c:	moveq	r3, #0
   39d50:	andne	r3, r3, #1
   39d54:	cmp	r3, #0
   39d58:	bne	39d64 <fputs@plt+0x28c1c>
   39d5c:	mov	r9, r1
   39d60:	b	39bc0 <fputs@plt+0x28a78>
   39d64:	add	r1, r1, #1
   39d68:	b	39d10 <fputs@plt+0x28bc8>
   39d6c:	cmp	r7, #2
   39d70:	orrne	r3, r3, #1
   39d74:	cmp	r3, #0
   39d78:	bne	39d64 <fputs@plt+0x28c1c>
   39d7c:	mov	r7, #2
   39d80:	b	39d5c <fputs@plt+0x28c14>
   39d84:	cmp	r7, #1
   39d88:	bne	39df8 <fputs@plt+0x28cb0>
   39d8c:	cmp	r3, #61	; 0x3d
   39d90:	cmpne	r3, #38	; 0x26
   39d94:	bne	39e24 <fputs@plt+0x28cdc>
   39d98:	add	lr, r4, r2
   39d9c:	mov	r0, r2
   39da0:	ldrb	lr, [lr, #-1]
   39da4:	cmp	lr, #0
   39da8:	bne	39ddc <fputs@plt+0x28c94>
   39dac:	ldr	r3, [sp]
   39db0:	mov	r0, ip
   39db4:	add	r1, r3, ip
   39db8:	ldrb	r3, [ip, #1]
   39dbc:	cmp	r3, #0
   39dc0:	cmpne	r3, #35	; 0x23
   39dc4:	beq	39d5c <fputs@plt+0x28c14>
   39dc8:	ldrb	r3, [r0]
   39dcc:	add	ip, ip, #1
   39dd0:	cmp	r3, #38	; 0x26
   39dd4:	bne	39dac <fputs@plt+0x28c64>
   39dd8:	b	39d5c <fputs@plt+0x28c14>
   39ddc:	cmp	r3, #38	; 0x26
   39de0:	moveq	r3, #0
   39de4:	addeq	r2, r2, #1
   39de8:	strbeq	r3, [r4, r0]
   39dec:	movne	r7, #2
   39df0:	mov	r3, #0
   39df4:	b	39e24 <fputs@plt+0x28cdc>
   39df8:	cmp	r7, #0
   39dfc:	cmpeq	r3, #63	; 0x3f
   39e00:	moveq	r7, #1
   39e04:	beq	39df0 <fputs@plt+0x28ca8>
   39e08:	cmp	r7, #2
   39e0c:	cmpeq	r3, #38	; 0x26
   39e10:	moveq	r0, #1
   39e14:	movne	r0, #0
   39e18:	cmp	r0, #0
   39e1c:	movne	r7, #1
   39e20:	movne	r3, #0
   39e24:	strb	r3, [r4, r2]
   39e28:	add	r2, r2, #1
   39e2c:	b	39d5c <fputs@plt+0x28c14>
   39e30:	mov	r7, r3
   39e34:	b	39d5c <fputs@plt+0x28c14>
   39e38:	mov	r0, r7
   39e3c:	bl	16878 <fputs@plt+0x5730>
   39e40:	add	r6, r0, #1
   39e44:	mov	r9, r0
   39e48:	add	r6, r7, r6
   39e4c:	mov	r0, r6
   39e50:	bl	16878 <fputs@plt+0x5730>
   39e54:	cmp	r9, #3
   39e58:	mov	sl, r0
   39e5c:	bne	39e84 <fputs@plt+0x28d3c>
   39e60:	mov	r2, r9
   39e64:	mov	r1, r7
   39e68:	ldr	r0, [pc, #384]	; 39ff0 <fputs@plt+0x28ea8>
   39e6c:	bl	10e84 <memcmp@plt>
   39e70:	cmp	r0, #0
   39e74:	moveq	r8, r6
   39e78:	add	sl, sl, #1
   39e7c:	add	r7, r6, sl
   39e80:	b	39c08 <fputs@plt+0x28ac0>
   39e84:	cmp	r9, #5
   39e88:	bne	39f50 <fputs@plt+0x28e08>
   39e8c:	mov	r2, r9
   39e90:	mov	r1, r7
   39e94:	ldr	r0, [pc, #344]	; 39ff4 <fputs@plt+0x28eac>
   39e98:	bl	10e84 <memcmp@plt>
   39e9c:	cmp	r0, #0
   39ea0:	bne	39e78 <fputs@plt+0x28d30>
   39ea4:	mov	r9, #393216	; 0x60000
   39ea8:	ldr	fp, [pc, #324]	; 39ff4 <fputs@plt+0x28eac>
   39eac:	ldr	r7, [pc, #324]	; 39ff8 <fputs@plt+0x28eb0>
   39eb0:	str	r9, [sp]
   39eb4:	b	39f84 <fputs@plt+0x28e3c>
   39eb8:	add	r7, r7, #8
   39ebc:	b	39f84 <fputs@plt+0x28e3c>
   39ec0:	bic	r1, r2, #128	; 0x80
   39ec4:	cmp	r1, r9
   39ec8:	ble	39f08 <fputs@plt+0x28dc0>
   39ecc:	mov	r2, r6
   39ed0:	mov	r1, fp
   39ed4:	ldr	r0, [pc, #288]	; 39ffc <fputs@plt+0x28eb4>
   39ed8:	bl	39ab8 <fputs@plt+0x28970>
   39edc:	ldr	r3, [sp, #60]	; 0x3c
   39ee0:	mov	r6, #3
   39ee4:	str	r0, [r3]
   39ee8:	mov	r0, r4
   39eec:	mov	r4, #0
   39ef0:	bl	183dc <fputs@plt+0x7294>
   39ef4:	ldr	r3, [sp, #4]
   39ef8:	str	r5, [r3]
   39efc:	ldr	r3, [sp, #56]	; 0x38
   39f00:	str	r4, [r3]
   39f04:	b	39b94 <fputs@plt+0x28a4c>
   39f08:	ldr	r3, [sp]
   39f0c:	bic	r5, r5, r3
   39f10:	orr	r5, r2, r5
   39f14:	b	39e78 <fputs@plt+0x28d30>
   39f18:	mov	r0, sl
   39f1c:	mov	r1, fp
   39f20:	bl	255cc <fputs@plt+0x14484>
   39f24:	subs	r4, r0, #0
   39f28:	beq	39b90 <fputs@plt+0x28a48>
   39f2c:	mov	r2, r9
   39f30:	mov	r1, r6
   39f34:	bl	10fbc <memcpy@plt>
   39f38:	mov	r2, #0
   39f3c:	mov	r3, r4
   39f40:	bic	r5, r5, #64	; 0x40
   39f44:	strb	r2, [r3, r9]!
   39f48:	strb	r2, [r3, #1]
   39f4c:	b	39c14 <fputs@plt+0x28acc>
   39f50:	cmp	r9, #4
   39f54:	bne	39e78 <fputs@plt+0x28d30>
   39f58:	mov	r2, r9
   39f5c:	mov	r1, r7
   39f60:	ldr	r0, [pc, #152]	; 3a000 <fputs@plt+0x28eb8>
   39f64:	bl	10e84 <memcmp@plt>
   39f68:	cmp	r0, #0
   39f6c:	bne	39e78 <fputs@plt+0x28d30>
   39f70:	ldr	fp, [pc, #140]	; 3a004 <fputs@plt+0x28ebc>
   39f74:	mov	r3, #135	; 0x87
   39f78:	and	r9, r5, #135	; 0x87
   39f7c:	ldr	r7, [pc, #132]	; 3a008 <fputs@plt+0x28ec0>
   39f80:	str	r3, [sp]
   39f84:	ldr	r1, [r7]
   39f88:	cmp	r1, #0
   39f8c:	beq	39fc8 <fputs@plt+0x28e80>
   39f90:	mov	r0, r1
   39f94:	str	r1, [sp, #12]
   39f98:	bl	16878 <fputs@plt+0x5730>
   39f9c:	cmp	r0, sl
   39fa0:	ldr	r1, [sp, #12]
   39fa4:	bne	39eb8 <fputs@plt+0x28d70>
   39fa8:	mov	r2, sl
   39fac:	mov	r0, r6
   39fb0:	bl	10e84 <memcmp@plt>
   39fb4:	cmp	r0, #0
   39fb8:	bne	39eb8 <fputs@plt+0x28d70>
   39fbc:	ldr	r2, [r7, #4]
   39fc0:	cmp	r2, #0
   39fc4:	bne	39ec0 <fputs@plt+0x28d78>
   39fc8:	mov	r2, r6
   39fcc:	mov	r1, fp
   39fd0:	ldr	r0, [pc, #52]	; 3a00c <fputs@plt+0x28ec4>
   39fd4:	b	39ca0 <fputs@plt+0x28b58>
   39fd8:	andeq	fp, r8, r0, lsr r1
   39fdc:	andeq	r7, r7, pc, lsl #5
   39fe0:			; <UNDEFINED> instruction: 0x00072ab0
   39fe4:	andeq	r7, r7, fp, ror #5
   39fe8:	muleq	r7, r5, r2
   39fec:	muleq	r7, pc, r2	; <UNPREDICTABLE>
   39ff0:			; <UNDEFINED> instruction: 0x000772bb
   39ff4:	andeq	r7, r7, r9, lsl #5
   39ff8:	andeq	fp, r8, ip, lsl #25
   39ffc:	ldrdeq	r7, [r7], -r3
   3a000:	andeq	r8, r7, r4, ror #15
   3a004:	andeq	r7, r7, r2, lsl #5
   3a008:	andeq	fp, r8, r4, ror #24
   3a00c:			; <UNDEFINED> instruction: 0x000772bf
   3a010:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3a014:	mov	r7, r1
   3a018:	mov	r8, r3
   3a01c:	adds	r3, r2, #0
   3a020:	mov	r5, r2
   3a024:	movne	r3, #1
   3a028:	mov	r4, r0
   3a02c:	ldr	r1, [r0, #12]
   3a030:	cmp	r1, #0
   3a034:	ldr	r1, [r0, #8]
   3a038:	movne	r3, #0
   3a03c:	cmp	r3, #0
   3a040:	ldr	r3, [r0, #20]
   3a044:	lslne	r2, r7, #1
   3a048:	moveq	r2, r7
   3a04c:	add	r3, r2, r3
   3a050:	cmp	r3, r1
   3a054:	bls	3a07c <fputs@plt+0x28f34>
   3a058:	add	r2, r2, r1, lsl #1
   3a05c:	mov	r3, #0
   3a060:	ldr	r0, [r0]
   3a064:	str	r2, [r4, #8]
   3a068:	lsl	r2, r2, #2
   3a06c:	bl	25630 <fputs@plt+0x144e8>
   3a070:	cmp	r0, #0
   3a074:	beq	3a16c <fputs@plt+0x29024>
   3a078:	str	r0, [r4]
   3a07c:	ldr	r6, [r4, #12]
   3a080:	cmp	r6, #0
   3a084:	ldreq	r9, [pc, #240]	; 3a17c <fputs@plt+0x29034>
   3a088:	streq	r7, [r4, #16]
   3a08c:	beq	3a0e8 <fputs@plt+0x28fa0>
   3a090:	ldr	r3, [r4, #16]
   3a094:	cmp	r3, r7
   3a098:	beq	3a0f0 <fputs@plt+0x28fa8>
   3a09c:	ldr	r0, [r4, #4]
   3a0a0:	bl	183dc <fputs@plt+0x7294>
   3a0a4:	ldr	r0, [pc, #212]	; 3a180 <fputs@plt+0x29038>
   3a0a8:	bl	39ab8 <fputs@plt+0x28970>
   3a0ac:	str	r0, [r4, #4]
   3a0b0:	mov	r0, #1
   3a0b4:	str	r0, [r4, #24]
   3a0b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a0bc:	mov	r0, r9
   3a0c0:	ldr	r1, [r8, r6, lsl #2]
   3a0c4:	bl	39ab8 <fputs@plt+0x28970>
   3a0c8:	cmp	r0, #0
   3a0cc:	beq	3a16c <fputs@plt+0x29024>
   3a0d0:	ldr	r2, [r4]
   3a0d4:	add	r6, r6, #1
   3a0d8:	ldr	r3, [r4, #20]
   3a0dc:	add	r1, r3, #1
   3a0e0:	str	r1, [r4, #20]
   3a0e4:	str	r0, [r2, r3, lsl #2]
   3a0e8:	cmp	r6, r7
   3a0ec:	blt	3a0bc <fputs@plt+0x28f74>
   3a0f0:	cmp	r5, #0
   3a0f4:	movne	r6, #0
   3a0f8:	bne	3a154 <fputs@plt+0x2900c>
   3a0fc:	mov	r0, #0
   3a100:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a104:	ldr	r8, [r5, r6, lsl #2]
   3a108:	cmp	r8, #0
   3a10c:	beq	3a13c <fputs@plt+0x28ff4>
   3a110:	mov	r0, r8
   3a114:	bl	16878 <fputs@plt+0x5730>
   3a118:	add	r9, r0, #1
   3a11c:	mov	r0, r9
   3a120:	asr	r1, r9, #31
   3a124:	bl	255cc <fputs@plt+0x14484>
   3a128:	subs	r8, r0, #0
   3a12c:	beq	3a16c <fputs@plt+0x29024>
   3a130:	mov	r2, r9
   3a134:	ldr	r1, [r5, r6, lsl #2]
   3a138:	bl	10fbc <memcpy@plt>
   3a13c:	ldr	r2, [r4]
   3a140:	add	r6, r6, #1
   3a144:	ldr	r3, [r4, #20]
   3a148:	add	r1, r3, #1
   3a14c:	str	r1, [r4, #20]
   3a150:	str	r8, [r2, r3, lsl #2]
   3a154:	cmp	r6, r7
   3a158:	blt	3a104 <fputs@plt+0x28fbc>
   3a15c:	ldr	r3, [r4, #12]
   3a160:	add	r3, r3, #1
   3a164:	str	r3, [r4, #12]
   3a168:	b	3a0fc <fputs@plt+0x28fb4>
   3a16c:	mov	r3, #7
   3a170:	mov	r0, #1
   3a174:	str	r3, [r4, #24]
   3a178:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a17c:	andeq	r6, r7, ip, asr #10
   3a180:	strdeq	r7, [r7], -fp
   3a184:	cmp	r1, #2
   3a188:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3a18c:	mov	r6, r0
   3a190:	mov	r7, r2
   3a194:	movne	r4, #0
   3a198:	ldr	r5, [pc, #312]	; 3a2d8 <fputs@plt+0x29190>
   3a19c:	bne	3a1cc <fputs@plt+0x29084>
   3a1a0:	ldr	r0, [r2, #4]
   3a1a4:	ldrh	r3, [r0, #8]
   3a1a8:	and	r3, r3, #31
   3a1ac:	add	r3, r5, r3
   3a1b0:	ldrb	r3, [r3, #3065]	; 0xbf9
   3a1b4:	cmp	r3, #5
   3a1b8:	beq	3a294 <fputs@plt+0x2914c>
   3a1bc:	bl	240dc <fputs@plt+0x12f94>
   3a1c0:	bic	r4, r0, r0, asr #31
   3a1c4:	cmp	r4, #30
   3a1c8:	movge	r4, #30
   3a1cc:	ldr	r0, [r7]
   3a1d0:	ldrh	r3, [r0, #8]
   3a1d4:	and	r3, r3, #31
   3a1d8:	add	r5, r5, r3
   3a1dc:	ldrb	r3, [r5, #3065]	; 0xbf9
   3a1e0:	cmp	r3, #5
   3a1e4:	beq	3a294 <fputs@plt+0x2914c>
   3a1e8:	bl	19324 <fputs@plt+0x81dc>
   3a1ec:	cmp	r4, #0
   3a1f0:	vstr	d0, [sp]
   3a1f4:	bne	3a274 <fputs@plt+0x2912c>
   3a1f8:	vcmpe.f64	d0, #0.0
   3a1fc:	vmrs	APSR_nzcv, fpscr
   3a200:	blt	3a23c <fputs@plt+0x290f4>
   3a204:	vldr	d7, [pc, #180]	; 3a2c0 <fputs@plt+0x29178>
   3a208:	vcmpe.f64	d0, d7
   3a20c:	vmrs	APSR_nzcv, fpscr
   3a210:	bpl	3a23c <fputs@plt+0x290f4>
   3a214:	vldr	d7, [pc, #172]	; 3a2c8 <fputs@plt+0x29180>
   3a218:	vadd.f64	d7, d0, d7
   3a21c:	vmov	r0, r1, d7
   3a220:	bl	6fbe8 <fputs@plt+0x5eaa0>
   3a224:	bl	6fa68 <fputs@plt+0x5e920>
   3a228:	strd	r0, [sp]
   3a22c:	mov	r0, r6
   3a230:	vldr	d0, [sp]
   3a234:	bl	24120 <fputs@plt+0x12fd8>
   3a238:	b	3a294 <fputs@plt+0x2914c>
   3a23c:	vcmpe.f64	d0, #0.0
   3a240:	vmrs	APSR_nzcv, fpscr
   3a244:	bpl	3a274 <fputs@plt+0x2912c>
   3a248:	vldr	d7, [pc, #128]	; 3a2d0 <fputs@plt+0x29188>
   3a24c:	vcmpe.f64	d0, d7
   3a250:	vmrs	APSR_nzcv, fpscr
   3a254:	ble	3a274 <fputs@plt+0x2912c>
   3a258:	vldr	d7, [pc, #104]	; 3a2c8 <fputs@plt+0x29180>
   3a25c:	vsub.f64	d7, d7, d0
   3a260:	vmov	r0, r1, d7
   3a264:	bl	6fbe8 <fputs@plt+0x5eaa0>
   3a268:	bl	6fa68 <fputs@plt+0x5e920>
   3a26c:	eor	r1, r1, #-2147483648	; 0x80000000
   3a270:	b	3a228 <fputs@plt+0x290e0>
   3a274:	mov	r1, r4
   3a278:	vmov	r2, r3, d0
   3a27c:	ldr	r0, [pc, #88]	; 3a2dc <fputs@plt+0x29194>
   3a280:	bl	39ab8 <fputs@plt+0x28970>
   3a284:	subs	r4, r0, #0
   3a288:	bne	3a29c <fputs@plt+0x29154>
   3a28c:	mov	r0, r6
   3a290:	bl	2425c <fputs@plt+0x13114>
   3a294:	add	sp, sp, #12
   3a298:	pop	{r4, r5, r6, r7, pc}
   3a29c:	bl	16878 <fputs@plt+0x5730>
   3a2a0:	mov	r2, r0
   3a2a4:	mov	r3, #1
   3a2a8:	mov	r1, sp
   3a2ac:	mov	r0, r4
   3a2b0:	bl	12f6c <fputs@plt+0x1e24>
   3a2b4:	mov	r0, r4
   3a2b8:	bl	183dc <fputs@plt+0x7294>
   3a2bc:	b	3a22c <fputs@plt+0x290e4>
   3a2c0:	andeq	r0, r0, r0
   3a2c4:	mvnmi	r0, #0
   3a2c8:	andeq	r0, r0, r0
   3a2cc:	svccc	0x00e00000
   3a2d0:	andeq	r0, r0, r0
   3a2d4:	mvngt	r0, #0
   3a2d8:			; <UNDEFINED> instruction: 0x00072ab0
   3a2dc:	andeq	r7, r7, ip, lsr r3
   3a2e0:	push	{r4, r5, r6, lr}
   3a2e4:	mov	r5, r0
   3a2e8:	ldr	r3, [r5, #4]
   3a2ec:	ldr	r0, [pc, #36]	; 3a318 <fputs@plt+0x291d0>
   3a2f0:	ldr	r1, [r3, #20]
   3a2f4:	bl	39ab8 <fputs@plt+0x28970>
   3a2f8:	mov	r4, r0
   3a2fc:	mov	r1, r0
   3a300:	mvn	r2, #0
   3a304:	mov	r0, r5
   3a308:	bl	25e58 <fputs@plt+0x14d10>
   3a30c:	mov	r0, r4
   3a310:	pop	{r4, r5, r6, lr}
   3a314:	b	183dc <fputs@plt+0x7294>
   3a318:	andeq	r7, r7, r1, asr #6
   3a31c:	push	{r4, r5, r6, r7, r8, lr}
   3a320:	sub	sp, sp, #256	; 0x100
   3a324:	mov	r7, r0
   3a328:	mov	r6, r1
   3a32c:	bl	24fc4 <fputs@plt+0x13e7c>
   3a330:	subs	r5, r0, #0
   3a334:	bne	3a434 <fputs@plt+0x292ec>
   3a338:	ldr	r4, [pc, #252]	; 3a43c <fputs@plt+0x292f4>
   3a33c:	cmp	r6, #0
   3a340:	cmpne	r7, #0
   3a344:	strble	r5, [r4, #356]	; 0x164
   3a348:	ble	3a434 <fputs@plt+0x292ec>
   3a34c:	ldrb	r3, [r4, #356]	; 0x164
   3a350:	cmp	r3, #0
   3a354:	bne	3a3d4 <fputs@plt+0x2928c>
   3a358:	strb	r5, [r4, #357]	; 0x165
   3a35c:	strb	r5, [r4, #358]	; 0x166
   3a360:	bl	252c4 <fputs@plt+0x1417c>
   3a364:	mov	r2, sp
   3a368:	mov	r1, #256	; 0x100
   3a36c:	ldr	r3, [r0, #56]	; 0x38
   3a370:	blx	r3
   3a374:	ldr	r1, [pc, #196]	; 3a440 <fputs@plt+0x292f8>
   3a378:	mov	r3, r5
   3a37c:	mov	r2, r1
   3a380:	strb	r3, [r2], #1
   3a384:	add	r3, r3, #1
   3a388:	cmp	r3, #256	; 0x100
   3a38c:	bne	3a380 <fputs@plt+0x29238>
   3a390:	ldrb	r3, [r4, #358]	; 0x166
   3a394:	mov	r2, sp
   3a398:	add	r5, r5, #1
   3a39c:	ldrb	ip, [r1]
   3a3a0:	cmp	r5, #256	; 0x100
   3a3a4:	ldrb	r0, [r2], #1
   3a3a8:	add	r0, ip, r0
   3a3ac:	add	r3, r3, r0
   3a3b0:	uxtb	r3, r3
   3a3b4:	add	r0, r4, r3
   3a3b8:	ldrb	lr, [r0, #359]	; 0x167
   3a3bc:	strb	ip, [r0, #359]	; 0x167
   3a3c0:	strb	lr, [r1], #1
   3a3c4:	bne	3a398 <fputs@plt+0x29250>
   3a3c8:	strb	r3, [r4, #358]	; 0x166
   3a3cc:	mov	r3, #1
   3a3d0:	strb	r3, [r4, #356]	; 0x164
   3a3d4:	ldrb	r0, [r4, #357]	; 0x165
   3a3d8:	add	r5, r6, r7
   3a3dc:	ldrb	r2, [r4, #358]	; 0x166
   3a3e0:	mov	r1, r0
   3a3e4:	add	r1, r1, #1
   3a3e8:	uxtb	r1, r1
   3a3ec:	add	ip, r4, r1
   3a3f0:	ldrb	r3, [ip, #359]	; 0x167
   3a3f4:	add	r2, r3, r2
   3a3f8:	uxtb	r2, r2
   3a3fc:	add	lr, r4, r2
   3a400:	ldrb	r8, [lr, #359]	; 0x167
   3a404:	strb	r8, [ip, #359]	; 0x167
   3a408:	strb	r3, [lr, #359]	; 0x167
   3a40c:	ldrb	ip, [ip, #359]	; 0x167
   3a410:	add	r3, r3, ip
   3a414:	uxtab	r3, r4, r3
   3a418:	ldrb	r3, [r3, #359]	; 0x167
   3a41c:	strb	r3, [r6], #1
   3a420:	cmp	r6, r5
   3a424:	bne	3a3e4 <fputs@plt+0x2929c>
   3a428:	add	r7, r0, r7
   3a42c:	strb	r7, [r4, #357]	; 0x165
   3a430:	strb	r2, [r4, #358]	; 0x166
   3a434:	add	sp, sp, #256	; 0x100
   3a438:	pop	{r4, r5, r6, r7, r8, pc}
   3a43c:	ldrdeq	pc, [r8], -r0
   3a440:	andeq	pc, r8, r7, lsr r9	; <UNPREDICTABLE>
   3a444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a448:	mov	sl, r0
   3a44c:	sub	sp, sp, #124	; 0x7c
   3a450:	mov	r8, r1
   3a454:	ldr	r3, [pc, #280]	; 3a574 <fputs@plt+0x2942c>
   3a458:	ldr	r4, [pc, #280]	; 3a578 <fputs@plt+0x29430>
   3a45c:	ldr	r6, [r3, #616]	; 0x268
   3a460:	ldr	r3, [r4, #2932]	; 0xb74
   3a464:	cmp	r3, #0
   3a468:	bne	3a478 <fputs@plt+0x29330>
   3a46c:	ldr	r0, [pc, #264]	; 3a57c <fputs@plt+0x29434>
   3a470:	bl	10ee4 <getenv@plt>
   3a474:	str	r0, [r4, #2932]	; 0xb74
   3a478:	ldr	r3, [r4, #2936]	; 0xb78
   3a47c:	cmp	r3, #0
   3a480:	bne	3a490 <fputs@plt+0x29348>
   3a484:	ldr	r0, [pc, #244]	; 3a580 <fputs@plt+0x29438>
   3a488:	bl	10ee4 <getenv@plt>
   3a48c:	str	r0, [r4, #2936]	; 0xb78
   3a490:	ldr	r7, [pc, #236]	; 3a584 <fputs@plt+0x2943c>
   3a494:	mov	r5, #6
   3a498:	cmp	r6, #0
   3a49c:	bne	3a510 <fputs@plt+0x293c8>
   3a4a0:	subs	r5, r5, #1
   3a4a4:	ldr	r6, [r7], #4
   3a4a8:	bne	3a498 <fputs@plt+0x29350>
   3a4ac:	ldr	fp, [pc, #212]	; 3a588 <fputs@plt+0x29440>
   3a4b0:	sub	r7, sl, #2
   3a4b4:	mov	r9, #12
   3a4b8:	add	r7, r8, r7
   3a4bc:	add	r1, sp, #16
   3a4c0:	mov	r0, #8
   3a4c4:	bl	3a31c <fputs@plt+0x291d4>
   3a4c8:	mov	r3, #0
   3a4cc:	mov	r1, r8
   3a4d0:	mov	r0, sl
   3a4d4:	strb	r3, [r7]
   3a4d8:	str	r3, [sp, #8]
   3a4dc:	ldrd	r2, [sp, #16]
   3a4e0:	strd	r2, [sp]
   3a4e4:	mov	r3, r6
   3a4e8:	mov	r2, fp
   3a4ec:	bl	2a044 <fputs@plt+0x18efc>
   3a4f0:	ldrb	r5, [r7]
   3a4f4:	cmp	r5, #0
   3a4f8:	bne	3a504 <fputs@plt+0x293bc>
   3a4fc:	subs	r9, r9, #1
   3a500:	bne	3a554 <fputs@plt+0x2940c>
   3a504:	mov	r0, #1
   3a508:	add	sp, sp, #124	; 0x7c
   3a50c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a510:	add	r1, sp, #16
   3a514:	mov	r0, r6
   3a518:	ldr	r3, [r4, #324]	; 0x144
   3a51c:	blx	r3
   3a520:	cmp	r0, #0
   3a524:	bne	3a4a0 <fputs@plt+0x29358>
   3a528:	ldr	r3, [sp, #32]
   3a52c:	and	r3, r3, #61440	; 0xf000
   3a530:	cmp	r3, #16384	; 0x4000
   3a534:	bne	3a4a0 <fputs@plt+0x29358>
   3a538:	mov	r1, #7
   3a53c:	mov	r0, r6
   3a540:	ldr	r3, [r4, #300]	; 0x12c
   3a544:	blx	r3
   3a548:	cmp	r0, #0
   3a54c:	beq	3a4ac <fputs@plt+0x29364>
   3a550:	b	3a4a0 <fputs@plt+0x29358>
   3a554:	mov	r1, r5
   3a558:	mov	r0, r8
   3a55c:	ldr	r3, [r4, #300]	; 0x12c
   3a560:	blx	r3
   3a564:	cmp	r0, #0
   3a568:	beq	3a4bc <fputs@plt+0x29374>
   3a56c:	mov	r0, r5
   3a570:	b	3a508 <fputs@plt+0x293c0>
   3a574:	ldrdeq	pc, [r8], -r0
   3a578:	andeq	fp, r8, r0, lsr r1
   3a57c:	andeq	r7, r7, r4, ror r3
   3a580:	andeq	r7, r7, fp, ror r3
   3a584:	andeq	fp, r8, r4, lsr #25
   3a588:	andeq	r7, r7, r2, lsl #7
   3a58c:	sub	r1, r1, #1
   3a590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a594:	mov	sl, r0
   3a598:	sub	sp, sp, #140	; 0x8c
   3a59c:	mov	r4, r2
   3a5a0:	cmp	r1, #19
   3a5a4:	ldrls	pc, [pc, r1, lsl #2]
   3a5a8:	b	3a904 <fputs@plt+0x297bc>
   3a5ac:	strdeq	sl, [r3], -ip
   3a5b0:	andeq	sl, r3, r4, lsl #18
   3a5b4:	andeq	sl, r3, r4, lsl #18
   3a5b8:	andeq	sl, r3, ip, lsl #12
   3a5bc:	andeq	sl, r3, r0, lsr #12
   3a5c0:	andeq	sl, r3, r4, lsl r6
   3a5c4:	andeq	sl, r3, r4, lsl #18
   3a5c8:	andeq	sl, r3, r4, lsl #18
   3a5cc:	andeq	sl, r3, r4, lsl #18
   3a5d0:	ldrdeq	sl, [r3], -ip
   3a5d4:	andeq	sl, r3, r4, lsl #18
   3a5d8:	andeq	sl, r3, ip, lsr #16
   3a5dc:	andeq	sl, r3, r4, lsl #16
   3a5e0:	andeq	sl, r3, r4, lsl #18
   3a5e4:	andeq	sl, r3, r4, lsl #18
   3a5e8:	andeq	sl, r3, r4, asr #16
   3a5ec:	andeq	sl, r3, r4, lsl #18
   3a5f0:	andeq	sl, r3, ip, ror r8
   3a5f4:	andeq	sl, r3, r4, lsl #18
   3a5f8:	andeq	sl, r3, r4, ror r8
   3a5fc:	ldrb	r3, [r0, #16]
   3a600:	str	r3, [r4]
   3a604:	mov	r0, #0
   3a608:	b	3a7b8 <fputs@plt+0x29670>
   3a60c:	ldr	r3, [r0, #20]
   3a610:	b	3a600 <fputs@plt+0x294b8>
   3a614:	ldr	r3, [r2]
   3a618:	str	r3, [r0, #40]	; 0x28
   3a61c:	b	3a604 <fputs@plt+0x294bc>
   3a620:	ldrd	r2, [r2]
   3a624:	strd	r2, [sp, #16]
   3a628:	ldr	r3, [r0, #40]	; 0x28
   3a62c:	cmp	r3, #0
   3a630:	ble	3a708 <fputs@plt+0x295c0>
   3a634:	ldr	r3, [pc, #720]	; 3a90c <fputs@plt+0x297c4>
   3a638:	add	r1, sp, #32
   3a63c:	ldr	r0, [r0, #12]
   3a640:	ldr	r3, [r3, #336]	; 0x150
   3a644:	blx	r3
   3a648:	cmp	r0, #0
   3a64c:	movwne	r0, #1802	; 0x70a
   3a650:	bne	3a7b8 <fputs@plt+0x29670>
   3a654:	ldr	r3, [sp, #16]
   3a658:	ldr	r4, [sl, #40]	; 0x28
   3a65c:	adds	r0, r3, r4
   3a660:	ldr	r3, [sp, #20]
   3a664:	asr	r9, r4, #31
   3a668:	mov	r2, r4
   3a66c:	adc	r1, r3, r9
   3a670:	subs	r0, r0, #1
   3a674:	mov	r3, r9
   3a678:	sbc	r1, r1, #0
   3a67c:	bl	6fac8 <fputs@plt+0x5e980>
   3a680:	mul	r3, r0, r9
   3a684:	mla	r1, r4, r1, r3
   3a688:	umull	r4, r5, r0, r4
   3a68c:	add	r5, r1, r5
   3a690:	ldrd	r0, [sp, #80]	; 0x50
   3a694:	cmp	r0, r4
   3a698:	sbcs	r3, r1, r5
   3a69c:	bge	3a708 <fputs@plt+0x295c0>
   3a6a0:	ldr	fp, [sp, #88]	; 0x58
   3a6a4:	asr	r9, fp, #31
   3a6a8:	mov	r2, fp
   3a6ac:	mov	r8, fp
   3a6b0:	mov	r3, r9
   3a6b4:	bl	6fac8 <fputs@plt+0x5e980>
   3a6b8:	mul	r3, r0, r9
   3a6bc:	mla	r3, fp, r1, r3
   3a6c0:	umull	r0, r1, r0, fp
   3a6c4:	add	r1, r3, r1
   3a6c8:	adds	r3, r0, fp
   3a6cc:	adc	r2, r1, r9
   3a6d0:	subs	r6, r3, #1
   3a6d4:	sbc	r7, r2, #0
   3a6d8:	adds	r3, r4, fp
   3a6dc:	adc	r2, r5, r9
   3a6e0:	subs	r3, r3, #1
   3a6e4:	add	fp, sl, #20
   3a6e8:	str	r3, [sp, #24]
   3a6ec:	sbc	r3, r2, #0
   3a6f0:	str	r3, [sp, #28]
   3a6f4:	ldrd	r2, [sp, #24]
   3a6f8:	ldr	r1, [pc, #528]	; 3a910 <fputs@plt+0x297c8>
   3a6fc:	cmp	r6, r2
   3a700:	sbcs	r3, r7, r3
   3a704:	blt	3a774 <fputs@plt+0x2962c>
   3a708:	ldrd	r2, [sl, #64]	; 0x40
   3a70c:	cmp	r2, #1
   3a710:	sbcs	r3, r3, #0
   3a714:	blt	3a604 <fputs@plt+0x294bc>
   3a718:	ldrd	r0, [sp, #16]
   3a71c:	ldrd	r2, [sl, #48]	; 0x30
   3a720:	cmp	r2, r0
   3a724:	sbcs	r3, r3, r1
   3a728:	bge	3a604 <fputs@plt+0x294bc>
   3a72c:	ldr	r3, [sl, #40]	; 0x28
   3a730:	cmp	r3, #0
   3a734:	bgt	3a7c0 <fputs@plt+0x29678>
   3a738:	mov	r2, r0
   3a73c:	mov	r3, r1
   3a740:	ldr	r0, [sl, #12]
   3a744:	bl	17698 <fputs@plt+0x6550>
   3a748:	cmp	r0, #0
   3a74c:	beq	3a7c0 <fputs@plt+0x29678>
   3a750:	bl	1113c <__errno_location@plt>
   3a754:	ldr	r3, [r0]
   3a758:	movw	r0, #1546	; 0x60a
   3a75c:	ldr	r1, [pc, #432]	; 3a914 <fputs@plt+0x297cc>
   3a760:	ldr	r2, [sl, #32]
   3a764:	str	r3, [sl, #20]
   3a768:	movw	r3, #31242	; 0x7a0a
   3a76c:	bl	2cc38 <fputs@plt+0x1baf0>
   3a770:	b	3a7b8 <fputs@plt+0x29670>
   3a774:	cmp	r6, r4
   3a778:	sbcs	r3, r7, r5
   3a77c:	blt	3a788 <fputs@plt+0x29640>
   3a780:	subs	r6, r4, #1
   3a784:	sbc	r7, r5, #0
   3a788:	mov	r3, #1
   3a78c:	mov	r2, r6
   3a790:	ldr	r0, [sl, #12]
   3a794:	stm	sp, {r1, r3, fp}
   3a798:	mov	r3, r7
   3a79c:	bl	1ba2c <fputs@plt+0xa8e4>
   3a7a0:	cmp	r0, #1
   3a7a4:	bne	3a7b4 <fputs@plt+0x2966c>
   3a7a8:	adds	r6, r6, r8
   3a7ac:	adc	r7, r7, r9
   3a7b0:	b	3a6f4 <fputs@plt+0x295ac>
   3a7b4:	movw	r0, #778	; 0x30a
   3a7b8:	add	sp, sp, #140	; 0x8c
   3a7bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a7c0:	ldr	r3, [sl, #44]	; 0x2c
   3a7c4:	cmp	r3, #0
   3a7c8:	ldrdle	r2, [sp, #16]
   3a7cc:	bgt	3a604 <fputs@plt+0x294bc>
   3a7d0:	mov	r0, sl
   3a7d4:	bl	2cc9c <fputs@plt+0x1bb54>
   3a7d8:	b	3a7b8 <fputs@plt+0x29670>
   3a7dc:	ldrh	r3, [r0, #18]
   3a7e0:	ldr	r0, [r2]
   3a7e4:	cmp	r0, #0
   3a7e8:	ubfxlt	r3, r3, #2, #1
   3a7ec:	blt	3a600 <fputs@plt+0x294b8>
   3a7f0:	biceq	r3, r3, #4
   3a7f4:	orrne	r3, r3, #4
   3a7f8:	bne	3a824 <fputs@plt+0x296dc>
   3a7fc:	strh	r3, [sl, #18]
   3a800:	b	3a7b8 <fputs@plt+0x29670>
   3a804:	ldrh	r3, [r0, #18]
   3a808:	ldr	r0, [r2]
   3a80c:	cmp	r0, #0
   3a810:	ubfxlt	r3, r3, #4, #1
   3a814:	blt	3a600 <fputs@plt+0x294b8>
   3a818:	biceq	r3, r3, #16
   3a81c:	beq	3a7fc <fputs@plt+0x296b4>
   3a820:	orr	r3, r3, #16
   3a824:	strh	r3, [sl, #18]
   3a828:	b	3a604 <fputs@plt+0x294bc>
   3a82c:	ldr	r3, [sl, #4]
   3a830:	ldr	r0, [pc, #224]	; 3a918 <fputs@plt+0x297d0>
   3a834:	ldr	r1, [r3, #16]
   3a838:	bl	39ab8 <fputs@plt+0x28970>
   3a83c:	str	r0, [r4]
   3a840:	b	3a604 <fputs@plt+0x294bc>
   3a844:	ldr	r3, [r0, #4]
   3a848:	ldr	r0, [r3, #8]
   3a84c:	asr	r1, r0, #31
   3a850:	bl	255cc <fputs@plt+0x14484>
   3a854:	subs	r5, r0, #0
   3a858:	beq	3a604 <fputs@plt+0x294bc>
   3a85c:	ldr	r3, [sl, #4]
   3a860:	mov	r1, r5
   3a864:	ldr	r0, [r3, #8]
   3a868:	bl	3a444 <fputs@plt+0x292fc>
   3a86c:	str	r5, [r4]
   3a870:	b	3a604 <fputs@plt+0x294bc>
   3a874:	bl	13de4 <fputs@plt+0x2c9c>
   3a878:	b	3a83c <fputs@plt+0x296f4>
   3a87c:	ldr	r3, [pc, #136]	; 3a90c <fputs@plt+0x297c4>
   3a880:	ldrd	r0, [r4]
   3a884:	ldrd	r2, [r3, #184]	; 0xb8
   3a888:	cmp	r0, r2
   3a88c:	sbcs	ip, r1, r3
   3a890:	movlt	r2, r0
   3a894:	movlt	r3, r1
   3a898:	ldrd	r0, [sl, #64]	; 0x40
   3a89c:	cmp	r1, r3
   3a8a0:	strd	r0, [r4]
   3a8a4:	cmpeq	r0, r2
   3a8a8:	movne	r1, #1
   3a8ac:	moveq	r1, #0
   3a8b0:	cmp	r3, #0
   3a8b4:	movlt	r1, #0
   3a8b8:	andge	r1, r1, #1
   3a8bc:	cmp	r1, #0
   3a8c0:	beq	3a604 <fputs@plt+0x294bc>
   3a8c4:	ldr	r1, [sl, #44]	; 0x2c
   3a8c8:	cmp	r1, #0
   3a8cc:	bne	3a604 <fputs@plt+0x294bc>
   3a8d0:	strd	r2, [sl, #64]	; 0x40
   3a8d4:	ldrd	r2, [sl, #48]	; 0x30
   3a8d8:	cmp	r2, #1
   3a8dc:	sbcs	r3, r3, #0
   3a8e0:	blt	3a604 <fputs@plt+0x294bc>
   3a8e4:	mov	r0, sl
   3a8e8:	bl	13ed4 <fputs@plt+0x2d8c>
   3a8ec:	ldr	r3, [sl, #44]	; 0x2c
   3a8f0:	cmp	r3, #0
   3a8f4:	bgt	3a604 <fputs@plt+0x294bc>
   3a8f8:	mvn	r2, #0
   3a8fc:	mvn	r3, #0
   3a900:	b	3a7d0 <fputs@plt+0x29688>
   3a904:	mov	r0, #12
   3a908:	b	3a7b8 <fputs@plt+0x29670>
   3a90c:	andeq	fp, r8, r0, lsr r1
   3a910:	ldrdeq	pc, [r6], -ip
   3a914:	andeq	r6, r7, r9, ror r5
   3a918:	andeq	r6, r7, ip, asr #10
   3a91c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   3a920:	mov	r4, r0
   3a924:	mov	r1, #0
   3a928:	mov	lr, #48	; 0x30
   3a92c:	ldr	ip, [r0, #104]	; 0x68
   3a930:	ldr	r3, [r0, #156]	; 0x9c
   3a934:	ldr	r6, [r0, #160]	; 0xa0
   3a938:	ldr	r5, [r0, #208]	; 0xd0
   3a93c:	cmp	r6, r3
   3a940:	movcs	r6, r3
   3a944:	cmp	ip, r1
   3a948:	bgt	3a9f0 <fputs@plt+0x298a8>
   3a94c:	mov	r0, r4
   3a950:	bl	145e4 <fputs@plt+0x349c>
   3a954:	ldrb	r3, [r4, #7]
   3a958:	strd	r0, [r4, #80]	; 0x50
   3a95c:	strd	r0, [r4, #88]	; 0x58
   3a960:	cmp	r3, #0
   3a964:	beq	3aa10 <fputs@plt+0x298c8>
   3a968:	ldr	r2, [pc, #272]	; 3aa80 <fputs@plt+0x29938>
   3a96c:	ldr	r3, [r2]
   3a970:	str	r3, [r5]
   3a974:	ldr	r3, [r2, #4]
   3a978:	str	r3, [r5, #4]
   3a97c:	mvn	r3, #0
   3a980:	str	r3, [r5, #8]
   3a984:	add	r1, r4, #52	; 0x34
   3a988:	mov	r0, #4
   3a98c:	bl	3a31c <fputs@plt+0x291d4>
   3a990:	ldr	r3, [r4, #52]	; 0x34
   3a994:	mov	r7, #0
   3a998:	sub	r2, r6, #28
   3a99c:	mov	r1, #0
   3a9a0:	add	r0, r5, #28
   3a9a4:	mov	r8, r6
   3a9a8:	mov	r9, r7
   3a9ac:	rev	r3, r3
   3a9b0:	str	r3, [r5, #12]
   3a9b4:	ldr	r3, [r4, #32]
   3a9b8:	rev	r3, r3
   3a9bc:	str	r3, [r5, #16]
   3a9c0:	ldr	r3, [r4, #156]	; 0x9c
   3a9c4:	rev	r3, r3
   3a9c8:	str	r3, [r5, #20]
   3a9cc:	ldr	r3, [r4, #160]	; 0xa0
   3a9d0:	rev	r3, r3
   3a9d4:	str	r3, [r5, #24]
   3a9d8:	bl	10f20 <memset@plt>
   3a9dc:	ldr	r3, [r4, #156]	; 0x9c
   3a9e0:	cmp	r3, r7
   3a9e4:	bhi	3aa3c <fputs@plt+0x298f4>
   3a9e8:	mov	r0, #0
   3a9ec:	b	3aa78 <fputs@plt+0x29930>
   3a9f0:	ldr	r0, [r4, #100]	; 0x64
   3a9f4:	mla	r0, lr, r1, r0
   3a9f8:	add	r1, r1, #1
   3a9fc:	ldrd	r2, [r0, #8]
   3aa00:	orrs	r3, r2, r3
   3aa04:	ldrdeq	r2, [r4, #80]	; 0x50
   3aa08:	strdeq	r2, [r0, #8]
   3aa0c:	b	3a944 <fputs@plt+0x297fc>
   3aa10:	ldrb	r3, [r4, #5]
   3aa14:	cmp	r3, #4
   3aa18:	beq	3a968 <fputs@plt+0x29820>
   3aa1c:	ldr	r0, [r4, #64]	; 0x40
   3aa20:	bl	12c4c <fputs@plt+0x1b04>
   3aa24:	ands	r0, r0, #512	; 0x200
   3aa28:	bne	3a968 <fputs@plt+0x29820>
   3aa2c:	str	r0, [r5]
   3aa30:	str	r0, [r5, #4]
   3aa34:	str	r0, [r5, #8]
   3aa38:	b	3a984 <fputs@plt+0x2983c>
   3aa3c:	mov	r1, r5
   3aa40:	ldr	r0, [r4, #68]	; 0x44
   3aa44:	add	r7, r7, r6
   3aa48:	ldrd	r2, [r4, #80]	; 0x50
   3aa4c:	strd	r2, [sp]
   3aa50:	mov	r2, r6
   3aa54:	bl	12c04 <fputs@plt+0x1abc>
   3aa58:	ldr	r3, [r4, #80]	; 0x50
   3aa5c:	ldr	r2, [r4, #84]	; 0x54
   3aa60:	adds	r3, r3, r8
   3aa64:	adc	r2, r2, r9
   3aa68:	cmp	r0, #0
   3aa6c:	str	r3, [r4, #80]	; 0x50
   3aa70:	str	r2, [r4, #84]	; 0x54
   3aa74:	beq	3a9dc <fputs@plt+0x29894>
   3aa78:	add	sp, sp, #12
   3aa7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3aa80:	andeq	r2, r7, lr, ror lr
   3aa84:	push	{r4, r5, r6, r7, r8, r9, lr}
   3aa88:	mov	r6, r0
   3aa8c:	sub	sp, sp, #20
   3aa90:	ldr	r4, [r0, #16]
   3aa94:	ldrb	r3, [r4, #17]
   3aa98:	cmp	r3, #2
   3aa9c:	bne	3ab64 <fputs@plt+0x29a1c>
   3aaa0:	ldr	r5, [r4, #44]	; 0x2c
   3aaa4:	cmp	r5, #0
   3aaa8:	bne	3ac34 <fputs@plt+0x29aec>
   3aaac:	ldr	r3, [r4, #216]	; 0xd8
   3aab0:	cmp	r3, #0
   3aab4:	bne	3ab5c <fputs@plt+0x29a14>
   3aab8:	ldrb	r3, [r4, #5]
   3aabc:	cmp	r3, #2
   3aac0:	beq	3ab5c <fputs@plt+0x29a14>
   3aac4:	ldr	r9, [r4]
   3aac8:	ldr	r0, [r4, #28]
   3aacc:	bl	1eb8c <fputs@plt+0xda44>
   3aad0:	cmp	r0, #0
   3aad4:	str	r0, [r4, #60]	; 0x3c
   3aad8:	moveq	r5, #7
   3aadc:	beq	3ac34 <fputs@plt+0x29aec>
   3aae0:	ldr	r7, [r4, #68]	; 0x44
   3aae4:	ldr	r8, [r7]
   3aae8:	cmp	r8, #0
   3aaec:	bne	3ab30 <fputs@plt+0x299e8>
   3aaf0:	ldrb	r3, [r4, #5]
   3aaf4:	cmp	r3, #4
   3aaf8:	bne	3abe4 <fputs@plt+0x29a9c>
   3aafc:	mov	r2, #60	; 0x3c
   3ab00:	mov	r1, r8
   3ab04:	add	r0, r7, #12
   3ab08:	bl	10f20 <memset@plt>
   3ab0c:	mov	r3, #1020	; 0x3fc
   3ab10:	str	r3, [r7, #4]
   3ab14:	ldr	r3, [pc, #384]	; 3ac9c <fputs@plt+0x29b54>
   3ab18:	str	r8, [r7, #56]	; 0x38
   3ab1c:	str	r8, [r7, #60]	; 0x3c
   3ab20:	str	r8, [r7, #64]	; 0x40
   3ab24:	str	r3, [r7]
   3ab28:	mvn	r3, #0
   3ab2c:	str	r3, [r7, #8]
   3ab30:	mov	r1, #0
   3ab34:	mov	r2, #0
   3ab38:	mov	r3, #0
   3ab3c:	mov	r0, r4
   3ab40:	strb	r1, [r4, #20]
   3ab44:	str	r1, [r4, #48]	; 0x30
   3ab48:	strd	r2, [r4, #80]	; 0x50
   3ab4c:	strd	r2, [r4, #88]	; 0x58
   3ab50:	bl	3a91c <fputs@plt+0x297d4>
   3ab54:	subs	r5, r0, #0
   3ab58:	bne	3ac24 <fputs@plt+0x29adc>
   3ab5c:	mov	r3, #3
   3ab60:	strb	r3, [r4, #17]
   3ab64:	mov	r0, r6
   3ab68:	bl	14288 <fputs@plt+0x3140>
   3ab6c:	ldr	r0, [r4, #60]	; 0x3c
   3ab70:	cmp	r0, #0
   3ab74:	beq	3aba8 <fputs@plt+0x29a60>
   3ab78:	ldr	r5, [r6, #20]
   3ab7c:	mov	r1, r5
   3ab80:	bl	13f68 <fputs@plt+0x2e20>
   3ab84:	cmp	r0, #0
   3ab88:	bne	3aba8 <fputs@plt+0x29a60>
   3ab8c:	ldr	r3, [r4, #32]
   3ab90:	cmp	r5, r3
   3ab94:	bhi	3ac84 <fputs@plt+0x29b3c>
   3ab98:	mov	r0, r6
   3ab9c:	bl	214d4 <fputs@plt+0x1038c>
   3aba0:	subs	r5, r0, #0
   3aba4:	bne	3ac34 <fputs@plt+0x29aec>
   3aba8:	ldrh	r3, [r6, #24]
   3abac:	orr	r3, r3, #4
   3abb0:	strh	r3, [r6, #24]
   3abb4:	ldr	r3, [r4, #104]	; 0x68
   3abb8:	cmp	r3, #0
   3abbc:	movle	r5, #0
   3abc0:	ble	3abd0 <fputs@plt+0x29a88>
   3abc4:	mov	r0, r6
   3abc8:	bl	1f0e8 <fputs@plt+0xdfa0>
   3abcc:	mov	r5, r0
   3abd0:	ldr	r3, [r6, #20]
   3abd4:	ldr	r2, [r4, #28]
   3abd8:	cmp	r2, r3
   3abdc:	strcc	r3, [r4, #28]
   3abe0:	b	3ac34 <fputs@plt+0x29aec>
   3abe4:	ldrb	r3, [r4, #13]
   3abe8:	movw	r7, #4110	; 0x100e
   3abec:	str	r5, [sp, #12]
   3abf0:	cmp	r3, #0
   3abf4:	movw	r3, #2054	; 0x806
   3abf8:	moveq	r7, r3
   3abfc:	beq	3ac40 <fputs@plt+0x29af8>
   3ac00:	mov	r3, #0
   3ac04:	mov	r0, r9
   3ac08:	str	r3, [sp]
   3ac0c:	mov	r3, r7
   3ac10:	ldr	r2, [r4, #68]	; 0x44
   3ac14:	ldr	r1, [r4, #180]	; 0xb4
   3ac18:	bl	12c7c <fputs@plt+0x1b34>
   3ac1c:	subs	r5, r0, #0
   3ac20:	beq	3ab30 <fputs@plt+0x299e8>
   3ac24:	ldr	r0, [r4, #60]	; 0x3c
   3ac28:	bl	1849c <fputs@plt+0x7354>
   3ac2c:	mov	r3, #0
   3ac30:	str	r3, [r4, #60]	; 0x3c
   3ac34:	mov	r0, r5
   3ac38:	add	sp, sp, #20
   3ac3c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3ac40:	ldr	r3, [r4, #28]
   3ac44:	cmp	r3, #0
   3ac48:	beq	3ac00 <fputs@plt+0x29ab8>
   3ac4c:	add	r2, sp, #12
   3ac50:	mov	r1, #20
   3ac54:	ldr	r0, [r4, #64]	; 0x40
   3ac58:	bl	12c34 <fputs@plt+0x1aec>
   3ac5c:	cmp	r0, #12
   3ac60:	mov	r5, r0
   3ac64:	beq	3ac00 <fputs@plt+0x29ab8>
   3ac68:	cmp	r0, #0
   3ac6c:	bne	3ac24 <fputs@plt+0x29adc>
   3ac70:	ldr	r3, [sp, #12]
   3ac74:	cmp	r3, #0
   3ac78:	movwne	r5, #1032	; 0x408
   3ac7c:	beq	3ac00 <fputs@plt+0x29ab8>
   3ac80:	b	3ac24 <fputs@plt+0x29adc>
   3ac84:	ldrb	r3, [r4, #17]
   3ac88:	cmp	r3, #4
   3ac8c:	ldrhne	r3, [r6, #24]
   3ac90:	orrne	r3, r3, #8
   3ac94:	strhne	r3, [r6, #24]
   3ac98:	b	3aba8 <fputs@plt+0x29a60>
   3ac9c:	andeq	r2, r7, r8, lsl #29
   3aca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aca4:	mov	r9, r0
   3aca8:	sub	sp, sp, #20
   3acac:	ldr	r4, [r0, #16]
   3acb0:	ldr	r5, [r4, #156]	; 0x9c
   3acb4:	ldr	r3, [r4, #160]	; 0xa0
   3acb8:	udiv	r5, r5, r3
   3acbc:	ldrb	r3, [r4, #21]
   3acc0:	orr	r3, r3, #4
   3acc4:	strb	r3, [r4, #21]
   3acc8:	ldr	r2, [r0, #20]
   3accc:	rsb	r3, r5, #0
   3acd0:	sub	r6, r2, #1
   3acd4:	and	r6, r6, r3
   3acd8:	ldr	r3, [r4, #28]
   3acdc:	cmp	r2, r3
   3ace0:	subhi	r5, r2, r6
   3ace4:	bhi	3acf4 <fputs@plt+0x29bac>
   3ace8:	add	r2, r6, r5
   3acec:	cmp	r2, r3
   3acf0:	subhi	r5, r3, r6
   3acf4:	ldr	fp, [pc, #328]	; 3ae44 <fputs@plt+0x29cfc>
   3acf8:	add	r3, r6, #1
   3acfc:	mov	r8, #0
   3ad00:	mov	r7, r3
   3ad04:	mov	sl, r8
   3ad08:	mvn	r6, r6
   3ad0c:	str	r3, [sp, #4]
   3ad10:	clz	r1, sl
   3ad14:	add	r2, r6, r7
   3ad18:	lsr	r1, r1, #5
   3ad1c:	cmp	r5, r2
   3ad20:	movle	r2, #0
   3ad24:	andgt	r2, r1, #1
   3ad28:	cmp	r2, #0
   3ad2c:	bne	3ad50 <fputs@plt+0x29c08>
   3ad30:	tst	r8, r1
   3ad34:	bne	3ae38 <fputs@plt+0x29cf0>
   3ad38:	ldrb	r2, [r4, #21]
   3ad3c:	mov	r0, sl
   3ad40:	bic	r2, r2, #4
   3ad44:	strb	r2, [r4, #21]
   3ad48:	add	sp, sp, #20
   3ad4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ad50:	ldr	r3, [r9, #20]
   3ad54:	cmp	r3, r7
   3ad58:	beq	3ad70 <fputs@plt+0x29c28>
   3ad5c:	mov	r1, r7
   3ad60:	ldr	r0, [r4, #60]	; 0x3c
   3ad64:	bl	18b1c <fputs@plt+0x79d4>
   3ad68:	cmp	r0, #0
   3ad6c:	bne	3adcc <fputs@plt+0x29c84>
   3ad70:	ldr	r2, [r4, #160]	; 0xa0
   3ad74:	ldr	r3, [fp, #608]	; 0x260
   3ad78:	sdiv	r3, r3, r2
   3ad7c:	add	r3, r3, #1
   3ad80:	cmp	r3, r7
   3ad84:	beq	3adf8 <fputs@plt+0x29cb0>
   3ad88:	mov	r3, #0
   3ad8c:	add	r2, sp, #12
   3ad90:	mov	r1, r7
   3ad94:	mov	r0, r4
   3ad98:	bl	3c910 <fputs@plt+0x2b7c8>
   3ad9c:	subs	sl, r0, #0
   3ada0:	bne	3adc4 <fputs@plt+0x29c7c>
   3ada4:	ldr	r0, [sp, #12]
   3ada8:	bl	3aa84 <fputs@plt+0x2993c>
   3adac:	mov	sl, r0
   3adb0:	ldr	r0, [sp, #12]
   3adb4:	ldrh	r2, [r0, #24]
   3adb8:	tst	r2, #8
   3adbc:	movne	r8, #1
   3adc0:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3adc4:	add	r7, r7, #1
   3adc8:	b	3ad10 <fputs@plt+0x29bc8>
   3adcc:	mov	r1, r7
   3add0:	add	r0, r4, #212	; 0xd4
   3add4:	bl	1ff78 <fputs@plt+0xee30>
   3add8:	cmp	r0, #0
   3addc:	mov	sl, r0
   3ade0:	str	r0, [sp, #12]
   3ade4:	beq	3adc4 <fputs@plt+0x29c7c>
   3ade8:	ldrh	r3, [r0, #24]
   3adec:	tst	r3, #8
   3adf0:	movne	r8, #1
   3adf4:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3adf8:	mov	sl, #0
   3adfc:	b	3adc4 <fputs@plt+0x29c7c>
   3ae00:	ldr	r3, [sp, #4]
   3ae04:	mov	r0, r7
   3ae08:	add	r1, r6, r3
   3ae0c:	bl	1ff78 <fputs@plt+0xee30>
   3ae10:	subs	r1, r0, #0
   3ae14:	beq	3ae28 <fputs@plt+0x29ce0>
   3ae18:	ldrh	r2, [r1, #24]
   3ae1c:	orr	r2, r2, #8
   3ae20:	strh	r2, [r1, #24]
   3ae24:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3ae28:	add	r6, r6, #1
   3ae2c:	cmp	r5, r6
   3ae30:	bgt	3ae00 <fputs@plt+0x29cb8>
   3ae34:	b	3ad38 <fputs@plt+0x29bf0>
   3ae38:	mov	r6, r2
   3ae3c:	add	r7, r4, #212	; 0xd4
   3ae40:	b	3ae2c <fputs@plt+0x29ce4>
   3ae44:	andeq	fp, r8, r0, lsr r1
   3ae48:	ldr	r2, [r0, #16]
   3ae4c:	mov	r3, r0
   3ae50:	ldr	r1, [r2, #44]	; 0x2c
   3ae54:	cmp	r1, #0
   3ae58:	bne	3aea4 <fputs@plt+0x29d5c>
   3ae5c:	ldrh	r1, [r0, #24]
   3ae60:	tst	r1, #4
   3ae64:	beq	3ae88 <fputs@plt+0x29d40>
   3ae68:	ldr	r1, [r0, #20]
   3ae6c:	ldr	ip, [r2, #28]
   3ae70:	cmp	ip, r1
   3ae74:	bcc	3ae88 <fputs@plt+0x29d40>
   3ae78:	ldr	r1, [r2, #104]	; 0x68
   3ae7c:	cmp	r1, #0
   3ae80:	beq	3aea4 <fputs@plt+0x29d5c>
   3ae84:	b	1f0e8 <fputs@plt+0xdfa0>
   3ae88:	ldr	r1, [r2, #156]	; 0x9c
   3ae8c:	mov	r0, r3
   3ae90:	ldr	r2, [r2, #160]	; 0xa0
   3ae94:	cmp	r1, r2
   3ae98:	bls	3aea0 <fputs@plt+0x29d58>
   3ae9c:	b	3aca0 <fputs@plt+0x29b58>
   3aea0:	b	3aa84 <fputs@plt+0x2993c>
   3aea4:	mov	r0, r1
   3aea8:	bx	lr
   3aeac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aeb0:	sub	sp, sp, #44	; 0x2c
   3aeb4:	mov	r7, r0
   3aeb8:	strd	r2, [sp, #24]
   3aebc:	ldr	r3, [r0, #4]
   3aec0:	ldr	r2, [r3, #4]
   3aec4:	ldr	r3, [r0, #24]
   3aec8:	ldr	r9, [r2]
   3aecc:	ldr	r3, [r3, #4]
   3aed0:	ldr	r2, [r2, #32]
   3aed4:	ldr	r3, [r3, #32]
   3aed8:	asr	fp, r3, #31
   3aedc:	cmp	r3, r2
   3aee0:	mov	sl, r3
   3aee4:	movlt	r0, r3
   3aee8:	movge	r0, r2
   3aeec:	moveq	r6, #0
   3aef0:	strd	sl, [sp]
   3aef4:	umull	sl, fp, r1, r3
   3aef8:	str	r0, [sp, #20]
   3aefc:	ldr	r0, [sp, #4]
   3af00:	mla	fp, r1, r0, fp
   3af04:	beq	3af18 <fputs@plt+0x29dd0>
   3af08:	ldrb	r3, [r9, #16]
   3af0c:	cmp	r3, #0
   3af10:	moveq	r6, #0
   3af14:	movne	r6, #8
   3af18:	ldr	r3, [sp]
   3af1c:	asr	r1, r2, #31
   3af20:	mov	r0, r2
   3af24:	strd	r0, [sp, #8]
   3af28:	subs	r4, sl, r3
   3af2c:	ldr	r3, [sp, #4]
   3af30:	sbc	r5, fp, r3
   3af34:	cmp	r4, sl
   3af38:	sbcs	r3, r5, fp
   3af3c:	movlt	r3, #1
   3af40:	movge	r3, #0
   3af44:	cmp	r6, #0
   3af48:	movne	r3, #0
   3af4c:	cmp	r3, #0
   3af50:	bne	3af60 <fputs@plt+0x29e18>
   3af54:	mov	r0, r6
   3af58:	add	sp, sp, #44	; 0x2c
   3af5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3af60:	mov	r3, #0
   3af64:	mov	r0, r4
   3af68:	mov	r1, r5
   3af6c:	str	r3, [sp, #36]	; 0x24
   3af70:	ldrd	r2, [sp, #8]
   3af74:	bl	6fac8 <fputs@plt+0x5e980>
   3af78:	ldr	r3, [r7, #4]
   3af7c:	mov	r8, r2
   3af80:	ldr	r2, [r3, #4]
   3af84:	ldr	r3, [pc, #200]	; 3b054 <fputs@plt+0x29f0c>
   3af88:	ldr	r2, [r2, #32]
   3af8c:	ldr	r3, [r3, #608]	; 0x260
   3af90:	udiv	r3, r3, r2
   3af94:	cmp	r0, r3
   3af98:	moveq	r6, #0
   3af9c:	beq	3b040 <fputs@plt+0x29ef8>
   3afa0:	add	r1, r0, #1
   3afa4:	mov	r3, #0
   3afa8:	add	r2, sp, #36	; 0x24
   3afac:	mov	r0, r9
   3afb0:	bl	3c910 <fputs@plt+0x2b7c8>
   3afb4:	subs	r6, r0, #0
   3afb8:	bne	3b038 <fputs@plt+0x29ef0>
   3afbc:	ldr	r0, [sp, #36]	; 0x24
   3afc0:	bl	3ae48 <fputs@plt+0x29d00>
   3afc4:	subs	r6, r0, #0
   3afc8:	bne	3b038 <fputs@plt+0x29ef0>
   3afcc:	ldr	r3, [sp, #36]	; 0x24
   3afd0:	mov	r0, r4
   3afd4:	mov	r1, r5
   3afd8:	ldr	r3, [r3, #4]
   3afdc:	add	r8, r3, r8
   3afe0:	ldrd	r2, [sp]
   3afe4:	bl	6fac8 <fputs@plt+0x5e980>
   3afe8:	ldr	r3, [sp, #24]
   3afec:	mov	r0, r8
   3aff0:	add	r1, r3, r2
   3aff4:	ldr	r2, [sp, #20]
   3aff8:	bl	10fbc <memcpy@plt>
   3affc:	ldr	r3, [sp, #36]	; 0x24
   3b000:	ldr	r3, [r3, #8]
   3b004:	strb	r6, [r3]
   3b008:	orrs	r3, r4, r5
   3b00c:	ldr	r3, [sp, #28]
   3b010:	eor	r3, r3, #1
   3b014:	andeq	r3, r3, #1
   3b018:	movne	r3, #0
   3b01c:	cmp	r3, #0
   3b020:	beq	3b038 <fputs@plt+0x29ef0>
   3b024:	ldr	r3, [r7, #24]
   3b028:	ldr	r3, [r3, #4]
   3b02c:	ldr	r3, [r3, #44]	; 0x2c
   3b030:	rev	r3, r3
   3b034:	str	r3, [r8, #28]
   3b038:	ldr	r0, [sp, #36]	; 0x24
   3b03c:	bl	3c61c <fputs@plt+0x2b4d4>
   3b040:	ldr	r3, [sp, #8]
   3b044:	adds	r4, r4, r3
   3b048:	ldr	r3, [sp, #12]
   3b04c:	adc	r5, r5, r3
   3b050:	b	3af34 <fputs@plt+0x29dec>
   3b054:	andeq	fp, r8, r0, lsr r1
   3b058:	push	{r4, r5, r6, lr}
   3b05c:	mov	r4, r0
   3b060:	mov	r5, r1
   3b064:	mov	r6, r2
   3b068:	ldr	r3, [r4, #28]
   3b06c:	sub	r2, r3, #5
   3b070:	cmp	r3, #0
   3b074:	cmpne	r2, #1
   3b078:	bhi	3b0a4 <fputs@plt+0x29f5c>
   3b07c:	ldr	r3, [r4, #16]
   3b080:	cmp	r3, r5
   3b084:	bls	3b0a4 <fputs@plt+0x29f5c>
   3b088:	mov	r3, #1
   3b08c:	mov	r2, r6
   3b090:	mov	r1, r5
   3b094:	mov	r0, r4
   3b098:	bl	3aeac <fputs@plt+0x29d64>
   3b09c:	cmp	r0, #0
   3b0a0:	strne	r0, [r4, #28]
   3b0a4:	ldr	r4, [r4, #44]	; 0x2c
   3b0a8:	cmp	r4, #0
   3b0ac:	bne	3b068 <fputs@plt+0x29f20>
   3b0b0:	pop	{r4, r5, r6, pc}
   3b0b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b0b8:	sub	sp, sp, #36	; 0x24
   3b0bc:	subs	r6, r3, #0
   3b0c0:	add	r3, sp, #24
   3b0c4:	mov	r4, r0
   3b0c8:	mov	r5, r1
   3b0cc:	str	r2, [sp, #8]
   3b0d0:	ldr	r2, [sp, #72]	; 0x48
   3b0d4:	ldr	r9, [r0, #72]	; 0x48
   3b0d8:	ldr	r7, [r0, #208]	; 0xd0
   3b0dc:	str	r2, [sp, #12]
   3b0e0:	ldr	r2, [r0, #68]	; 0x44
   3b0e4:	str	r3, [sp]
   3b0e8:	movne	r9, r2
   3b0ec:	ldrd	r2, [r1]
   3b0f0:	mov	r0, r9
   3b0f4:	bl	17c7c <fputs@plt+0x6b34>
   3b0f8:	subs	r8, r0, #0
   3b0fc:	bne	3b164 <fputs@plt+0x2a01c>
   3b100:	ldr	r3, [r5]
   3b104:	mov	r1, r7
   3b108:	mov	r0, r9
   3b10c:	ldr	r2, [r5, #4]
   3b110:	adds	r3, r3, #4
   3b114:	adc	r2, r2, #0
   3b118:	str	r3, [sp]
   3b11c:	str	r2, [sp, #4]
   3b120:	ldr	r2, [r4, #160]	; 0xa0
   3b124:	bl	12bf8 <fputs@plt+0x1ab0>
   3b128:	subs	r8, r0, #0
   3b12c:	bne	3b164 <fputs@plt+0x2a01c>
   3b130:	ldr	r0, [r4, #160]	; 0xa0
   3b134:	ldrd	r2, [r5]
   3b138:	add	r1, r0, #4
   3b13c:	add	r1, r1, r6, lsl #2
   3b140:	adds	sl, r2, r1
   3b144:	adc	fp, r3, r1, asr #31
   3b148:	ldr	r1, [sp, #24]
   3b14c:	mov	r2, sl
   3b150:	mov	r3, fp
   3b154:	strd	r2, [r5]
   3b158:	cmp	r1, #0
   3b15c:	bne	3b170 <fputs@plt+0x2a028>
   3b160:	mov	r8, #101	; 0x65
   3b164:	mov	r0, r8
   3b168:	add	sp, sp, #36	; 0x24
   3b16c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b170:	ldr	r3, [pc, #688]	; 3b428 <fputs@plt+0x2a2e0>
   3b174:	ldr	r3, [r3, #608]	; 0x260
   3b178:	sdiv	r3, r3, r0
   3b17c:	add	r3, r3, #1
   3b180:	cmp	r1, r3
   3b184:	beq	3b160 <fputs@plt+0x2a018>
   3b188:	ldr	r3, [r4, #28]
   3b18c:	cmp	r1, r3
   3b190:	bhi	3b164 <fputs@plt+0x2a01c>
   3b194:	ldr	r0, [sp, #8]
   3b198:	bl	18b1c <fputs@plt+0x79d4>
   3b19c:	cmp	r0, #0
   3b1a0:	bne	3b164 <fputs@plt+0x2a01c>
   3b1a4:	cmp	r6, #0
   3b1a8:	bne	3b330 <fputs@plt+0x2a1e8>
   3b1ac:	ldr	r3, [sp, #8]
   3b1b0:	cmp	r3, #0
   3b1b4:	bne	3b38c <fputs@plt+0x2a244>
   3b1b8:	ldr	r1, [sp, #24]
   3b1bc:	cmp	r1, #1
   3b1c0:	bne	3b1d4 <fputs@plt+0x2a08c>
   3b1c4:	ldrb	r3, [r7, #20]
   3b1c8:	ldrsh	r2, [r4, #150]	; 0x96
   3b1cc:	cmp	r2, r3
   3b1d0:	strhne	r3, [r4, #150]	; 0x96
   3b1d4:	ldr	r3, [r4, #216]	; 0xd8
   3b1d8:	cmp	r3, #0
   3b1dc:	movne	r3, #0
   3b1e0:	strne	r3, [sp, #20]
   3b1e4:	bne	3b1f4 <fputs@plt+0x2a0ac>
   3b1e8:	add	r0, r4, #212	; 0xd4
   3b1ec:	bl	1ff78 <fputs@plt+0xee30>
   3b1f0:	str	r0, [sp, #20]
   3b1f4:	cmp	r6, #0
   3b1f8:	beq	3b3a4 <fputs@plt+0x2a25c>
   3b1fc:	ldrb	r3, [r4, #7]
   3b200:	cmp	r3, #0
   3b204:	movne	r3, r6
   3b208:	bne	3b224 <fputs@plt+0x2a0dc>
   3b20c:	ldrd	r2, [r5]
   3b210:	ldrd	r0, [r4, #88]	; 0x58
   3b214:	cmp	r0, r2
   3b218:	sbcs	r3, r1, r3
   3b21c:	movge	r3, #1
   3b220:	movlt	r3, #0
   3b224:	ldr	r0, [r4, #64]	; 0x40
   3b228:	ldr	r2, [r0]
   3b22c:	cmp	r2, #0
   3b230:	beq	3b3c0 <fputs@plt+0x2a278>
   3b234:	ldrb	r2, [r4, #17]
   3b238:	sub	r2, r2, #1
   3b23c:	cmp	r2, #2
   3b240:	movls	r3, #0
   3b244:	andhi	r3, r3, #1
   3b248:	cmp	r3, #0
   3b24c:	beq	3b3c0 <fputs@plt+0x2a278>
   3b250:	ldr	r1, [sp, #24]
   3b254:	ldr	ip, [r4, #160]	; 0xa0
   3b258:	sub	r1, r1, #1
   3b25c:	asr	r3, ip, #31
   3b260:	mov	r2, ip
   3b264:	umull	r8, r9, r1, ip
   3b268:	mla	r9, r1, r3, r9
   3b26c:	mov	r1, r7
   3b270:	strd	r8, [sp]
   3b274:	bl	12c04 <fputs@plt+0x1abc>
   3b278:	ldr	r1, [sp, #24]
   3b27c:	mov	r8, r0
   3b280:	ldr	r3, [r4, #36]	; 0x24
   3b284:	ldr	r0, [r4, #96]	; 0x60
   3b288:	cmp	r3, r1
   3b28c:	strcc	r1, [r4, #36]	; 0x24
   3b290:	cmp	r0, #0
   3b294:	beq	3b2a0 <fputs@plt+0x2a158>
   3b298:	mov	r2, r7
   3b29c:	bl	3b058 <fputs@plt+0x29f10>
   3b2a0:	ldr	r3, [sp, #20]
   3b2a4:	cmp	r3, #0
   3b2a8:	beq	3b164 <fputs@plt+0x2a01c>
   3b2ac:	ldr	r9, [r3, #4]
   3b2b0:	mov	r1, r7
   3b2b4:	ldr	r2, [r4, #160]	; 0xa0
   3b2b8:	mov	r0, r9
   3b2bc:	bl	10fbc <memcpy@plt>
   3b2c0:	ldr	r0, [sp, #20]
   3b2c4:	ldr	r3, [r4, #204]	; 0xcc
   3b2c8:	blx	r3
   3b2cc:	cmp	r6, #0
   3b2d0:	beq	3b2fc <fputs@plt+0x2a1b4>
   3b2d4:	ldr	r3, [sp, #12]
   3b2d8:	cmp	r3, #0
   3b2dc:	beq	3b2f4 <fputs@plt+0x2a1ac>
   3b2e0:	ldrd	r0, [r5]
   3b2e4:	ldrd	r2, [r4, #88]	; 0x58
   3b2e8:	cmp	r2, r0
   3b2ec:	sbcs	r3, r3, r1
   3b2f0:	blt	3b2fc <fputs@plt+0x2a1b4>
   3b2f4:	ldr	r0, [sp, #20]
   3b2f8:	bl	18bb8 <fputs@plt+0x7a70>
   3b2fc:	ldr	r3, [sp, #24]
   3b300:	cmp	r3, #1
   3b304:	bne	3b324 <fputs@plt+0x2a1dc>
   3b308:	add	r3, r9, #24
   3b30c:	add	r4, r4, #112	; 0x70
   3b310:	add	r9, r9, #40	; 0x28
   3b314:	ldr	r2, [r3], #4
   3b318:	cmp	r3, r9
   3b31c:	str	r2, [r4], #4
   3b320:	bne	3b314 <fputs@plt+0x2a1cc>
   3b324:	ldr	r0, [sp, #20]
   3b328:	bl	141ec <fputs@plt+0x30a4>
   3b32c:	b	3b164 <fputs@plt+0x2a01c>
   3b330:	add	r3, sp, #28
   3b334:	subs	r2, sl, #4
   3b338:	mov	r0, r9
   3b33c:	str	r3, [sp]
   3b340:	sbc	r3, fp, #0
   3b344:	bl	17c7c <fputs@plt+0x6b34>
   3b348:	subs	r8, r0, #0
   3b34c:	bne	3b164 <fputs@plt+0x2a01c>
   3b350:	ldr	r3, [sp, #12]
   3b354:	cmp	r3, #0
   3b358:	ldreq	r2, [r4, #52]	; 0x34
   3b35c:	ldreq	r3, [r4, #160]	; 0xa0
   3b360:	bne	3b1ac <fputs@plt+0x2a064>
   3b364:	sub	r3, r3, #200	; 0xc8
   3b368:	cmp	r3, #0
   3b36c:	bgt	3b380 <fputs@plt+0x2a238>
   3b370:	ldr	r3, [sp, #28]
   3b374:	cmp	r3, r2
   3b378:	beq	3b1ac <fputs@plt+0x2a064>
   3b37c:	b	3b160 <fputs@plt+0x2a018>
   3b380:	ldrb	r1, [r7, r3]
   3b384:	add	r2, r2, r1
   3b388:	b	3b364 <fputs@plt+0x2a21c>
   3b38c:	ldr	r0, [sp, #8]
   3b390:	ldr	r1, [sp, #24]
   3b394:	bl	1eefc <fputs@plt+0xddb4>
   3b398:	subs	r8, r0, #0
   3b39c:	beq	3b1b8 <fputs@plt+0x2a070>
   3b3a0:	b	3b164 <fputs@plt+0x2a01c>
   3b3a4:	ldr	r3, [sp, #20]
   3b3a8:	cmp	r3, #0
   3b3ac:	ldrhne	r3, [r3, #24]
   3b3b0:	moveq	r3, #1
   3b3b4:	eorne	r3, r3, #8
   3b3b8:	ubfxne	r3, r3, #3, #1
   3b3bc:	b	3b224 <fputs@plt+0x2a0dc>
   3b3c0:	ldr	r3, [sp, #20]
   3b3c4:	eor	r8, r6, #1
   3b3c8:	cmp	r3, #0
   3b3cc:	andeq	r8, r8, #1
   3b3d0:	movne	r8, #0
   3b3d4:	cmp	r8, #0
   3b3d8:	beq	3b2a0 <fputs@plt+0x2a158>
   3b3dc:	ldrb	r3, [r4, #21]
   3b3e0:	add	r2, sp, #20
   3b3e4:	mov	r0, r4
   3b3e8:	ldr	r1, [sp, #24]
   3b3ec:	orr	r3, r3, #2
   3b3f0:	strb	r3, [r4, #21]
   3b3f4:	mov	r3, #1
   3b3f8:	bl	3c910 <fputs@plt+0x2b7c8>
   3b3fc:	ldrb	r3, [r4, #21]
   3b400:	subs	r8, r0, #0
   3b404:	bic	r3, r3, #2
   3b408:	strb	r3, [r4, #21]
   3b40c:	bne	3b164 <fputs@plt+0x2a01c>
   3b410:	ldr	r0, [sp, #20]
   3b414:	ldrh	r3, [r0, #24]
   3b418:	bic	r3, r3, #16
   3b41c:	strh	r3, [r0, #24]
   3b420:	bl	14288 <fputs@plt+0x3140>
   3b424:	b	3b2a0 <fputs@plt+0x2a158>
   3b428:	andeq	fp, r8, r0, lsr r1
   3b42c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b430:	sub	sp, sp, #68	; 0x44
   3b434:	mov	r3, #1
   3b438:	mov	sl, #0
   3b43c:	mov	r5, r0
   3b440:	str	r1, [sp, #24]
   3b444:	add	r1, sp, #48	; 0x30
   3b448:	ldr	r8, [r0]
   3b44c:	str	sl, [sp, #36]	; 0x24
   3b450:	ldr	r0, [r0, #68]	; 0x44
   3b454:	str	r3, [sp, #40]	; 0x28
   3b458:	bl	12c28 <fputs@plt+0x1ae0>
   3b45c:	subs	r4, r0, #0
   3b460:	bne	3b51c <fputs@plt+0x2a3d4>
   3b464:	ldr	r3, [r5]
   3b468:	ldr	r0, [r5, #68]	; 0x44
   3b46c:	ldr	r6, [r5, #208]	; 0xd0
   3b470:	ldr	r2, [r3, #8]
   3b474:	mov	r1, r6
   3b478:	add	r2, r2, #1
   3b47c:	bl	17cac <fputs@plt+0x6b64>
   3b480:	subs	r7, r0, #0
   3b484:	movne	sl, r4
   3b488:	movne	r4, r7
   3b48c:	bne	3b51c <fputs@plt+0x2a3d4>
   3b490:	ldrb	r3, [r6]
   3b494:	cmp	r3, sl
   3b498:	bne	3b4b0 <fputs@plt+0x2a368>
   3b49c:	ldr	r4, [sp, #40]	; 0x28
   3b4a0:	cmp	r4, #0
   3b4a4:	bne	3b4d4 <fputs@plt+0x2a38c>
   3b4a8:	mov	sl, r4
   3b4ac:	b	3b51c <fputs@plt+0x2a3d4>
   3b4b0:	mov	r2, r4
   3b4b4:	add	r3, sp, #40	; 0x28
   3b4b8:	mov	r1, r6
   3b4bc:	mov	r0, r8
   3b4c0:	bl	12c9c <fputs@plt+0x1b54>
   3b4c4:	subs	r4, r0, #0
   3b4c8:	beq	3b49c <fputs@plt+0x2a354>
   3b4cc:	mov	sl, r7
   3b4d0:	b	3b51c <fputs@plt+0x2a3d4>
   3b4d4:	ldr	r6, [sp, #24]
   3b4d8:	mov	r1, r5
   3b4dc:	mov	r2, #0
   3b4e0:	mov	r3, #0
   3b4e4:	mov	sl, #0
   3b4e8:	strd	r2, [r1, #80]!	; 0x50
   3b4ec:	str	r1, [sp, #28]
   3b4f0:	add	fp, sp, #36	; 0x24
   3b4f4:	add	r3, sp, #32
   3b4f8:	mov	r0, r5
   3b4fc:	ldr	r1, [sp, #24]
   3b500:	stm	sp, {r3, fp}
   3b504:	ldrd	r2, [sp, #48]	; 0x30
   3b508:	bl	1fcb8 <fputs@plt+0xeb70>
   3b50c:	subs	r4, r0, #0
   3b510:	beq	3b5c8 <fputs@plt+0x2a480>
   3b514:	cmp	r4, #101	; 0x65
   3b518:	moveq	r4, #0
   3b51c:	ldrb	r3, [r5, #13]
   3b520:	cmp	r4, #0
   3b524:	strb	r3, [r5, #19]
   3b528:	bne	3b588 <fputs@plt+0x2a440>
   3b52c:	ldr	r0, [r5, #68]	; 0x44
   3b530:	ldr	r3, [r5, #208]	; 0xd0
   3b534:	str	r3, [sp, #16]
   3b538:	ldr	r3, [r5]
   3b53c:	ldr	r1, [sp, #16]
   3b540:	ldr	r2, [r3, #8]
   3b544:	add	r2, r2, #1
   3b548:	bl	17cac <fputs@plt+0x6b64>
   3b54c:	subs	r4, r0, #0
   3b550:	bne	3b588 <fputs@plt+0x2a440>
   3b554:	ldrb	r3, [r5, #17]
   3b558:	sub	r3, r3, #1
   3b55c:	cmp	r3, #2
   3b560:	bhi	3b724 <fputs@plt+0x2a5dc>
   3b564:	ldr	r3, [sp, #16]
   3b568:	mov	r2, #0
   3b56c:	mov	r0, r5
   3b570:	ldrb	r1, [r3]
   3b574:	subs	r1, r1, r2
   3b578:	movne	r1, #1
   3b57c:	bl	227c8 <fputs@plt+0x11680>
   3b580:	subs	r4, r0, #0
   3b584:	beq	3b73c <fputs@plt+0x2a5f4>
   3b588:	ldr	r3, [sp, #24]
   3b58c:	cmp	sl, #0
   3b590:	moveq	r3, #0
   3b594:	andne	r3, r3, #1
   3b598:	cmp	r3, #0
   3b59c:	beq	3b5b4 <fputs@plt+0x2a46c>
   3b5a0:	mov	r2, sl
   3b5a4:	ldr	r1, [pc, #908]	; 3b938 <fputs@plt+0x2a7f0>
   3b5a8:	movw	r0, #539	; 0x21b
   3b5ac:	ldr	r3, [r5, #180]	; 0xb4
   3b5b0:	bl	2c818 <fputs@plt+0x1b6d0>
   3b5b4:	mov	r0, r5
   3b5b8:	bl	1ff10 <fputs@plt+0xedc8>
   3b5bc:	mov	r0, r4
   3b5c0:	add	sp, sp, #68	; 0x44
   3b5c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b5c8:	ldr	r3, [r5, #156]	; 0x9c
   3b5cc:	mov	r9, #0
   3b5d0:	mov	r8, r3
   3b5d4:	ldr	r3, [sp, #32]
   3b5d8:	cmn	r3, #1
   3b5dc:	bne	3b600 <fputs@plt+0x2a4b8>
   3b5e0:	ldrd	r0, [sp, #48]	; 0x30
   3b5e4:	ldr	r2, [r5, #160]	; 0xa0
   3b5e8:	subs	r0, r0, r8
   3b5ec:	sbc	r1, r1, r9
   3b5f0:	add	r2, r2, #8
   3b5f4:	asr	r3, r2, #31
   3b5f8:	bl	6fac8 <fputs@plt+0x5e980>
   3b5fc:	str	r0, [sp, #32]
   3b600:	ldrd	r2, [r5, #80]	; 0x50
   3b604:	strd	r2, [sp, #8]
   3b608:	ldr	r2, [sp, #24]
   3b60c:	ldr	r3, [sp, #32]
   3b610:	orrs	r3, r2, r3
   3b614:	bne	3b670 <fputs@plt+0x2a528>
   3b618:	ldr	r3, [r5, #88]	; 0x58
   3b61c:	ldr	r2, [r5, #92]	; 0x5c
   3b620:	ldrd	r0, [sp, #8]
   3b624:	adds	r3, r8, r3
   3b628:	str	r3, [sp, #16]
   3b62c:	adc	r3, r9, r2
   3b630:	str	r3, [sp, #20]
   3b634:	ldrd	r2, [sp, #16]
   3b638:	cmp	r3, r1
   3b63c:	cmpeq	r2, r0
   3b640:	bne	3b670 <fputs@plt+0x2a528>
   3b644:	ldr	r1, [sp, #8]
   3b648:	ldr	r2, [r5, #160]	; 0xa0
   3b64c:	ldr	r0, [sp, #48]	; 0x30
   3b650:	ldr	ip, [sp, #12]
   3b654:	add	r2, r2, #8
   3b658:	asr	r3, r2, #31
   3b65c:	subs	r0, r0, r1
   3b660:	ldr	r1, [sp, #52]	; 0x34
   3b664:	sbc	r1, r1, ip
   3b668:	bl	6fac8 <fputs@plt+0x5e980>
   3b66c:	str	r0, [sp, #32]
   3b670:	ldrd	r2, [sp, #8]
   3b674:	cmp	r9, r3
   3b678:	cmpeq	r8, r2
   3b67c:	bne	3b69c <fputs@plt+0x2a554>
   3b680:	mov	r0, r5
   3b684:	ldr	r1, [sp, #36]	; 0x24
   3b688:	bl	16940 <fputs@plt+0x57f8>
   3b68c:	cmp	r0, #0
   3b690:	bne	3b71c <fputs@plt+0x2a5d4>
   3b694:	ldr	r3, [sp, #36]	; 0x24
   3b698:	str	r3, [r5, #28]
   3b69c:	mov	r7, #0
   3b6a0:	mov	r9, r7
   3b6a4:	ldr	r3, [sp, #32]
   3b6a8:	add	r8, sl, r7
   3b6ac:	cmp	r3, r7
   3b6b0:	movls	sl, r8
   3b6b4:	bls	3b4f4 <fputs@plt+0x2a3ac>
   3b6b8:	cmp	r6, #0
   3b6bc:	beq	3b6c8 <fputs@plt+0x2a580>
   3b6c0:	mov	r0, r5
   3b6c4:	bl	1d034 <fputs@plt+0xbeec>
   3b6c8:	mov	r3, #1
   3b6cc:	mov	r2, #0
   3b6d0:	str	r9, [sp]
   3b6d4:	mov	r0, r5
   3b6d8:	ldr	r1, [sp, #28]
   3b6dc:	bl	3b0b4 <fputs@plt+0x29f6c>
   3b6e0:	subs	r6, r0, #0
   3b6e4:	addeq	r7, r7, #1
   3b6e8:	beq	3b6a4 <fputs@plt+0x2a55c>
   3b6ec:	cmp	r6, #101	; 0x65
   3b6f0:	bne	3b708 <fputs@plt+0x2a5c0>
   3b6f4:	ldrd	r2, [sp, #48]	; 0x30
   3b6f8:	mov	sl, r8
   3b6fc:	mov	r6, #0
   3b700:	strd	r2, [r5, #80]	; 0x50
   3b704:	b	3b4f0 <fputs@plt+0x2a3a8>
   3b708:	movw	r3, #522	; 0x20a
   3b70c:	mov	sl, r8
   3b710:	cmp	r6, r3
   3b714:	movne	r4, r6
   3b718:	b	3b51c <fputs@plt+0x2a3d4>
   3b71c:	mov	r4, r0
   3b720:	b	3b51c <fputs@plt+0x2a3d4>
   3b724:	mov	r1, r4
   3b728:	mov	r0, r5
   3b72c:	bl	19060 <fputs@plt+0x7f18>
   3b730:	subs	r4, r0, #0
   3b734:	bne	3b588 <fputs@plt+0x2a440>
   3b738:	b	3b564 <fputs@plt+0x2a41c>
   3b73c:	ldr	r3, [sp, #16]
   3b740:	ldrb	r3, [r3]
   3b744:	cmp	r3, #0
   3b748:	beq	3b588 <fputs@plt+0x2a440>
   3b74c:	ldr	r4, [sp, #40]	; 0x28
   3b750:	cmp	r4, #0
   3b754:	beq	3b588 <fputs@plt+0x2a440>
   3b758:	ldr	r3, [r5]
   3b75c:	ldr	r0, [r3, #4]
   3b760:	str	r3, [sp, #8]
   3b764:	lsl	r0, r0, #1
   3b768:	asr	r1, r0, #31
   3b76c:	bl	1eb64 <fputs@plt+0xda1c>
   3b770:	subs	r7, r0, #0
   3b774:	bne	3b7a4 <fputs@plt+0x2a65c>
   3b778:	mov	r6, #0
   3b77c:	mov	r4, #7
   3b780:	mov	r0, r6
   3b784:	bl	183dc <fputs@plt+0x7294>
   3b788:	cmp	r7, #0
   3b78c:	beq	3b588 <fputs@plt+0x2a440>
   3b790:	mov	r0, r7
   3b794:	bl	12bc8 <fputs@plt+0x1a80>
   3b798:	mov	r0, r7
   3b79c:	bl	183dc <fputs@plt+0x7294>
   3b7a0:	b	3b588 <fputs@plt+0x2a440>
   3b7a4:	ldr	r3, [sp, #8]
   3b7a8:	mov	r6, #0
   3b7ac:	mov	r2, r7
   3b7b0:	ldr	r0, [sp, #8]
   3b7b4:	ldr	r1, [sp, #16]
   3b7b8:	ldr	fp, [r3, #4]
   3b7bc:	movw	r3, #16385	; 0x4001
   3b7c0:	str	r6, [sp]
   3b7c4:	bl	12c7c <fputs@plt+0x1b34>
   3b7c8:	subs	r4, r0, #0
   3b7cc:	bne	3b780 <fputs@plt+0x2a638>
   3b7d0:	add	r1, sp, #56	; 0x38
   3b7d4:	mov	r0, r7
   3b7d8:	bl	12c28 <fputs@plt+0x1ae0>
   3b7dc:	subs	r4, r0, #0
   3b7e0:	bne	3b780 <fputs@plt+0x2a638>
   3b7e4:	ldr	r3, [sp, #8]
   3b7e8:	ldr	r3, [r3, #8]
   3b7ec:	add	r3, r3, #1
   3b7f0:	str	r3, [sp, #28]
   3b7f4:	ldr	r1, [sp, #28]
   3b7f8:	ldrd	r2, [sp, #56]	; 0x38
   3b7fc:	adds	r8, r2, r1
   3b800:	adc	r9, r3, r1, asr #31
   3b804:	adds	r0, r8, #1
   3b808:	adc	r1, r9, r6
   3b80c:	bl	1d128 <fputs@plt+0xbfe0>
   3b810:	subs	r6, r0, #0
   3b814:	beq	3b778 <fputs@plt+0x2a630>
   3b818:	ldr	r8, [sp, #56]	; 0x38
   3b81c:	mov	r2, #0
   3b820:	mov	r3, #0
   3b824:	mov	r1, r6
   3b828:	mov	r0, r7
   3b82c:	strd	r2, [sp]
   3b830:	mov	r2, r8
   3b834:	bl	12bf8 <fputs@plt+0x1ab0>
   3b838:	subs	r4, r0, #0
   3b83c:	bne	3b780 <fputs@plt+0x2a638>
   3b840:	add	r3, r7, fp
   3b844:	add	r8, r8, #1
   3b848:	mov	r9, r3
   3b84c:	ldr	r3, [sp, #56]	; 0x38
   3b850:	add	r8, r6, r8
   3b854:	mov	fp, r6
   3b858:	strb	r4, [r6, r3]
   3b85c:	ldrd	r2, [sp, #56]	; 0x38
   3b860:	sub	r0, fp, r6
   3b864:	asr	r1, r0, #31
   3b868:	cmp	r0, r2
   3b86c:	sbcs	r3, r1, r3
   3b870:	blt	3b894 <fputs@plt+0x2a74c>
   3b874:	mov	r0, r7
   3b878:	bl	12bc8 <fputs@plt+0x1a80>
   3b87c:	mov	r2, #0
   3b880:	ldr	r0, [sp, #8]
   3b884:	ldr	r1, [sp, #16]
   3b888:	bl	12c94 <fputs@plt+0x1b4c>
   3b88c:	mov	r4, r0
   3b890:	b	3b780 <fputs@plt+0x2a638>
   3b894:	add	r3, sp, #44	; 0x2c
   3b898:	mov	r2, #0
   3b89c:	ldr	r0, [sp, #8]
   3b8a0:	mov	r1, fp
   3b8a4:	bl	12c9c <fputs@plt+0x1b54>
   3b8a8:	subs	r4, r0, #0
   3b8ac:	bne	3b780 <fputs@plt+0x2a638>
   3b8b0:	ldr	r3, [sp, #44]	; 0x2c
   3b8b4:	cmp	r3, #0
   3b8b8:	bne	3b8d0 <fputs@plt+0x2a788>
   3b8bc:	mov	r0, fp
   3b8c0:	bl	16878 <fputs@plt+0x5730>
   3b8c4:	add	r0, r0, #1
   3b8c8:	add	fp, fp, r0
   3b8cc:	b	3b85c <fputs@plt+0x2a714>
   3b8d0:	movw	r3, #2049	; 0x801
   3b8d4:	mov	r2, r9
   3b8d8:	str	r4, [sp]
   3b8dc:	mov	r1, fp
   3b8e0:	ldr	r0, [sp, #8]
   3b8e4:	bl	12c7c <fputs@plt+0x1b34>
   3b8e8:	subs	r4, r0, #0
   3b8ec:	bne	3b780 <fputs@plt+0x2a638>
   3b8f0:	mov	r1, r8
   3b8f4:	mov	r0, r9
   3b8f8:	ldr	r2, [sp, #28]
   3b8fc:	bl	17cac <fputs@plt+0x6b64>
   3b900:	mov	r4, r0
   3b904:	mov	r0, r9
   3b908:	bl	12bc8 <fputs@plt+0x1a80>
   3b90c:	cmp	r4, #0
   3b910:	bne	3b780 <fputs@plt+0x2a638>
   3b914:	ldrb	r3, [r8]
   3b918:	cmp	r3, #0
   3b91c:	beq	3b8bc <fputs@plt+0x2a774>
   3b920:	mov	r0, r8
   3b924:	ldr	r1, [sp, #16]
   3b928:	bl	11124 <strcmp@plt>
   3b92c:	subs	r4, r0, #0
   3b930:	bne	3b8bc <fputs@plt+0x2a774>
   3b934:	b	3b780 <fputs@plt+0x2a638>
   3b938:	muleq	r7, r3, r3
   3b93c:	push	{r4, r5, r6, r7, lr}
   3b940:	sub	sp, sp, #44	; 0x2c
   3b944:	ldrb	r3, [r0, #16]
   3b948:	cmp	r3, #0
   3b94c:	beq	3b95c <fputs@plt+0x2a814>
   3b950:	ldr	r7, [r0, #44]	; 0x2c
   3b954:	cmp	r7, #0
   3b958:	bne	3ba20 <fputs@plt+0x2a8d8>
   3b95c:	ldr	r3, [r0, #216]	; 0xd8
   3b960:	mov	r4, r0
   3b964:	cmp	r3, #0
   3b968:	beq	3ba2c <fputs@plt+0x2a8e4>
   3b96c:	mov	r7, #0
   3b970:	ldr	r0, [r4, #216]	; 0xd8
   3b974:	cmp	r0, #0
   3b978:	beq	3b9e8 <fputs@plt+0x2a8a0>
   3b97c:	mov	r5, #0
   3b980:	str	r5, [sp, #24]
   3b984:	bl	1f964 <fputs@plt+0xe81c>
   3b988:	ldr	r6, [r4, #216]	; 0xd8
   3b98c:	add	r5, r5, #1
   3b990:	mov	r2, #0
   3b994:	mov	r3, r5
   3b998:	add	r1, sp, #24
   3b99c:	mov	r0, r6
   3b9a0:	bl	394ac <fputs@plt+0x28364>
   3b9a4:	cmn	r0, #1
   3b9a8:	mov	r7, r0
   3b9ac:	beq	3b98c <fputs@plt+0x2a844>
   3b9b0:	ldr	r3, [sp, #24]
   3b9b4:	orrs	r3, r0, r3
   3b9b8:	beq	3b9e8 <fputs@plt+0x2a8a0>
   3b9bc:	mov	r0, r4
   3b9c0:	bl	1d034 <fputs@plt+0xbeec>
   3b9c4:	ldrb	r3, [r4, #23]
   3b9c8:	cmp	r3, #0
   3b9cc:	beq	3b9e8 <fputs@plt+0x2a8a0>
   3b9d0:	mov	r3, #0
   3b9d4:	mov	r2, #0
   3b9d8:	str	r3, [sp]
   3b9dc:	mov	r3, #0
   3b9e0:	ldr	r0, [r4, #64]	; 0x40
   3b9e4:	bl	12c70 <fputs@plt+0x1b28>
   3b9e8:	ldrb	r3, [r4, #17]
   3b9ec:	cmp	r3, #0
   3b9f0:	bne	3ba0c <fputs@plt+0x2a8c4>
   3b9f4:	cmp	r7, #0
   3b9f8:	bne	3ba94 <fputs@plt+0x2a94c>
   3b9fc:	add	r1, r4, #28
   3ba00:	mov	r0, r4
   3ba04:	bl	148ac <fputs@plt+0x3764>
   3ba08:	mov	r7, r0
   3ba0c:	cmp	r7, #0
   3ba10:	moveq	r3, #1
   3ba14:	strbeq	r3, [r4, #17]
   3ba18:	strbeq	r3, [r4, #24]
   3ba1c:	bne	3ba94 <fputs@plt+0x2a94c>
   3ba20:	mov	r0, r7
   3ba24:	add	sp, sp, #44	; 0x2c
   3ba28:	pop	{r4, r5, r6, r7, pc}
   3ba2c:	ldrb	r3, [r0, #17]
   3ba30:	cmp	r3, #0
   3ba34:	bne	3b96c <fputs@plt+0x2a824>
   3ba38:	mov	r1, #1
   3ba3c:	bl	19020 <fputs@plt+0x7ed8>
   3ba40:	subs	r7, r0, #0
   3ba44:	bne	3ba94 <fputs@plt+0x2a94c>
   3ba48:	ldrb	r3, [r4, #18]
   3ba4c:	cmp	r3, #1
   3ba50:	bhi	3bce8 <fputs@plt+0x2aba0>
   3ba54:	mov	r3, #1
   3ba58:	ldr	r6, [r4]
   3ba5c:	str	r3, [sp, #12]
   3ba60:	ldr	r3, [r4, #68]	; 0x44
   3ba64:	ldr	r5, [r3]
   3ba68:	cmp	r5, #0
   3ba6c:	beq	3baa0 <fputs@plt+0x2a958>
   3ba70:	ldr	r0, [r4, #64]	; 0x40
   3ba74:	mov	r3, #0
   3ba78:	add	r1, sp, #16
   3ba7c:	str	r3, [sp, #16]
   3ba80:	ldr	r3, [r0]
   3ba84:	ldr	r3, [r3, #36]	; 0x24
   3ba88:	blx	r3
   3ba8c:	subs	r7, r0, #0
   3ba90:	beq	3bbd8 <fputs@plt+0x2aa90>
   3ba94:	mov	r0, r4
   3ba98:	bl	1f9b8 <fputs@plt+0xe870>
   3ba9c:	b	3ba20 <fputs@plt+0x2a8d8>
   3baa0:	add	r3, sp, #12
   3baa4:	mov	r2, r5
   3baa8:	ldr	r1, [r4, #180]	; 0xb4
   3baac:	mov	r0, r6
   3bab0:	bl	12c9c <fputs@plt+0x1b54>
   3bab4:	subs	r7, r0, #0
   3bab8:	bne	3ba94 <fputs@plt+0x2a94c>
   3babc:	ldr	r3, [sp, #12]
   3bac0:	cmp	r3, #0
   3bac4:	bne	3ba70 <fputs@plt+0x2a928>
   3bac8:	ldrb	r3, [r4, #13]
   3bacc:	cmp	r3, #0
   3bad0:	bne	3b96c <fputs@plt+0x2a824>
   3bad4:	ldrb	r2, [r4, #24]
   3bad8:	cmp	r2, #0
   3badc:	beq	3bb84 <fputs@plt+0x2aa3c>
   3bae0:	add	r1, sp, #20
   3bae4:	mov	r0, r4
   3bae8:	str	r3, [sp, #20]
   3baec:	bl	148ac <fputs@plt+0x3764>
   3baf0:	subs	r7, r0, #0
   3baf4:	bne	3ba94 <fputs@plt+0x2a94c>
   3baf8:	ldr	r3, [sp, #20]
   3bafc:	cmp	r3, #0
   3bb00:	beq	3bdfc <fputs@plt+0x2acb4>
   3bb04:	mov	r3, #0
   3bb08:	mov	r2, #24
   3bb0c:	add	r1, sp, #24
   3bb10:	strd	r2, [sp]
   3bb14:	mov	r2, #16
   3bb18:	ldr	r0, [r4, #64]	; 0x40
   3bb1c:	bl	12bf8 <fputs@plt+0x1ab0>
   3bb20:	movw	r3, #522	; 0x20a
   3bb24:	mov	r7, r0
   3bb28:	cmp	r0, #0
   3bb2c:	cmpne	r0, r3
   3bb30:	bne	3ba94 <fputs@plt+0x2a94c>
   3bb34:	mov	r2, #16
   3bb38:	add	r1, sp, #24
   3bb3c:	add	r0, r4, #112	; 0x70
   3bb40:	bl	10e84 <memcmp@plt>
   3bb44:	cmp	r0, #0
   3bb48:	beq	3bb78 <fputs@plt+0x2aa30>
   3bb4c:	mov	r0, r4
   3bb50:	bl	1d034 <fputs@plt+0xbeec>
   3bb54:	ldrb	r3, [r4, #23]
   3bb58:	cmp	r3, #0
   3bb5c:	beq	3bb78 <fputs@plt+0x2aa30>
   3bb60:	mov	r3, #0
   3bb64:	mov	r2, #0
   3bb68:	str	r3, [sp]
   3bb6c:	mov	r3, #0
   3bb70:	ldr	r0, [r4, #64]	; 0x40
   3bb74:	bl	12c70 <fputs@plt+0x1b28>
   3bb78:	ldrb	r3, [r4, #13]
   3bb7c:	cmp	r3, #0
   3bb80:	bne	3b96c <fputs@plt+0x2a824>
   3bb84:	add	r1, sp, #24
   3bb88:	mov	r0, r4
   3bb8c:	bl	148ac <fputs@plt+0x3764>
   3bb90:	subs	r7, r0, #0
   3bb94:	bne	3b970 <fputs@plt+0x2a828>
   3bb98:	ldr	r3, [sp, #24]
   3bb9c:	ldr	r0, [r4]
   3bba0:	ldr	r1, [r4, #220]	; 0xdc
   3bba4:	cmp	r3, #0
   3bba8:	bne	3be20 <fputs@plt+0x2acd8>
   3bbac:	mov	r2, r7
   3bbb0:	bl	12c94 <fputs@plt+0x1b4c>
   3bbb4:	movw	r3, #5898	; 0x170a
   3bbb8:	str	r7, [sp, #20]
   3bbbc:	cmp	r0, r3
   3bbc0:	bne	3be10 <fputs@plt+0x2acc8>
   3bbc4:	ldrb	r3, [r4, #5]
   3bbc8:	cmp	r3, #5
   3bbcc:	moveq	r3, #0
   3bbd0:	strbeq	r3, [r4, #5]
   3bbd4:	b	3b970 <fputs@plt+0x2a828>
   3bbd8:	ldr	r3, [sp, #16]
   3bbdc:	cmp	r3, #0
   3bbe0:	bne	3bac8 <fputs@plt+0x2a980>
   3bbe4:	add	r1, sp, #20
   3bbe8:	mov	r0, r4
   3bbec:	bl	148ac <fputs@plt+0x3764>
   3bbf0:	subs	r7, r0, #0
   3bbf4:	bne	3ba94 <fputs@plt+0x2a94c>
   3bbf8:	ldr	r3, [sp, #20]
   3bbfc:	cmp	r3, #0
   3bc00:	bne	3bcb0 <fputs@plt+0x2ab68>
   3bc04:	cmp	r5, #0
   3bc08:	beq	3bc68 <fputs@plt+0x2ab20>
   3bc0c:	mov	r3, #0
   3bc10:	mov	r2, #0
   3bc14:	add	r1, sp, #24
   3bc18:	movw	r7, #522	; 0x20a
   3bc1c:	strb	r3, [sp, #24]
   3bc20:	mov	r3, #0
   3bc24:	strd	r2, [sp]
   3bc28:	mov	r2, #1
   3bc2c:	ldr	r0, [r4, #68]	; 0x44
   3bc30:	bl	12bf8 <fputs@plt+0x1ab0>
   3bc34:	cmp	r0, r7
   3bc38:	movne	r7, r0
   3bc3c:	moveq	r7, #0
   3bc40:	cmp	r5, #0
   3bc44:	bne	3bc50 <fputs@plt+0x2ab08>
   3bc48:	ldr	r0, [r4, #68]	; 0x44
   3bc4c:	bl	12bc8 <fputs@plt+0x1a80>
   3bc50:	cmp	r7, #0
   3bc54:	ldrb	r3, [sp, #24]
   3bc58:	bne	3ba94 <fputs@plt+0x2a94c>
   3bc5c:	cmp	r3, #0
   3bc60:	beq	3bac8 <fputs@plt+0x2a980>
   3bc64:	b	3bce8 <fputs@plt+0x2aba0>
   3bc68:	bl	12d04 <fputs@plt+0x1bbc>
   3bc6c:	mov	r1, #2
   3bc70:	mov	r0, r4
   3bc74:	bl	18f9c <fputs@plt+0x7e54>
   3bc78:	cmp	r0, #0
   3bc7c:	bne	3bca8 <fputs@plt+0x2ab60>
   3bc80:	mov	r2, r5
   3bc84:	mov	r0, r6
   3bc88:	ldr	r1, [r4, #180]	; 0xb4
   3bc8c:	bl	12c94 <fputs@plt+0x1b4c>
   3bc90:	ldrb	r3, [r4, #4]
   3bc94:	cmp	r3, #0
   3bc98:	bne	3bca8 <fputs@plt+0x2ab60>
   3bc9c:	mov	r1, #1
   3bca0:	mov	r0, r4
   3bca4:	bl	14598 <fputs@plt+0x3450>
   3bca8:	bl	12d1c <fputs@plt+0x1bd4>
   3bcac:	b	3bac8 <fputs@plt+0x2a980>
   3bcb0:	cmp	r5, #0
   3bcb4:	bne	3bc0c <fputs@plt+0x2aac4>
   3bcb8:	add	r2, sp, #24
   3bcbc:	movw	r3, #2049	; 0x801
   3bcc0:	mov	r0, r6
   3bcc4:	str	r2, [sp]
   3bcc8:	ldr	r2, [r4, #68]	; 0x44
   3bccc:	str	r3, [sp, #24]
   3bcd0:	ldr	r1, [r4, #180]	; 0xb4
   3bcd4:	bl	12c7c <fputs@plt+0x1b34>
   3bcd8:	subs	r7, r0, #0
   3bcdc:	beq	3bc0c <fputs@plt+0x2aac4>
   3bce0:	cmp	r7, #14
   3bce4:	bne	3ba94 <fputs@plt+0x2a94c>
   3bce8:	ldrb	r3, [r4, #15]
   3bcec:	cmp	r3, #0
   3bcf0:	movne	r7, #776	; 0x308
   3bcf4:	bne	3ba94 <fputs@plt+0x2a94c>
   3bcf8:	mov	r1, #4
   3bcfc:	mov	r0, r4
   3bd00:	bl	18f9c <fputs@plt+0x7e54>
   3bd04:	subs	r7, r0, #0
   3bd08:	bne	3ba94 <fputs@plt+0x2a94c>
   3bd0c:	ldr	r3, [r4, #68]	; 0x44
   3bd10:	ldr	r6, [r3]
   3bd14:	cmp	r6, #0
   3bd18:	beq	3bd5c <fputs@plt+0x2ac14>
   3bd1c:	mov	r0, r4
   3bd20:	bl	14750 <fputs@plt+0x3608>
   3bd24:	subs	r7, r0, #0
   3bd28:	bne	3bd4c <fputs@plt+0x2ac04>
   3bd2c:	mov	r1, #1
   3bd30:	mov	r0, r4
   3bd34:	bl	3b42c <fputs@plt+0x2a2e4>
   3bd38:	mov	r7, r0
   3bd3c:	mov	r3, #0
   3bd40:	strb	r3, [r4, #17]
   3bd44:	cmp	r7, #0
   3bd48:	beq	3bac8 <fputs@plt+0x2a980>
   3bd4c:	mov	r1, r7
   3bd50:	mov	r0, r4
   3bd54:	bl	14628 <fputs@plt+0x34e0>
   3bd58:	b	3ba94 <fputs@plt+0x2a94c>
   3bd5c:	ldr	r5, [r4]
   3bd60:	mov	r2, r7
   3bd64:	add	r3, sp, #20
   3bd68:	ldr	r1, [r4, #180]	; 0xb4
   3bd6c:	mov	r0, r5
   3bd70:	bl	12c9c <fputs@plt+0x1b54>
   3bd74:	subs	r7, r0, #0
   3bd78:	bne	3bdd0 <fputs@plt+0x2ac88>
   3bd7c:	ldr	r7, [sp, #20]
   3bd80:	cmp	r7, #0
   3bd84:	beq	3bdd0 <fputs@plt+0x2ac88>
   3bd88:	add	r3, sp, #24
   3bd8c:	mov	r0, r5
   3bd90:	str	r3, [sp]
   3bd94:	movw	r3, #2050	; 0x802
   3bd98:	ldr	r2, [r4, #68]	; 0x44
   3bd9c:	str	r6, [sp, #24]
   3bda0:	ldr	r1, [r4, #180]	; 0xb4
   3bda4:	bl	12c7c <fputs@plt+0x1b34>
   3bda8:	subs	r7, r0, #0
   3bdac:	bne	3bdd0 <fputs@plt+0x2ac88>
   3bdb0:	ldr	r7, [sp, #24]
   3bdb4:	ands	r7, r7, #1
   3bdb8:	beq	3bdd0 <fputs@plt+0x2ac88>
   3bdbc:	movw	r0, #49095	; 0xbfc7
   3bdc0:	bl	2dcd0 <fputs@plt+0x1cb88>
   3bdc4:	mov	r7, r0
   3bdc8:	ldr	r0, [r4, #68]	; 0x44
   3bdcc:	bl	12bc8 <fputs@plt+0x1a80>
   3bdd0:	ldr	r3, [r4, #68]	; 0x44
   3bdd4:	ldr	r3, [r3]
   3bdd8:	cmp	r3, #0
   3bddc:	bne	3bd1c <fputs@plt+0x2abd4>
   3bde0:	ldrb	r3, [r4, #4]
   3bde4:	cmp	r3, #0
   3bde8:	bne	3bd44 <fputs@plt+0x2abfc>
   3bdec:	mov	r1, #1
   3bdf0:	mov	r0, r4
   3bdf4:	bl	14598 <fputs@plt+0x3450>
   3bdf8:	b	3bd44 <fputs@plt+0x2abfc>
   3bdfc:	mov	r2, #0
   3be00:	mov	r3, #0
   3be04:	strd	r2, [sp, #24]
   3be08:	strd	r2, [sp, #32]
   3be0c:	b	3bb34 <fputs@plt+0x2a9ec>
   3be10:	cmp	r0, #0
   3be14:	beq	3bbc4 <fputs@plt+0x2aa7c>
   3be18:	mov	r7, r0
   3be1c:	b	3b970 <fputs@plt+0x2a828>
   3be20:	add	r3, sp, #20
   3be24:	mov	r2, r7
   3be28:	bl	12c9c <fputs@plt+0x1b54>
   3be2c:	cmp	r0, #0
   3be30:	bne	3be18 <fputs@plt+0x2acd0>
   3be34:	ldr	r3, [sp, #20]
   3be38:	cmp	r3, #0
   3be3c:	beq	3bbc4 <fputs@plt+0x2aa7c>
   3be40:	mov	r1, r7
   3be44:	mov	r0, r4
   3be48:	bl	21774 <fputs@plt+0x1062c>
   3be4c:	b	3be18 <fputs@plt+0x2acd0>
   3be50:	push	{r4, r5, r6, lr}
   3be54:	mov	r4, r0
   3be58:	ldrb	r2, [r0, #16]
   3be5c:	ldrb	r3, [r0, #5]
   3be60:	cmp	r2, #0
   3be64:	beq	3be74 <fputs@plt+0x2ad2c>
   3be68:	sub	r2, r1, #2
   3be6c:	bics	r2, r2, #2
   3be70:	bne	3bec4 <fputs@plt+0x2ad7c>
   3be74:	cmp	r3, r1
   3be78:	beq	3bec4 <fputs@plt+0x2ad7c>
   3be7c:	ldrb	r2, [r4, #4]
   3be80:	strb	r1, [r4, #5]
   3be84:	cmp	r2, #0
   3be88:	bne	3bf44 <fputs@plt+0x2adfc>
   3be8c:	and	r3, r3, #5
   3be90:	cmp	r3, #1
   3be94:	bne	3bf44 <fputs@plt+0x2adfc>
   3be98:	ands	r5, r1, #1
   3be9c:	bne	3bf44 <fputs@plt+0x2adfc>
   3bea0:	ldr	r0, [r4, #68]	; 0x44
   3bea4:	bl	12bc8 <fputs@plt+0x1a80>
   3bea8:	ldrb	r3, [r4, #18]
   3beac:	cmp	r3, #1
   3beb0:	bls	3becc <fputs@plt+0x2ad84>
   3beb4:	mov	r2, r5
   3beb8:	ldr	r0, [r4]
   3bebc:	ldr	r1, [r4, #180]	; 0xb4
   3bec0:	bl	12c94 <fputs@plt+0x1b4c>
   3bec4:	ldrb	r0, [r4, #5]
   3bec8:	pop	{r4, r5, r6, pc}
   3becc:	ldrb	r6, [r4, #17]
   3bed0:	cmp	r6, #0
   3bed4:	bne	3bee4 <fputs@plt+0x2ad9c>
   3bed8:	mov	r0, r4
   3bedc:	bl	3b93c <fputs@plt+0x2a7f4>
   3bee0:	mov	r5, r0
   3bee4:	ldrb	r3, [r4, #17]
   3bee8:	cmp	r3, #1
   3beec:	bne	3bf00 <fputs@plt+0x2adb8>
   3bef0:	mov	r1, #2
   3bef4:	mov	r0, r4
   3bef8:	bl	18f9c <fputs@plt+0x7e54>
   3befc:	mov	r5, r0
   3bf00:	cmp	r5, #0
   3bf04:	bne	3bf30 <fputs@plt+0x2ade8>
   3bf08:	mov	r2, r5
   3bf0c:	ldr	r0, [r4]
   3bf10:	ldr	r1, [r4, #180]	; 0xb4
   3bf14:	bl	12c94 <fputs@plt+0x1b4c>
   3bf18:	cmp	r6, #1
   3bf1c:	bne	3bf30 <fputs@plt+0x2ade8>
   3bf20:	mov	r1, r6
   3bf24:	mov	r0, r4
   3bf28:	bl	14598 <fputs@plt+0x3450>
   3bf2c:	b	3bec4 <fputs@plt+0x2ad7c>
   3bf30:	cmp	r6, #0
   3bf34:	bne	3bec4 <fputs@plt+0x2ad7c>
   3bf38:	mov	r0, r4
   3bf3c:	bl	1f9b8 <fputs@plt+0xe870>
   3bf40:	b	3bec4 <fputs@plt+0x2ad7c>
   3bf44:	cmp	r1, #2
   3bf48:	bne	3bec4 <fputs@plt+0x2ad7c>
   3bf4c:	ldr	r0, [r4, #68]	; 0x44
   3bf50:	bl	12bc8 <fputs@plt+0x1a80>
   3bf54:	b	3bec4 <fputs@plt+0x2ad7c>
   3bf58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bf5c:	cmp	r1, #1
   3bf60:	moveq	r5, r2
   3bf64:	addne	r5, r2, #1
   3bf68:	sub	sp, sp, #36	; 0x24
   3bf6c:	mov	r4, r0
   3bf70:	mov	r7, r1
   3bf74:	mov	r6, r5
   3bf78:	mov	r8, #48	; 0x30
   3bf7c:	ldr	r3, [r4, #104]	; 0x68
   3bf80:	cmp	r6, r3
   3bf84:	blt	3bfdc <fputs@plt+0x2ae94>
   3bf88:	cmp	r7, #1
   3bf8c:	str	r5, [r4, #104]	; 0x68
   3bf90:	bne	3bff4 <fputs@plt+0x2aeac>
   3bf94:	cmp	r5, #0
   3bf98:	bne	3c2bc <fputs@plt+0x2b174>
   3bf9c:	ldr	r0, [r4, #72]	; 0x48
   3bfa0:	ldr	r3, [r0]
   3bfa4:	cmp	r3, #0
   3bfa8:	beq	3bfd0 <fputs@plt+0x2ae88>
   3bfac:	ldr	r2, [pc, #1000]	; 3c39c <fputs@plt+0x2b254>
   3bfb0:	cmp	r3, r2
   3bfb4:	bne	3bfc8 <fputs@plt+0x2ae80>
   3bfb8:	mov	r2, #0
   3bfbc:	mov	r3, #0
   3bfc0:	bl	12c10 <fputs@plt+0x1ac8>
   3bfc4:	mov	r5, r0
   3bfc8:	mov	r3, #0
   3bfcc:	str	r3, [r4, #56]	; 0x38
   3bfd0:	mov	r0, r5
   3bfd4:	add	sp, sp, #36	; 0x24
   3bfd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bfdc:	ldr	r3, [r4, #100]	; 0x64
   3bfe0:	mla	r3, r8, r6, r3
   3bfe4:	add	r6, r6, #1
   3bfe8:	ldr	r0, [r3, #16]
   3bfec:	bl	1849c <fputs@plt+0x7354>
   3bff0:	b	3bf7c <fputs@plt+0x2ae34>
   3bff4:	ldr	r3, [r4, #216]	; 0xd8
   3bff8:	cmp	r3, #0
   3bffc:	bne	3c010 <fputs@plt+0x2aec8>
   3c000:	ldr	r3, [r4, #68]	; 0x44
   3c004:	ldr	r3, [r3]
   3c008:	cmp	r3, #0
   3c00c:	beq	3c2bc <fputs@plt+0x2b174>
   3c010:	cmp	r5, #0
   3c014:	beq	3c2c4 <fputs@plt+0x2b17c>
   3c018:	mov	r6, #48	; 0x30
   3c01c:	mul	r5, r6, r5
   3c020:	ldr	r6, [r4, #100]	; 0x64
   3c024:	sub	r5, r5, #48	; 0x30
   3c028:	adds	r6, r6, r5
   3c02c:	beq	3c2c4 <fputs@plt+0x2b17c>
   3c030:	ldr	r0, [r6, #20]
   3c034:	bl	1eb8c <fputs@plt+0xda44>
   3c038:	subs	r7, r0, #0
   3c03c:	ldrne	r3, [r6, #20]
   3c040:	bne	3c2d0 <fputs@plt+0x2b188>
   3c044:	mov	r5, #7
   3c048:	b	3bfd0 <fputs@plt+0x2ae88>
   3c04c:	ldr	r1, [r8, #32]
   3c050:	cmp	r6, #4096	; 0x1000
   3c054:	mov	r0, r4
   3c058:	lsrcs	r2, r6, #12
   3c05c:	ubfxcs	r3, r6, #0, #12
   3c060:	ldrcc	r3, [r1]
   3c064:	ldrcs	r2, [r1, r2, lsl #2]
   3c068:	ldrcc	r1, [r3, r6, lsl #2]
   3c06c:	add	r6, r6, #1
   3c070:	ldrcs	r1, [r2, r3, lsl #2]
   3c074:	bl	3c57c <fputs@plt+0x2b434>
   3c078:	mov	r5, r0
   3c07c:	b	3c338 <fputs@plt+0x2b1f0>
   3c080:	ldrd	r2, [r4, #80]	; 0x50
   3c084:	cmp	r6, #0
   3c088:	strd	r2, [sp, #8]
   3c08c:	beq	3c1d4 <fputs@plt+0x2b08c>
   3c090:	ldr	r3, [r4, #216]	; 0xd8
   3c094:	cmp	r3, #0
   3c098:	bne	3c1d4 <fputs@plt+0x2b08c>
   3c09c:	ldrd	sl, [r6, #8]
   3c0a0:	mov	r8, r4
   3c0a4:	mov	r9, #1
   3c0a8:	orrs	r3, sl, fp
   3c0ac:	ldrd	r2, [r6]
   3c0b0:	ldrdeq	sl, [sp, #8]
   3c0b4:	strd	r2, [r8, #80]!	; 0x50
   3c0b8:	ldrd	r2, [r4, #80]	; 0x50
   3c0bc:	cmp	r2, sl
   3c0c0:	sbcs	r3, r3, fp
   3c0c4:	blt	3c104 <fputs@plt+0x2afbc>
   3c0c8:	add	sl, r4, #80	; 0x50
   3c0cc:	ldrd	r0, [sp, #8]
   3c0d0:	ldrd	r2, [r4, #80]	; 0x50
   3c0d4:	cmp	r2, r0
   3c0d8:	sbcs	r3, r3, r1
   3c0dc:	blt	3c1e4 <fputs@plt+0x2b09c>
   3c0e0:	mov	r5, #0
   3c0e4:	cmp	r6, #0
   3c0e8:	bne	3c124 <fputs@plt+0x2afdc>
   3c0ec:	mov	r0, r7
   3c0f0:	bl	1849c <fputs@plt+0x7354>
   3c0f4:	cmp	r5, #0
   3c0f8:	ldrdeq	r2, [sp, #8]
   3c0fc:	strdeq	r2, [r4, #80]	; 0x50
   3c100:	b	3bfd0 <fputs@plt+0x2ae88>
   3c104:	mov	r3, #1
   3c108:	mov	r2, r7
   3c10c:	str	r9, [sp]
   3c110:	mov	r1, r8
   3c114:	mov	r0, r4
   3c118:	bl	3b0b4 <fputs@plt+0x29f6c>
   3c11c:	subs	r5, r0, #0
   3c120:	beq	3c0b8 <fputs@plt+0x2af70>
   3c124:	ldr	r2, [r4, #160]	; 0xa0
   3c128:	ldr	ip, [r6, #24]
   3c12c:	ldr	r0, [r4, #216]	; 0xd8
   3c130:	add	r2, r2, #4
   3c134:	asr	r1, r2, #31
   3c138:	umull	r2, r3, r2, ip
   3c13c:	cmp	r0, #0
   3c140:	mla	r3, ip, r1, r3
   3c144:	strd	r2, [sp, #24]
   3c148:	beq	3c194 <fputs@plt+0x2b04c>
   3c14c:	ldr	r2, [r6, #40]	; 0x28
   3c150:	ldr	r3, [r0, #112]	; 0x70
   3c154:	cmp	r2, r3
   3c158:	movne	r3, #0
   3c15c:	strne	r3, [r6, #28]
   3c160:	ldrne	r3, [r0, #112]	; 0x70
   3c164:	strne	r3, [r6, #40]	; 0x28
   3c168:	ldr	r3, [r6, #28]
   3c16c:	ldr	r2, [r0, #68]	; 0x44
   3c170:	cmp	r3, r2
   3c174:	bcs	3c190 <fputs@plt+0x2b048>
   3c178:	str	r3, [r0, #68]	; 0x44
   3c17c:	ldr	r3, [r6, #32]
   3c180:	str	r3, [r0, #76]	; 0x4c
   3c184:	ldr	r3, [r6, #36]	; 0x24
   3c188:	str	r3, [r0, #80]	; 0x50
   3c18c:	bl	38e44 <fputs@plt+0x27cfc>
   3c190:	mov	r5, #0
   3c194:	ldr	r6, [r6, #24]
   3c198:	mov	r8, #1
   3c19c:	cmp	r5, #0
   3c1a0:	bne	3c0ec <fputs@plt+0x2afa4>
   3c1a4:	ldr	r3, [r4, #56]	; 0x38
   3c1a8:	cmp	r6, r3
   3c1ac:	bcs	3c0ec <fputs@plt+0x2afa4>
   3c1b0:	mov	r3, r5
   3c1b4:	mov	r2, r7
   3c1b8:	str	r8, [sp]
   3c1bc:	add	r1, sp, #24
   3c1c0:	mov	r0, r4
   3c1c4:	bl	3b0b4 <fputs@plt+0x29f6c>
   3c1c8:	add	r6, r6, #1
   3c1cc:	mov	r5, r0
   3c1d0:	b	3c19c <fputs@plt+0x2b054>
   3c1d4:	mov	r2, #0
   3c1d8:	mov	r3, #0
   3c1dc:	strd	r2, [r4, #80]	; 0x50
   3c1e0:	b	3c0c8 <fputs@plt+0x2af80>
   3c1e4:	mov	r3, #0
   3c1e8:	mov	r1, #0
   3c1ec:	mov	r0, r4
   3c1f0:	str	r3, [sp, #20]
   3c1f4:	add	r3, sp, #24
   3c1f8:	str	r3, [sp, #4]
   3c1fc:	add	r3, sp, #20
   3c200:	str	r3, [sp]
   3c204:	ldrd	r2, [sp, #8]
   3c208:	bl	1fcb8 <fputs@plt+0xeb70>
   3c20c:	ldr	r3, [sp, #20]
   3c210:	mov	r5, r0
   3c214:	cmp	r3, #0
   3c218:	bne	3c268 <fputs@plt+0x2b120>
   3c21c:	ldrd	r0, [r4, #80]	; 0x50
   3c220:	ldrd	r8, [r4, #88]	; 0x58
   3c224:	ldr	ip, [r4, #156]	; 0x9c
   3c228:	adds	r2, r8, ip
   3c22c:	adc	r3, r9, #0
   3c230:	mov	r8, r2
   3c234:	cmp	r3, r1
   3c238:	mov	r9, r3
   3c23c:	cmpeq	r2, r0
   3c240:	bne	3c268 <fputs@plt+0x2b120>
   3c244:	ldr	r1, [sp, #8]
   3c248:	ldr	r2, [r4, #160]	; 0xa0
   3c24c:	subs	r0, r1, r8
   3c250:	ldr	r1, [sp, #12]
   3c254:	add	r2, r2, #8
   3c258:	asr	r3, r2, #31
   3c25c:	sbc	r1, r1, r9
   3c260:	bl	6fac8 <fputs@plt+0x5e980>
   3c264:	str	r0, [sp, #20]
   3c268:	mov	r8, #0
   3c26c:	mov	fp, #1
   3c270:	cmp	r5, #0
   3c274:	bne	3c0e4 <fputs@plt+0x2af9c>
   3c278:	ldr	r3, [sp, #20]
   3c27c:	cmp	r8, r3
   3c280:	bcs	3c0cc <fputs@plt+0x2af84>
   3c284:	ldrd	r0, [sp, #8]
   3c288:	ldrd	r2, [r4, #80]	; 0x50
   3c28c:	cmp	r2, r0
   3c290:	sbcs	r3, r3, r1
   3c294:	bge	3c0cc <fputs@plt+0x2af84>
   3c298:	mov	r3, #1
   3c29c:	mov	r2, r7
   3c2a0:	str	fp, [sp]
   3c2a4:	mov	r1, sl
   3c2a8:	mov	r0, r4
   3c2ac:	bl	3b0b4 <fputs@plt+0x29f6c>
   3c2b0:	add	r8, r8, #1
   3c2b4:	mov	r5, r0
   3c2b8:	b	3c270 <fputs@plt+0x2b128>
   3c2bc:	mov	r5, #0
   3c2c0:	b	3bfd0 <fputs@plt+0x2ae88>
   3c2c4:	ldr	r3, [r4, #32]
   3c2c8:	mov	r6, #0
   3c2cc:	mov	r7, r6
   3c2d0:	str	r3, [r4, #28]
   3c2d4:	cmp	r6, #0
   3c2d8:	ldrb	r3, [r4, #13]
   3c2dc:	strb	r3, [r4, #19]
   3c2e0:	bne	3c080 <fputs@plt+0x2af38>
   3c2e4:	ldr	r8, [r4, #216]	; 0xd8
   3c2e8:	cmp	r8, #0
   3c2ec:	beq	3c080 <fputs@plt+0x2af38>
   3c2f0:	ldr	r3, [r4, #32]
   3c2f4:	str	r3, [r4, #28]
   3c2f8:	ldrb	r3, [r8, #44]	; 0x2c
   3c2fc:	cmp	r3, #0
   3c300:	moveq	r5, r6
   3c304:	beq	3c35c <fputs@plt+0x2b214>
   3c308:	ldr	r3, [r8, #32]
   3c30c:	add	r2, r8, #52	; 0x34
   3c310:	ldr	r7, [r8, #68]	; 0x44
   3c314:	ldr	r3, [r3]
   3c318:	add	r1, r3, #48	; 0x30
   3c31c:	ldr	r0, [r3], #4
   3c320:	cmp	r3, r1
   3c324:	str	r0, [r2], #4
   3c328:	bne	3c31c <fputs@plt+0x2b1d4>
   3c32c:	ldr	r6, [r8, #68]	; 0x44
   3c330:	mov	r5, #0
   3c334:	add	r6, r6, #34	; 0x22
   3c338:	sub	r3, r6, #33	; 0x21
   3c33c:	cmp	r7, r3
   3c340:	cmpcs	r5, #0
   3c344:	beq	3c04c <fputs@plt+0x2af04>
   3c348:	ldr	r3, [r8, #68]	; 0x44
   3c34c:	cmp	r7, r3
   3c350:	beq	3c35c <fputs@plt+0x2b214>
   3c354:	mov	r0, r8
   3c358:	bl	38e44 <fputs@plt+0x27cfc>
   3c35c:	ldr	r3, [r4, #212]	; 0xd4
   3c360:	ldr	r0, [r3]
   3c364:	bl	1b16c <fputs@plt+0xa024>
   3c368:	clz	r3, r5
   3c36c:	cmp	r0, #0
   3c370:	lsr	r3, r3, #5
   3c374:	moveq	r3, #0
   3c378:	cmp	r3, #0
   3c37c:	beq	3bfd0 <fputs@plt+0x2ae88>
   3c380:	ldr	r6, [r0, #12]
   3c384:	ldr	r1, [r0, #20]
   3c388:	mov	r0, r4
   3c38c:	bl	3c57c <fputs@plt+0x2b434>
   3c390:	mov	r5, r0
   3c394:	mov	r0, r6
   3c398:	b	3c368 <fputs@plt+0x2b220>
   3c39c:	andeq	r2, r7, r8, lsl #29
   3c3a0:	push	{r4, r5, r6, lr}
   3c3a4:	mov	r4, r0
   3c3a8:	ldrb	r6, [r0, #17]
   3c3ac:	cmp	r6, #6
   3c3b0:	ldreq	r5, [r0, #44]	; 0x2c
   3c3b4:	beq	3c478 <fputs@plt+0x2b330>
   3c3b8:	cmp	r6, #1
   3c3bc:	bls	3c48c <fputs@plt+0x2b344>
   3c3c0:	ldr	r2, [r0, #216]	; 0xd8
   3c3c4:	cmp	r2, #0
   3c3c8:	beq	3c41c <fputs@plt+0x2b2d4>
   3c3cc:	ldr	r5, [r0, #44]	; 0x2c
   3c3d0:	cmp	r5, #0
   3c3d4:	bne	3c3f4 <fputs@plt+0x2b2ac>
   3c3d8:	ldr	r3, [r0, #104]	; 0x68
   3c3dc:	cmp	r3, #0
   3c3e0:	blt	3c3f4 <fputs@plt+0x2b2ac>
   3c3e4:	mvn	r2, #0
   3c3e8:	mov	r1, #2
   3c3ec:	bl	3bf58 <fputs@plt+0x2ae10>
   3c3f0:	mov	r5, r0
   3c3f4:	mov	r2, #0
   3c3f8:	ldrb	r1, [r4, #20]
   3c3fc:	mov	r0, r4
   3c400:	bl	227c8 <fputs@plt+0x11680>
   3c404:	cmp	r5, #0
   3c408:	moveq	r5, r0
   3c40c:	mov	r1, r5
   3c410:	mov	r0, r4
   3c414:	pop	{r4, r5, r6, lr}
   3c418:	b	14628 <fputs@plt+0x34e0>
   3c41c:	ldr	r3, [r0, #68]	; 0x44
   3c420:	sub	r1, r6, #2
   3c424:	clz	r1, r1
   3c428:	lsr	r1, r1, #5
   3c42c:	ldr	r3, [r3]
   3c430:	cmp	r3, #0
   3c434:	moveq	r1, #1
   3c438:	cmp	r1, #0
   3c43c:	beq	3c480 <fputs@plt+0x2b338>
   3c440:	mov	r1, r2
   3c444:	bl	227c8 <fputs@plt+0x11680>
   3c448:	ldrb	r3, [r4, #16]
   3c44c:	subs	r6, r6, #2
   3c450:	mov	r5, r0
   3c454:	movne	r6, #1
   3c458:	cmp	r3, #0
   3c45c:	movne	r6, #0
   3c460:	cmp	r6, #0
   3c464:	beq	3c40c <fputs@plt+0x2b2c4>
   3c468:	mov	r3, #4
   3c46c:	str	r3, [r4, #44]	; 0x2c
   3c470:	mov	r3, #6
   3c474:	strb	r3, [r4, #17]
   3c478:	mov	r0, r5
   3c47c:	pop	{r4, r5, r6, pc}
   3c480:	bl	3b42c <fputs@plt+0x2a2e4>
   3c484:	mov	r5, r0
   3c488:	b	3c40c <fputs@plt+0x2b2c4>
   3c48c:	mov	r5, #0
   3c490:	b	3c478 <fputs@plt+0x2b330>
   3c494:	push	{r4, lr}
   3c498:	mov	r4, r0
   3c49c:	ldrb	r3, [r0, #17]
   3c4a0:	cmp	r3, #6
   3c4a4:	cmpne	r3, #0
   3c4a8:	beq	3c4c4 <fputs@plt+0x2b37c>
   3c4ac:	cmp	r3, #1
   3c4b0:	bls	3c4d0 <fputs@plt+0x2b388>
   3c4b4:	bl	12d04 <fputs@plt+0x1bbc>
   3c4b8:	mov	r0, r4
   3c4bc:	bl	3c3a0 <fputs@plt+0x2b258>
   3c4c0:	bl	12d1c <fputs@plt+0x1bd4>
   3c4c4:	mov	r0, r4
   3c4c8:	pop	{r4, lr}
   3c4cc:	b	1f9b8 <fputs@plt+0xe870>
   3c4d0:	ldrb	r2, [r0, #4]
   3c4d4:	cmp	r2, #0
   3c4d8:	bne	3c4c4 <fputs@plt+0x2b37c>
   3c4dc:	mov	r1, r2
   3c4e0:	bl	227c8 <fputs@plt+0x11680>
   3c4e4:	b	3c4c4 <fputs@plt+0x2b37c>
   3c4e8:	ldrh	r3, [r0, #24]
   3c4ec:	push	{r0, r1, r4, r6, r7, lr}
   3c4f0:	ldr	r4, [r0, #16]
   3c4f4:	tst	r3, #64	; 0x40
   3c4f8:	beq	3c56c <fputs@plt+0x2b424>
   3c4fc:	ldr	r3, [r4, #128]	; 0x80
   3c500:	mov	r1, r0
   3c504:	ldr	r0, [r0, #20]
   3c508:	ldr	r2, [r4, #160]	; 0xa0
   3c50c:	sub	r3, r3, #1
   3c510:	str	r3, [r4, #128]	; 0x80
   3c514:	sub	r0, r0, #1
   3c518:	ldr	r3, [r4, #144]	; 0x90
   3c51c:	asr	r7, r2, #31
   3c520:	str	r3, [r1, #12]
   3c524:	umull	r2, r3, r0, r2
   3c528:	str	r1, [r4, #144]	; 0x90
   3c52c:	ldr	r1, [r1, #4]
   3c530:	mla	r3, r0, r7, r3
   3c534:	str	r1, [sp]
   3c538:	ldr	r0, [r4, #64]	; 0x40
   3c53c:	bl	12c70 <fputs@plt+0x1b28>
   3c540:	ldr	r3, [r4, #128]	; 0x80
   3c544:	cmp	r3, #0
   3c548:	bne	3c574 <fputs@plt+0x2b42c>
   3c54c:	ldr	r3, [r4, #212]	; 0xd4
   3c550:	ldr	r3, [r3, #12]
   3c554:	cmp	r3, #0
   3c558:	bne	3c574 <fputs@plt+0x2b42c>
   3c55c:	mov	r0, r4
   3c560:	add	sp, sp, #8
   3c564:	pop	{r4, r6, r7, lr}
   3c568:	b	3c494 <fputs@plt+0x2b34c>
   3c56c:	bl	141ec <fputs@plt+0x30a4>
   3c570:	b	3c540 <fputs@plt+0x2b3f8>
   3c574:	add	sp, sp, #8
   3c578:	pop	{r4, r6, r7, pc}
   3c57c:	push	{r0, r1, r4, r5, r6, lr}
   3c580:	mov	r6, r0
   3c584:	add	r0, r0, #212	; 0xd4
   3c588:	bl	1ff78 <fputs@plt+0xee30>
   3c58c:	subs	r5, r0, #0
   3c590:	moveq	r4, r5
   3c594:	beq	3c5ac <fputs@plt+0x2b464>
   3c598:	ldrsh	r3, [r5, #26]
   3c59c:	mov	r4, #0
   3c5a0:	cmp	r3, #1
   3c5a4:	bne	3c5c8 <fputs@plt+0x2b480>
   3c5a8:	bl	14238 <fputs@plt+0x30f0>
   3c5ac:	ldr	r3, [r6, #96]	; 0x60
   3c5b0:	mov	r2, #1
   3c5b4:	cmp	r3, #0
   3c5b8:	bne	3c610 <fputs@plt+0x2b4c8>
   3c5bc:	mov	r0, r4
   3c5c0:	add	sp, sp, #8
   3c5c4:	pop	{r4, r5, r6, pc}
   3c5c8:	add	r2, sp, #4
   3c5cc:	ldr	r1, [r5, #20]
   3c5d0:	str	r4, [sp, #4]
   3c5d4:	ldr	r0, [r6, #216]	; 0xd8
   3c5d8:	bl	38d14 <fputs@plt+0x27bcc>
   3c5dc:	subs	r4, r0, #0
   3c5e0:	bne	3c604 <fputs@plt+0x2b4bc>
   3c5e4:	mov	r0, r5
   3c5e8:	ldr	r1, [sp, #4]
   3c5ec:	bl	16cd0 <fputs@plt+0x5b88>
   3c5f0:	subs	r4, r0, #0
   3c5f4:	bne	3c604 <fputs@plt+0x2b4bc>
   3c5f8:	mov	r0, r5
   3c5fc:	ldr	r3, [r6, #204]	; 0xcc
   3c600:	blx	r3
   3c604:	mov	r0, r5
   3c608:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3c60c:	b	3c5ac <fputs@plt+0x2b464>
   3c610:	str	r2, [r3, #16]
   3c614:	ldr	r3, [r3, #44]	; 0x2c
   3c618:	b	3c5b4 <fputs@plt+0x2b46c>
   3c61c:	cmp	r0, #0
   3c620:	bxeq	lr
   3c624:	b	3c4e8 <fputs@plt+0x2b3a0>
   3c628:	cmp	r0, #0
   3c62c:	bxeq	lr
   3c630:	ldr	r0, [r0, #72]	; 0x48
   3c634:	b	3c4e8 <fputs@plt+0x2b3a0>
   3c638:	ldrb	r2, [r0, #20]
   3c63c:	cmp	r2, #0
   3c640:	bxne	lr
   3c644:	ldr	r3, [r0, #12]
   3c648:	cmp	r3, #0
   3c64c:	bxeq	lr
   3c650:	str	r2, [r0, #12]
   3c654:	ldr	r0, [r3, #72]	; 0x48
   3c658:	b	3c4e8 <fputs@plt+0x2b3a0>
   3c65c:	push	{r4, r5, r6, lr}
   3c660:	mov	r3, #0
   3c664:	mov	r5, r0
   3c668:	ldm	r0, {r2, r4}
   3c66c:	strb	r3, [r4, #19]
   3c670:	ldrb	r1, [r0, #8]
   3c674:	cmp	r1, r3
   3c678:	beq	3c744 <fputs@plt+0x2b5fc>
   3c67c:	ldr	r2, [r2, #156]	; 0x9c
   3c680:	cmp	r2, #1
   3c684:	addle	r6, r4, #72	; 0x48
   3c688:	ble	3c6f8 <fputs@plt+0x2b5b0>
   3c68c:	ldr	r2, [r4, #76]	; 0x4c
   3c690:	cmp	r0, r2
   3c694:	beq	3c6a4 <fputs@plt+0x2b55c>
   3c698:	mov	r3, #1
   3c69c:	strb	r3, [r5, #8]
   3c6a0:	pop	{r4, r5, r6, pc}
   3c6a4:	str	r3, [r4, #76]	; 0x4c
   3c6a8:	mov	r2, #1
   3c6ac:	ldrh	r3, [r4, #22]
   3c6b0:	bic	r3, r3, #96	; 0x60
   3c6b4:	strh	r3, [r4, #22]
   3c6b8:	ldr	r3, [r4, #72]	; 0x48
   3c6bc:	cmp	r3, #0
   3c6c0:	beq	3c698 <fputs@plt+0x2b550>
   3c6c4:	strb	r2, [r3, #8]
   3c6c8:	ldr	r3, [r3, #12]
   3c6cc:	b	3c6bc <fputs@plt+0x2b574>
   3c6d0:	ldr	r3, [r0]
   3c6d4:	cmp	r5, r3
   3c6d8:	addne	r6, r0, #12
   3c6dc:	bne	3c6f8 <fputs@plt+0x2b5b0>
   3c6e0:	ldr	r3, [r0, #12]
   3c6e4:	str	r3, [r6]
   3c6e8:	ldr	r3, [r0, #4]
   3c6ec:	cmp	r3, #1
   3c6f0:	beq	3c6f8 <fputs@plt+0x2b5b0>
   3c6f4:	bl	183dc <fputs@plt+0x7294>
   3c6f8:	ldr	r0, [r6]
   3c6fc:	cmp	r0, #0
   3c700:	bne	3c6d0 <fputs@plt+0x2b588>
   3c704:	ldr	r3, [r4, #40]	; 0x28
   3c708:	ldr	r2, [r4, #76]	; 0x4c
   3c70c:	cmp	r5, r2
   3c710:	ldrheq	r2, [r4, #22]
   3c714:	streq	r0, [r4, #76]	; 0x4c
   3c718:	biceq	r2, r2, #96	; 0x60
   3c71c:	beq	3c730 <fputs@plt+0x2b5e8>
   3c720:	cmp	r3, #2
   3c724:	bne	3c734 <fputs@plt+0x2b5ec>
   3c728:	ldrh	r2, [r4, #22]
   3c72c:	bic	r2, r2, #64	; 0x40
   3c730:	strh	r2, [r4, #22]
   3c734:	sub	r3, r3, #1
   3c738:	cmp	r3, #0
   3c73c:	str	r3, [r4, #40]	; 0x28
   3c740:	strbeq	r3, [r4, #20]
   3c744:	mov	r3, #0
   3c748:	mov	r0, r4
   3c74c:	strb	r3, [r5, #8]
   3c750:	pop	{r4, r5, r6, lr}
   3c754:	b	3c638 <fputs@plt+0x2b4f0>
   3c758:	ldrb	r3, [r0, #8]
   3c75c:	cmp	r3, #0
   3c760:	beq	3c828 <fputs@plt+0x2b6e0>
   3c764:	push	{r4, r5, r6, r7, r8, lr}
   3c768:	cmp	r3, #2
   3c76c:	mov	r6, r1
   3c770:	mov	r5, r0
   3c774:	ldm	r0, {r2, r7}
   3c778:	str	r2, [r7, #4]
   3c77c:	bne	3c818 <fputs@plt+0x2b6d0>
   3c780:	ldr	r4, [r7]
   3c784:	ldr	r0, [r4, #44]	; 0x2c
   3c788:	cmp	r0, #0
   3c78c:	bne	3c7e0 <fputs@plt+0x2b698>
   3c790:	ldrb	r3, [r4, #17]
   3c794:	cmp	r3, #2
   3c798:	bne	3c7b8 <fputs@plt+0x2b670>
   3c79c:	ldrb	r3, [r4, #4]
   3c7a0:	cmp	r3, #0
   3c7a4:	beq	3c7b8 <fputs@plt+0x2b670>
   3c7a8:	ldrb	r3, [r4, #5]
   3c7ac:	cmp	r3, #1
   3c7b0:	strbeq	r3, [r4, #17]
   3c7b4:	beq	3c7e0 <fputs@plt+0x2b698>
   3c7b8:	ldr	r3, [r4, #108]	; 0x6c
   3c7bc:	mov	r2, #1
   3c7c0:	mov	r0, r4
   3c7c4:	ldrb	r1, [r4, #20]
   3c7c8:	add	r3, r3, #1
   3c7cc:	str	r3, [r4, #108]	; 0x6c
   3c7d0:	bl	227c8 <fputs@plt+0x11680>
   3c7d4:	mov	r1, r0
   3c7d8:	mov	r0, r4
   3c7dc:	bl	14628 <fputs@plt+0x34e0>
   3c7e0:	eor	r4, r6, #1
   3c7e4:	cmp	r0, #0
   3c7e8:	andne	r4, r4, #1
   3c7ec:	moveq	r4, #0
   3c7f0:	cmp	r4, #0
   3c7f4:	popne	{r4, r5, r6, r7, r8, pc}
   3c7f8:	ldr	r3, [r5, #20]
   3c7fc:	ldr	r0, [r7, #60]	; 0x3c
   3c800:	sub	r3, r3, #1
   3c804:	str	r3, [r5, #20]
   3c808:	mov	r3, #1
   3c80c:	strb	r3, [r7, #20]
   3c810:	bl	1849c <fputs@plt+0x7354>
   3c814:	str	r4, [r7, #60]	; 0x3c
   3c818:	mov	r0, r5
   3c81c:	bl	3c65c <fputs@plt+0x2b514>
   3c820:	mov	r0, #0
   3c824:	pop	{r4, r5, r6, r7, r8, pc}
   3c828:	mov	r0, r3
   3c82c:	bx	lr
   3c830:	ldr	r3, [r0]
   3c834:	cmp	r3, #0
   3c838:	beq	3c8d8 <fputs@plt+0x2b790>
   3c83c:	ldr	r2, [r3, #4]
   3c840:	push	{r4, r5, r6, r7, r8, lr}
   3c844:	mov	r4, r0
   3c848:	ldr	r3, [r3]
   3c84c:	ldr	r7, [r0, #4]
   3c850:	ldr	r0, [r0, #48]	; 0x30
   3c854:	str	r3, [r2, #4]
   3c858:	bl	183dc <fputs@plt+0x7294>
   3c85c:	mov	r3, #0
   3c860:	str	r3, [r4, #48]	; 0x30
   3c864:	strb	r3, [r4, #66]	; 0x42
   3c868:	ldr	r3, [r7, #8]
   3c86c:	cmp	r3, r4
   3c870:	ldreq	r3, [r4, #8]
   3c874:	streq	r3, [r7, #8]
   3c878:	beq	3c890 <fputs@plt+0x2b748>
   3c87c:	ldr	r2, [r3, #8]
   3c880:	cmp	r2, r4
   3c884:	bne	3c8bc <fputs@plt+0x2b774>
   3c888:	ldr	r2, [r4, #8]
   3c88c:	str	r2, [r3, #8]
   3c890:	add	r6, r4, #120	; 0x78
   3c894:	mov	r5, #0
   3c898:	ldrsb	r3, [r4, #68]	; 0x44
   3c89c:	cmp	r3, r5
   3c8a0:	bge	3c8c8 <fputs@plt+0x2b780>
   3c8a4:	mov	r0, r7
   3c8a8:	bl	3c638 <fputs@plt+0x2b4f0>
   3c8ac:	ldr	r0, [r4, #12]
   3c8b0:	bl	183dc <fputs@plt+0x7294>
   3c8b4:	mov	r0, #0
   3c8b8:	pop	{r4, r5, r6, r7, r8, pc}
   3c8bc:	subs	r3, r2, #0
   3c8c0:	bne	3c87c <fputs@plt+0x2b734>
   3c8c4:	b	3c890 <fputs@plt+0x2b748>
   3c8c8:	ldr	r0, [r6], #4
   3c8cc:	add	r5, r5, #1
   3c8d0:	bl	3c628 <fputs@plt+0x2b4e0>
   3c8d4:	b	3c898 <fputs@plt+0x2b750>
   3c8d8:	mov	r0, #0
   3c8dc:	bx	lr
   3c8e0:	mov	r3, #0
   3c8e4:	strh	r3, [r0, #34]	; 0x22
   3c8e8:	ldrb	r3, [r0, #64]	; 0x40
   3c8ec:	bic	r3, r3, #6
   3c8f0:	strb	r3, [r0, #64]	; 0x40
   3c8f4:	ldrsb	r3, [r0, #68]	; 0x44
   3c8f8:	sub	r2, r3, #1
   3c8fc:	add	r3, r3, #30
   3c900:	strb	r2, [r0, #68]	; 0x44
   3c904:	ldr	r3, [r0, r3, lsl #2]
   3c908:	ldr	r0, [r3, #72]	; 0x48
   3c90c:	b	3c4e8 <fputs@plt+0x2b3a0>
   3c910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c914:	mov	r6, #0
   3c918:	sub	sp, sp, #28
   3c91c:	cmp	r1, #1
   3c920:	mov	r4, r0
   3c924:	mov	r5, r1
   3c928:	mov	r9, r2
   3c92c:	mov	sl, r3
   3c930:	str	r6, [sp, #16]
   3c934:	bls	3c9c0 <fputs@plt+0x2b878>
   3c938:	ldrb	r6, [r0, #23]
   3c93c:	cmp	r6, #0
   3c940:	beq	3c950 <fputs@plt+0x2b808>
   3c944:	ldrb	r6, [r0, #17]
   3c948:	cmp	r6, #1
   3c94c:	ubfxne	r6, r3, #1, #1
   3c950:	ldr	r7, [r4, #44]	; 0x2c
   3c954:	cmp	r7, #0
   3c958:	bne	3cb58 <fputs@plt+0x2ba10>
   3c95c:	cmp	r6, #0
   3c960:	beq	3ca68 <fputs@plt+0x2b920>
   3c964:	ldr	r0, [r4, #216]	; 0xd8
   3c968:	cmp	r0, #0
   3c96c:	beq	3ccc8 <fputs@plt+0x2bb80>
   3c970:	add	r2, sp, #16
   3c974:	mov	r1, r5
   3c978:	bl	38d14 <fputs@plt+0x27bcc>
   3c97c:	subs	r3, r0, #0
   3c980:	beq	3ccbc <fputs@plt+0x2bb74>
   3c984:	ldr	r2, [r4, #128]	; 0x80
   3c988:	cmp	r2, #0
   3c98c:	bne	3c9b0 <fputs@plt+0x2b868>
   3c990:	ldr	r2, [r4, #212]	; 0xd4
   3c994:	ldr	r2, [r2, #12]
   3c998:	cmp	r2, #0
   3c99c:	bne	3c9b0 <fputs@plt+0x2b868>
   3c9a0:	mov	r0, r4
   3c9a4:	str	r3, [sp, #12]
   3c9a8:	bl	3c494 <fputs@plt+0x2b34c>
   3c9ac:	ldr	r3, [sp, #12]
   3c9b0:	mov	r2, #0
   3c9b4:	mov	r7, r3
   3c9b8:	str	r2, [r9]
   3c9bc:	b	3c9d4 <fputs@plt+0x2b88c>
   3c9c0:	cmp	r1, #0
   3c9c4:	bne	3c950 <fputs@plt+0x2b808>
   3c9c8:	movw	r0, #49316	; 0xc0a4
   3c9cc:	bl	2e084 <fputs@plt+0x1cf3c>
   3c9d0:	mov	r7, r0
   3c9d4:	mov	r0, r7
   3c9d8:	add	sp, sp, #28
   3c9dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c9e0:	mov	r1, r5
   3c9e4:	add	r0, r4, #212	; 0xd4
   3c9e8:	bl	1ff78 <fputs@plt+0xee30>
   3c9ec:	subs	r6, r0, #0
   3c9f0:	beq	3cd24 <fputs@plt+0x2bbdc>
   3c9f4:	ldr	r0, [r4, #64]	; 0x40
   3c9f8:	ldr	r2, [r4, #160]	; 0xa0
   3c9fc:	asr	r1, r2, #31
   3ca00:	umull	r2, r3, r2, r8
   3ca04:	mla	r3, r8, r1, r3
   3ca08:	ldr	r1, [sp, #20]
   3ca0c:	str	r1, [sp]
   3ca10:	bl	12c70 <fputs@plt+0x1b28>
   3ca14:	b	3ca44 <fputs@plt+0x2b8fc>
   3ca18:	mov	r1, #0
   3ca1c:	ldr	r0, [r6, #8]
   3ca20:	ldr	r3, [r6, #12]
   3ca24:	str	r3, [r4, #144]	; 0x90
   3ca28:	str	r1, [r6, #12]
   3ca2c:	bl	10f20 <memset@plt>
   3ca30:	ldr	r3, [r4, #128]	; 0x80
   3ca34:	str	r7, [r6, #4]
   3ca38:	str	r5, [r6, #20]
   3ca3c:	add	r3, r3, #1
   3ca40:	str	r3, [r4, #128]	; 0x80
   3ca44:	mov	r7, #0
   3ca48:	str	r6, [r9]
   3ca4c:	b	3c9d4 <fputs@plt+0x2b88c>
   3ca50:	add	r3, r6, #40	; 0x28
   3ca54:	str	r3, [r6, #8]
   3ca58:	ldr	r3, [pc, #784]	; 3cd70 <fputs@plt+0x2bc28>
   3ca5c:	str	r4, [r6, #16]
   3ca60:	str	r3, [r6, #24]
   3ca64:	b	3ca30 <fputs@plt+0x2b8e8>
   3ca68:	ldr	r3, [r4, #212]	; 0xd4
   3ca6c:	mov	r1, r5
   3ca70:	ldr	r8, [pc, #764]	; 3cd74 <fputs@plt+0x2bc2c>
   3ca74:	ldrb	r2, [r3, #33]	; 0x21
   3ca78:	ldr	r0, [r3, #44]	; 0x2c
   3ca7c:	ldr	fp, [r8, #136]	; 0x88
   3ca80:	and	r2, r2, #3
   3ca84:	blx	fp
   3ca88:	subs	r2, r0, #0
   3ca8c:	bne	3cad8 <fputs@plt+0x2b990>
   3ca90:	ldr	fp, [r4, #212]	; 0xd4
   3ca94:	ldrb	r3, [fp, #33]	; 0x21
   3ca98:	cmp	r3, #2
   3ca9c:	beq	3cbd0 <fputs@plt+0x2ba88>
   3caa0:	ldr	r0, [fp, #44]	; 0x2c
   3caa4:	ldr	r3, [r8, #132]	; 0x84
   3caa8:	blx	r3
   3caac:	ldr	r3, [fp, #20]
   3cab0:	cmp	r3, r0
   3cab4:	ldrlt	r1, [fp, #8]
   3cab8:	blt	3cb64 <fputs@plt+0x2ba1c>
   3cabc:	mov	r2, #2
   3cac0:	mov	r1, r5
   3cac4:	ldr	r0, [fp, #44]	; 0x2c
   3cac8:	ldr	r3, [r8, #136]	; 0x88
   3cacc:	blx	r3
   3cad0:	subs	r2, r0, #0
   3cad4:	beq	3cd68 <fputs@plt+0x2bc20>
   3cad8:	and	r3, sl, #1
   3cadc:	mov	r1, r5
   3cae0:	ldr	r0, [r4, #212]	; 0xd4
   3cae4:	mvn	sl, sl
   3cae8:	str	r3, [sp, #12]
   3caec:	bl	16900 <fputs@plt+0x57b8>
   3caf0:	ldr	r2, [r0, #16]
   3caf4:	mov	fp, r0
   3caf8:	str	r0, [r9]
   3cafc:	ldr	r3, [sp, #12]
   3cb00:	cmp	r2, #0
   3cb04:	andne	sl, sl, #1
   3cb08:	moveq	sl, #0
   3cb0c:	cmp	sl, #0
   3cb10:	ldrne	r3, [r4, #192]	; 0xc0
   3cb14:	addne	r3, r3, #1
   3cb18:	strne	r3, [r4, #192]	; 0xc0
   3cb1c:	bne	3c9d4 <fputs@plt+0x2b88c>
   3cb20:	cmp	r5, #0
   3cb24:	str	r4, [r0, #16]
   3cb28:	blt	3cb44 <fputs@plt+0x2b9fc>
   3cb2c:	ldr	r1, [r4, #160]	; 0xa0
   3cb30:	ldr	r2, [r8, #608]	; 0x260
   3cb34:	sdiv	r2, r2, r1
   3cb38:	add	r2, r2, #1
   3cb3c:	cmp	r2, r5
   3cb40:	bne	3cbd8 <fputs@plt+0x2ba90>
   3cb44:	movw	r0, #49405	; 0xc0fd
   3cb48:	bl	2e084 <fputs@plt+0x1cf3c>
   3cb4c:	mov	r7, r0
   3cb50:	mov	r0, fp
   3cb54:	bl	14238 <fputs@plt+0x30f0>
   3cb58:	mov	r3, r7
   3cb5c:	b	3c984 <fputs@plt+0x2b83c>
   3cb60:	ldr	r1, [r1, #36]	; 0x24
   3cb64:	cmp	r1, #0
   3cb68:	beq	3cb84 <fputs@plt+0x2ba3c>
   3cb6c:	ldrsh	r3, [r1, #26]
   3cb70:	cmp	r3, #0
   3cb74:	bne	3cb60 <fputs@plt+0x2ba18>
   3cb78:	ldrh	r3, [r1, #24]
   3cb7c:	tst	r3, #8
   3cb80:	bne	3cb60 <fputs@plt+0x2ba18>
   3cb84:	cmp	r1, #0
   3cb88:	str	r1, [fp, #8]
   3cb8c:	ldreq	r1, [fp, #4]
   3cb90:	beq	3cbb8 <fputs@plt+0x2ba70>
   3cb94:	ldr	r3, [fp, #36]	; 0x24
   3cb98:	ldr	r0, [fp, #40]	; 0x28
   3cb9c:	blx	r3
   3cba0:	cmp	r0, #0
   3cba4:	cmpne	r0, #5
   3cba8:	mov	r3, r0
   3cbac:	beq	3cabc <fputs@plt+0x2b974>
   3cbb0:	b	3c984 <fputs@plt+0x2b83c>
   3cbb4:	ldr	r1, [r1, #36]	; 0x24
   3cbb8:	cmp	r1, #0
   3cbbc:	beq	3cabc <fputs@plt+0x2b974>
   3cbc0:	ldrsh	r3, [r1, #26]
   3cbc4:	cmp	r3, #0
   3cbc8:	bne	3cbb4 <fputs@plt+0x2ba6c>
   3cbcc:	b	3cb94 <fputs@plt+0x2ba4c>
   3cbd0:	str	r2, [r9]
   3cbd4:	b	3cd68 <fputs@plt+0x2bc20>
   3cbd8:	ldrb	r2, [r4, #16]
   3cbdc:	cmp	r2, #0
   3cbe0:	bne	3cc0c <fputs@plt+0x2bac4>
   3cbe4:	ldr	r2, [r4, #28]
   3cbe8:	cmp	r2, r5
   3cbec:	movcs	r2, r3
   3cbf0:	orrcc	r2, r3, #1
   3cbf4:	cmp	r2, #0
   3cbf8:	bne	3cc0c <fputs@plt+0x2bac4>
   3cbfc:	ldr	r2, [r4, #64]	; 0x40
   3cc00:	ldr	r2, [r2]
   3cc04:	cmp	r2, #0
   3cc08:	bne	3cc60 <fputs@plt+0x2bb18>
   3cc0c:	ldr	r2, [r4, #164]	; 0xa4
   3cc10:	cmp	r2, r5
   3cc14:	bcc	3ccb4 <fputs@plt+0x2bb6c>
   3cc18:	cmp	r3, #0
   3cc1c:	beq	3cc4c <fputs@plt+0x2bb04>
   3cc20:	bl	12d04 <fputs@plt+0x1bbc>
   3cc24:	ldr	r3, [r4, #32]
   3cc28:	cmp	r3, r5
   3cc2c:	bcc	3cc3c <fputs@plt+0x2baf4>
   3cc30:	mov	r1, r5
   3cc34:	ldr	r0, [r4, #60]	; 0x3c
   3cc38:	bl	1eefc <fputs@plt+0xddb4>
   3cc3c:	mov	r1, r5
   3cc40:	mov	r0, r4
   3cc44:	bl	1f090 <fputs@plt+0xdf48>
   3cc48:	bl	12d1c <fputs@plt+0x1bd4>
   3cc4c:	mov	r1, #0
   3cc50:	ldr	r0, [fp, #4]
   3cc54:	ldr	r2, [r4, #160]	; 0xa0
   3cc58:	bl	10f20 <memset@plt>
   3cc5c:	b	3c9d4 <fputs@plt+0x2b88c>
   3cc60:	ldr	r0, [r4, #216]	; 0xd8
   3cc64:	cmp	r0, #0
   3cc68:	eorne	r6, r6, #1
   3cc6c:	moveq	r6, #0
   3cc70:	cmp	r6, #0
   3cc74:	bne	3cc9c <fputs@plt+0x2bb54>
   3cc78:	ldr	r3, [r4, #196]	; 0xc4
   3cc7c:	mov	r0, fp
   3cc80:	ldr	r1, [sp, #16]
   3cc84:	add	r3, r3, #1
   3cc88:	str	r3, [r4, #196]	; 0xc4
   3cc8c:	bl	16cd0 <fputs@plt+0x5b88>
   3cc90:	subs	r7, r0, #0
   3cc94:	beq	3c9d4 <fputs@plt+0x2b88c>
   3cc98:	b	3cb50 <fputs@plt+0x2ba08>
   3cc9c:	add	r2, sp, #16
   3cca0:	mov	r1, r5
   3cca4:	bl	38d14 <fputs@plt+0x27bcc>
   3cca8:	subs	r7, r0, #0
   3ccac:	beq	3cc78 <fputs@plt+0x2bb30>
   3ccb0:	b	3cb50 <fputs@plt+0x2ba08>
   3ccb4:	mov	r7, #13
   3ccb8:	b	3cb50 <fputs@plt+0x2ba08>
   3ccbc:	ldr	r3, [sp, #16]
   3ccc0:	cmp	r3, #0
   3ccc4:	bne	3ca68 <fputs@plt+0x2b920>
   3ccc8:	mov	r3, #0
   3cccc:	sub	r8, r5, #1
   3ccd0:	ldr	ip, [r4, #64]	; 0x40
   3ccd4:	add	r0, sp, #20
   3ccd8:	ldr	lr, [r4, #160]	; 0xa0
   3ccdc:	str	r3, [sp, #20]
   3cce0:	asr	r1, lr, #31
   3cce4:	umull	r2, r3, lr, r8
   3cce8:	mla	r3, r8, r1, r3
   3ccec:	ldr	r1, [ip]
   3ccf0:	str	lr, [sp]
   3ccf4:	str	r0, [sp, #4]
   3ccf8:	mov	r0, ip
   3ccfc:	ldr	r1, [r1, #68]	; 0x44
   3cd00:	blx	r1
   3cd04:	subs	r3, r0, #0
   3cd08:	bne	3c984 <fputs@plt+0x2b83c>
   3cd0c:	ldr	r3, [sp, #20]
   3cd10:	cmp	r3, #0
   3cd14:	beq	3ca68 <fputs@plt+0x2b920>
   3cd18:	ldrb	r3, [r4, #17]
   3cd1c:	cmp	r3, #1
   3cd20:	bhi	3c9e0 <fputs@plt+0x2b898>
   3cd24:	ldr	r6, [r4, #144]	; 0x90
   3cd28:	ldrh	r2, [r4, #148]	; 0x94
   3cd2c:	ldr	r7, [sp, #20]
   3cd30:	cmp	r6, #0
   3cd34:	bne	3ca18 <fputs@plt+0x2b8d0>
   3cd38:	mov	r1, r6
   3cd3c:	add	r0, r2, #40	; 0x28
   3cd40:	bl	1eb64 <fputs@plt+0xda1c>
   3cd44:	subs	r6, r0, #0
   3cd48:	bne	3ca50 <fputs@plt+0x2b908>
   3cd4c:	ldr	r0, [r4, #64]	; 0x40
   3cd50:	ldr	r2, [r4, #160]	; 0xa0
   3cd54:	str	r7, [sp]
   3cd58:	asr	r1, r2, #31
   3cd5c:	umull	r2, r3, r2, r8
   3cd60:	mla	r3, r8, r1, r3
   3cd64:	bl	12c70 <fputs@plt+0x1b28>
   3cd68:	mov	r3, #7
   3cd6c:	b	3c984 <fputs@plt+0x2b83c>
   3cd70:	andeq	r0, r1, r0, asr #32
   3cd74:	andeq	fp, r8, r0, lsr r1
   3cd78:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3cd7c:	mov	r4, r0
   3cd80:	mov	r6, r2
   3cd84:	add	r2, sp, #4
   3cd88:	mov	r7, r1
   3cd8c:	ldr	r0, [r0]
   3cd90:	bl	3c910 <fputs@plt+0x2b7c8>
   3cd94:	subs	r5, r0, #0
   3cd98:	bne	3cdb0 <fputs@plt+0x2bc68>
   3cd9c:	mov	r2, r4
   3cda0:	mov	r1, r7
   3cda4:	ldr	r0, [sp, #4]
   3cda8:	bl	14e50 <fputs@plt+0x3d08>
   3cdac:	str	r0, [r6]
   3cdb0:	mov	r0, r5
   3cdb4:	add	sp, sp, #12
   3cdb8:	pop	{r4, r5, r6, r7, pc}
   3cdbc:	push	{r4, r5, r6, lr}
   3cdc0:	mov	r5, r2
   3cdc4:	bl	3cd78 <fputs@plt+0x2bc30>
   3cdc8:	subs	r4, r0, #0
   3cdcc:	bne	3cdfc <fputs@plt+0x2bcb4>
   3cdd0:	ldr	r0, [r5]
   3cdd4:	ldr	r3, [r0, #72]	; 0x48
   3cdd8:	ldrsh	r3, [r3, #26]
   3cddc:	cmp	r3, #1
   3cde0:	strble	r4, [r0]
   3cde4:	ble	3ce04 <fputs@plt+0x2bcbc>
   3cde8:	bl	3c628 <fputs@plt+0x2b4e0>
   3cdec:	movw	r0, #57863	; 0xe207
   3cdf0:	str	r4, [r5]
   3cdf4:	pop	{r4, r5, r6, lr}
   3cdf8:	b	2e084 <fputs@plt+0x1cf3c>
   3cdfc:	mov	r3, #0
   3ce00:	str	r3, [r5]
   3ce04:	mov	r0, r4
   3ce08:	pop	{r4, r5, r6, pc}
   3ce0c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3ce10:	mov	r5, r0
   3ce14:	mov	r4, r1
   3ce18:	mov	r6, r2
   3ce1c:	mov	r7, r3
   3ce20:	bl	14af4 <fputs@plt+0x39ac>
   3ce24:	mov	r1, r0
   3ce28:	mov	r8, r0
   3ce2c:	ldr	r0, [r5]
   3ce30:	mov	r3, #0
   3ce34:	add	r2, sp, #4
   3ce38:	bl	3c910 <fputs@plt+0x2b7c8>
   3ce3c:	subs	r5, r0, #0
   3ce40:	bne	3ce6c <fputs@plt+0x2bd24>
   3ce44:	ldr	r0, [sp, #4]
   3ce48:	sub	r1, r4, r8
   3ce4c:	add	r1, r1, r1, lsl #2
   3ce50:	subs	r2, r1, #5
   3ce54:	ldr	r3, [r0, #4]
   3ce58:	bpl	3ce78 <fputs@plt+0x2bd30>
   3ce5c:	bl	3c61c <fputs@plt+0x2b4d4>
   3ce60:	movw	r0, #56790	; 0xddd6
   3ce64:	bl	2e084 <fputs@plt+0x1cf3c>
   3ce68:	mov	r5, r0
   3ce6c:	mov	r0, r5
   3ce70:	add	sp, sp, #8
   3ce74:	pop	{r4, r5, r6, r7, r8, pc}
   3ce78:	ldrb	r2, [r3, r2]
   3ce7c:	cmp	r7, #0
   3ce80:	addne	r1, r3, r1
   3ce84:	strb	r2, [r6]
   3ce88:	ldrne	r3, [r1, #-4]
   3ce8c:	revne	r3, r3
   3ce90:	strne	r3, [r7]
   3ce94:	bl	3c61c <fputs@plt+0x2b4d4>
   3ce98:	ldrb	r3, [r6]
   3ce9c:	sub	r3, r3, #1
   3cea0:	cmp	r3, #4
   3cea4:	bls	3ce6c <fputs@plt+0x2bd24>
   3cea8:	movw	r0, #56798	; 0xddde
   3ceac:	b	3ce64 <fputs@plt+0x2bd1c>
   3ceb0:	push	{r4, r5, r6, r7, lr}
   3ceb4:	sub	sp, sp, #28
   3ceb8:	mov	r4, r0
   3cebc:	mov	r6, r2
   3cec0:	mov	r7, r3
   3cec4:	add	r2, sp, #19
   3cec8:	add	r3, sp, #20
   3cecc:	ldr	r0, [r0]
   3ced0:	mov	r5, r1
   3ced4:	bl	3ce0c <fputs@plt+0x2bcc4>
   3ced8:	cmp	r0, #0
   3cedc:	beq	3cf0c <fputs@plt+0x2bdc4>
   3cee0:	movw	r3, #3082	; 0xc0a
   3cee4:	mov	r2, r5
   3cee8:	ldr	r1, [pc, #88]	; 3cf48 <fputs@plt+0x2be00>
   3ceec:	cmp	r0, r3
   3cef0:	cmpne	r0, #7
   3cef4:	mov	r0, r4
   3cef8:	moveq	r3, #1
   3cefc:	streq	r3, [r4, #24]
   3cf00:	bl	38abc <fputs@plt+0x27974>
   3cf04:	add	sp, sp, #28
   3cf08:	pop	{r4, r5, r6, r7, pc}
   3cf0c:	ldrb	r3, [sp, #19]
   3cf10:	ldr	r2, [sp, #20]
   3cf14:	cmp	r3, r6
   3cf18:	bne	3cf24 <fputs@plt+0x2bddc>
   3cf1c:	cmp	r7, r2
   3cf20:	beq	3cf04 <fputs@plt+0x2bdbc>
   3cf24:	ldr	r1, [pc, #32]	; 3cf4c <fputs@plt+0x2be04>
   3cf28:	mov	r0, r4
   3cf2c:	str	r7, [sp]
   3cf30:	str	r3, [sp, #4]
   3cf34:	mov	r3, r6
   3cf38:	str	r2, [sp, #8]
   3cf3c:	mov	r2, r5
   3cf40:	bl	38abc <fputs@plt+0x27974>
   3cf44:	b	3cf04 <fputs@plt+0x2bdbc>
   3cf48:	andeq	r7, r7, lr, lsr #7
   3cf4c:	andeq	r7, r7, fp, asr #7
   3cf50:	push	{r4, r5, r6, r7, r8, r9, lr}
   3cf54:	mov	r9, r3
   3cf58:	sub	sp, sp, #20
   3cf5c:	mov	r3, #0
   3cf60:	mov	r6, r0
   3cf64:	mov	r8, r1
   3cf68:	mov	r7, r2
   3cf6c:	str	r3, [sp, #8]
   3cf70:	ldrb	r3, [r0, #17]
   3cf74:	cmp	r3, #0
   3cf78:	beq	3cff4 <fputs@plt+0x2beac>
   3cf7c:	ldr	r3, [pc, #224]	; 3d064 <fputs@plt+0x2bf1c>
   3cf80:	add	r4, r1, #1
   3cf84:	ldr	r5, [r3, #608]	; 0x260
   3cf88:	mov	r1, r4
   3cf8c:	mov	r0, r6
   3cf90:	bl	14af4 <fputs@plt+0x39ac>
   3cf94:	cmp	r0, r4
   3cf98:	beq	3d054 <fputs@plt+0x2bf0c>
   3cf9c:	ldr	r3, [r6, #32]
   3cfa0:	udiv	r3, r5, r3
   3cfa4:	add	r3, r3, #1
   3cfa8:	cmp	r3, r4
   3cfac:	beq	3d054 <fputs@plt+0x2bf0c>
   3cfb0:	ldr	r3, [r6, #44]	; 0x2c
   3cfb4:	cmp	r4, r3
   3cfb8:	bhi	3cff4 <fputs@plt+0x2beac>
   3cfbc:	add	r3, sp, #12
   3cfc0:	add	r2, sp, #7
   3cfc4:	mov	r1, r4
   3cfc8:	mov	r0, r6
   3cfcc:	bl	3ce0c <fputs@plt+0x2bcc4>
   3cfd0:	subs	r5, r0, #0
   3cfd4:	bne	3d05c <fputs@plt+0x2bf14>
   3cfd8:	ldrb	r3, [sp, #7]
   3cfdc:	cmp	r3, #4
   3cfe0:	bne	3cff4 <fputs@plt+0x2beac>
   3cfe4:	ldr	r3, [sp, #12]
   3cfe8:	cmp	r3, r8
   3cfec:	moveq	r5, #101	; 0x65
   3cff0:	beq	3d028 <fputs@plt+0x2bee0>
   3cff4:	cmp	r7, #0
   3cff8:	add	r2, sp, #8
   3cffc:	moveq	r3, #2
   3d000:	movne	r3, #0
   3d004:	mov	r1, r8
   3d008:	mov	r0, r6
   3d00c:	bl	3cd78 <fputs@plt+0x2bc30>
   3d010:	subs	r5, r0, #0
   3d014:	bne	3d05c <fputs@plt+0x2bf14>
   3d018:	ldr	r3, [sp, #8]
   3d01c:	ldr	r3, [r3, #56]	; 0x38
   3d020:	ldr	r4, [r3]
   3d024:	rev	r4, r4
   3d028:	ldr	r0, [sp, #8]
   3d02c:	cmp	r7, #0
   3d030:	str	r4, [r9]
   3d034:	strne	r0, [r7]
   3d038:	bne	3d040 <fputs@plt+0x2bef8>
   3d03c:	bl	3c628 <fputs@plt+0x2b4e0>
   3d040:	cmp	r5, #101	; 0x65
   3d044:	moveq	r5, #0
   3d048:	mov	r0, r5
   3d04c:	add	sp, sp, #20
   3d050:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3d054:	add	r4, r4, #1
   3d058:	b	3cf88 <fputs@plt+0x2be40>
   3d05c:	mov	r4, #0
   3d060:	b	3d028 <fputs@plt+0x2bee0>
   3d064:	andeq	fp, r8, r0, lsr r1
   3d068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d06c:	mov	r4, r0
   3d070:	sub	sp, sp, #28
   3d074:	mov	fp, r3
   3d078:	mov	r7, r3
   3d07c:	mov	r5, r2
   3d080:	str	r1, [sp, #8]
   3d084:	str	r2, [sp, #12]
   3d088:	cmp	r7, #0
   3d08c:	sub	r6, r7, #1
   3d090:	ble	3d0c4 <fputs@plt+0x2bf7c>
   3d094:	ldr	r3, [r4, #16]
   3d098:	cmp	r3, #0
   3d09c:	beq	3d0c4 <fputs@plt+0x2bf7c>
   3d0a0:	cmp	r5, #0
   3d0a4:	bgt	3d0cc <fputs@plt+0x2bf84>
   3d0a8:	ldr	r3, [sp, #12]
   3d0ac:	mov	r2, r7
   3d0b0:	mov	r0, r4
   3d0b4:	ldr	r1, [pc, #388]	; 3d240 <fputs@plt+0x2c0f8>
   3d0b8:	str	r3, [sp]
   3d0bc:	mov	r3, fp
   3d0c0:	bl	38abc <fputs@plt+0x27974>
   3d0c4:	add	sp, sp, #28
   3d0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d0cc:	mov	r1, r5
   3d0d0:	mov	r0, r4
   3d0d4:	bl	38b58 <fputs@plt+0x27a10>
   3d0d8:	subs	r3, r0, #0
   3d0dc:	bne	3d0c4 <fputs@plt+0x2bf7c>
   3d0e0:	add	r2, sp, #20
   3d0e4:	mov	r1, r5
   3d0e8:	ldr	r0, [r4, #4]
   3d0ec:	bl	3c910 <fputs@plt+0x2b7c8>
   3d0f0:	subs	sl, r0, #0
   3d0f4:	beq	3d10c <fputs@plt+0x2bfc4>
   3d0f8:	mov	r2, r5
   3d0fc:	ldr	r1, [pc, #320]	; 3d244 <fputs@plt+0x2c0fc>
   3d100:	mov	r0, r4
   3d104:	bl	38abc <fputs@plt+0x27974>
   3d108:	b	3d0c4 <fputs@plt+0x2bf7c>
   3d10c:	ldr	r2, [sp, #8]
   3d110:	ldr	r3, [sp, #20]
   3d114:	cmp	r2, #0
   3d118:	ldr	r9, [r3, #4]
   3d11c:	ldr	r3, [r4]
   3d120:	ldrb	r3, [r3, #17]
   3d124:	beq	3d218 <fputs@plt+0x2c0d0>
   3d128:	cmp	r3, #0
   3d12c:	ldr	r8, [r9, #4]
   3d130:	rev	r8, r8
   3d134:	beq	3d14c <fputs@plt+0x2c004>
   3d138:	mov	r3, sl
   3d13c:	mov	r2, #2
   3d140:	mov	r1, r5
   3d144:	mov	r0, r4
   3d148:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d14c:	ldr	r3, [r4]
   3d150:	ldr	r3, [r3, #36]	; 0x24
   3d154:	cmp	r3, #0
   3d158:	add	r2, r3, #3
   3d15c:	movlt	r3, r2
   3d160:	asr	r3, r3, #2
   3d164:	sub	r3, r3, #1
   3d168:	cmp	r3, r8
   3d16c:	addgt	r7, r9, #8
   3d170:	bgt	3d208 <fputs@plt+0x2c0c0>
   3d174:	mov	r2, r5
   3d178:	ldr	r1, [pc, #200]	; 3d248 <fputs@plt+0x2c100>
   3d17c:	mov	r0, r4
   3d180:	sub	r6, r7, #2
   3d184:	bl	38abc <fputs@plt+0x27974>
   3d188:	ldr	r0, [sp, #20]
   3d18c:	ldr	r5, [r9]
   3d190:	bl	3c61c <fputs@plt+0x2b4d4>
   3d194:	ldr	r3, [sp, #8]
   3d198:	rev	r5, r5
   3d19c:	cmp	r3, #0
   3d1a0:	beq	3d1c0 <fputs@plt+0x2c078>
   3d1a4:	adds	r3, r5, #0
   3d1a8:	movne	r3, #1
   3d1ac:	cmp	r3, r6
   3d1b0:	ble	3d1c0 <fputs@plt+0x2c078>
   3d1b4:	ldr	r1, [pc, #144]	; 3d24c <fputs@plt+0x2c104>
   3d1b8:	mov	r0, r4
   3d1bc:	bl	38abc <fputs@plt+0x27974>
   3d1c0:	mov	r7, r6
   3d1c4:	b	3d088 <fputs@plt+0x2bf40>
   3d1c8:	ldr	r3, [r4]
   3d1cc:	ldr	r5, [r7]
   3d1d0:	ldrb	r3, [r3, #17]
   3d1d4:	rev	r5, r5
   3d1d8:	cmp	r3, #0
   3d1dc:	beq	3d1f4 <fputs@plt+0x2c0ac>
   3d1e0:	mov	r3, #0
   3d1e4:	mov	r2, #2
   3d1e8:	mov	r1, r5
   3d1ec:	mov	r0, r4
   3d1f0:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d1f4:	mov	r1, r5
   3d1f8:	mov	r0, r4
   3d1fc:	add	sl, sl, #1
   3d200:	add	r7, r7, #4
   3d204:	bl	38b58 <fputs@plt+0x27a10>
   3d208:	cmp	sl, r8
   3d20c:	blt	3d1c8 <fputs@plt+0x2c080>
   3d210:	sub	r6, r6, r8
   3d214:	b	3d188 <fputs@plt+0x2c040>
   3d218:	cmp	r3, #0
   3d21c:	cmpne	r6, #0
   3d220:	ble	3d188 <fputs@plt+0x2c040>
   3d224:	ldr	r1, [r9]
   3d228:	mov	r3, r5
   3d22c:	mov	r2, #4
   3d230:	mov	r0, r4
   3d234:	rev	r1, r1
   3d238:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d23c:	b	3d188 <fputs@plt+0x2c040>
   3d240:	andeq	r7, r7, r1, lsl #8
   3d244:	andeq	r7, r7, sl, lsr r4
   3d248:	andeq	r7, r7, r0, asr r4
   3d24c:	andeq	r7, r7, r7, ror r4
   3d250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d254:	mov	r3, #0
   3d258:	sub	sp, sp, #116	; 0x74
   3d25c:	str	r3, [sp, #84]	; 0x54
   3d260:	subs	r3, r1, #0
   3d264:	bne	3d274 <fputs@plt+0x2c12c>
   3d268:	mov	r0, #0
   3d26c:	add	sp, sp, #116	; 0x74
   3d270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d274:	str	r3, [sp, #12]
   3d278:	mov	r4, r0
   3d27c:	ldr	r3, [r0, #28]
   3d280:	str	r3, [sp, #56]	; 0x38
   3d284:	ldr	r3, [r0, #32]
   3d288:	str	r2, [sp, #76]	; 0x4c
   3d28c:	str	r3, [sp, #60]	; 0x3c
   3d290:	ldr	r3, [r0, #36]	; 0x24
   3d294:	str	r3, [sp, #64]	; 0x40
   3d298:	ldr	r3, [r0]
   3d29c:	str	r3, [sp, #20]
   3d2a0:	ldr	r3, [r3, #36]	; 0x24
   3d2a4:	str	r3, [sp, #28]
   3d2a8:	bl	38b58 <fputs@plt+0x27a10>
   3d2ac:	subs	r3, r0, #0
   3d2b0:	bne	3d268 <fputs@plt+0x2c120>
   3d2b4:	ldr	r2, [pc, #1424]	; 3d84c <fputs@plt+0x2c704>
   3d2b8:	ldr	r1, [sp, #12]
   3d2bc:	ldr	r0, [sp, #20]
   3d2c0:	str	r2, [r4, #28]
   3d2c4:	ldr	r2, [sp, #12]
   3d2c8:	str	r2, [r4, #32]
   3d2cc:	add	r2, sp, #84	; 0x54
   3d2d0:	bl	3cd78 <fputs@plt+0x2bc30>
   3d2d4:	subs	r2, r0, #0
   3d2d8:	ldrne	r1, [pc, #1392]	; 3d850 <fputs@plt+0x2c708>
   3d2dc:	bne	3d300 <fputs@plt+0x2c1b8>
   3d2e0:	ldr	r0, [sp, #84]	; 0x54
   3d2e4:	ldrb	r3, [r0]
   3d2e8:	strb	r2, [r0]
   3d2ec:	str	r3, [sp, #68]	; 0x44
   3d2f0:	bl	2e244 <fputs@plt+0x1d0fc>
   3d2f4:	subs	r2, r0, #0
   3d2f8:	beq	3d334 <fputs@plt+0x2c1ec>
   3d2fc:	ldr	r1, [pc, #1360]	; 3d854 <fputs@plt+0x2c70c>
   3d300:	mov	r0, r4
   3d304:	mvn	fp, #0
   3d308:	bl	38abc <fputs@plt+0x27974>
   3d30c:	ldr	r0, [sp, #84]	; 0x54
   3d310:	bl	3c628 <fputs@plt+0x2b4e0>
   3d314:	ldr	r3, [sp, #56]	; 0x38
   3d318:	add	r0, fp, #1
   3d31c:	str	r3, [r4, #28]
   3d320:	ldr	r3, [sp, #60]	; 0x3c
   3d324:	str	r3, [r4, #32]
   3d328:	ldr	r3, [sp, #64]	; 0x40
   3d32c:	str	r3, [r4, #36]	; 0x24
   3d330:	b	3d26c <fputs@plt+0x2c124>
   3d334:	ldr	r1, [sp, #84]	; 0x54
   3d338:	ldrb	r3, [r1, #5]
   3d33c:	ldr	r7, [r1, #56]	; 0x38
   3d340:	str	r3, [sp, #24]
   3d344:	ldr	r3, [pc, #1292]	; 3d858 <fputs@plt+0x2c710>
   3d348:	str	r3, [r4, #28]
   3d34c:	ldr	r3, [sp, #24]
   3d350:	add	r3, r7, r3
   3d354:	ldrb	r0, [r3, #5]
   3d358:	ldrb	r8, [r3, #6]
   3d35c:	ldrb	ip, [r3, #3]
   3d360:	orr	r8, r8, r0, lsl #8
   3d364:	sub	r8, r8, #1
   3d368:	uxth	r0, r8
   3d36c:	str	r0, [sp, #36]	; 0x24
   3d370:	add	r0, r0, #1
   3d374:	str	r0, [sp, #52]	; 0x34
   3d378:	ldrb	r0, [r1, #4]
   3d37c:	ldr	r1, [sp, #24]
   3d380:	cmp	r0, #0
   3d384:	add	r1, r1, #12
   3d388:	sub	r1, r1, r0, lsl #2
   3d38c:	str	r1, [sp, #32]
   3d390:	ldrb	r1, [r3, #4]
   3d394:	orr	r1, r1, ip, lsl #8
   3d398:	ldr	ip, [sp, #32]
   3d39c:	sub	r1, r1, #1
   3d3a0:	str	r1, [sp, #16]
   3d3a4:	lsl	r1, r1, #1
   3d3a8:	str	r1, [sp, #40]	; 0x28
   3d3ac:	add	r1, r1, ip
   3d3b0:	add	r1, r7, r1
   3d3b4:	str	r1, [sp, #48]	; 0x30
   3d3b8:	bne	3d570 <fputs@plt+0x2c428>
   3d3bc:	ldr	r5, [r3, #8]
   3d3c0:	ldr	r3, [sp, #20]
   3d3c4:	rev	r5, r5
   3d3c8:	ldrb	r3, [r3, #17]
   3d3cc:	cmp	r3, #0
   3d3d0:	beq	3d3f0 <fputs@plt+0x2c2a8>
   3d3d4:	ldr	r3, [pc, #1152]	; 3d85c <fputs@plt+0x2c714>
   3d3d8:	mov	r2, #5
   3d3dc:	mov	r1, r5
   3d3e0:	mov	r0, r4
   3d3e4:	str	r3, [r4, #28]
   3d3e8:	ldr	r3, [sp, #12]
   3d3ec:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d3f0:	add	r2, sp, #148	; 0x94
   3d3f4:	mov	r9, #0
   3d3f8:	ldrd	r0, [r2, #4]!
   3d3fc:	strd	r0, [sp]
   3d400:	mov	r1, r5
   3d404:	mov	r0, r4
   3d408:	bl	3d250 <fputs@plt+0x2c108>
   3d40c:	mov	fp, r0
   3d410:	mov	r5, r9
   3d414:	mov	r3, #1
   3d418:	str	r3, [sp, #44]	; 0x2c
   3d41c:	ldr	r3, [sp, #16]
   3d420:	cmn	r3, #1
   3d424:	beq	3d434 <fputs@plt+0x2c2ec>
   3d428:	ldr	r3, [r4, #16]
   3d42c:	cmp	r3, #0
   3d430:	bne	3d584 <fputs@plt+0x2c43c>
   3d434:	ldr	r1, [sp, #76]	; 0x4c
   3d438:	ldrd	r2, [sp, #152]	; 0x98
   3d43c:	strd	r2, [r1]
   3d440:	mov	r3, #0
   3d444:	ldr	r2, [sp, #44]	; 0x2c
   3d448:	str	r3, [r4, #28]
   3d44c:	ldr	r3, [sp, #84]	; 0x54
   3d450:	cmp	r2, #0
   3d454:	ldreq	r2, [sp, #68]	; 0x44
   3d458:	strbeq	r2, [r3]
   3d45c:	beq	3d30c <fputs@plt+0x2c1c4>
   3d460:	ldr	r2, [r4, #16]
   3d464:	cmp	r2, #0
   3d468:	ble	3d30c <fputs@plt+0x2c1c4>
   3d46c:	ldrb	r3, [r3, #4]
   3d470:	cmp	r3, #0
   3d474:	bne	3d4a0 <fputs@plt+0x2c358>
   3d478:	ldr	r5, [r4, #68]	; 0x44
   3d47c:	str	r3, [r5]
   3d480:	ldr	r3, [sp, #40]	; 0x28
   3d484:	add	r6, r3, #2
   3d488:	ldr	r3, [sp, #32]
   3d48c:	add	r6, r6, r3
   3d490:	add	r9, r7, r3
   3d494:	add	r6, r7, r6
   3d498:	cmp	r9, r6
   3d49c:	bne	3d798 <fputs@plt+0x2c650>
   3d4a0:	ldr	r3, [sp, #24]
   3d4a4:	add	r3, r7, r3
   3d4a8:	ldrb	r2, [r3, #1]
   3d4ac:	ldrb	r6, [r3, #2]
   3d4b0:	orr	r6, r6, r2, lsl #8
   3d4b4:	cmp	r6, #0
   3d4b8:	bne	3d7cc <fputs@plt+0x2c684>
   3d4bc:	ldr	r8, [sp, #36]	; 0x24
   3d4c0:	mvn	r9, #3
   3d4c4:	ldr	r3, [r5]
   3d4c8:	cmp	r3, #0
   3d4cc:	beq	3d530 <fputs@plt+0x2c3e8>
   3d4d0:	ldr	r2, [r5, r3, lsl #2]
   3d4d4:	ldr	r1, [r5, #4]
   3d4d8:	str	r2, [r5, #4]
   3d4dc:	mvn	r2, #0
   3d4e0:	str	r2, [r5, r3, lsl #2]
   3d4e4:	ldr	r3, [r5]
   3d4e8:	add	r3, r3, r2
   3d4ec:	str	r3, [r5]
   3d4f0:	mov	r3, #1
   3d4f4:	ldr	r0, [r5]
   3d4f8:	lsl	r2, r3, #1
   3d4fc:	cmp	r2, r0
   3d500:	bls	3d810 <fputs@plt+0x2c6c8>
   3d504:	lsr	r2, r1, #16
   3d508:	uxth	r3, r8
   3d50c:	cmp	r3, r2
   3d510:	bcc	3d7fc <fputs@plt+0x2c6b4>
   3d514:	ldr	r1, [pc, #836]	; 3d860 <fputs@plt+0x2c718>
   3d518:	mov	r0, r4
   3d51c:	ldr	r3, [sp, #12]
   3d520:	bl	38abc <fputs@plt+0x27974>
   3d524:	ldr	r3, [r5]
   3d528:	cmp	r3, #0
   3d52c:	bne	3d30c <fputs@plt+0x2c1c4>
   3d530:	ldr	r3, [sp, #28]
   3d534:	sub	r2, r3, #1
   3d538:	ldr	r3, [sp, #24]
   3d53c:	add	r6, r2, r6
   3d540:	uxth	r2, r8
   3d544:	sub	r2, r6, r2
   3d548:	add	r7, r7, r3
   3d54c:	ldrb	r3, [r7, #7]
   3d550:	cmp	r3, r2
   3d554:	beq	3d30c <fputs@plt+0x2c1c4>
   3d558:	ldr	r1, [sp, #12]
   3d55c:	mov	r0, r4
   3d560:	str	r1, [sp]
   3d564:	ldr	r1, [pc, #760]	; 3d864 <fputs@plt+0x2c71c>
   3d568:	bl	38abc <fputs@plt+0x27974>
   3d56c:	b	3d30c <fputs@plt+0x2c1c4>
   3d570:	ldr	r5, [r4, #68]	; 0x44
   3d574:	mov	r9, #1
   3d578:	mvn	fp, #0
   3d57c:	str	r2, [r5]
   3d580:	b	3d414 <fputs@plt+0x2c2cc>
   3d584:	ldr	r3, [sp, #16]
   3d588:	str	r3, [r4, #36]	; 0x24
   3d58c:	ldr	r3, [sp, #48]	; 0x30
   3d590:	ldrh	r6, [r3], #-2
   3d594:	str	r3, [sp, #48]	; 0x30
   3d598:	rev16	r6, r6
   3d59c:	ldr	r3, [sp, #28]
   3d5a0:	uxth	r6, r6
   3d5a4:	sub	sl, r3, #4
   3d5a8:	ldr	r3, [sp, #52]	; 0x34
   3d5ac:	cmp	r3, r6
   3d5b0:	bhi	3d5bc <fputs@plt+0x2c474>
   3d5b4:	cmp	r6, sl
   3d5b8:	bls	3d5e0 <fputs@plt+0x2c498>
   3d5bc:	mov	r2, r6
   3d5c0:	ldr	r1, [pc, #672]	; 3d868 <fputs@plt+0x2c720>
   3d5c4:	mov	r0, r4
   3d5c8:	str	sl, [sp]
   3d5cc:	ldr	r3, [sp, #52]	; 0x34
   3d5d0:	bl	38abc <fputs@plt+0x27974>
   3d5d4:	mov	r3, #0
   3d5d8:	str	r3, [sp, #44]	; 0x2c
   3d5dc:	b	3d788 <fputs@plt+0x2c640>
   3d5e0:	ldr	r0, [sp, #84]	; 0x54
   3d5e4:	add	r3, r7, r6
   3d5e8:	add	r2, sp, #88	; 0x58
   3d5ec:	add	r1, r7, r6
   3d5f0:	str	r3, [sp, #72]	; 0x48
   3d5f4:	ldr	r3, [r0, #80]	; 0x50
   3d5f8:	blx	r3
   3d5fc:	ldrh	r3, [sp, #106]	; 0x6a
   3d600:	ldr	r2, [sp, #28]
   3d604:	add	r3, r3, r6
   3d608:	cmp	r3, r2
   3d60c:	bls	3d620 <fputs@plt+0x2c4d8>
   3d610:	ldr	r1, [pc, #596]	; 3d86c <fputs@plt+0x2c724>
   3d614:	mov	r0, r4
   3d618:	bl	38abc <fputs@plt+0x27974>
   3d61c:	b	3d5d4 <fputs@plt+0x2c48c>
   3d620:	ldr	r3, [sp, #84]	; 0x54
   3d624:	ldrb	r3, [r3, #2]
   3d628:	cmp	r3, #0
   3d62c:	beq	3d66c <fputs@plt+0x2c524>
   3d630:	cmp	r9, #0
   3d634:	ldrd	r2, [sp, #88]	; 0x58
   3d638:	ldrd	r0, [sp, #152]	; 0x98
   3d63c:	beq	3d754 <fputs@plt+0x2c60c>
   3d640:	cmp	r0, r2
   3d644:	sbcs	r1, r1, r3
   3d648:	movlt	r1, #1
   3d64c:	movge	r1, #0
   3d650:	cmp	r1, #0
   3d654:	beq	3d664 <fputs@plt+0x2c51c>
   3d658:	ldr	r1, [pc, #528]	; 3d870 <fputs@plt+0x2c728>
   3d65c:	mov	r0, r4
   3d660:	bl	38abc <fputs@plt+0x27974>
   3d664:	ldrd	r2, [sp, #88]	; 0x58
   3d668:	strd	r2, [sp, #152]	; 0x98
   3d66c:	ldrh	r2, [sp, #104]	; 0x68
   3d670:	ldr	r3, [sp, #100]	; 0x64
   3d674:	cmp	r3, r2
   3d678:	bls	3d6dc <fputs@plt+0x2c594>
   3d67c:	sub	r8, r3, #5
   3d680:	ldr	r3, [sp, #28]
   3d684:	sub	r8, r8, r2
   3d688:	add	r2, r7, r6
   3d68c:	add	r8, r8, r3
   3d690:	ldrh	r3, [sp, #106]	; 0x6a
   3d694:	udiv	r8, r8, sl
   3d698:	add	r3, r2, r3
   3d69c:	ldr	sl, [r3, #-4]
   3d6a0:	ldr	r3, [sp, #20]
   3d6a4:	rev	sl, sl
   3d6a8:	ldrb	r3, [r3, #17]
   3d6ac:	cmp	r3, #0
   3d6b0:	beq	3d6c8 <fputs@plt+0x2c580>
   3d6b4:	mov	r2, #3
   3d6b8:	mov	r1, sl
   3d6bc:	ldr	r3, [sp, #12]
   3d6c0:	mov	r0, r4
   3d6c4:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d6c8:	mov	r3, r8
   3d6cc:	mov	r2, sl
   3d6d0:	mov	r1, #0
   3d6d4:	mov	r0, r4
   3d6d8:	bl	3d068 <fputs@plt+0x2bf20>
   3d6dc:	ldr	r3, [sp, #84]	; 0x54
   3d6e0:	ldrb	r3, [r3, #4]
   3d6e4:	cmp	r3, #0
   3d6e8:	bne	3d768 <fputs@plt+0x2c620>
   3d6ec:	ldr	r3, [sp, #72]	; 0x48
   3d6f0:	ldr	r6, [r3]
   3d6f4:	ldr	r3, [sp, #20]
   3d6f8:	rev	r6, r6
   3d6fc:	ldrb	r3, [r3, #17]
   3d700:	cmp	r3, #0
   3d704:	beq	3d71c <fputs@plt+0x2c5d4>
   3d708:	mov	r2, #5
   3d70c:	mov	r1, r6
   3d710:	ldr	r3, [sp, #12]
   3d714:	mov	r0, r4
   3d718:	bl	3ceb0 <fputs@plt+0x2bd68>
   3d71c:	add	r2, sp, #148	; 0x94
   3d720:	ldrd	r0, [r2, #4]!
   3d724:	strd	r0, [sp]
   3d728:	mov	r1, r6
   3d72c:	mov	r0, r4
   3d730:	bl	3d250 <fputs@plt+0x2c108>
   3d734:	cmp	fp, r0
   3d738:	mov	r6, r0
   3d73c:	beq	3d74c <fputs@plt+0x2c604>
   3d740:	ldr	r1, [pc, #300]	; 3d874 <fputs@plt+0x2c72c>
   3d744:	mov	r0, r4
   3d748:	bl	38abc <fputs@plt+0x27974>
   3d74c:	mov	r9, #0
   3d750:	b	3d784 <fputs@plt+0x2c63c>
   3d754:	cmp	r2, r0
   3d758:	sbcs	r1, r3, r1
   3d75c:	movge	r1, #1
   3d760:	movlt	r1, #0
   3d764:	b	3d650 <fputs@plt+0x2c508>
   3d768:	ldrh	r1, [sp, #106]	; 0x6a
   3d76c:	mov	r0, r5
   3d770:	sub	r1, r1, #1
   3d774:	add	r1, r1, r6
   3d778:	orr	r1, r1, r6, lsl #16
   3d77c:	mov	r6, fp
   3d780:	bl	15018 <fputs@plt+0x3ed0>
   3d784:	mov	fp, r6
   3d788:	ldr	r3, [sp, #16]
   3d78c:	sub	r3, r3, #1
   3d790:	str	r3, [sp, #16]
   3d794:	b	3d41c <fputs@plt+0x2c2d4>
   3d798:	ldrh	r8, [r6, #-2]!
   3d79c:	ldr	r0, [sp, #84]	; 0x54
   3d7a0:	rev16	r8, r8
   3d7a4:	uxth	r8, r8
   3d7a8:	add	r1, r7, r8
   3d7ac:	ldr	r3, [r0, #76]	; 0x4c
   3d7b0:	blx	r3
   3d7b4:	add	r1, r0, r8
   3d7b8:	mov	r0, r5
   3d7bc:	sub	r1, r1, #1
   3d7c0:	orr	r1, r1, r8, lsl #16
   3d7c4:	bl	15018 <fputs@plt+0x3ed0>
   3d7c8:	b	3d498 <fputs@plt+0x2c350>
   3d7cc:	add	r8, r7, r6
   3d7d0:	mov	r0, r5
   3d7d4:	ldrb	r3, [r8, #2]
   3d7d8:	ldrb	r1, [r8, #3]
   3d7dc:	orr	r1, r1, r3, lsl #8
   3d7e0:	add	r1, r1, r6
   3d7e4:	sub	r1, r1, #1
   3d7e8:	orr	r1, r1, r6, lsl #16
   3d7ec:	bl	15018 <fputs@plt+0x3ed0>
   3d7f0:	ldrb	r2, [r7, r6]
   3d7f4:	ldrb	r6, [r8, #1]
   3d7f8:	b	3d4b0 <fputs@plt+0x2c368>
   3d7fc:	sub	r2, r2, #1
   3d800:	mov	r8, r1
   3d804:	add	r6, r2, r6
   3d808:	sub	r6, r6, r3
   3d80c:	b	3d4c4 <fputs@plt+0x2c37c>
   3d810:	add	ip, r2, #1
   3d814:	ldr	lr, [r5, r3, lsl #3]
   3d818:	add	r0, r5, r3, lsl #3
   3d81c:	mul	r3, r9, r3
   3d820:	ldr	sl, [r5, ip, lsl #2]
   3d824:	cmp	lr, sl
   3d828:	movhi	r2, ip
   3d82c:	ldr	ip, [r0, r3]
   3d830:	ldr	sl, [r5, r2, lsl #2]
   3d834:	cmp	ip, sl
   3d838:	bcc	3d504 <fputs@plt+0x2c3bc>
   3d83c:	str	sl, [r0, r3]
   3d840:	mov	r3, r2
   3d844:	str	ip, [r5, r2, lsl #2]
   3d848:	b	3d4f4 <fputs@plt+0x2c3ac>
   3d84c:	muleq	r7, lr, r4
   3d850:	andeq	r7, r7, r8, lsr #9
   3d854:	andeq	r7, r7, lr, asr #9
   3d858:	strdeq	r7, [r7], -r4
   3d85c:	andeq	r7, r7, lr, lsl #10
   3d860:	muleq	r7, r1, r5
   3d864:			; <UNDEFINED> instruction: 0x000775b6
   3d868:	andeq	r7, r7, sl, lsr #10
   3d86c:	andeq	r7, r7, r8, asr #10
   3d870:	andeq	r7, r7, r0, ror #10
   3d874:	andeq	r7, r7, r8, ror r5
   3d878:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3d87c:	mov	r4, r3
   3d880:	ldr	r3, [r0, #44]	; 0x2c
   3d884:	cmp	r1, r3
   3d888:	bls	3d8ac <fputs@plt+0x2c764>
   3d88c:	movw	r0, #57791	; 0xe1bf
   3d890:	bl	2e084 <fputs@plt+0x1cf3c>
   3d894:	mov	r6, r0
   3d898:	cmp	r4, #0
   3d89c:	bne	3d950 <fputs@plt+0x2c808>
   3d8a0:	mov	r0, r6
   3d8a4:	add	sp, sp, #8
   3d8a8:	pop	{r4, r5, r6, r7, r8, pc}
   3d8ac:	mov	r7, r0
   3d8b0:	mov	r5, r2
   3d8b4:	ldr	r0, [r0]
   3d8b8:	add	r2, sp, #4
   3d8bc:	mov	r8, r1
   3d8c0:	ldr	r3, [sp, #32]
   3d8c4:	bl	3c910 <fputs@plt+0x2b7c8>
   3d8c8:	subs	r6, r0, #0
   3d8cc:	bne	3d898 <fputs@plt+0x2c750>
   3d8d0:	ldr	r0, [sp, #4]
   3d8d4:	ldr	r3, [r0, #8]
   3d8d8:	str	r3, [r5]
   3d8dc:	ldrb	r3, [r3]
   3d8e0:	cmp	r3, #0
   3d8e4:	bne	3d914 <fputs@plt+0x2c7cc>
   3d8e8:	mov	r2, r7
   3d8ec:	mov	r1, r8
   3d8f0:	bl	14e50 <fputs@plt+0x3d08>
   3d8f4:	ldr	r0, [r5]
   3d8f8:	bl	2e438 <fputs@plt+0x1d2f0>
   3d8fc:	subs	r7, r0, #0
   3d900:	beq	3d914 <fputs@plt+0x2c7cc>
   3d904:	ldr	r0, [r5]
   3d908:	mov	r6, r7
   3d90c:	bl	3c628 <fputs@plt+0x2b4e0>
   3d910:	b	3d898 <fputs@plt+0x2c750>
   3d914:	cmp	r4, #0
   3d918:	beq	3d8a0 <fputs@plt+0x2c758>
   3d91c:	ldr	r3, [r5]
   3d920:	ldrh	r2, [r3, #18]
   3d924:	cmp	r2, #0
   3d928:	beq	3d93c <fputs@plt+0x2c7f4>
   3d92c:	ldrb	r2, [r3, #2]
   3d930:	ldrb	r3, [r4, #69]	; 0x45
   3d934:	cmp	r2, r3
   3d938:	beq	3d8a0 <fputs@plt+0x2c758>
   3d93c:	movw	r0, #57813	; 0xe1d5
   3d940:	bl	2e084 <fputs@plt+0x1cf3c>
   3d944:	mov	r6, r0
   3d948:	ldr	r0, [r5]
   3d94c:	bl	3c628 <fputs@plt+0x2b4e0>
   3d950:	ldrb	r3, [r4, #68]	; 0x44
   3d954:	sub	r3, r3, #1
   3d958:	strb	r3, [r4, #68]	; 0x44
   3d95c:	b	3d8a0 <fputs@plt+0x2c758>
   3d960:	push	{r0, r1, r2, lr}
   3d964:	ldrsb	r2, [r0, #68]	; 0x44
   3d968:	cmp	r2, #18
   3d96c:	ble	3d980 <fputs@plt+0x2c838>
   3d970:	movw	r0, #60571	; 0xec9b
   3d974:	add	sp, sp, #12
   3d978:	pop	{lr}		; (ldr lr, [sp], #4)
   3d97c:	b	2e084 <fputs@plt+0x1cf3c>
   3d980:	ldrb	ip, [r0, #64]	; 0x40
   3d984:	mov	r3, r0
   3d988:	add	r2, r2, #1
   3d98c:	sxtb	r2, r2
   3d990:	mov	lr, #0
   3d994:	ldr	r0, [r0, #4]
   3d998:	strh	lr, [r3, #34]	; 0x22
   3d99c:	strb	r2, [r3, #68]	; 0x44
   3d9a0:	bic	ip, ip, #6
   3d9a4:	strb	ip, [r3, #64]	; 0x40
   3d9a8:	add	ip, r2, #40	; 0x28
   3d9ac:	add	r2, r2, #30
   3d9b0:	lsl	ip, ip, #1
   3d9b4:	add	r2, r3, r2, lsl #2
   3d9b8:	strh	lr, [r3, ip]
   3d9bc:	ldrb	ip, [r3, #65]	; 0x41
   3d9c0:	str	ip, [sp]
   3d9c4:	bl	3d878 <fputs@plt+0x2c730>
   3d9c8:	add	sp, sp, #12
   3d9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   3d9d0:	push	{r4, lr}
   3d9d4:	mov	r4, r0
   3d9d8:	ldrsb	r3, [r4, #68]	; 0x44
   3d9dc:	add	r2, r3, #30
   3d9e0:	add	r3, r3, #40	; 0x28
   3d9e4:	ldr	r1, [r4, r2, lsl #2]
   3d9e8:	ldrb	r0, [r1, #4]
   3d9ec:	ldrh	r2, [r1, #18]
   3d9f0:	cmp	r0, #0
   3d9f4:	beq	3da0c <fputs@plt+0x2c8c4>
   3d9f8:	lsl	r3, r3, #1
   3d9fc:	sub	r2, r2, #1
   3da00:	mov	r0, #0
   3da04:	strh	r2, [r4, r3]
   3da08:	pop	{r4, pc}
   3da0c:	ldrb	r0, [r1, #5]
   3da10:	lsl	r3, r3, #1
   3da14:	ldr	r1, [r1, #56]	; 0x38
   3da18:	add	r1, r1, r0
   3da1c:	mov	r0, r4
   3da20:	ldr	r1, [r1, #8]
   3da24:	strh	r2, [r4, r3]
   3da28:	rev	r1, r1
   3da2c:	bl	3d960 <fputs@plt+0x2c818>
   3da30:	cmp	r0, #0
   3da34:	beq	3d9d8 <fputs@plt+0x2c890>
   3da38:	pop	{r4, pc}
   3da3c:	push	{r4, lr}
   3da40:	mov	r4, r0
   3da44:	ldrsb	r2, [r4, #68]	; 0x44
   3da48:	add	r3, r2, #30
   3da4c:	ldr	r3, [r4, r3, lsl #2]
   3da50:	ldrb	r1, [r3, #4]
   3da54:	cmp	r1, #0
   3da58:	beq	3da64 <fputs@plt+0x2c91c>
   3da5c:	mov	r0, #0
   3da60:	pop	{r4, pc}
   3da64:	add	r2, r4, r2, lsl #1
   3da68:	ldr	r1, [r3, #64]	; 0x40
   3da6c:	mov	r0, r4
   3da70:	ldrh	r2, [r2, #80]	; 0x50
   3da74:	lsl	r2, r2, #1
   3da78:	ldrh	r2, [r1, r2]
   3da7c:	rev16	r1, r2
   3da80:	ldrh	r2, [r3, #20]
   3da84:	ldr	r3, [r3, #56]	; 0x38
   3da88:	and	r2, r2, r1
   3da8c:	ldr	r1, [r3, r2]
   3da90:	rev	r1, r1
   3da94:	bl	3d960 <fputs@plt+0x2c818>
   3da98:	cmp	r0, #0
   3da9c:	beq	3da44 <fputs@plt+0x2c8fc>
   3daa0:	pop	{r4, pc}
   3daa4:	push	{r0, r1, r4, lr}
   3daa8:	mov	r4, r0
   3daac:	ldrb	r3, [r0, #66]	; 0x42
   3dab0:	cmp	r3, #2
   3dab4:	bls	3dad8 <fputs@plt+0x2c990>
   3dab8:	cmp	r3, #4
   3dabc:	ldreq	r0, [r0, #60]	; 0x3c
   3dac0:	beq	3daf8 <fputs@plt+0x2c9b0>
   3dac4:	ldr	r0, [r4, #48]	; 0x30
   3dac8:	bl	183dc <fputs@plt+0x7294>
   3dacc:	mov	r3, #0
   3dad0:	str	r3, [r4, #48]	; 0x30
   3dad4:	strb	r3, [r4, #66]	; 0x42
   3dad8:	ldrsb	r3, [r4, #68]	; 0x44
   3dadc:	cmp	r3, #0
   3dae0:	bge	3db18 <fputs@plt+0x2c9d0>
   3dae4:	ldr	r1, [r4, #52]	; 0x34
   3dae8:	cmp	r1, #0
   3daec:	bne	3db5c <fputs@plt+0x2ca14>
   3daf0:	mov	r0, #0
   3daf4:	strb	r0, [r4, #66]	; 0x42
   3daf8:	add	sp, sp, #8
   3dafc:	pop	{r4, pc}
   3db00:	sub	r2, r3, #1
   3db04:	add	r3, r3, #30
   3db08:	strb	r2, [r4, #68]	; 0x44
   3db0c:	ldr	r3, [r4, r3, lsl #2]
   3db10:	ldr	r0, [r3, #72]	; 0x48
   3db14:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3db18:	ldrsb	r3, [r4, #68]	; 0x44
   3db1c:	cmp	r3, #0
   3db20:	bne	3db00 <fputs@plt+0x2c9b8>
   3db24:	ldr	r3, [r4, #120]	; 0x78
   3db28:	ldrb	r2, [r3]
   3db2c:	cmp	r2, #0
   3db30:	beq	3db4c <fputs@plt+0x2ca04>
   3db34:	ldr	r2, [r4, #72]	; 0x48
   3db38:	ldrb	r1, [r3, #2]
   3db3c:	clz	r2, r2
   3db40:	lsr	r2, r2, #5
   3db44:	cmp	r2, r1
   3db48:	beq	3db98 <fputs@plt+0x2ca50>
   3db4c:	movw	r0, #60698	; 0xed1a
   3db50:	add	sp, sp, #8
   3db54:	pop	{r4, lr}
   3db58:	b	2e084 <fputs@plt+0x1cf3c>
   3db5c:	mov	r2, r4
   3db60:	ldrb	r3, [r4, #65]	; 0x41
   3db64:	ldr	r0, [r2], #120	; 0x78
   3db68:	str	r3, [sp]
   3db6c:	mov	r3, #0
   3db70:	ldr	r0, [r0, #4]
   3db74:	bl	3d878 <fputs@plt+0x2c730>
   3db78:	cmp	r0, #0
   3db7c:	movne	r3, #0
   3db80:	bne	3dbc0 <fputs@plt+0x2ca78>
   3db84:	ldr	r3, [r4, #120]	; 0x78
   3db88:	strb	r0, [r4, #68]	; 0x44
   3db8c:	ldrb	r3, [r3, #2]
   3db90:	strb	r3, [r4, #69]	; 0x45
   3db94:	b	3db24 <fputs@plt+0x2c9dc>
   3db98:	ldrb	r2, [r4, #64]	; 0x40
   3db9c:	mov	r0, #0
   3dba0:	strh	r0, [r4, #34]	; 0x22
   3dba4:	strh	r0, [r4, #80]	; 0x50
   3dba8:	bic	r2, r2, #14
   3dbac:	strb	r2, [r4, #64]	; 0x40
   3dbb0:	ldrh	r2, [r3, #18]
   3dbb4:	cmp	r2, r0
   3dbb8:	beq	3dbc8 <fputs@plt+0x2ca80>
   3dbbc:	mov	r3, #1
   3dbc0:	strb	r3, [r4, #66]	; 0x42
   3dbc4:	b	3daf8 <fputs@plt+0x2c9b0>
   3dbc8:	ldrb	r2, [r3, #4]
   3dbcc:	cmp	r2, #0
   3dbd0:	bne	3daf0 <fputs@plt+0x2c9a8>
   3dbd4:	ldr	r2, [r3, #84]	; 0x54
   3dbd8:	cmp	r2, #1
   3dbdc:	movwne	r0, #60709	; 0xed25
   3dbe0:	bne	3db50 <fputs@plt+0x2ca08>
   3dbe4:	ldrb	r1, [r3, #5]
   3dbe8:	mov	r0, r4
   3dbec:	ldr	r3, [r3, #56]	; 0x38
   3dbf0:	add	r3, r3, r1
   3dbf4:	ldr	r1, [r3, #8]
   3dbf8:	strb	r2, [r4, #66]	; 0x42
   3dbfc:	rev	r1, r1
   3dc00:	add	sp, sp, #8
   3dc04:	pop	{r4, lr}
   3dc08:	b	3d960 <fputs@plt+0x2c818>
   3dc0c:	ldrb	r3, [r0, #66]	; 0x42
   3dc10:	cmp	r3, #1
   3dc14:	bne	3dc24 <fputs@plt+0x2cadc>
   3dc18:	ldrb	r3, [r0, #64]	; 0x40
   3dc1c:	tst	r3, #8
   3dc20:	bne	3dc78 <fputs@plt+0x2cb30>
   3dc24:	push	{r4, r5, r6, lr}
   3dc28:	mov	r5, r1
   3dc2c:	mov	r4, r0
   3dc30:	bl	3daa4 <fputs@plt+0x2c95c>
   3dc34:	cmp	r0, #0
   3dc38:	popne	{r4, r5, r6, pc}
   3dc3c:	ldrb	r3, [r4, #66]	; 0x42
   3dc40:	cmp	r3, #0
   3dc44:	bne	3dc54 <fputs@plt+0x2cb0c>
   3dc48:	mov	r3, #1
   3dc4c:	str	r3, [r5]
   3dc50:	pop	{r4, r5, r6, pc}
   3dc54:	str	r0, [r5]
   3dc58:	mov	r0, r4
   3dc5c:	bl	3d9d0 <fputs@plt+0x2c888>
   3dc60:	ldrb	r3, [r4, #64]	; 0x40
   3dc64:	cmp	r0, #0
   3dc68:	orreq	r3, r3, #8
   3dc6c:	bicne	r3, r3, #8
   3dc70:	strb	r3, [r4, #64]	; 0x40
   3dc74:	pop	{r4, r5, r6, pc}
   3dc78:	mov	r0, #0
   3dc7c:	bx	lr
   3dc80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dc84:	cmp	r3, #0
   3dc88:	sub	sp, sp, #148	; 0x94
   3dc8c:	mov	r9, r0
   3dc90:	str	r3, [sp, #32]
   3dc94:	movne	r3, #0
   3dc98:	str	r2, [sp, #48]	; 0x30
   3dc9c:	addne	r2, sp, #84	; 0x54
   3dca0:	str	r1, [sp, #84]	; 0x54
   3dca4:	bne	3dcc8 <fputs@plt+0x2cb80>
   3dca8:	mov	r3, #1
   3dcac:	b	3dcd4 <fputs@plt+0x2cb8c>
   3dcb0:	ldr	r0, [r1, #20]
   3dcb4:	ldr	ip, [sp, #48]	; 0x30
   3dcb8:	cmp	r0, ip
   3dcbc:	addls	r2, r1, #12
   3dcc0:	ldr	r1, [r1, #12]
   3dcc4:	addls	r3, r3, #1
   3dcc8:	cmp	r1, #0
   3dccc:	str	r1, [r2]
   3dcd0:	bne	3dcb0 <fputs@plt+0x2cb68>
   3dcd4:	ldr	r2, [r9, #200]	; 0xc8
   3dcd8:	ldr	sl, [sp, #84]	; 0x54
   3dcdc:	add	r3, r2, r3
   3dce0:	str	r3, [r9, #200]	; 0xc8
   3dce4:	ldr	r3, [sl, #20]
   3dce8:	cmp	r3, #1
   3dcec:	bne	3dcf8 <fputs@plt+0x2cbb0>
   3dcf0:	mov	r0, sl
   3dcf4:	bl	17be8 <fputs@plt+0x6aa0>
   3dcf8:	ldr	r3, [r9, #160]	; 0xa0
   3dcfc:	mov	r2, #48	; 0x30
   3dd00:	ldr	r4, [r9, #216]	; 0xd8
   3dd04:	str	r3, [sp, #28]
   3dd08:	ldrb	r3, [r9, #11]
   3dd0c:	add	r0, r4, #52	; 0x34
   3dd10:	str	r3, [sp, #36]	; 0x24
   3dd14:	ldr	r3, [r4, #32]
   3dd18:	ldr	r5, [r3]
   3dd1c:	mov	r1, r5
   3dd20:	bl	10e84 <memcmp@plt>
   3dd24:	subs	r6, r0, #0
   3dd28:	ldrsh	r3, [r4, #40]	; 0x28
   3dd2c:	ldrne	r6, [r5, #16]
   3dd30:	addne	r6, r6, #1
   3dd34:	cmp	r3, #0
   3dd38:	beq	3e128 <fputs@plt+0x2cfe0>
   3dd3c:	ldr	fp, [r4, #68]	; 0x44
   3dd40:	cmp	fp, #0
   3dd44:	beq	3e1d0 <fputs@plt+0x2d088>
   3dd48:	ldr	r3, [r4, #8]
   3dd4c:	mov	r2, #0
   3dd50:	mov	r8, sl
   3dd54:	str	r4, [sp, #88]	; 0x58
   3dd58:	str	r3, [sp, #92]	; 0x5c
   3dd5c:	mov	r3, #0
   3dd60:	strd	r2, [sp, #96]	; 0x60
   3dd64:	ldr	r3, [sp, #36]	; 0x24
   3dd68:	str	r3, [sp, #104]	; 0x68
   3dd6c:	ldr	r3, [sp, #28]
   3dd70:	str	r3, [sp, #108]	; 0x6c
   3dd74:	add	r3, r3, #24
   3dd78:	mov	r2, r3
   3dd7c:	str	r3, [sp, #64]	; 0x40
   3dd80:	asr	r3, r3, #31
   3dd84:	strd	r2, [sp, #16]
   3dd88:	ldr	r1, [sp, #20]
   3dd8c:	ldr	r3, [sp, #64]	; 0x40
   3dd90:	umull	r2, r3, fp, r3
   3dd94:	mla	r3, fp, r1, r3
   3dd98:	adds	r1, r2, #32
   3dd9c:	str	r1, [sp, #8]
   3dda0:	adc	r3, r3, #0
   3dda4:	str	r3, [sp, #12]
   3dda8:	mov	r3, #0
   3ddac:	str	r3, [sp, #52]	; 0x34
   3ddb0:	ldr	r3, [sp, #32]
   3ddb4:	eor	r7, r3, #1
   3ddb8:	and	r7, r7, #1
   3ddbc:	cmp	r6, #0
   3ddc0:	beq	3e2c0 <fputs@plt+0x2d178>
   3ddc4:	ldr	r3, [r8, #12]
   3ddc8:	cmp	r3, #0
   3ddcc:	moveq	r3, r7
   3ddd0:	movne	r3, #1
   3ddd4:	cmp	r3, #0
   3ddd8:	beq	3e2c0 <fputs@plt+0x2d178>
   3dddc:	mov	r3, #0
   3dde0:	add	r2, sp, #112	; 0x70
   3dde4:	mov	r0, r4
   3dde8:	str	r3, [sp, #112]	; 0x70
   3ddec:	ldr	r1, [r8, #20]
   3ddf0:	bl	38d14 <fputs@plt+0x27bcc>
   3ddf4:	ldr	r1, [sp, #112]	; 0x70
   3ddf8:	cmp	r6, r1
   3ddfc:	bhi	3e2c0 <fputs@plt+0x2d178>
   3de00:	ldr	r3, [sp, #16]
   3de04:	sub	r0, r1, #1
   3de08:	ldr	ip, [r4, #104]	; 0x68
   3de0c:	umull	r2, r3, r0, r3
   3de10:	strd	r2, [sp, #40]	; 0x28
   3de14:	ldr	r3, [sp, #20]
   3de18:	ldr	r2, [sp, #44]	; 0x2c
   3de1c:	mla	r3, r0, r3, r2
   3de20:	str	r3, [sp, #44]	; 0x2c
   3de24:	ldr	r3, [sp, #40]	; 0x28
   3de28:	adds	r2, r3, #56	; 0x38
   3de2c:	ldr	r3, [sp, #44]	; 0x2c
   3de30:	adc	r0, r3, #0
   3de34:	clz	r3, ip
   3de38:	lsr	r3, r3, #5
   3de3c:	cmp	r1, ip
   3de40:	orrcc	r3, r3, #1
   3de44:	cmp	r3, #0
   3de48:	strne	r1, [r4, #104]	; 0x68
   3de4c:	str	r2, [sp]
   3de50:	str	r0, [sp, #4]
   3de54:	ldr	r1, [r8, #4]
   3de58:	ldr	r0, [r4, #8]
   3de5c:	ldr	r2, [sp, #28]
   3de60:	bl	12c04 <fputs@plt+0x1abc>
   3de64:	subs	r5, r0, #0
   3de68:	bne	3e1c4 <fputs@plt+0x2d07c>
   3de6c:	ldrh	r3, [r8, #24]
   3de70:	bic	r3, r3, #128	; 0x80
   3de74:	strh	r3, [r8, #24]
   3de78:	ldr	r8, [r8, #12]
   3de7c:	cmp	r8, #0
   3de80:	bne	3ddbc <fputs@plt+0x2cc74>
   3de84:	ldr	r3, [sp, #32]
   3de88:	cmp	r3, #0
   3de8c:	beq	3e430 <fputs@plt+0x2d2e8>
   3de90:	ldr	r3, [r4, #104]	; 0x68
   3de94:	cmp	r3, #0
   3de98:	beq	3df64 <fputs@plt+0x2ce1c>
   3de9c:	ldr	r7, [r4, #36]	; 0x24
   3dea0:	add	r7, r7, #24
   3dea4:	mov	r0, r7
   3dea8:	bl	253bc <fputs@plt+0x14274>
   3deac:	subs	r6, r0, #0
   3deb0:	moveq	r5, #7
   3deb4:	beq	3e1c4 <fputs@plt+0x2d07c>
   3deb8:	ldr	ip, [r4, #104]	; 0x68
   3debc:	cmp	ip, #1
   3dec0:	moveq	r2, #24
   3dec4:	moveq	r3, #0
   3dec8:	beq	3def8 <fputs@plt+0x2cdb0>
   3decc:	sub	ip, ip, #2
   3ded0:	asr	r1, r7, #31
   3ded4:	umull	r2, r3, ip, r7
   3ded8:	strd	r2, [sp, #40]	; 0x28
   3dedc:	ldr	r3, [sp, #44]	; 0x2c
   3dee0:	mla	r3, ip, r1, r3
   3dee4:	str	r3, [sp, #44]	; 0x2c
   3dee8:	ldr	r3, [sp, #40]	; 0x28
   3deec:	adds	r2, r3, #48	; 0x30
   3def0:	ldr	r3, [sp, #44]	; 0x2c
   3def4:	adc	r3, r3, #0
   3def8:	mov	r1, r6
   3defc:	strd	r2, [sp]
   3df00:	mov	r2, #8
   3df04:	ldr	r0, [r4, #8]
   3df08:	bl	12bf8 <fputs@plt+0x1ab0>
   3df0c:	ldr	r3, [r6]
   3df10:	mov	r2, r7
   3df14:	mov	r5, r0
   3df18:	ldr	r8, [r4, #104]	; 0x68
   3df1c:	rev	r3, r3
   3df20:	str	r3, [r4, #76]	; 0x4c
   3df24:	ldr	r3, [r6, #4]
   3df28:	rev	r3, r3
   3df2c:	str	r3, [r4, #80]	; 0x50
   3df30:	mov	r3, #0
   3df34:	str	r3, [r4, #104]	; 0x68
   3df38:	asr	r3, r7, #31
   3df3c:	strd	r2, [sp, #72]	; 0x48
   3df40:	add	r3, r6, #24
   3df44:	str	r3, [sp, #80]	; 0x50
   3df48:	cmp	fp, r8
   3df4c:	cmpcs	r5, #0
   3df50:	beq	3e338 <fputs@plt+0x2d1f0>
   3df54:	mov	r0, r6
   3df58:	bl	183dc <fputs@plt+0x7294>
   3df5c:	cmp	r5, #0
   3df60:	bne	3e1c4 <fputs@plt+0x2d07c>
   3df64:	ldr	r3, [sp, #36]	; 0x24
   3df68:	ands	r6, r3, #32
   3df6c:	beq	3e004 <fputs@plt+0x2cebc>
   3df70:	ldrb	r6, [r4, #49]	; 0x31
   3df74:	cmp	r6, #0
   3df78:	beq	3e418 <fputs@plt+0x2d2d0>
   3df7c:	ldr	r0, [r4, #8]
   3df80:	ldr	r3, [r0]
   3df84:	ldr	r3, [r3, #44]	; 0x2c
   3df88:	cmp	r3, #0
   3df8c:	moveq	r5, #4096	; 0x1000
   3df90:	beq	3dfb0 <fputs@plt+0x2ce68>
   3df94:	blx	r3
   3df98:	cmp	r0, #31
   3df9c:	movle	r5, #512	; 0x200
   3dfa0:	ble	3dfb0 <fputs@plt+0x2ce68>
   3dfa4:	cmp	r0, #65536	; 0x10000
   3dfa8:	movlt	r5, r0
   3dfac:	movge	r5, #65536	; 0x10000
   3dfb0:	ldr	r3, [sp, #8]
   3dfb4:	asr	r7, r5, #31
   3dfb8:	mov	r2, r5
   3dfbc:	mov	r6, #0
   3dfc0:	adds	r0, r5, r3
   3dfc4:	ldr	r3, [sp, #12]
   3dfc8:	adc	r1, r7, r3
   3dfcc:	subs	r0, r0, #1
   3dfd0:	mov	r3, r7
   3dfd4:	sbc	r1, r1, #0
   3dfd8:	bl	6fac8 <fputs@plt+0x5e980>
   3dfdc:	mul	r3, r0, r7
   3dfe0:	mla	r3, r5, r1, r3
   3dfe4:	umull	r0, r1, r0, r5
   3dfe8:	add	r1, r3, r1
   3dfec:	strd	r0, [sp, #96]	; 0x60
   3dff0:	ldrd	r0, [sp, #8]
   3dff4:	ldrd	r2, [sp, #96]	; 0x60
   3dff8:	cmp	r0, r2
   3dffc:	sbcs	r3, r1, r3
   3e000:	blt	3e3d0 <fputs@plt+0x2d288>
   3e004:	mov	r5, #0
   3e008:	ldrb	r3, [r4, #47]	; 0x2f
   3e00c:	cmp	r3, #0
   3e010:	beq	3e08c <fputs@plt+0x2cf44>
   3e014:	ldrd	r2, [r4, #16]
   3e018:	cmp	r2, #0
   3e01c:	sbcs	r1, r3, #0
   3e020:	blt	3e08c <fputs@plt+0x2cf44>
   3e024:	ldr	r1, [sp, #64]	; 0x40
   3e028:	add	ip, r6, fp
   3e02c:	umull	r0, r1, ip, r1
   3e030:	strd	r0, [sp, #8]
   3e034:	ldr	r0, [sp, #12]
   3e038:	ldr	r1, [sp, #20]
   3e03c:	mla	r1, ip, r1, r0
   3e040:	str	r1, [sp, #12]
   3e044:	ldr	r1, [sp, #8]
   3e048:	adds	r1, r1, #31
   3e04c:	str	r1, [sp, #56]	; 0x38
   3e050:	ldr	r1, [sp, #12]
   3e054:	adc	r1, r1, #0
   3e058:	str	r1, [sp, #60]	; 0x3c
   3e05c:	ldrd	r0, [sp, #56]	; 0x38
   3e060:	cmp	r0, r2
   3e064:	sbcs	r1, r1, r3
   3e068:	blt	3e07c <fputs@plt+0x2cf34>
   3e06c:	ldr	r1, [sp, #8]
   3e070:	adds	r2, r1, #32
   3e074:	ldr	r1, [sp, #12]
   3e078:	adc	r3, r1, #0
   3e07c:	mov	r0, r4
   3e080:	bl	2d674 <fputs@plt+0x1c52c>
   3e084:	mov	r3, #0
   3e088:	strb	r3, [r4, #47]	; 0x2f
   3e08c:	ldr	r7, [r4, #68]	; 0x44
   3e090:	mov	r8, sl
   3e094:	clz	r3, r5
   3e098:	cmp	r8, #0
   3e09c:	lsr	r3, r3, #5
   3e0a0:	moveq	r3, #0
   3e0a4:	cmp	r3, #0
   3e0a8:	bne	3e43c <fputs@plt+0x2d2f4>
   3e0ac:	add	r6, r6, r7
   3e0b0:	sub	r3, r6, r7
   3e0b4:	cmp	r3, #0
   3e0b8:	movle	r3, #0
   3e0bc:	movgt	r3, #1
   3e0c0:	cmp	r5, #0
   3e0c4:	movne	r3, #0
   3e0c8:	cmp	r3, #0
   3e0cc:	bne	3e468 <fputs@plt+0x2d320>
   3e0d0:	cmp	r5, #0
   3e0d4:	bne	3e1c4 <fputs@plt+0x2d07c>
   3e0d8:	ldr	r3, [sp, #28]
   3e0dc:	str	r7, [r4, #68]	; 0x44
   3e0e0:	ldr	r2, [sp, #28]
   3e0e4:	bic	r3, r3, #255	; 0xff
   3e0e8:	orr	r3, r3, r2, asr #16
   3e0ec:	strh	r3, [r4, #66]	; 0x42
   3e0f0:	ldr	r3, [sp, #32]
   3e0f4:	cmp	r3, #0
   3e0f8:	beq	3e11c <fputs@plt+0x2cfd4>
   3e0fc:	ldr	r3, [r4, #60]	; 0x3c
   3e100:	mov	r0, r4
   3e104:	add	r3, r3, #1
   3e108:	str	r3, [r4, #60]	; 0x3c
   3e10c:	ldr	r3, [sp, #48]	; 0x30
   3e110:	str	r3, [r4, #72]	; 0x48
   3e114:	bl	16c50 <fputs@plt+0x5b08>
   3e118:	str	r7, [r4, #12]
   3e11c:	ldr	r3, [r9, #96]	; 0x60
   3e120:	cmp	r3, #0
   3e124:	b	3e4a8 <fputs@plt+0x2d360>
   3e128:	ldr	r3, [r5, #96]	; 0x60
   3e12c:	cmp	r3, #0
   3e130:	beq	3e174 <fputs@plt+0x2d02c>
   3e134:	add	r1, sp, #112	; 0x70
   3e138:	mov	r0, #4
   3e13c:	bl	3a31c <fputs@plt+0x291d4>
   3e140:	mov	r2, #4
   3e144:	mov	r0, r4
   3e148:	mov	r1, r2
   3e14c:	bl	190fc <fputs@plt+0x7fb4>
   3e150:	subs	r5, r0, #0
   3e154:	bne	3e1bc <fputs@plt+0x2d074>
   3e158:	mov	r0, r4
   3e15c:	ldr	r1, [sp, #112]	; 0x70
   3e160:	bl	17c20 <fputs@plt+0x6ad8>
   3e164:	mov	r2, #4
   3e168:	mov	r0, r4
   3e16c:	mov	r1, r2
   3e170:	bl	19174 <fputs@plt+0x802c>
   3e174:	mov	r1, #3
   3e178:	mov	r0, r4
   3e17c:	bl	190e0 <fputs@plt+0x7f98>
   3e180:	mov	r7, #0
   3e184:	mvn	r3, #0
   3e188:	strh	r3, [r4, #40]	; 0x28
   3e18c:	add	r7, r7, #1
   3e190:	mov	r2, #1
   3e194:	mov	r3, r7
   3e198:	add	r1, sp, #112	; 0x70
   3e19c:	mov	r0, r4
   3e1a0:	bl	394ac <fputs@plt+0x28364>
   3e1a4:	cmn	r0, #1
   3e1a8:	mov	r5, r0
   3e1ac:	beq	3e18c <fputs@plt+0x2d044>
   3e1b0:	cmp	r0, #0
   3e1b4:	bne	3e1c4 <fputs@plt+0x2d07c>
   3e1b8:	b	3dd3c <fputs@plt+0x2cbf4>
   3e1bc:	cmp	r5, #5
   3e1c0:	beq	3e174 <fputs@plt+0x2d02c>
   3e1c4:	mov	r0, r5
   3e1c8:	add	sp, sp, #148	; 0x94
   3e1cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e1d0:	ldr	r3, [pc, #728]	; 3e4b0 <fputs@plt+0x2d368>
   3e1d4:	add	r5, r4, #84	; 0x54
   3e1d8:	str	r3, [sp, #112]	; 0x70
   3e1dc:	ldr	r3, [pc, #720]	; 3e4b4 <fputs@plt+0x2d36c>
   3e1e0:	str	r3, [sp, #116]	; 0x74
   3e1e4:	ldr	r3, [sp, #28]
   3e1e8:	rev	r3, r3
   3e1ec:	str	r3, [sp, #120]	; 0x78
   3e1f0:	ldr	r3, [r4, #112]	; 0x70
   3e1f4:	rev	r2, r3
   3e1f8:	cmp	r3, #0
   3e1fc:	str	r2, [sp, #124]	; 0x7c
   3e200:	bne	3e210 <fputs@plt+0x2d0c8>
   3e204:	mov	r1, r5
   3e208:	mov	r0, #8
   3e20c:	bl	3a31c <fputs@plt+0x291d4>
   3e210:	ldr	r0, [r5]
   3e214:	add	r3, sp, #128	; 0x80
   3e218:	mov	r2, #24
   3e21c:	ldr	r1, [r5, #4]
   3e220:	stmia	r3!, {r0, r1}
   3e224:	add	r3, sp, #88	; 0x58
   3e228:	add	r1, sp, #112	; 0x70
   3e22c:	mov	r0, #1
   3e230:	str	r3, [sp]
   3e234:	mov	r3, #0
   3e238:	bl	147d8 <fputs@plt+0x3690>
   3e23c:	ldr	r2, [sp, #88]	; 0x58
   3e240:	rev	r3, r2
   3e244:	str	r3, [sp, #136]	; 0x88
   3e248:	ldr	r3, [sp, #92]	; 0x5c
   3e24c:	rev	r1, r3
   3e250:	str	r1, [sp, #140]	; 0x8c
   3e254:	ldr	r1, [sp, #28]
   3e258:	strd	r2, [r4, #76]	; 0x4c
   3e25c:	mov	r3, #1
   3e260:	mov	r2, #0
   3e264:	str	r1, [r4, #36]	; 0x24
   3e268:	mov	r1, #0
   3e26c:	strb	r3, [r4, #47]	; 0x2f
   3e270:	mov	r3, #0
   3e274:	strb	r1, [r4, #65]	; 0x41
   3e278:	add	r1, sp, #112	; 0x70
   3e27c:	strd	r2, [sp]
   3e280:	mov	r2, #32
   3e284:	ldr	r0, [r4, #8]
   3e288:	bl	12c04 <fputs@plt+0x1abc>
   3e28c:	subs	r5, r0, #0
   3e290:	bne	3e1c4 <fputs@plt+0x2d07c>
   3e294:	ldrb	r3, [r4, #48]	; 0x30
   3e298:	ldr	r2, [sp, #36]	; 0x24
   3e29c:	cmp	r3, #0
   3e2a0:	cmpne	r2, #0
   3e2a4:	beq	3dd48 <fputs@plt+0x2cc00>
   3e2a8:	and	r1, r2, #19
   3e2ac:	ldr	r0, [r4, #8]
   3e2b0:	bl	12c1c <fputs@plt+0x1ad4>
   3e2b4:	subs	r5, r0, #0
   3e2b8:	beq	3dd48 <fputs@plt+0x2cc00>
   3e2bc:	b	3e1c4 <fputs@plt+0x2d07c>
   3e2c0:	ldr	r3, [sp, #32]
   3e2c4:	add	fp, fp, #1
   3e2c8:	cmp	r3, #0
   3e2cc:	ldreq	r2, [sp, #32]
   3e2d0:	beq	3e2e8 <fputs@plt+0x2d1a0>
   3e2d4:	ldr	r3, [r8, #12]
   3e2d8:	cmp	r3, #0
   3e2dc:	ldr	r3, [sp, #48]	; 0x30
   3e2e0:	movne	r2, #0
   3e2e4:	moveq	r2, r3
   3e2e8:	ldrd	r0, [sp, #8]
   3e2ec:	strd	r0, [sp]
   3e2f0:	mov	r1, r8
   3e2f4:	add	r0, sp, #88	; 0x58
   3e2f8:	bl	1bb78 <fputs@plt+0xaa30>
   3e2fc:	subs	r5, r0, #0
   3e300:	bne	3e1c4 <fputs@plt+0x2d07c>
   3e304:	ldr	r3, [sp, #8]
   3e308:	str	r8, [sp, #52]	; 0x34
   3e30c:	ldr	r2, [sp, #16]
   3e310:	adds	r3, r3, r2
   3e314:	ldr	r2, [sp, #20]
   3e318:	str	r3, [sp, #8]
   3e31c:	ldr	r3, [sp, #12]
   3e320:	adc	r3, r3, r2
   3e324:	str	r3, [sp, #12]
   3e328:	ldrh	r3, [r8, #24]
   3e32c:	orr	r3, r3, #128	; 0x80
   3e330:	strh	r3, [r8, #24]
   3e334:	b	3de78 <fputs@plt+0x2cd30>
   3e338:	sub	r1, r8, #1
   3e33c:	ldr	r0, [sp, #76]	; 0x4c
   3e340:	umull	r2, r3, r1, r7
   3e344:	mla	r3, r1, r0, r3
   3e348:	adds	r1, r2, #32
   3e34c:	mov	r2, r7
   3e350:	str	r1, [sp, #40]	; 0x28
   3e354:	adc	r3, r3, #0
   3e358:	str	r3, [sp, #68]	; 0x44
   3e35c:	mov	r3, r1
   3e360:	mov	r1, r6
   3e364:	str	r3, [sp]
   3e368:	ldr	r3, [sp, #68]	; 0x44
   3e36c:	str	r3, [sp, #4]
   3e370:	ldr	r0, [r4, #8]
   3e374:	bl	12bf8 <fputs@plt+0x1ab0>
   3e378:	subs	r5, r0, #0
   3e37c:	bne	3e3c8 <fputs@plt+0x2d280>
   3e380:	ldr	r1, [r6]
   3e384:	add	r3, sp, #112	; 0x70
   3e388:	mov	r0, r4
   3e38c:	ldr	r2, [r6, #4]
   3e390:	str	r3, [sp]
   3e394:	ldr	r3, [sp, #80]	; 0x50
   3e398:	rev	r1, r1
   3e39c:	rev	r2, r2
   3e3a0:	bl	1bac0 <fputs@plt+0xa978>
   3e3a4:	ldr	r3, [sp, #40]	; 0x28
   3e3a8:	mov	r2, #24
   3e3ac:	add	r1, sp, #112	; 0x70
   3e3b0:	str	r3, [sp]
   3e3b4:	ldr	r3, [sp, #68]	; 0x44
   3e3b8:	str	r3, [sp, #4]
   3e3bc:	ldr	r0, [r4, #8]
   3e3c0:	bl	12c04 <fputs@plt+0x1abc>
   3e3c4:	mov	r5, r0
   3e3c8:	add	r8, r8, #1
   3e3cc:	b	3df48 <fputs@plt+0x2ce00>
   3e3d0:	ldrd	r2, [sp, #8]
   3e3d4:	add	r0, sp, #88	; 0x58
   3e3d8:	ldr	r1, [sp, #52]	; 0x34
   3e3dc:	strd	r2, [sp]
   3e3e0:	ldr	r2, [sp, #48]	; 0x30
   3e3e4:	bl	1bb78 <fputs@plt+0xaa30>
   3e3e8:	subs	r5, r0, #0
   3e3ec:	bne	3e1c4 <fputs@plt+0x2d07c>
   3e3f0:	ldr	r3, [sp, #8]
   3e3f4:	add	r6, r6, #1
   3e3f8:	ldr	r2, [sp, #16]
   3e3fc:	adds	r3, r3, r2
   3e400:	ldr	r2, [sp, #20]
   3e404:	str	r3, [sp, #8]
   3e408:	ldr	r3, [sp, #12]
   3e40c:	adc	r3, r3, r2
   3e410:	str	r3, [sp, #12]
   3e414:	b	3dff0 <fputs@plt+0x2cea8>
   3e418:	ldr	r3, [sp, #36]	; 0x24
   3e41c:	ldr	r0, [sp, #92]	; 0x5c
   3e420:	and	r1, r3, #19
   3e424:	bl	12c1c <fputs@plt+0x1ad4>
   3e428:	mov	r5, r0
   3e42c:	b	3e008 <fputs@plt+0x2cec0>
   3e430:	ldr	r5, [sp, #32]
   3e434:	mov	r6, r5
   3e438:	b	3e08c <fputs@plt+0x2cf44>
   3e43c:	ldrh	r5, [r8, #24]
   3e440:	ands	r5, r5, #128	; 0x80
   3e444:	beq	3e460 <fputs@plt+0x2d318>
   3e448:	add	r7, r7, #1
   3e44c:	mov	r0, r4
   3e450:	ldr	r2, [r8, #20]
   3e454:	mov	r1, r7
   3e458:	bl	38ed8 <fputs@plt+0x27d90>
   3e45c:	mov	r5, r0
   3e460:	ldr	r8, [r8, #12]
   3e464:	b	3e094 <fputs@plt+0x2cf4c>
   3e468:	ldr	r3, [sp, #52]	; 0x34
   3e46c:	add	r7, r7, #1
   3e470:	mov	r0, r4
   3e474:	mov	r1, r7
   3e478:	ldr	r2, [r3, #20]
   3e47c:	bl	38ed8 <fputs@plt+0x27d90>
   3e480:	mov	r5, r0
   3e484:	b	3e0b0 <fputs@plt+0x2cf68>
   3e488:	ldr	r0, [r9, #96]	; 0x60
   3e48c:	cmp	r0, #0
   3e490:	beq	3e4a0 <fputs@plt+0x2d358>
   3e494:	ldr	r2, [sl, #4]
   3e498:	ldr	r1, [sl, #20]
   3e49c:	bl	3b058 <fputs@plt+0x29f10>
   3e4a0:	ldr	sl, [sl, #12]
   3e4a4:	cmp	sl, #0
   3e4a8:	bne	3e488 <fputs@plt+0x2d340>
   3e4ac:	b	3e1c4 <fputs@plt+0x2d07c>
   3e4b0:	andhi	r7, r6, #55, 30	; 0xdc
   3e4b4:	stmiane	r2!, {r8, sl, fp, sp}^
   3e4b8:	ldr	r2, [r0, #64]	; 0x40
   3e4bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e4c0:	mov	r5, r1
   3e4c4:	sub	sp, sp, #20
   3e4c8:	mov	r4, r0
   3e4cc:	ldr	r1, [r2]
   3e4d0:	cmp	r1, #0
   3e4d4:	beq	3e5c0 <fputs@plt+0x2d478>
   3e4d8:	ldr	r1, [r4, #28]
   3e4dc:	ldr	r3, [r4, #40]	; 0x28
   3e4e0:	cmp	r3, r1
   3e4e4:	bcc	3e5e8 <fputs@plt+0x2d4a0>
   3e4e8:	mov	r7, #0
   3e4ec:	add	fp, r4, #112	; 0x70
   3e4f0:	adds	r3, r5, #0
   3e4f4:	movne	r3, #1
   3e4f8:	cmp	r7, #0
   3e4fc:	movne	r3, #0
   3e500:	cmp	r3, #0
   3e504:	beq	3e5dc <fputs@plt+0x2d494>
   3e508:	ldr	r6, [r5, #20]
   3e50c:	ldr	r3, [r4, #28]
   3e510:	cmp	r3, r6
   3e514:	bcc	3e630 <fputs@plt+0x2d4e8>
   3e518:	ldrh	r3, [r5, #24]
   3e51c:	tst	r3, #32
   3e520:	bne	3e630 <fputs@plt+0x2d4e8>
   3e524:	ldr	r8, [r4, #160]	; 0xa0
   3e528:	sub	r3, r6, #1
   3e52c:	cmp	r6, #1
   3e530:	asr	r1, r8, #31
   3e534:	umull	r8, r9, r3, r8
   3e538:	mla	r9, r3, r1, r9
   3e53c:	bne	3e548 <fputs@plt+0x2d400>
   3e540:	mov	r0, r5
   3e544:	bl	17be8 <fputs@plt+0x6aa0>
   3e548:	ldr	sl, [r5, #4]
   3e54c:	ldr	r0, [r4, #64]	; 0x40
   3e550:	ldr	r2, [r4, #160]	; 0xa0
   3e554:	mov	r1, sl
   3e558:	strd	r8, [sp]
   3e55c:	bl	12c04 <fputs@plt+0x1abc>
   3e560:	cmp	r6, #1
   3e564:	mov	r7, r0
   3e568:	bne	3e588 <fputs@plt+0x2d440>
   3e56c:	add	r3, sl, #24
   3e570:	mov	r2, fp
   3e574:	add	sl, sl, #40	; 0x28
   3e578:	ldr	r1, [r3], #4
   3e57c:	cmp	r3, sl
   3e580:	str	r1, [r2], #4
   3e584:	bne	3e578 <fputs@plt+0x2d430>
   3e588:	ldr	r3, [r4, #36]	; 0x24
   3e58c:	ldr	r0, [r4, #96]	; 0x60
   3e590:	cmp	r3, r6
   3e594:	ldr	r3, [r4, #200]	; 0xc8
   3e598:	strcc	r6, [r4, #36]	; 0x24
   3e59c:	cmp	r0, #0
   3e5a0:	add	r3, r3, #1
   3e5a4:	str	r3, [r4, #200]	; 0xc8
   3e5a8:	beq	3e5b8 <fputs@plt+0x2d470>
   3e5ac:	mov	r1, r6
   3e5b0:	ldr	r2, [r5, #4]
   3e5b4:	bl	3b058 <fputs@plt+0x29f10>
   3e5b8:	ldr	r5, [r5, #12]
   3e5bc:	b	3e4f0 <fputs@plt+0x2d3a8>
   3e5c0:	ldr	r3, [r4, #152]	; 0x98
   3e5c4:	ldr	r0, [r0]
   3e5c8:	str	r1, [sp]
   3e5cc:	orr	r3, r3, #30
   3e5d0:	bl	12c7c <fputs@plt+0x1b34>
   3e5d4:	subs	r7, r0, #0
   3e5d8:	beq	3e4d8 <fputs@plt+0x2d390>
   3e5dc:	mov	r0, r7
   3e5e0:	add	sp, sp, #20
   3e5e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e5e8:	ldr	r2, [r5, #12]
   3e5ec:	cmp	r2, #0
   3e5f0:	bne	3e600 <fputs@plt+0x2d4b8>
   3e5f4:	ldr	r2, [r5, #20]
   3e5f8:	cmp	r3, r2
   3e5fc:	bcs	3e4e8 <fputs@plt+0x2d3a0>
   3e600:	ldr	r0, [r4, #64]	; 0x40
   3e604:	ldr	r2, [r4, #160]	; 0xa0
   3e608:	asr	r7, r2, #31
   3e60c:	umull	r2, r3, r2, r1
   3e610:	mla	r3, r1, r7, r3
   3e614:	mov	r1, #5
   3e618:	strd	r2, [sp, #8]
   3e61c:	add	r2, sp, #8
   3e620:	bl	12c40 <fputs@plt+0x1af8>
   3e624:	ldr	r3, [r4, #28]
   3e628:	str	r3, [r4, #40]	; 0x28
   3e62c:	b	3e4e8 <fputs@plt+0x2d3a0>
   3e630:	mov	r7, #0
   3e634:	b	3e5b8 <fputs@plt+0x2d470>
   3e638:	push	{r4, r5, r6, r7, r8, lr}
   3e63c:	mov	r5, r0
   3e640:	ldr	r8, [r0, #12]
   3e644:	ldr	r4, [r8, #56]	; 0x38
   3e648:	ldr	r0, [r8, #72]	; 0x48
   3e64c:	bl	3ae48 <fputs@plt+0x29d00>
   3e650:	subs	r7, r0, #0
   3e654:	bne	3e700 <fputs@plt+0x2d5b8>
   3e658:	ldr	r3, [pc, #168]	; 3e708 <fputs@plt+0x2d5c0>
   3e65c:	mov	r2, r4
   3e660:	add	r1, r3, #16
   3e664:	ldr	r0, [r3], #4
   3e668:	cmp	r3, r1
   3e66c:	str	r0, [r2], #4
   3e670:	bne	3e664 <fputs@plt+0x2d51c>
   3e674:	ldr	r3, [r5, #32]
   3e678:	mov	r6, #1
   3e67c:	mov	r1, #0
   3e680:	add	r0, r4, #24
   3e684:	lsr	r3, r3, #8
   3e688:	strb	r3, [r4, #16]
   3e68c:	ldrh	r3, [r5, #34]	; 0x22
   3e690:	strb	r3, [r4, #17]
   3e694:	strb	r6, [r4, #18]
   3e698:	strb	r6, [r4, #19]
   3e69c:	ldr	r3, [r5, #32]
   3e6a0:	ldr	r2, [r5, #36]	; 0x24
   3e6a4:	sub	r3, r3, r2
   3e6a8:	mov	r2, #76	; 0x4c
   3e6ac:	strb	r3, [r4, #20]
   3e6b0:	mov	r3, #64	; 0x40
   3e6b4:	strb	r3, [r4, #21]
   3e6b8:	mov	r3, #32
   3e6bc:	strb	r3, [r4, #22]
   3e6c0:	strb	r3, [r4, #23]
   3e6c4:	bl	10f20 <memset@plt>
   3e6c8:	mov	r1, #13
   3e6cc:	mov	r0, r8
   3e6d0:	bl	2e174 <fputs@plt+0x1d02c>
   3e6d4:	ldrh	r3, [r5, #22]
   3e6d8:	orr	r3, r3, #2
   3e6dc:	strh	r3, [r5, #22]
   3e6e0:	ldrb	r3, [r5, #17]
   3e6e4:	rev	r3, r3
   3e6e8:	str	r3, [r4, #52]	; 0x34
   3e6ec:	ldrb	r3, [r5, #18]
   3e6f0:	rev	r3, r3
   3e6f4:	str	r3, [r4, #64]	; 0x40
   3e6f8:	str	r6, [r5, #44]	; 0x2c
   3e6fc:	strb	r6, [r4, #31]
   3e700:	mov	r0, r7
   3e704:	pop	{r4, r5, r6, r7, r8, pc}
   3e708:	andeq	r7, r7, sl, ror #11
   3e70c:	push	{r4, r5, r6, lr}
   3e710:	subs	r4, r0, #0
   3e714:	beq	3e7ac <fputs@plt+0x2d664>
   3e718:	ldrb	r3, [r4, #8]
   3e71c:	cmp	r3, #2
   3e720:	movne	r4, #0
   3e724:	bne	3e7ac <fputs@plt+0x2d664>
   3e728:	ldm	r4, {r3, r5}
   3e72c:	ldr	r0, [r5]
   3e730:	ldr	r4, [r0, #44]	; 0x2c
   3e734:	str	r3, [r5, #4]
   3e738:	cmp	r4, #0
   3e73c:	bne	3e7ac <fputs@plt+0x2d664>
   3e740:	ldr	r3, [r0, #104]	; 0x68
   3e744:	mov	r6, r2
   3e748:	cmp	r2, r3
   3e74c:	blt	3e79c <fputs@plt+0x2d654>
   3e750:	cmp	r6, #0
   3e754:	bge	3e76c <fputs@plt+0x2d624>
   3e758:	ldrh	r3, [r5, #22]
   3e75c:	tst	r3, #8
   3e760:	movne	r3, #0
   3e764:	strne	r3, [r5, #44]	; 0x2c
   3e768:	bne	3e778 <fputs@plt+0x2d630>
   3e76c:	ldr	r3, [r5, #44]	; 0x2c
   3e770:	cmp	r3, #0
   3e774:	bne	3e784 <fputs@plt+0x2d63c>
   3e778:	mov	r0, r5
   3e77c:	bl	3e638 <fputs@plt+0x2d4f0>
   3e780:	mov	r4, r0
   3e784:	ldr	r3, [r5, #12]
   3e788:	ldr	r3, [r3, #56]	; 0x38
   3e78c:	ldr	r3, [r3, #28]
   3e790:	rev	r3, r3
   3e794:	str	r3, [r5, #44]	; 0x2c
   3e798:	b	3e7ac <fputs@plt+0x2d664>
   3e79c:	bl	3bf58 <fputs@plt+0x2ae10>
   3e7a0:	cmp	r0, #0
   3e7a4:	movne	r4, r0
   3e7a8:	beq	3e750 <fputs@plt+0x2d608>
   3e7ac:	mov	r0, r4
   3e7b0:	pop	{r4, r5, r6, pc}
   3e7b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e7b8:	ldr	r5, [r0]
   3e7bc:	ldr	r4, [r5, #436]	; 0x1b4
   3e7c0:	cmp	r4, #0
   3e7c4:	beq	3e834 <fputs@plt+0x2d6ec>
   3e7c8:	ldr	r4, [r0, #104]	; 0x68
   3e7cc:	cmp	r4, #0
   3e7d0:	beq	3e834 <fputs@plt+0x2d6ec>
   3e7d4:	sub	r8, r4, #1
   3e7d8:	mov	r4, #0
   3e7dc:	mov	r7, r1
   3e7e0:	mov	r6, r0
   3e7e4:	mov	r9, r4
   3e7e8:	ldr	r3, [r5, #20]
   3e7ec:	cmp	r3, r9
   3e7f0:	bgt	3e83c <fputs@plt+0x2d6f4>
   3e7f4:	ldr	r3, [r5, #436]	; 0x1b4
   3e7f8:	sub	r3, r3, #1
   3e7fc:	str	r3, [r5, #436]	; 0x1b4
   3e800:	mov	r3, #0
   3e804:	cmp	r4, r3
   3e808:	str	r3, [r6, #104]	; 0x68
   3e80c:	bne	3e82c <fputs@plt+0x2d6e4>
   3e810:	cmp	r7, #2
   3e814:	beq	3e894 <fputs@plt+0x2d74c>
   3e818:	mov	r2, r8
   3e81c:	mov	r1, #1
   3e820:	mov	r0, r5
   3e824:	bl	1a318 <fputs@plt+0x91d0>
   3e828:	mov	r4, r0
   3e82c:	cmp	r7, #2
   3e830:	beq	3e8ac <fputs@plt+0x2d764>
   3e834:	mov	r0, r4
   3e838:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e83c:	ldr	r3, [r5, #16]
   3e840:	add	r3, r3, r9, lsl #4
   3e844:	ldr	sl, [r3, #4]
   3e848:	cmp	sl, #0
   3e84c:	beq	3e870 <fputs@plt+0x2d728>
   3e850:	cmp	r7, #2
   3e854:	beq	3e878 <fputs@plt+0x2d730>
   3e858:	mov	r2, r8
   3e85c:	mov	r1, #1
   3e860:	mov	r0, sl
   3e864:	bl	3e70c <fputs@plt+0x2d5c4>
   3e868:	cmp	r4, #0
   3e86c:	moveq	r4, r0
   3e870:	add	r9, r9, #1
   3e874:	b	3e7e8 <fputs@plt+0x2d6a0>
   3e878:	mov	r2, r8
   3e87c:	mov	r1, r7
   3e880:	mov	r0, sl
   3e884:	bl	3e70c <fputs@plt+0x2d5c4>
   3e888:	cmp	r0, #0
   3e88c:	beq	3e858 <fputs@plt+0x2d710>
   3e890:	b	3e868 <fputs@plt+0x2d720>
   3e894:	mov	r2, r8
   3e898:	mov	r1, r7
   3e89c:	mov	r0, r5
   3e8a0:	bl	1a318 <fputs@plt+0x91d0>
   3e8a4:	subs	r4, r0, #0
   3e8a8:	beq	3e818 <fputs@plt+0x2d6d0>
   3e8ac:	ldrd	r2, [r6, #152]	; 0x98
   3e8b0:	add	r5, r5, #448	; 0x1c0
   3e8b4:	strd	r2, [r5, #-8]
   3e8b8:	ldrd	r2, [r6, #160]	; 0xa0
   3e8bc:	strd	r2, [r5]
   3e8c0:	b	3e834 <fputs@plt+0x2d6ec>
   3e8c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e8c8:	mov	r7, r0
   3e8cc:	sub	sp, sp, #20
   3e8d0:	mov	r8, r1
   3e8d4:	ldm	r0, {r3, r4}
   3e8d8:	str	r3, [r4, #4]
   3e8dc:	ldrb	r3, [r0, #8]
   3e8e0:	cmp	r3, #2
   3e8e4:	bne	3e940 <fputs@plt+0x2d7f8>
   3e8e8:	mov	r5, #0
   3e8ec:	adds	r8, r8, #0
   3e8f0:	movne	r8, #1
   3e8f4:	cmp	r5, #0
   3e8f8:	movne	r8, #0
   3e8fc:	cmp	r8, #0
   3e900:	beq	3e934 <fputs@plt+0x2d7ec>
   3e904:	ldr	r3, [r7]
   3e908:	ldr	r0, [r4]
   3e90c:	ldr	r1, [r3, #432]	; 0x1b0
   3e910:	ldr	r3, [r0, #104]	; 0x68
   3e914:	cmp	r1, r3
   3e918:	movle	r5, #0
   3e91c:	ble	3e934 <fputs@plt+0x2d7ec>
   3e920:	ldrb	r5, [r0, #6]
   3e924:	cmp	r5, #0
   3e928:	beq	3e934 <fputs@plt+0x2d7ec>
   3e92c:	bl	1f5a8 <fputs@plt+0xe460>
   3e930:	mov	r5, r0
   3e934:	mov	r0, r5
   3e938:	add	sp, sp, #20
   3e93c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e940:	cmp	r3, #1
   3e944:	cmpeq	r1, #0
   3e948:	beq	3e8e8 <fputs@plt+0x2d7a0>
   3e94c:	ldrh	r3, [r4, #22]
   3e950:	tst	r3, #1
   3e954:	beq	3e968 <fputs@plt+0x2d820>
   3e958:	cmp	r1, #0
   3e95c:	beq	3e97c <fputs@plt+0x2d834>
   3e960:	mov	r5, #8
   3e964:	b	3e8ec <fputs@plt+0x2d7a4>
   3e968:	cmp	r1, #0
   3e96c:	beq	3e97c <fputs@plt+0x2d834>
   3e970:	ldrb	r2, [r4, #20]
   3e974:	cmp	r2, #2
   3e978:	beq	3e984 <fputs@plt+0x2d83c>
   3e97c:	tst	r3, #64	; 0x40
   3e980:	beq	3e99c <fputs@plt+0x2d854>
   3e984:	ldr	r3, [r4, #76]	; 0x4c
   3e988:	ldr	r3, [r3]
   3e98c:	cmp	r3, #0
   3e990:	movwne	r5, #262	; 0x106
   3e994:	bne	3e8ec <fputs@plt+0x2d7a4>
   3e998:	b	3e9a8 <fputs@plt+0x2d860>
   3e99c:	cmp	r8, #1
   3e9a0:	ldrgt	r3, [r4, #72]	; 0x48
   3e9a4:	bgt	3eadc <fputs@plt+0x2d994>
   3e9a8:	mov	r2, #1
   3e9ac:	mov	r0, r7
   3e9b0:	mov	r1, r2
   3e9b4:	bl	14a5c <fputs@plt+0x3914>
   3e9b8:	subs	r5, r0, #0
   3e9bc:	bne	3e8ec <fputs@plt+0x2d7a4>
   3e9c0:	ldrh	r3, [r4, #22]
   3e9c4:	ldr	r2, [r4, #44]	; 0x2c
   3e9c8:	bic	r3, r3, #8
   3e9cc:	uxth	r3, r3
   3e9d0:	cmp	r2, #0
   3e9d4:	strh	r3, [r4, #22]
   3e9d8:	orreq	r3, r3, #8
   3e9dc:	strheq	r3, [r4, #22]
   3e9e0:	ldr	r3, [r4, #12]
   3e9e4:	adds	fp, r8, #0
   3e9e8:	movne	fp, #1
   3e9ec:	cmp	r3, #0
   3e9f0:	bne	3ec9c <fputs@plt+0x2db54>
   3e9f4:	ldr	r0, [r4]
   3e9f8:	bl	3b93c <fputs@plt+0x2a7f4>
   3e9fc:	subs	r3, r0, #0
   3ea00:	bne	3ef00 <fputs@plt+0x2ddb8>
   3ea04:	add	r2, sp, #8
   3ea08:	mov	r1, #1
   3ea0c:	mov	r0, r4
   3ea10:	bl	3cd78 <fputs@plt+0x2bc30>
   3ea14:	subs	r3, r0, #0
   3ea18:	bne	3ef00 <fputs@plt+0x2ddb8>
   3ea1c:	ldr	r3, [sp, #8]
   3ea20:	ldr	r5, [r4]
   3ea24:	ldr	r6, [r3, #56]	; 0x38
   3ea28:	ldr	sl, [r5, #28]
   3ea2c:	ldr	r9, [r6, #28]
   3ea30:	rev	r9, r9
   3ea34:	cmp	r9, #0
   3ea38:	moveq	r9, sl
   3ea3c:	beq	3ea58 <fputs@plt+0x2d910>
   3ea40:	mov	r2, #4
   3ea44:	add	r1, r6, #92	; 0x5c
   3ea48:	add	r0, r6, #24
   3ea4c:	bl	10e84 <memcmp@plt>
   3ea50:	cmp	r0, #0
   3ea54:	movne	r9, sl
   3ea58:	cmp	r9, #0
   3ea5c:	ble	3ec28 <fputs@plt+0x2dae0>
   3ea60:	mov	r2, #16
   3ea64:	ldr	r1, [pc, #1180]	; 3ef08 <fputs@plt+0x2ddc0>
   3ea68:	mov	r0, r6
   3ea6c:	bl	10e84 <memcmp@plt>
   3ea70:	cmp	r0, #0
   3ea74:	bne	3ec94 <fputs@plt+0x2db4c>
   3ea78:	ldrb	r3, [r6, #18]
   3ea7c:	cmp	r3, #2
   3ea80:	ldrhhi	r3, [r4, #22]
   3ea84:	orrhi	r3, r3, #1
   3ea88:	strhhi	r3, [r4, #22]
   3ea8c:	ldrb	r3, [r6, #19]
   3ea90:	cmp	r3, #2
   3ea94:	bhi	3ec94 <fputs@plt+0x2db4c>
   3ea98:	bne	3eaf8 <fputs@plt+0x2d9b0>
   3ea9c:	ldrh	r3, [r4, #22]
   3eaa0:	ands	r3, r3, #16
   3eaa4:	bne	3eaf8 <fputs@plt+0x2d9b0>
   3eaa8:	mov	r0, r5
   3eaac:	add	r1, sp, #12
   3eab0:	str	r3, [sp, #12]
   3eab4:	bl	21774 <fputs@plt+0x1062c>
   3eab8:	subs	r5, r0, #0
   3eabc:	bne	3ebe8 <fputs@plt+0x2daa0>
   3eac0:	ldr	r5, [sp, #12]
   3eac4:	cmp	r5, #0
   3eac8:	bne	3eaf8 <fputs@plt+0x2d9b0>
   3eacc:	ldr	r0, [sp, #8]
   3ead0:	bl	3c628 <fputs@plt+0x2b4e0>
   3ead4:	b	3e9e0 <fputs@plt+0x2d898>
   3ead8:	ldr	r3, [r3, #12]
   3eadc:	cmp	r3, #0
   3eae0:	beq	3e9a8 <fputs@plt+0x2d860>
   3eae4:	ldr	r2, [r3]
   3eae8:	cmp	r2, r7
   3eaec:	beq	3ead8 <fputs@plt+0x2d990>
   3eaf0:	ldr	r3, [r2]
   3eaf4:	b	3e98c <fputs@plt+0x2d844>
   3eaf8:	mov	r2, #3
   3eafc:	ldr	r1, [pc, #1032]	; 3ef0c <fputs@plt+0x2ddc4>
   3eb00:	add	r0, r6, #21
   3eb04:	bl	10e84 <memcmp@plt>
   3eb08:	cmp	r0, #0
   3eb0c:	bne	3ec94 <fputs@plt+0x2db4c>
   3eb10:	ldrb	r5, [r6, #17]
   3eb14:	ldrb	r3, [r6, #16]
   3eb18:	lsl	r5, r5, #16
   3eb1c:	orr	r5, r5, r3, lsl #8
   3eb20:	sub	r3, r5, #1
   3eb24:	tst	r3, r5
   3eb28:	bne	3ec94 <fputs@plt+0x2db4c>
   3eb2c:	sub	r3, r5, #256	; 0x100
   3eb30:	sub	r3, r3, #1
   3eb34:	cmp	r3, #65280	; 0xff00
   3eb38:	bcs	3ec94 <fputs@plt+0x2db4c>
   3eb3c:	ldr	r3, [r4, #32]
   3eb40:	ldrb	r2, [r6, #20]
   3eb44:	cmp	r5, r3
   3eb48:	sub	fp, r5, r2
   3eb4c:	beq	3ebbc <fputs@plt+0x2da74>
   3eb50:	ldr	r0, [sp, #8]
   3eb54:	str	r2, [sp, #4]
   3eb58:	bl	3c628 <fputs@plt+0x2b4e0>
   3eb5c:	add	r0, r4, #80	; 0x50
   3eb60:	str	r5, [r4, #32]
   3eb64:	str	fp, [r4, #36]	; 0x24
   3eb68:	bl	19200 <fputs@plt+0x80b8>
   3eb6c:	add	r1, r4, #32
   3eb70:	ldr	r0, [r4]
   3eb74:	ldr	r2, [sp, #4]
   3eb78:	bl	1fb70 <fputs@plt+0xea28>
   3eb7c:	mov	r5, r0
   3eb80:	cmp	r5, #0
   3eb84:	beq	3e9e0 <fputs@plt+0x2d898>
   3eb88:	mov	r0, r4
   3eb8c:	bl	3c638 <fputs@plt+0x2b4f0>
   3eb90:	uxtb	r3, r5
   3eb94:	cmp	r3, #5
   3eb98:	bne	3e8ec <fputs@plt+0x2d7a4>
   3eb9c:	ldrb	r3, [r4, #20]
   3eba0:	cmp	r3, #0
   3eba4:	bne	3e8ec <fputs@plt+0x2d7a4>
   3eba8:	mov	r0, r4
   3ebac:	bl	167c4 <fputs@plt+0x567c>
   3ebb0:	cmp	r0, #0
   3ebb4:	bne	3e9e0 <fputs@plt+0x2d898>
   3ebb8:	b	3e8ec <fputs@plt+0x2d7a4>
   3ebbc:	ldr	r3, [r4, #4]
   3ebc0:	ldrh	r3, [r3, #26]
   3ebc4:	eor	r3, r3, #1
   3ebc8:	cmp	sl, r9
   3ebcc:	movge	sl, #0
   3ebd0:	andlt	sl, r3, #1
   3ebd4:	cmp	sl, #0
   3ebd8:	beq	3ebfc <fputs@plt+0x2dab4>
   3ebdc:	movw	r0, #58737	; 0xe571
   3ebe0:	bl	2e084 <fputs@plt+0x1cf3c>
   3ebe4:	mov	r5, r0
   3ebe8:	ldr	r0, [sp, #8]
   3ebec:	bl	3c628 <fputs@plt+0x2b4e0>
   3ebf0:	mov	r3, #0
   3ebf4:	str	r3, [r4, #12]
   3ebf8:	b	3eb80 <fputs@plt+0x2da38>
   3ebfc:	cmp	fp, #480	; 0x1e0
   3ec00:	bcc	3ec94 <fputs@plt+0x2db4c>
   3ec04:	str	fp, [r4, #36]	; 0x24
   3ec08:	ldr	r3, [r6, #52]	; 0x34
   3ec0c:	adds	r3, r3, #0
   3ec10:	movne	r3, #1
   3ec14:	strb	r3, [r4, #17]
   3ec18:	ldr	r3, [r6, #64]	; 0x40
   3ec1c:	adds	r3, r3, #0
   3ec20:	movne	r3, #1
   3ec24:	strb	r3, [r4, #18]
   3ec28:	ldr	r1, [r4, #36]	; 0x24
   3ec2c:	mov	r0, #255	; 0xff
   3ec30:	mov	r5, #0
   3ec34:	str	r9, [r4, #44]	; 0x2c
   3ec38:	add	r3, r1, #67108864	; 0x4000000
   3ec3c:	add	r2, r1, #134217728	; 0x8000000
   3ec40:	sub	r3, r3, #12
   3ec44:	sub	r2, r2, #12
   3ec48:	lsl	r3, r3, #6
   3ec4c:	sub	r1, r1, #35	; 0x23
   3ec50:	lsl	r2, r2, #5
   3ec54:	strh	r1, [r4, #28]
   3ec58:	udiv	r3, r3, r0
   3ec5c:	udiv	r2, r2, r0
   3ec60:	sub	r3, r3, #23
   3ec64:	uxth	r3, r3
   3ec68:	cmp	r3, #127	; 0x7f
   3ec6c:	strh	r3, [r4, #24]
   3ec70:	movcs	r3, #127	; 0x7f
   3ec74:	sub	r2, r2, #23
   3ec78:	strb	r3, [r4, #21]
   3ec7c:	uxth	r2, r2
   3ec80:	ldr	r3, [sp, #8]
   3ec84:	str	r3, [r4, #12]
   3ec88:	strh	r2, [r4, #26]
   3ec8c:	strh	r2, [r4, #30]
   3ec90:	b	3e9e0 <fputs@plt+0x2d898>
   3ec94:	mov	r5, #26
   3ec98:	b	3ebe8 <fputs@plt+0x2daa0>
   3ec9c:	cmp	r5, #0
   3eca0:	moveq	sl, fp
   3eca4:	movne	sl, #0
   3eca8:	cmp	sl, #0
   3ecac:	beq	3edd0 <fputs@plt+0x2dc88>
   3ecb0:	ldrh	r3, [r4, #22]
   3ecb4:	tst	r3, #1
   3ecb8:	beq	3ecc4 <fputs@plt+0x2db7c>
   3ecbc:	mov	r5, #8
   3ecc0:	b	3eb88 <fputs@plt+0x2da40>
   3ecc4:	ldr	r6, [r4]
   3ecc8:	ldr	r5, [r6, #44]	; 0x2c
   3eccc:	cmp	r5, #0
   3ecd0:	bne	3eb88 <fputs@plt+0x2da40>
   3ecd4:	ldr	r3, [r7]
   3ecd8:	ldrb	r9, [r6, #17]
   3ecdc:	ldrb	r3, [r3, #68]	; 0x44
   3ece0:	cmp	r9, #1
   3ece4:	sub	r3, r3, #2
   3ece8:	clz	r3, r3
   3ecec:	lsr	r3, r3, #5
   3ecf0:	strb	r3, [r6, #22]
   3ecf4:	bne	3edb8 <fputs@plt+0x2dc70>
   3ecf8:	ldr	r3, [r6, #216]	; 0xd8
   3ecfc:	cmp	r3, #0
   3ed00:	beq	3ee84 <fputs@plt+0x2dd3c>
   3ed04:	ldrb	r2, [r6, #4]
   3ed08:	cmp	r2, #0
   3ed0c:	beq	3ed48 <fputs@plt+0x2dc00>
   3ed10:	ldrb	r3, [r3, #43]	; 0x2b
   3ed14:	cmp	r3, #0
   3ed18:	bne	3ed48 <fputs@plt+0x2dc00>
   3ed1c:	mov	r1, #4
   3ed20:	mov	r0, r6
   3ed24:	bl	18f9c <fputs@plt+0x7e54>
   3ed28:	subs	r5, r0, #0
   3ed2c:	bne	3eb88 <fputs@plt+0x2da40>
   3ed30:	ldr	r5, [r6, #216]	; 0xd8
   3ed34:	ldrsh	r1, [r5, #40]	; 0x28
   3ed38:	mov	r0, r5
   3ed3c:	add	r1, r1, #3
   3ed40:	bl	190e0 <fputs@plt+0x7f98>
   3ed44:	strb	r9, [r5, #43]	; 0x2b
   3ed48:	ldr	r9, [r6, #216]	; 0xd8
   3ed4c:	ldrb	r1, [r9, #46]	; 0x2e
   3ed50:	cmp	r1, #0
   3ed54:	bne	3ecbc <fputs@plt+0x2db74>
   3ed58:	mov	r2, #1
   3ed5c:	mov	r0, r9
   3ed60:	bl	190fc <fputs@plt+0x7fb4>
   3ed64:	subs	r5, r0, #0
   3ed68:	bne	3eb88 <fputs@plt+0x2da40>
   3ed6c:	ldr	r1, [r9, #32]
   3ed70:	mov	r3, #1
   3ed74:	mov	r2, #48	; 0x30
   3ed78:	add	r0, r9, #52	; 0x34
   3ed7c:	strb	r3, [r9, #44]	; 0x2c
   3ed80:	ldr	r1, [r1]
   3ed84:	bl	10e84 <memcmp@plt>
   3ed88:	cmp	r0, #0
   3ed8c:	mov	r3, #1
   3ed90:	bne	3ee68 <fputs@plt+0x2dd20>
   3ed94:	mov	r3, #2
   3ed98:	mov	r2, #0
   3ed9c:	strb	r3, [r6, #17]
   3eda0:	ldr	r3, [r6, #28]
   3eda4:	str	r3, [r6, #32]
   3eda8:	str	r3, [r6, #36]	; 0x24
   3edac:	str	r3, [r6, #40]	; 0x28
   3edb0:	mov	r3, #0
   3edb4:	strd	r2, [r6, #80]	; 0x50
   3edb8:	ldr	r3, [r4, #44]	; 0x2c
   3edbc:	cmp	r3, #0
   3edc0:	bne	3eddc <fputs@plt+0x2dc94>
   3edc4:	mov	r0, r4
   3edc8:	bl	3e638 <fputs@plt+0x2d4f0>
   3edcc:	mov	r5, r0
   3edd0:	cmp	r5, #0
   3edd4:	bne	3eb88 <fputs@plt+0x2da40>
   3edd8:	mov	sl, fp
   3eddc:	ldrb	r3, [r7, #8]
   3ede0:	cmp	r3, #0
   3ede4:	beq	3eecc <fputs@plt+0x2dd84>
   3ede8:	cmp	sl, #0
   3edec:	movne	r3, #2
   3edf0:	moveq	r3, #1
   3edf4:	strb	r3, [r7, #8]
   3edf8:	ldrb	r2, [r4, #20]
   3edfc:	cmp	r2, r3
   3ee00:	strbcc	r3, [r4, #20]
   3ee04:	cmp	sl, #0
   3ee08:	beq	3e8e8 <fputs@plt+0x2d7a0>
   3ee0c:	ldrh	r3, [r4, #22]
   3ee10:	cmp	r8, #1
   3ee14:	str	r7, [r4, #76]	; 0x4c
   3ee18:	ldr	r6, [r4, #12]
   3ee1c:	ldr	r2, [r4, #44]	; 0x2c
   3ee20:	bic	r3, r3, #32
   3ee24:	uxth	r3, r3
   3ee28:	orrgt	r3, r3, #32
   3ee2c:	strh	r3, [r4, #22]
   3ee30:	ldr	r3, [r6, #56]	; 0x38
   3ee34:	ldr	r3, [r3, #28]
   3ee38:	rev	r3, r3
   3ee3c:	cmp	r2, r3
   3ee40:	beq	3e8e8 <fputs@plt+0x2d7a0>
   3ee44:	ldr	r0, [r6, #72]	; 0x48
   3ee48:	bl	3ae48 <fputs@plt+0x29d00>
   3ee4c:	subs	r5, r0, #0
   3ee50:	bne	3e8ec <fputs@plt+0x2d7a4>
   3ee54:	ldr	r3, [r4, #44]	; 0x2c
   3ee58:	ldr	r2, [r6, #56]	; 0x38
   3ee5c:	rev	r3, r3
   3ee60:	str	r3, [r2, #28]
   3ee64:	b	3e8ec <fputs@plt+0x2d7a4>
   3ee68:	mov	r1, r5
   3ee6c:	mov	r2, r3
   3ee70:	mov	r0, r9
   3ee74:	bl	19174 <fputs@plt+0x802c>
   3ee78:	strb	r5, [r9, #44]	; 0x2c
   3ee7c:	movw	r5, #517	; 0x205
   3ee80:	b	3eb88 <fputs@plt+0x2da40>
   3ee84:	mov	r1, #2
   3ee88:	mov	r0, r6
   3ee8c:	bl	18f9c <fputs@plt+0x7e54>
   3ee90:	cmp	r8, #1
   3ee94:	mov	r5, r0
   3ee98:	movle	r3, #0
   3ee9c:	movgt	r3, #1
   3eea0:	cmp	r0, #0
   3eea4:	movne	r3, #0
   3eea8:	cmp	r3, #0
   3eeac:	beq	3eec0 <fputs@plt+0x2dd78>
   3eeb0:	mov	r1, #4
   3eeb4:	mov	r0, r6
   3eeb8:	bl	19020 <fputs@plt+0x7ed8>
   3eebc:	mov	r5, r0
   3eec0:	cmp	r5, #0
   3eec4:	beq	3ed94 <fputs@plt+0x2dc4c>
   3eec8:	b	3eb88 <fputs@plt+0x2da40>
   3eecc:	ldr	r3, [r4, #40]	; 0x28
   3eed0:	add	r3, r3, #1
   3eed4:	str	r3, [r4, #40]	; 0x28
   3eed8:	ldrb	r3, [r7, #9]
   3eedc:	cmp	r3, #0
   3eee0:	beq	3ede8 <fputs@plt+0x2dca0>
   3eee4:	mov	r3, #1
   3eee8:	strb	r3, [r7, #40]	; 0x28
   3eeec:	ldr	r3, [r4, #72]	; 0x48
   3eef0:	str	r3, [r7, #44]	; 0x2c
   3eef4:	add	r3, r7, #32
   3eef8:	str	r3, [r4, #72]	; 0x48
   3eefc:	b	3ede8 <fputs@plt+0x2dca0>
   3ef00:	mov	r5, r3
   3ef04:	b	3eb88 <fputs@plt+0x2da40>
   3ef08:	andeq	r3, r7, r0, lsr #18
   3ef0c:	strdeq	r7, [r7], -sl
   3ef10:	push	{r4, r5, r6, r7, r8, lr}
   3ef14:	mov	r6, r1
   3ef18:	mov	r5, r2
   3ef1c:	ldm	r0, {r3, r4}
   3ef20:	str	r3, [r4, #4]
   3ef24:	ldr	r3, [r4, #12]
   3ef28:	ldr	r7, [r3, #56]	; 0x38
   3ef2c:	ldr	r0, [r3, #72]	; 0x48
   3ef30:	bl	3ae48 <fputs@plt+0x29d00>
   3ef34:	cmp	r0, #0
   3ef38:	popne	{r4, r5, r6, r7, r8, pc}
   3ef3c:	rev	r3, r5
   3ef40:	add	r2, r6, #9
   3ef44:	cmp	r6, #7
   3ef48:	str	r3, [r7, r2, lsl #2]
   3ef4c:	strbeq	r5, [r4, #18]
   3ef50:	pop	{r4, r5, r6, r7, r8, pc}
   3ef54:	push	{r4, r5, r6, r7, r8, lr}
   3ef58:	cmp	r1, #1
   3ef5c:	mov	r5, r1
   3ef60:	mov	r1, #0
   3ef64:	mov	r7, r0
   3ef68:	ldr	r4, [r0, #4]
   3ef6c:	ldrh	r3, [r4, #22]
   3ef70:	bic	r3, r3, #16
   3ef74:	uxth	r3, r3
   3ef78:	orreq	r3, r3, #16
   3ef7c:	strh	r3, [r4, #22]
   3ef80:	bl	3e8c4 <fputs@plt+0x2d77c>
   3ef84:	cmp	r0, #0
   3ef88:	bne	3efdc <fputs@plt+0x2de94>
   3ef8c:	ldr	r3, [r4, #12]
   3ef90:	uxtb	r5, r5
   3ef94:	ldr	r6, [r3, #56]	; 0x38
   3ef98:	ldrb	r3, [r6, #18]
   3ef9c:	cmp	r3, r5
   3efa0:	bne	3efb0 <fputs@plt+0x2de68>
   3efa4:	ldrb	r3, [r6, #19]
   3efa8:	cmp	r3, r5
   3efac:	beq	3efdc <fputs@plt+0x2de94>
   3efb0:	mov	r1, #2
   3efb4:	mov	r0, r7
   3efb8:	bl	3e8c4 <fputs@plt+0x2d77c>
   3efbc:	cmp	r0, #0
   3efc0:	bne	3efdc <fputs@plt+0x2de94>
   3efc4:	ldr	r3, [r4, #12]
   3efc8:	ldr	r0, [r3, #72]	; 0x48
   3efcc:	bl	3ae48 <fputs@plt+0x29d00>
   3efd0:	cmp	r0, #0
   3efd4:	strbeq	r5, [r6, #18]
   3efd8:	strbeq	r5, [r6, #19]
   3efdc:	ldrh	r3, [r4, #22]
   3efe0:	bic	r3, r3, #16
   3efe4:	strh	r3, [r4, #22]
   3efe8:	pop	{r4, r5, r6, r7, r8, pc}
   3efec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eff0:	sub	sp, sp, #44	; 0x2c
   3eff4:	mov	r9, r1
   3eff8:	ldr	fp, [r0, #12]
   3effc:	str	r2, [sp, #12]
   3f000:	ldr	r2, [r0, #44]	; 0x2c
   3f004:	str	r3, [sp]
   3f008:	ldrb	r3, [sp, #80]	; 0x50
   3f00c:	str	r2, [sp, #8]
   3f010:	ldr	r2, [fp, #56]	; 0x38
   3f014:	str	r3, [sp, #16]
   3f018:	mov	r3, #0
   3f01c:	ldr	r1, [sp, #8]
   3f020:	str	r3, [sp, #32]
   3f024:	ldr	r2, [r2, #36]	; 0x24
   3f028:	rev	r2, r2
   3f02c:	cmp	r2, r1
   3f030:	str	r2, [sp, #24]
   3f034:	bcc	3f050 <fputs@plt+0x2df08>
   3f038:	movw	r0, #61354	; 0xefaa
   3f03c:	bl	2e084 <fputs@plt+0x1cf3c>
   3f040:	mov	r4, r0
   3f044:	mov	r0, r4
   3f048:	add	sp, sp, #44	; 0x2c
   3f04c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f050:	ldr	r2, [sp, #24]
   3f054:	mov	r5, r0
   3f058:	cmp	r2, #0
   3f05c:	beq	3f558 <fputs@plt+0x2e410>
   3f060:	ldr	r2, [sp, #16]
   3f064:	cmp	r2, #1
   3f068:	bne	3f13c <fputs@plt+0x2dff4>
   3f06c:	ldr	r2, [sp]
   3f070:	ldr	r1, [sp, #8]
   3f074:	cmp	r2, r1
   3f078:	movhi	r6, r3
   3f07c:	bhi	3f0a4 <fputs@plt+0x2df5c>
   3f080:	add	r2, sp, #36	; 0x24
   3f084:	ldr	r1, [sp]
   3f088:	bl	3ce0c <fputs@plt+0x2bcc4>
   3f08c:	subs	r4, r0, #0
   3f090:	bne	3f044 <fputs@plt+0x2defc>
   3f094:	ldrb	r6, [sp, #36]	; 0x24
   3f098:	cmp	r6, #2
   3f09c:	movne	r6, #0
   3f0a0:	moveq	r6, #1
   3f0a4:	ldr	r0, [fp, #72]	; 0x48
   3f0a8:	bl	3ae48 <fputs@plt+0x29d00>
   3f0ac:	subs	r4, r0, #0
   3f0b0:	bne	3f044 <fputs@plt+0x2defc>
   3f0b4:	ldr	r3, [sp, #24]
   3f0b8:	str	r4, [sp, #20]
   3f0bc:	ldr	r2, [fp, #56]	; 0x38
   3f0c0:	sub	r3, r3, #1
   3f0c4:	rev	r3, r3
   3f0c8:	str	r3, [r2, #36]	; 0x24
   3f0cc:	ldr	r7, [sp, #32]
   3f0d0:	cmp	r7, #0
   3f0d4:	ldrne	r3, [r7, #56]	; 0x38
   3f0d8:	ldreq	r3, [fp, #56]	; 0x38
   3f0dc:	ldrne	sl, [r3]
   3f0e0:	ldreq	sl, [r3, #32]
   3f0e4:	ldr	r3, [sp, #8]
   3f0e8:	rev	sl, sl
   3f0ec:	cmp	sl, r3
   3f0f0:	bhi	3f10c <fputs@plt+0x2dfc4>
   3f0f4:	ldr	r3, [sp, #20]
   3f0f8:	ldr	r2, [sp, #24]
   3f0fc:	add	r8, r3, #1
   3f100:	cmp	r3, r2
   3f104:	bls	3f148 <fputs@plt+0x2e000>
   3f108:	str	r8, [sp, #20]
   3f10c:	movw	r0, #61410	; 0xefe2
   3f110:	bl	2e084 <fputs@plt+0x1cf3c>
   3f114:	mov	r4, r0
   3f118:	cmp	r4, #0
   3f11c:	beq	3f168 <fputs@plt+0x2e020>
   3f120:	mov	r3, #0
   3f124:	str	r3, [sp, #32]
   3f128:	ldr	r0, [sp, #32]
   3f12c:	bl	3c628 <fputs@plt+0x2b4e0>
   3f130:	mov	r0, r7
   3f134:	bl	3c628 <fputs@plt+0x2b4e0>
   3f138:	b	3f044 <fputs@plt+0x2defc>
   3f13c:	ldr	r3, [sp, #16]
   3f140:	cmp	r3, #2
   3f144:	b	3f09c <fputs@plt+0x2df54>
   3f148:	mov	r3, #0
   3f14c:	add	r2, sp, #32
   3f150:	mov	r1, sl
   3f154:	mov	r0, r5
   3f158:	bl	3cdbc <fputs@plt+0x2bc74>
   3f15c:	mov	r4, r0
   3f160:	str	r8, [sp, #20]
   3f164:	b	3f118 <fputs@plt+0x2dfd0>
   3f168:	ldr	r3, [sp, #32]
   3f16c:	ldr	r2, [r3, #56]	; 0x38
   3f170:	ldr	r8, [r2, #4]
   3f174:	str	r2, [sp, #4]
   3f178:	eor	r2, r6, #1
   3f17c:	str	r2, [sp, #28]
   3f180:	rev	r8, r8
   3f184:	cmp	r8, #0
   3f188:	movne	r2, #0
   3f18c:	cmp	r2, #0
   3f190:	beq	3f1d0 <fputs@plt+0x2e088>
   3f194:	ldr	r0, [r3, #72]	; 0x48
   3f198:	bl	3ae48 <fputs@plt+0x29d00>
   3f19c:	subs	r4, r0, #0
   3f1a0:	bne	3f128 <fputs@plt+0x2dfe0>
   3f1a4:	ldr	r3, [sp, #12]
   3f1a8:	ldr	r2, [fp, #56]	; 0x38
   3f1ac:	str	sl, [r3]
   3f1b0:	ldr	r3, [sp, #32]
   3f1b4:	ldr	r1, [r3, #56]	; 0x38
   3f1b8:	ldr	r1, [r1]
   3f1bc:	str	r4, [sp, #32]
   3f1c0:	str	r1, [r2, #32]
   3f1c4:	str	r3, [r9]
   3f1c8:	mov	r6, r4
   3f1cc:	b	3f538 <fputs@plt+0x2e3f0>
   3f1d0:	ldr	r2, [r5, #36]	; 0x24
   3f1d4:	lsr	r2, r2, #2
   3f1d8:	sub	r2, r2, #2
   3f1dc:	cmp	r2, r8
   3f1e0:	bcs	3f1f4 <fputs@plt+0x2e0ac>
   3f1e4:	movw	r0, #61439	; 0xefff
   3f1e8:	bl	2e084 <fputs@plt+0x1cf3c>
   3f1ec:	mov	r4, r0
   3f1f0:	b	3f128 <fputs@plt+0x2dfe0>
   3f1f4:	cmp	r6, #0
   3f1f8:	beq	3f370 <fputs@plt+0x2e228>
   3f1fc:	ldr	r2, [sp]
   3f200:	cmp	sl, r2
   3f204:	beq	3f228 <fputs@plt+0x2e0e0>
   3f208:	ldr	r1, [sp, #16]
   3f20c:	movcc	r2, #1
   3f210:	movcs	r2, #0
   3f214:	cmp	r1, #2
   3f218:	movne	r2, #0
   3f21c:	andeq	r2, r2, #1
   3f220:	cmp	r2, #0
   3f224:	beq	3f370 <fputs@plt+0x2e228>
   3f228:	ldr	r2, [sp, #12]
   3f22c:	ldr	r0, [r3, #72]	; 0x48
   3f230:	str	sl, [r2]
   3f234:	str	r3, [r9]
   3f238:	bl	3ae48 <fputs@plt+0x29d00>
   3f23c:	subs	r3, r0, #0
   3f240:	bne	3f68c <fputs@plt+0x2e544>
   3f244:	cmp	r8, #0
   3f248:	bne	3f2a0 <fputs@plt+0x2e158>
   3f24c:	cmp	r7, #0
   3f250:	bne	3f278 <fputs@plt+0x2e130>
   3f254:	ldr	r2, [sp, #32]
   3f258:	ldr	r3, [fp, #56]	; 0x38
   3f25c:	ldr	r2, [r2, #56]	; 0x38
   3f260:	ldr	r2, [r2]
   3f264:	str	r2, [r3, #32]
   3f268:	mov	r3, #0
   3f26c:	mov	r4, r3
   3f270:	str	r3, [sp, #32]
   3f274:	b	3f1c8 <fputs@plt+0x2e080>
   3f278:	ldr	r0, [r7, #72]	; 0x48
   3f27c:	bl	3ae48 <fputs@plt+0x29d00>
   3f280:	subs	r4, r0, #0
   3f284:	bne	3f128 <fputs@plt+0x2dfe0>
   3f288:	ldr	r2, [sp, #32]
   3f28c:	ldr	r3, [r7, #56]	; 0x38
   3f290:	ldr	r2, [r2, #56]	; 0x38
   3f294:	ldr	r2, [r2]
   3f298:	str	r2, [r3]
   3f29c:	b	3f268 <fputs@plt+0x2e120>
   3f2a0:	ldr	r2, [sp, #32]
   3f2a4:	ldr	r2, [r2, #56]	; 0x38
   3f2a8:	ldr	r6, [r2, #8]
   3f2ac:	ldr	r2, [sp, #8]
   3f2b0:	rev	r1, r6
   3f2b4:	cmp	r1, r2
   3f2b8:	movwhi	r0, #61473	; 0xf021
   3f2bc:	bhi	3f1e8 <fputs@plt+0x2e0a0>
   3f2c0:	add	r2, sp, #36	; 0x24
   3f2c4:	mov	r0, r5
   3f2c8:	bl	3cdbc <fputs@plt+0x2bc74>
   3f2cc:	subs	r4, r0, #0
   3f2d0:	bne	3f128 <fputs@plt+0x2dfe0>
   3f2d4:	ldr	r3, [sp, #36]	; 0x24
   3f2d8:	ldr	r0, [r3, #72]	; 0x48
   3f2dc:	bl	3ae48 <fputs@plt+0x29d00>
   3f2e0:	subs	r4, r0, #0
   3f2e4:	beq	3f2f4 <fputs@plt+0x2e1ac>
   3f2e8:	ldr	r0, [sp, #36]	; 0x24
   3f2ec:	bl	3c628 <fputs@plt+0x2b4e0>
   3f2f0:	b	3f128 <fputs@plt+0x2dfe0>
   3f2f4:	ldrd	r2, [sp, #32]
   3f2f8:	ldr	r2, [r2, #56]	; 0x38
   3f2fc:	ldr	r3, [r3, #56]	; 0x38
   3f300:	ldr	r2, [r2]
   3f304:	str	r2, [r3]
   3f308:	sub	r3, r8, #1
   3f30c:	ldr	r4, [sp, #36]	; 0x24
   3f310:	rev	r3, r3
   3f314:	ldr	r2, [r4, #56]	; 0x38
   3f318:	str	r3, [r2, #4]
   3f31c:	sub	r2, r8, #-1073741823	; 0xc0000001
   3f320:	ldr	r3, [sp, #32]
   3f324:	lsl	r2, r2, #2
   3f328:	ldr	r0, [r4, #56]	; 0x38
   3f32c:	ldr	r1, [r3, #56]	; 0x38
   3f330:	add	r0, r0, #8
   3f334:	add	r1, r1, #12
   3f338:	bl	10fbc <memcpy@plt>
   3f33c:	mov	r0, r4
   3f340:	bl	3c628 <fputs@plt+0x2b4e0>
   3f344:	cmp	r7, #0
   3f348:	ldreq	r3, [fp, #56]	; 0x38
   3f34c:	streq	r6, [r3, #32]
   3f350:	beq	3f268 <fputs@plt+0x2e120>
   3f354:	ldr	r0, [r7, #72]	; 0x48
   3f358:	bl	3ae48 <fputs@plt+0x29d00>
   3f35c:	subs	r4, r0, #0
   3f360:	bne	3f128 <fputs@plt+0x2dfe0>
   3f364:	ldr	r3, [r7, #56]	; 0x38
   3f368:	str	r6, [r3]
   3f36c:	b	3f268 <fputs@plt+0x2e120>
   3f370:	cmp	r8, #0
   3f374:	beq	3f538 <fputs@plt+0x2e3f0>
   3f378:	ldr	r2, [sp]
   3f37c:	cmp	r2, #0
   3f380:	ldreq	r6, [sp]
   3f384:	beq	3f3c4 <fputs@plt+0x2e27c>
   3f388:	ldr	r2, [sp, #16]
   3f38c:	cmp	r2, #2
   3f390:	ldr	r2, [sp, #4]
   3f394:	bne	3f3e8 <fputs@plt+0x2e2a0>
   3f398:	add	r1, r2, #8
   3f39c:	mov	r6, #0
   3f3a0:	ldr	r2, [r1], #4
   3f3a4:	ldr	r0, [sp]
   3f3a8:	rev	r2, r2
   3f3ac:	cmp	r0, r2
   3f3b0:	bcs	3f3c4 <fputs@plt+0x2e27c>
   3f3b4:	add	r6, r6, #1
   3f3b8:	cmp	r8, r6
   3f3bc:	bne	3f3a0 <fputs@plt+0x2e258>
   3f3c0:	mov	r6, #0
   3f3c4:	ldr	r2, [sp, #4]
   3f3c8:	add	sl, r6, #2
   3f3cc:	ldr	r1, [sp, #8]
   3f3d0:	ldr	r2, [r2, sl, lsl #2]
   3f3d4:	rev	r2, r2
   3f3d8:	cmp	r1, r2
   3f3dc:	bcs	3f444 <fputs@plt+0x2e2fc>
   3f3e0:	movw	r0, #61538	; 0xf062
   3f3e4:	b	3f1e8 <fputs@plt+0x2e0a0>
   3f3e8:	ldr	r0, [r2, #8]
   3f3ec:	mov	r6, #0
   3f3f0:	ldr	r2, [sp]
   3f3f4:	rev	r0, r0
   3f3f8:	sub	r0, r0, r2
   3f3fc:	bl	13c40 <fputs@plt+0x2af8>
   3f400:	ldr	r2, [sp, #4]
   3f404:	mov	sl, r0
   3f408:	add	r1, r2, #12
   3f40c:	mov	r2, #1
   3f410:	cmp	r2, r8
   3f414:	beq	3f3c4 <fputs@plt+0x2e27c>
   3f418:	ldr	r0, [r1]
   3f41c:	ldr	ip, [sp]
   3f420:	rev	r0, r0
   3f424:	sub	r0, r0, ip
   3f428:	bl	13c40 <fputs@plt+0x2af8>
   3f42c:	cmp	sl, r0
   3f430:	add	r1, r1, #4
   3f434:	movgt	r6, r2
   3f438:	movgt	sl, r0
   3f43c:	add	r2, r2, #1
   3f440:	b	3f410 <fputs@plt+0x2e2c8>
   3f444:	ldr	r0, [sp]
   3f448:	ldr	r1, [sp, #28]
   3f44c:	cmp	r0, r2
   3f450:	orreq	r1, r1, #1
   3f454:	cmp	r1, #0
   3f458:	bne	3f480 <fputs@plt+0x2e338>
   3f45c:	mov	r1, r0
   3f460:	cmp	r0, r2
   3f464:	ldr	r0, [sp, #16]
   3f468:	movls	r1, #0
   3f46c:	movhi	r1, #1
   3f470:	cmp	r0, #2
   3f474:	movne	r1, #0
   3f478:	cmp	r1, #0
   3f47c:	beq	3f550 <fputs@plt+0x2e408>
   3f480:	ldr	r1, [sp, #12]
   3f484:	ldr	r0, [r3, #72]	; 0x48
   3f488:	str	r2, [r1]
   3f48c:	bl	3ae48 <fputs@plt+0x29d00>
   3f490:	subs	r4, r0, #0
   3f494:	bne	3f128 <fputs@plt+0x2dfe0>
   3f498:	sub	r2, r8, #1
   3f49c:	cmp	r2, r6
   3f4a0:	rev	r2, r2
   3f4a4:	ldrhi	r3, [sp, #4]
   3f4a8:	addhi	r8, r8, #1
   3f4ac:	ldrhi	r1, [r3, r8, lsl #2]
   3f4b0:	strhi	r1, [r3, sl, lsl #2]
   3f4b4:	ldr	r3, [sp, #4]
   3f4b8:	str	r2, [r3, #4]
   3f4bc:	ldr	r0, [r5, #60]	; 0x3c
   3f4c0:	ldr	r3, [sp, #12]
   3f4c4:	cmp	r0, #0
   3f4c8:	ldr	r6, [r3]
   3f4cc:	beq	3f4f0 <fputs@plt+0x2e3a8>
   3f4d0:	ldr	r3, [r0]
   3f4d4:	cmp	r6, r3
   3f4d8:	movhi	r4, #1
   3f4dc:	bhi	3f4f0 <fputs@plt+0x2e3a8>
   3f4e0:	mov	r1, r6
   3f4e4:	bl	18b1c <fputs@plt+0x79d4>
   3f4e8:	adds	r4, r0, #0
   3f4ec:	movne	r4, #1
   3f4f0:	eor	r3, r4, #1
   3f4f4:	mov	r1, r6
   3f4f8:	mov	r2, r9
   3f4fc:	mov	r0, r5
   3f500:	bl	3cdbc <fputs@plt+0x2bc74>
   3f504:	subs	r4, r0, #0
   3f508:	movne	r6, #0
   3f50c:	bne	3f538 <fputs@plt+0x2e3f0>
   3f510:	ldr	r3, [r9]
   3f514:	ldr	r0, [r3, #72]	; 0x48
   3f518:	bl	3ae48 <fputs@plt+0x29d00>
   3f51c:	subs	r4, r0, #0
   3f520:	beq	3f1c8 <fputs@plt+0x2e080>
   3f524:	ldr	r0, [r9]
   3f528:	bl	3c628 <fputs@plt+0x2b4e0>
   3f52c:	mov	r3, #0
   3f530:	mov	r6, r3
   3f534:	str	r3, [r9]
   3f538:	mov	r0, r7
   3f53c:	bl	3c628 <fputs@plt+0x2b4e0>
   3f540:	cmp	r6, #0
   3f544:	bne	3f0cc <fputs@plt+0x2df84>
   3f548:	mov	r7, r6
   3f54c:	b	3f128 <fputs@plt+0x2dfe0>
   3f550:	mov	r6, #1
   3f554:	b	3f538 <fputs@plt+0x2e3f0>
   3f558:	ldrb	r6, [r0, #19]
   3f55c:	ldr	r0, [fp, #72]	; 0x48
   3f560:	bl	3ae48 <fputs@plt+0x29d00>
   3f564:	subs	r4, r0, #0
   3f568:	bne	3f044 <fputs@plt+0x2defc>
   3f56c:	ldr	r7, [pc, #288]	; 3f694 <fputs@plt+0x2e54c>
   3f570:	clz	r6, r6
   3f574:	lsr	r6, r6, #5
   3f578:	ldr	r3, [r5, #44]	; 0x2c
   3f57c:	ldr	r1, [r5, #32]
   3f580:	add	r2, r3, #1
   3f584:	str	r2, [r5, #44]	; 0x2c
   3f588:	ldr	r2, [r7, #608]	; 0x260
   3f58c:	udiv	r2, r2, r1
   3f590:	cmp	r3, r2
   3f594:	addeq	r3, r3, #2
   3f598:	streq	r3, [r5, #44]	; 0x2c
   3f59c:	ldrb	r3, [r5, #17]
   3f5a0:	cmp	r3, #0
   3f5a4:	beq	3f628 <fputs@plt+0x2e4e0>
   3f5a8:	ldr	r4, [r5, #44]	; 0x2c
   3f5ac:	mov	r0, r5
   3f5b0:	mov	r1, r4
   3f5b4:	bl	14af4 <fputs@plt+0x39ac>
   3f5b8:	cmp	r0, r4
   3f5bc:	mov	r1, r0
   3f5c0:	bne	3f628 <fputs@plt+0x2e4e0>
   3f5c4:	mov	r3, #0
   3f5c8:	add	r2, sp, #36	; 0x24
   3f5cc:	mov	r0, r5
   3f5d0:	str	r3, [sp, #36]	; 0x24
   3f5d4:	mov	r3, r6
   3f5d8:	bl	3cdbc <fputs@plt+0x2bc74>
   3f5dc:	subs	r4, r0, #0
   3f5e0:	bne	3f044 <fputs@plt+0x2defc>
   3f5e4:	ldr	r3, [sp, #36]	; 0x24
   3f5e8:	ldr	r0, [r3, #72]	; 0x48
   3f5ec:	bl	3ae48 <fputs@plt+0x29d00>
   3f5f0:	mov	r4, r0
   3f5f4:	ldr	r0, [sp, #36]	; 0x24
   3f5f8:	bl	3c628 <fputs@plt+0x2b4e0>
   3f5fc:	cmp	r4, #0
   3f600:	bne	3f044 <fputs@plt+0x2defc>
   3f604:	ldr	r1, [r5, #32]
   3f608:	ldr	r3, [r5, #44]	; 0x2c
   3f60c:	add	r2, r3, #1
   3f610:	str	r2, [r5, #44]	; 0x2c
   3f614:	ldr	r2, [r7, #608]	; 0x260
   3f618:	udiv	r2, r2, r1
   3f61c:	cmp	r3, r2
   3f620:	addeq	r3, r3, #2
   3f624:	streq	r3, [r5, #44]	; 0x2c
   3f628:	ldr	r3, [r5, #12]
   3f62c:	mov	r0, r5
   3f630:	ldr	r2, [r3, #56]	; 0x38
   3f634:	ldr	r3, [r5, #44]	; 0x2c
   3f638:	rev	r3, r3
   3f63c:	str	r3, [r2, #28]
   3f640:	mov	r2, r9
   3f644:	ldr	r3, [sp, #12]
   3f648:	ldr	r1, [r5, #44]	; 0x2c
   3f64c:	str	r1, [r3]
   3f650:	mov	r3, r6
   3f654:	bl	3cdbc <fputs@plt+0x2bc74>
   3f658:	subs	r4, r0, #0
   3f65c:	bne	3f044 <fputs@plt+0x2defc>
   3f660:	ldr	r3, [r9]
   3f664:	mov	r7, #0
   3f668:	ldr	r0, [r3, #72]	; 0x48
   3f66c:	bl	3ae48 <fputs@plt+0x29d00>
   3f670:	subs	r4, r0, #0
   3f674:	moveq	r7, r4
   3f678:	beq	3f128 <fputs@plt+0x2dfe0>
   3f67c:	ldr	r0, [r9]
   3f680:	bl	3c628 <fputs@plt+0x2b4e0>
   3f684:	str	r7, [r9]
   3f688:	b	3f128 <fputs@plt+0x2dfe0>
   3f68c:	mov	r4, r3
   3f690:	b	3f128 <fputs@plt+0x2dfe0>
   3f694:	andeq	fp, r8, r0, lsr r1
   3f698:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   3f69c:	ldr	r7, [sp, #40]	; 0x28
   3f6a0:	ldr	sl, [r7]
   3f6a4:	cmp	sl, #0
   3f6a8:	bne	3f6cc <fputs@plt+0x2e584>
   3f6ac:	cmp	r1, #0
   3f6b0:	mov	r4, r1
   3f6b4:	mov	r6, r3
   3f6b8:	mov	r8, r2
   3f6bc:	bne	3f6d4 <fputs@plt+0x2e58c>
   3f6c0:	movw	r0, #56734	; 0xdd9e
   3f6c4:	bl	2e084 <fputs@plt+0x1cf3c>
   3f6c8:	str	r0, [r7]
   3f6cc:	add	sp, sp, #8
   3f6d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f6d4:	mov	r5, r0
   3f6d8:	bl	14af4 <fputs@plt+0x39ac>
   3f6dc:	mov	r1, r0
   3f6e0:	mov	r9, r0
   3f6e4:	ldr	r0, [r5]
   3f6e8:	mov	r3, sl
   3f6ec:	add	r2, sp, #4
   3f6f0:	bl	3c910 <fputs@plt+0x2b7c8>
   3f6f4:	cmp	r0, #0
   3f6f8:	bne	3f6c8 <fputs@plt+0x2e580>
   3f6fc:	sub	r4, r4, r9
   3f700:	add	r4, r4, r4, lsl #2
   3f704:	subs	r9, r4, #5
   3f708:	bpl	3f724 <fputs@plt+0x2e5dc>
   3f70c:	movw	r0, #56745	; 0xdda9
   3f710:	bl	2e084 <fputs@plt+0x1cf3c>
   3f714:	str	r0, [r7]
   3f718:	ldr	r0, [sp, #4]
   3f71c:	bl	3c61c <fputs@plt+0x2b4d4>
   3f720:	b	3f6cc <fputs@plt+0x2e584>
   3f724:	ldr	r0, [sp, #4]
   3f728:	ldr	r5, [r0, #4]
   3f72c:	ldrb	r3, [r5, r9]
   3f730:	cmp	r3, r8
   3f734:	bne	3f74c <fputs@plt+0x2e604>
   3f738:	add	r3, r5, r4
   3f73c:	ldr	r3, [r3, #-4]
   3f740:	rev	r3, r3
   3f744:	cmp	r3, r6
   3f748:	beq	3f718 <fputs@plt+0x2e5d0>
   3f74c:	bl	3ae48 <fputs@plt+0x29d00>
   3f750:	cmp	r0, #0
   3f754:	str	r0, [r7]
   3f758:	reveq	r6, r6
   3f75c:	addeq	r4, r5, r4
   3f760:	strbeq	r8, [r5, r9]
   3f764:	streq	r6, [r4, #-4]
   3f768:	b	3f718 <fputs@plt+0x2e5d0>
   3f76c:	ldr	r3, [r2]
   3f770:	cmp	r3, #0
   3f774:	bxne	lr
   3f778:	push	{r4, r5, r6, lr}
   3f77c:	sub	sp, sp, #32
   3f780:	mov	r6, r2
   3f784:	add	r2, sp, #8
   3f788:	mov	r4, r0
   3f78c:	mov	r5, r1
   3f790:	ldr	r3, [r0, #80]	; 0x50
   3f794:	blx	r3
   3f798:	ldrh	r2, [sp, #24]
   3f79c:	ldr	r3, [sp, #20]
   3f7a0:	cmp	r2, r3
   3f7a4:	bcs	3f7cc <fputs@plt+0x2e684>
   3f7a8:	ldrh	r3, [sp, #26]
   3f7ac:	mov	r2, #3
   3f7b0:	add	r5, r5, r3
   3f7b4:	ldr	r1, [r5, #-4]
   3f7b8:	str	r6, [sp]
   3f7bc:	ldr	r0, [r4, #52]	; 0x34
   3f7c0:	ldr	r3, [r4, #84]	; 0x54
   3f7c4:	rev	r1, r1
   3f7c8:	bl	3f698 <fputs@plt+0x2e550>
   3f7cc:	add	sp, sp, #32
   3f7d0:	pop	{r4, r5, r6, pc}
   3f7d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f7d8:	sub	sp, sp, #20
   3f7dc:	mov	r4, r0
   3f7e0:	ldrb	sl, [r0]
   3f7e4:	ldr	r7, [r0, #52]	; 0x34
   3f7e8:	ldr	r8, [r0, #84]	; 0x54
   3f7ec:	bl	2e438 <fputs@plt+0x1d2f0>
   3f7f0:	cmp	r0, #0
   3f7f4:	str	r0, [sp, #12]
   3f7f8:	moveq	r5, r0
   3f7fc:	ldrheq	fp, [r4, #18]
   3f800:	addeq	r9, sp, #12
   3f804:	beq	3f874 <fputs@plt+0x2e72c>
   3f808:	ldr	r0, [sp, #12]
   3f80c:	strb	sl, [r4]
   3f810:	add	sp, sp, #20
   3f814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f818:	ldr	r2, [r4, #64]	; 0x40
   3f81c:	lsl	r3, r5, #1
   3f820:	mov	r0, r4
   3f824:	ldrh	r6, [r4, #20]
   3f828:	ldrh	r3, [r2, r3]
   3f82c:	mov	r2, r9
   3f830:	rev16	r3, r3
   3f834:	and	r3, r3, r6
   3f838:	ldr	r6, [r4, #56]	; 0x38
   3f83c:	add	r6, r6, r3
   3f840:	mov	r1, r6
   3f844:	bl	3f76c <fputs@plt+0x2e624>
   3f848:	ldrb	r3, [r4, #4]
   3f84c:	cmp	r3, #0
   3f850:	bne	3f870 <fputs@plt+0x2e728>
   3f854:	ldr	r1, [r6]
   3f858:	mov	r3, r8
   3f85c:	mov	r2, #5
   3f860:	mov	r0, r7
   3f864:	str	r9, [sp]
   3f868:	rev	r1, r1
   3f86c:	bl	3f698 <fputs@plt+0x2e550>
   3f870:	add	r5, r5, #1
   3f874:	cmp	r5, fp
   3f878:	blt	3f818 <fputs@plt+0x2e6d0>
   3f87c:	ldrb	r3, [r4, #4]
   3f880:	cmp	r3, #0
   3f884:	bne	3f808 <fputs@plt+0x2e6c0>
   3f888:	ldrb	r2, [r4, #5]
   3f88c:	mov	r0, r7
   3f890:	ldr	r3, [r4, #56]	; 0x38
   3f894:	add	r3, r3, r2
   3f898:	mov	r2, #5
   3f89c:	ldr	r1, [r3, #8]
   3f8a0:	add	r3, sp, #12
   3f8a4:	str	r3, [sp]
   3f8a8:	mov	r3, r8
   3f8ac:	rev	r1, r1
   3f8b0:	bl	3f698 <fputs@plt+0x2e550>
   3f8b4:	b	3f808 <fputs@plt+0x2e6c0>
   3f8b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f8bc:	mov	r4, r1
   3f8c0:	mov	r6, r0
   3f8c4:	mov	r7, r2
   3f8c8:	ldrb	r5, [r0, #5]
   3f8cc:	ldr	r8, [r0, #52]	; 0x34
   3f8d0:	ldr	r1, [r0, #56]	; 0x38
   3f8d4:	ldr	r3, [r4, #84]	; 0x54
   3f8d8:	ldr	r2, [r8, #36]	; 0x24
   3f8dc:	add	r5, r1, r5
   3f8e0:	ldrb	r0, [r5, #6]
   3f8e4:	cmp	r3, #1
   3f8e8:	ldrb	r3, [r5, #5]
   3f8ec:	moveq	sl, #100	; 0x64
   3f8f0:	movne	sl, #0
   3f8f4:	ldr	r9, [r4, #56]	; 0x38
   3f8f8:	orr	r0, r0, r3, lsl #8
   3f8fc:	sub	r2, r2, r0
   3f900:	add	r1, r1, r0
   3f904:	add	r0, r9, r0
   3f908:	bl	10fbc <memcpy@plt>
   3f90c:	ldrh	r3, [r6, #14]
   3f910:	mov	r1, r5
   3f914:	add	r0, r9, sl
   3f918:	ldrh	r2, [r6, #18]
   3f91c:	add	r2, r3, r2, lsl #1
   3f920:	bl	10fbc <memcpy@plt>
   3f924:	mov	r3, #0
   3f928:	mov	r0, r4
   3f92c:	strb	r3, [r4]
   3f930:	bl	2e244 <fputs@plt+0x1d0fc>
   3f934:	cmp	r0, #0
   3f938:	beq	3f944 <fputs@plt+0x2e7fc>
   3f93c:	str	r0, [r7]
   3f940:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f944:	ldrb	r3, [r8, #17]
   3f948:	cmp	r3, #0
   3f94c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f950:	mov	r0, r4
   3f954:	bl	3f7d4 <fputs@plt+0x2e68c>
   3f958:	b	3f93c <fputs@plt+0x2e7f4>
   3f95c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f960:	mov	r7, r2
   3f964:	sub	sp, sp, #60	; 0x3c
   3f968:	mov	sl, r1
   3f96c:	ldr	r6, [r0]
   3f970:	str	r0, [sp, #12]
   3f974:	str	r3, [sp, #16]
   3f978:	ldr	r8, [r1, #72]	; 0x48
   3f97c:	ldrb	r2, [r6, #16]
   3f980:	ldr	r9, [r1, #84]	; 0x54
   3f984:	ldr	r5, [sp, #96]	; 0x60
   3f988:	cmp	r2, #0
   3f98c:	bne	3fa94 <fputs@plt+0x2e94c>
   3f990:	ldrh	r2, [r8, #24]
   3f994:	tst	r2, #2
   3f998:	beq	3f9ac <fputs@plt+0x2e864>
   3f99c:	mov	r0, r8
   3f9a0:	bl	1f0e8 <fputs@plt+0xdfa0>
   3f9a4:	subs	fp, r0, #0
   3f9a8:	bne	3faa4 <fputs@plt+0x2e95c>
   3f9ac:	ldr	r4, [sp, #100]	; 0x64
   3f9b0:	mov	r1, r5
   3f9b4:	add	r0, r6, #212	; 0xd4
   3f9b8:	ldrh	r2, [r8, #24]
   3f9bc:	eor	r4, r4, #1
   3f9c0:	and	r4, r4, #1
   3f9c4:	ands	r4, r4, r2, lsr #3
   3f9c8:	bic	r2, r2, #8
   3f9cc:	strh	r2, [r8, #24]
   3f9d0:	ldrne	r4, [r8, #20]
   3f9d4:	bl	1ff78 <fputs@plt+0xee30>
   3f9d8:	subs	fp, r0, #0
   3f9dc:	beq	3fa0c <fputs@plt+0x2e8c4>
   3f9e0:	ldrh	r2, [fp, #24]
   3f9e4:	ldrh	r1, [r8, #24]
   3f9e8:	and	r2, r2, #8
   3f9ec:	orr	r2, r2, r1
   3f9f0:	strh	r2, [r8, #24]
   3f9f4:	ldrb	r2, [r6, #16]
   3f9f8:	cmp	r2, #0
   3f9fc:	beq	3fab0 <fputs@plt+0x2e968>
   3fa00:	ldr	r1, [r6, #28]
   3fa04:	add	r1, r1, #1
   3fa08:	bl	142bc <fputs@plt+0x3174>
   3fa0c:	ldr	r2, [r8, #20]
   3fa10:	mov	r1, r5
   3fa14:	mov	r0, r8
   3fa18:	str	r2, [sp, #20]
   3fa1c:	bl	142bc <fputs@plt+0x3174>
   3fa20:	mov	r0, r8
   3fa24:	bl	14288 <fputs@plt+0x3140>
   3fa28:	ldrb	r3, [r6, #16]
   3fa2c:	ldr	r2, [sp, #20]
   3fa30:	cmp	r3, #0
   3fa34:	beq	3fa4c <fputs@plt+0x2e904>
   3fa38:	mov	r0, fp
   3fa3c:	mov	r1, r2
   3fa40:	bl	142bc <fputs@plt+0x3174>
   3fa44:	mov	r0, fp
   3fa48:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3fa4c:	cmp	r4, #0
   3fa50:	streq	r4, [sp, #28]
   3fa54:	beq	3fad8 <fputs@plt+0x2e990>
   3fa58:	mov	r3, #0
   3fa5c:	add	r2, sp, #32
   3fa60:	mov	r1, r4
   3fa64:	mov	r0, r6
   3fa68:	bl	3c910 <fputs@plt+0x2b7c8>
   3fa6c:	subs	fp, r0, #0
   3fa70:	beq	3fab8 <fputs@plt+0x2e970>
   3fa74:	ldr	r3, [r6, #32]
   3fa78:	cmp	r4, r3
   3fa7c:	bhi	3faa4 <fputs@plt+0x2e95c>
   3fa80:	mov	r1, r4
   3fa84:	ldr	r0, [r6, #60]	; 0x3c
   3fa88:	ldr	r2, [r6, #208]	; 0xd0
   3fa8c:	bl	16e9c <fputs@plt+0x5d54>
   3fa90:	b	3faa4 <fputs@plt+0x2e95c>
   3fa94:	mov	r0, r8
   3fa98:	bl	3ae48 <fputs@plt+0x29d00>
   3fa9c:	subs	fp, r0, #0
   3faa0:	beq	3f990 <fputs@plt+0x2e848>
   3faa4:	mov	r0, fp
   3faa8:	add	sp, sp, #60	; 0x3c
   3faac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fab0:	bl	14238 <fputs@plt+0x30f0>
   3fab4:	b	3fa0c <fputs@plt+0x2e8c4>
   3fab8:	ldr	r0, [sp, #32]
   3fabc:	ldrh	r3, [r0, #24]
   3fac0:	orr	r3, r3, #8
   3fac4:	strh	r3, [r0, #24]
   3fac8:	bl	14288 <fputs@plt+0x3140>
   3facc:	ldr	r0, [sp, #32]
   3fad0:	bl	3c4e8 <fputs@plt+0x2b3a0>
   3fad4:	str	fp, [sp, #28]
   3fad8:	and	r3, r7, #251	; 0xfb
   3fadc:	str	r5, [sl, #84]	; 0x54
   3fae0:	cmp	r3, #1
   3fae4:	bne	3fb10 <fputs@plt+0x2e9c8>
   3fae8:	mov	r0, sl
   3faec:	bl	3f7d4 <fputs@plt+0x2e68c>
   3faf0:	cmp	r0, #0
   3faf4:	mov	fp, r0
   3faf8:	str	r0, [sp, #28]
   3fafc:	bne	3faa4 <fputs@plt+0x2e95c>
   3fb00:	cmp	r7, #1
   3fb04:	bne	3fb48 <fputs@plt+0x2ea00>
   3fb08:	ldr	fp, [sp, #28]
   3fb0c:	b	3faa4 <fputs@plt+0x2e95c>
   3fb10:	ldr	r3, [sl, #56]	; 0x38
   3fb14:	ldr	r1, [r3]
   3fb18:	rev	r1, r1
   3fb1c:	cmp	r1, #0
   3fb20:	beq	3fb48 <fputs@plt+0x2ea00>
   3fb24:	add	r3, sp, #28
   3fb28:	mov	r2, #4
   3fb2c:	ldr	r0, [sp, #12]
   3fb30:	str	r3, [sp]
   3fb34:	mov	r3, r5
   3fb38:	bl	3f698 <fputs@plt+0x2e550>
   3fb3c:	ldr	fp, [sp, #28]
   3fb40:	cmp	fp, #0
   3fb44:	bne	3faa4 <fputs@plt+0x2e95c>
   3fb48:	mov	r3, #0
   3fb4c:	add	r2, sp, #24
   3fb50:	ldrd	r0, [sp, #12]
   3fb54:	bl	3cd78 <fputs@plt+0x2bc30>
   3fb58:	cmp	r0, #0
   3fb5c:	mov	fp, r0
   3fb60:	str	r0, [sp, #28]
   3fb64:	bne	3faa4 <fputs@plt+0x2e95c>
   3fb68:	ldr	r3, [sp, #24]
   3fb6c:	ldr	r0, [r3, #72]	; 0x48
   3fb70:	bl	3ae48 <fputs@plt+0x29d00>
   3fb74:	cmp	r0, #0
   3fb78:	mov	r6, r0
   3fb7c:	str	r0, [sp, #28]
   3fb80:	beq	3fb90 <fputs@plt+0x2ea48>
   3fb84:	ldr	r0, [sp, #24]
   3fb88:	bl	3c628 <fputs@plt+0x2b4e0>
   3fb8c:	b	3fb08 <fputs@plt+0x2e9c0>
   3fb90:	cmp	r7, #4
   3fb94:	ldr	r4, [sp, #24]
   3fb98:	bne	3fbc8 <fputs@plt+0x2ea80>
   3fb9c:	ldr	r2, [r4, #56]	; 0x38
   3fba0:	ldr	r3, [r2]
   3fba4:	rev	r3, r3
   3fba8:	cmp	r9, r3
   3fbac:	reveq	r3, r5
   3fbb0:	movwne	r0, #59127	; 0xe6f7
   3fbb4:	streq	r3, [r2]
   3fbb8:	beq	3fbec <fputs@plt+0x2eaa4>
   3fbbc:	bl	2e084 <fputs@plt+0x1cf3c>
   3fbc0:	mov	r6, r0
   3fbc4:	b	3fbec <fputs@plt+0x2eaa4>
   3fbc8:	ldrb	r3, [r4]
   3fbcc:	mov	r0, r4
   3fbd0:	mov	r8, r3
   3fbd4:	bl	2e438 <fputs@plt+0x1d2f0>
   3fbd8:	subs	r6, r0, #0
   3fbdc:	ldrheq	r3, [r4, #18]
   3fbe0:	moveq	fp, r6
   3fbe4:	streq	r3, [sp, #20]
   3fbe8:	beq	3fcbc <fputs@plt+0x2eb74>
   3fbec:	ldr	r0, [sp, #24]
   3fbf0:	str	r6, [sp, #28]
   3fbf4:	bl	3c628 <fputs@plt+0x2b4e0>
   3fbf8:	ldr	r3, [sp, #28]
   3fbfc:	cmp	r3, #0
   3fc00:	bne	3fb08 <fputs@plt+0x2e9c0>
   3fc04:	add	r3, sp, #28
   3fc08:	mov	r2, r7
   3fc0c:	ldr	r0, [sp, #12]
   3fc10:	mov	r1, r5
   3fc14:	str	r3, [sp]
   3fc18:	ldr	r3, [sp, #16]
   3fc1c:	bl	3f698 <fputs@plt+0x2e550>
   3fc20:	b	3fb08 <fputs@plt+0x2e9c0>
   3fc24:	ldr	r2, [r4, #64]	; 0x40
   3fc28:	lsl	r3, fp, #1
   3fc2c:	cmp	r7, #3
   3fc30:	ldrh	sl, [r4, #20]
   3fc34:	ldrh	r3, [r2, r3]
   3fc38:	rev16	r3, r3
   3fc3c:	and	r3, r3, sl
   3fc40:	ldr	sl, [r4, #56]	; 0x38
   3fc44:	add	sl, sl, r3
   3fc48:	bne	3fc98 <fputs@plt+0x2eb50>
   3fc4c:	add	r2, sp, #32
   3fc50:	mov	r1, sl
   3fc54:	ldr	r3, [r4, #80]	; 0x50
   3fc58:	mov	r0, r4
   3fc5c:	blx	r3
   3fc60:	ldrh	r2, [sp, #48]	; 0x30
   3fc64:	ldr	r3, [sp, #44]	; 0x2c
   3fc68:	cmp	r2, r3
   3fc6c:	bcs	3fcb8 <fputs@plt+0x2eb70>
   3fc70:	ldrh	r3, [sp, #50]	; 0x32
   3fc74:	ldrh	r0, [r4, #20]
   3fc78:	ldr	r2, [r4, #56]	; 0x38
   3fc7c:	sub	r1, r3, #1
   3fc80:	add	r1, sl, r1
   3fc84:	add	r2, r2, r0
   3fc88:	cmp	r1, r2
   3fc8c:	bhi	3fcb8 <fputs@plt+0x2eb70>
   3fc90:	sub	r3, r3, #4
   3fc94:	add	sl, sl, r3
   3fc98:	ldr	r3, [sl]
   3fc9c:	rev	r3, r3
   3fca0:	cmp	r9, r3
   3fca4:	bne	3fcb8 <fputs@plt+0x2eb70>
   3fca8:	rev	r3, r5
   3fcac:	str	r3, [sl]
   3fcb0:	strb	r8, [r4]
   3fcb4:	b	3fbec <fputs@plt+0x2eaa4>
   3fcb8:	add	fp, fp, #1
   3fcbc:	ldr	r3, [sp, #20]
   3fcc0:	cmp	r3, fp
   3fcc4:	bgt	3fc24 <fputs@plt+0x2eadc>
   3fcc8:	bne	3fcb0 <fputs@plt+0x2eb68>
   3fccc:	cmp	r7, #5
   3fcd0:	bne	3fcf0 <fputs@plt+0x2eba8>
   3fcd4:	ldrb	r3, [r4, #5]
   3fcd8:	ldr	r1, [r4, #56]	; 0x38
   3fcdc:	add	r3, r3, #8
   3fce0:	ldr	r2, [r1, r3]
   3fce4:	rev	r2, r2
   3fce8:	cmp	r9, r2
   3fcec:	beq	3fcf8 <fputs@plt+0x2ebb0>
   3fcf0:	movw	r0, #59163	; 0xe71b
   3fcf4:	b	3fbbc <fputs@plt+0x2ea74>
   3fcf8:	rev	r2, r5
   3fcfc:	str	r2, [r1, r3]
   3fd00:	b	3fcb0 <fputs@plt+0x2eb68>
   3fd04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3fd08:	mov	r8, r1
   3fd0c:	sub	sp, sp, #32
   3fd10:	mov	r1, r2
   3fd14:	mov	r5, r2
   3fd18:	mov	r6, r0
   3fd1c:	mov	r7, r3
   3fd20:	bl	14af4 <fputs@plt+0x39ac>
   3fd24:	cmp	r0, r5
   3fd28:	beq	3fec4 <fputs@plt+0x2ed7c>
   3fd2c:	ldr	r3, [pc, #416]	; 3fed4 <fputs@plt+0x2ed8c>
   3fd30:	ldr	r2, [r6, #32]
   3fd34:	ldr	r3, [r3, #608]	; 0x260
   3fd38:	udiv	r3, r3, r2
   3fd3c:	add	r3, r3, #1
   3fd40:	cmp	r3, r5
   3fd44:	beq	3fec4 <fputs@plt+0x2ed7c>
   3fd48:	ldr	r3, [r6, #12]
   3fd4c:	ldr	r3, [r3, #56]	; 0x38
   3fd50:	ldr	r3, [r3, #36]	; 0x24
   3fd54:	cmp	r3, #0
   3fd58:	moveq	r4, #101	; 0x65
   3fd5c:	beq	3fd94 <fputs@plt+0x2ec4c>
   3fd60:	add	r3, sp, #16
   3fd64:	add	r2, sp, #15
   3fd68:	mov	r1, r5
   3fd6c:	mov	r0, r6
   3fd70:	bl	3ce0c <fputs@plt+0x2bcc4>
   3fd74:	subs	r4, r0, #0
   3fd78:	bne	3fd94 <fputs@plt+0x2ec4c>
   3fd7c:	ldrb	r3, [sp, #15]
   3fd80:	cmp	r3, #1
   3fd84:	bne	3fda0 <fputs@plt+0x2ec58>
   3fd88:	movw	r0, #59297	; 0xe7a1
   3fd8c:	bl	2e084 <fputs@plt+0x1cf3c>
   3fd90:	mov	r4, r0
   3fd94:	mov	r0, r4
   3fd98:	add	sp, sp, #32
   3fd9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3fda0:	cmp	r3, #2
   3fda4:	bne	3fe20 <fputs@plt+0x2ecd8>
   3fda8:	cmp	r7, #0
   3fdac:	bne	3fecc <fputs@plt+0x2ed84>
   3fdb0:	mov	r3, #1
   3fdb4:	add	r2, sp, #24
   3fdb8:	add	r1, sp, #28
   3fdbc:	mov	r0, r6
   3fdc0:	str	r3, [sp]
   3fdc4:	mov	r3, r5
   3fdc8:	bl	3efec <fputs@plt+0x2dea4>
   3fdcc:	subs	r4, r0, #0
   3fdd0:	bne	3fd94 <fputs@plt+0x2ec4c>
   3fdd4:	ldr	r0, [sp, #28]
   3fdd8:	bl	3c628 <fputs@plt+0x2b4e0>
   3fddc:	ldr	r3, [pc, #240]	; 3fed4 <fputs@plt+0x2ed8c>
   3fde0:	ldr	r4, [r3, #608]	; 0x260
   3fde4:	ldr	r3, [r6, #32]
   3fde8:	udiv	r4, r4, r3
   3fdec:	add	r4, r4, #1
   3fdf0:	sub	r5, r5, #1
   3fdf4:	cmp	r4, r5
   3fdf8:	beq	3fdf0 <fputs@plt+0x2eca8>
   3fdfc:	mov	r1, r5
   3fe00:	mov	r0, r6
   3fe04:	bl	14af4 <fputs@plt+0x39ac>
   3fe08:	cmp	r0, r5
   3fe0c:	beq	3fdf0 <fputs@plt+0x2eca8>
   3fe10:	mov	r3, #1
   3fe14:	strb	r3, [r6, #19]
   3fe18:	str	r5, [r6, #44]	; 0x2c
   3fe1c:	b	3fecc <fputs@plt+0x2ed84>
   3fe20:	mov	r3, r4
   3fe24:	add	r2, sp, #24
   3fe28:	mov	r1, r5
   3fe2c:	mov	r0, r6
   3fe30:	bl	3cd78 <fputs@plt+0x2bc30>
   3fe34:	subs	r4, r0, #0
   3fe38:	bne	3fd94 <fputs@plt+0x2ec4c>
   3fe3c:	cmp	r7, #0
   3fe40:	movne	r9, r4
   3fe44:	moveq	r9, r8
   3fe48:	moveq	sl, #2
   3fe4c:	movne	sl, r9
   3fe50:	mov	r3, r9
   3fe54:	add	r2, sp, #20
   3fe58:	str	sl, [sp]
   3fe5c:	add	r1, sp, #28
   3fe60:	mov	r0, r6
   3fe64:	bl	3efec <fputs@plt+0x2dea4>
   3fe68:	subs	r4, r0, #0
   3fe6c:	beq	3fe7c <fputs@plt+0x2ed34>
   3fe70:	ldr	r0, [sp, #24]
   3fe74:	bl	3c628 <fputs@plt+0x2b4e0>
   3fe78:	b	3fd94 <fputs@plt+0x2ec4c>
   3fe7c:	ldr	r0, [sp, #28]
   3fe80:	bl	3c628 <fputs@plt+0x2b4e0>
   3fe84:	cmp	r7, #0
   3fe88:	ldr	r3, [sp, #20]
   3fe8c:	beq	3fe98 <fputs@plt+0x2ed50>
   3fe90:	cmp	r3, r8
   3fe94:	bhi	3fe50 <fputs@plt+0x2ed08>
   3fe98:	ldrb	r2, [sp, #15]
   3fe9c:	mov	r0, r6
   3fea0:	stm	sp, {r3, r7}
   3fea4:	ldr	r3, [sp, #16]
   3fea8:	ldr	r1, [sp, #24]
   3feac:	bl	3f95c <fputs@plt+0x2e814>
   3feb0:	mov	r4, r0
   3feb4:	ldr	r0, [sp, #24]
   3feb8:	bl	3c628 <fputs@plt+0x2b4e0>
   3febc:	cmp	r4, #0
   3fec0:	bne	3fd94 <fputs@plt+0x2ec4c>
   3fec4:	cmp	r7, #0
   3fec8:	beq	3fddc <fputs@plt+0x2ec94>
   3fecc:	mov	r4, #0
   3fed0:	b	3fd94 <fputs@plt+0x2ec4c>
   3fed4:	andeq	fp, r8, r0, lsr r1
   3fed8:	push	{r4, r5, r6, r7, r8, lr}
   3fedc:	mov	r3, #0
   3fee0:	sub	sp, sp, #24
   3fee4:	cmp	r2, #1
   3fee8:	str	r3, [sp, #12]
   3feec:	ldr	r8, [r0, #12]
   3fef0:	bhi	3ff04 <fputs@plt+0x2edbc>
   3fef4:	movw	r0, #61664	; 0xf0e0
   3fef8:	bl	2e084 <fputs@plt+0x1cf3c>
   3fefc:	add	sp, sp, #24
   3ff00:	pop	{r4, r5, r6, r7, r8, pc}
   3ff04:	cmp	r1, #0
   3ff08:	mov	r5, r0
   3ff0c:	mov	r6, r2
   3ff10:	beq	40010 <fputs@plt+0x2eec8>
   3ff14:	ldr	r3, [r1, #72]	; 0x48
   3ff18:	str	r1, [sp, #16]
   3ff1c:	ldrh	r2, [r3, #26]
   3ff20:	add	r2, r2, #1
   3ff24:	strh	r2, [r3, #26]
   3ff28:	ldr	r2, [r3, #28]
   3ff2c:	ldr	r3, [r2, #12]
   3ff30:	add	r3, r3, #1
   3ff34:	str	r3, [r2, #12]
   3ff38:	ldr	r0, [r8, #72]	; 0x48
   3ff3c:	bl	3ae48 <fputs@plt+0x29d00>
   3ff40:	cmp	r0, #0
   3ff44:	str	r0, [sp, #20]
   3ff48:	bne	4003c <fputs@plt+0x2eef4>
   3ff4c:	ldr	r2, [r8, #56]	; 0x38
   3ff50:	ldr	r4, [r2, #36]	; 0x24
   3ff54:	rev	r4, r4
   3ff58:	add	r3, r4, #1
   3ff5c:	rev	r3, r3
   3ff60:	str	r3, [r2, #36]	; 0x24
   3ff64:	ldrh	r3, [r5, #22]
   3ff68:	tst	r3, #4
   3ff6c:	beq	3ffac <fputs@plt+0x2ee64>
   3ff70:	ldr	r3, [sp, #16]
   3ff74:	cmp	r3, #0
   3ff78:	beq	40020 <fputs@plt+0x2eed8>
   3ff7c:	ldr	r3, [sp, #16]
   3ff80:	ldr	r0, [r3, #72]	; 0x48
   3ff84:	bl	3ae48 <fputs@plt+0x29d00>
   3ff88:	cmp	r0, #0
   3ff8c:	mov	r1, r0
   3ff90:	str	r0, [sp, #20]
   3ff94:	bne	4003c <fputs@plt+0x2eef4>
   3ff98:	ldr	r3, [sp, #16]
   3ff9c:	ldr	r2, [r3, #52]	; 0x34
   3ffa0:	ldr	r0, [r3, #56]	; 0x38
   3ffa4:	ldr	r2, [r2, #32]
   3ffa8:	bl	10f20 <memset@plt>
   3ffac:	ldrb	r3, [r5, #17]
   3ffb0:	cmp	r3, #0
   3ffb4:	bne	40060 <fputs@plt+0x2ef18>
   3ffb8:	cmp	r4, #0
   3ffbc:	bne	4008c <fputs@plt+0x2ef44>
   3ffc0:	ldr	r3, [sp, #16]
   3ffc4:	cmp	r3, #0
   3ffc8:	beq	401c0 <fputs@plt+0x2f078>
   3ffcc:	ldr	r3, [sp, #16]
   3ffd0:	ldr	r0, [r3, #72]	; 0x48
   3ffd4:	bl	3ae48 <fputs@plt+0x29d00>
   3ffd8:	cmp	r0, #0
   3ffdc:	str	r0, [sp, #20]
   3ffe0:	bne	4003c <fputs@plt+0x2eef4>
   3ffe4:	ldr	r3, [sp, #16]
   3ffe8:	rev	r4, r4
   3ffec:	rev	r6, r6
   3fff0:	ldr	r3, [r3, #56]	; 0x38
   3fff4:	str	r4, [r3]
   3fff8:	ldr	r3, [sp, #16]
   3fffc:	ldr	r3, [r3, #56]	; 0x38
   40000:	str	r0, [r3, #4]
   40004:	ldr	r3, [r8, #56]	; 0x38
   40008:	str	r6, [r3, #32]
   4000c:	b	4003c <fputs@plt+0x2eef4>
   40010:	mov	r1, r2
   40014:	bl	1ffb8 <fputs@plt+0xee70>
   40018:	str	r0, [sp, #16]
   4001c:	b	3ff38 <fputs@plt+0x2edf0>
   40020:	add	r2, sp, #16
   40024:	mov	r1, r6
   40028:	mov	r0, r5
   4002c:	bl	3cd78 <fputs@plt+0x2bc30>
   40030:	cmp	r0, #0
   40034:	str	r0, [sp, #20]
   40038:	beq	3ff7c <fputs@plt+0x2ee34>
   4003c:	ldr	r0, [sp, #16]
   40040:	cmp	r0, #0
   40044:	movne	r3, #0
   40048:	strbne	r3, [r0]
   4004c:	bl	3c628 <fputs@plt+0x2b4e0>
   40050:	ldr	r0, [sp, #12]
   40054:	bl	3c628 <fputs@plt+0x2b4e0>
   40058:	ldr	r0, [sp, #20]
   4005c:	b	3fefc <fputs@plt+0x2edb4>
   40060:	add	r3, sp, #20
   40064:	mov	r2, #2
   40068:	mov	r1, r6
   4006c:	mov	r0, r5
   40070:	str	r3, [sp]
   40074:	mov	r3, #0
   40078:	bl	3f698 <fputs@plt+0x2e550>
   4007c:	ldr	r3, [sp, #20]
   40080:	cmp	r3, #0
   40084:	beq	3ffb8 <fputs@plt+0x2ee70>
   40088:	b	4003c <fputs@plt+0x2eef4>
   4008c:	ldr	r3, [r8, #56]	; 0x38
   40090:	add	r2, sp, #12
   40094:	mov	r0, r5
   40098:	ldr	r4, [r3, #32]
   4009c:	mov	r3, #0
   400a0:	rev	r4, r4
   400a4:	mov	r1, r4
   400a8:	bl	3cd78 <fputs@plt+0x2bc30>
   400ac:	cmp	r0, #0
   400b0:	str	r0, [sp, #20]
   400b4:	bne	4003c <fputs@plt+0x2eef4>
   400b8:	ldr	r2, [sp, #12]
   400bc:	ldr	r3, [r2, #56]	; 0x38
   400c0:	ldr	r7, [r3, #4]
   400c4:	ldr	r3, [r5, #36]	; 0x24
   400c8:	rev	r7, r7
   400cc:	lsr	r3, r3, #2
   400d0:	sub	r1, r3, #2
   400d4:	cmp	r1, r7
   400d8:	bcs	400ec <fputs@plt+0x2efa4>
   400dc:	movw	r0, #61717	; 0xf115
   400e0:	bl	2e084 <fputs@plt+0x1cf3c>
   400e4:	str	r0, [sp, #20]
   400e8:	b	4003c <fputs@plt+0x2eef4>
   400ec:	sub	r3, r3, #8
   400f0:	cmp	r3, r7
   400f4:	bls	3ffc0 <fputs@plt+0x2ee78>
   400f8:	ldr	r0, [r2, #72]	; 0x48
   400fc:	bl	3ae48 <fputs@plt+0x29d00>
   40100:	cmp	r0, #0
   40104:	mov	r4, r0
   40108:	str	r0, [sp, #20]
   4010c:	bne	4003c <fputs@plt+0x2eef4>
   40110:	ldr	r2, [sp, #12]
   40114:	add	r3, r7, #1
   40118:	add	r7, r7, #2
   4011c:	rev	r3, r3
   40120:	ldr	r1, [r2, #56]	; 0x38
   40124:	str	r3, [r1, #4]
   40128:	rev	r3, r6
   4012c:	ldr	r2, [r2, #56]	; 0x38
   40130:	str	r3, [r2, r7, lsl #2]
   40134:	ldr	r3, [sp, #16]
   40138:	cmp	r3, #0
   4013c:	beq	40174 <fputs@plt+0x2f02c>
   40140:	ldrh	r2, [r5, #22]
   40144:	tst	r2, #4
   40148:	bne	40174 <fputs@plt+0x2f02c>
   4014c:	ldr	r2, [r3, #72]	; 0x48
   40150:	ldrh	r3, [r2, #24]
   40154:	tst	r3, #2
   40158:	beq	40174 <fputs@plt+0x2f02c>
   4015c:	ldr	r1, [r2, #16]
   40160:	ldr	r1, [r1, #104]	; 0x68
   40164:	cmp	r1, #0
   40168:	biceq	r3, r3, #4
   4016c:	orreq	r3, r3, #32
   40170:	strheq	r3, [r2, #24]
   40174:	ldr	r3, [r5, #60]	; 0x3c
   40178:	cmp	r3, #0
   4017c:	beq	401a4 <fputs@plt+0x2f05c>
   40180:	ldr	r0, [r5, #60]	; 0x3c
   40184:	ldr	r3, [r0]
   40188:	cmp	r6, r3
   4018c:	bhi	4019c <fputs@plt+0x2f054>
   40190:	mov	r1, r6
   40194:	bl	1eefc <fputs@plt+0xddb4>
   40198:	mov	r4, r0
   4019c:	str	r4, [sp, #20]
   401a0:	b	4003c <fputs@plt+0x2eef4>
   401a4:	ldr	r0, [r5, #44]	; 0x2c
   401a8:	bl	1eb8c <fputs@plt+0xda44>
   401ac:	cmp	r0, #0
   401b0:	str	r0, [r5, #60]	; 0x3c
   401b4:	bne	40180 <fputs@plt+0x2f038>
   401b8:	mov	r4, #7
   401bc:	b	4019c <fputs@plt+0x2f054>
   401c0:	add	r2, sp, #16
   401c4:	mov	r1, r6
   401c8:	mov	r0, r5
   401cc:	bl	3cd78 <fputs@plt+0x2bc30>
   401d0:	cmp	r0, #0
   401d4:	str	r0, [sp, #20]
   401d8:	beq	3ffcc <fputs@plt+0x2ee84>
   401dc:	b	4003c <fputs@plt+0x2eef4>
   401e0:	push	{r4, r5, r6, r7, r8, lr}
   401e4:	sub	sp, sp, #32
   401e8:	mov	r4, r2
   401ec:	add	r2, sp, #8
   401f0:	mov	r7, r0
   401f4:	mov	r5, r1
   401f8:	ldr	r6, [r0, #52]	; 0x34
   401fc:	ldr	r3, [r0, #80]	; 0x50
   40200:	blx	r3
   40204:	ldrh	ip, [sp, #24]
   40208:	ldr	r3, [sp, #20]
   4020c:	ldrh	r2, [sp, #26]
   40210:	cmp	ip, r3
   40214:	strh	r2, [r4]
   40218:	bne	4022c <fputs@plt+0x2f0e4>
   4021c:	mov	r7, #0
   40220:	mov	r0, r7
   40224:	add	sp, sp, #32
   40228:	pop	{r4, r5, r6, r7, r8, pc}
   4022c:	ldrh	lr, [r7, #20]
   40230:	sub	r0, r2, #1
   40234:	add	r0, r5, r0
   40238:	ldr	r1, [r7, #56]	; 0x38
   4023c:	add	r1, r1, lr
   40240:	cmp	r0, r1
   40244:	movwhi	r0, #61810	; 0xf172
   40248:	bhi	402a0 <fputs@plt+0x2f158>
   4024c:	add	r5, r5, r2
   40250:	ldr	r2, [r6, #36]	; 0x24
   40254:	sub	r4, r3, #1
   40258:	sub	r4, r4, ip
   4025c:	mov	r8, #0
   40260:	ldr	r5, [r5, #-4]
   40264:	sub	r2, r2, #4
   40268:	add	r4, r4, r2
   4026c:	rev	r5, r5
   40270:	udiv	r4, r4, r2
   40274:	sub	r4, r4, #1
   40278:	cmn	r4, #1
   4027c:	beq	4021c <fputs@plt+0x2f0d4>
   40280:	cmp	r5, #1
   40284:	str	r8, [sp]
   40288:	str	r8, [sp, #4]
   4028c:	bls	4029c <fputs@plt+0x2f154>
   40290:	ldr	r3, [r6, #44]	; 0x2c
   40294:	cmp	r5, r3
   40298:	bls	402ac <fputs@plt+0x2f164>
   4029c:	movw	r0, #61826	; 0xf182
   402a0:	bl	2e084 <fputs@plt+0x1cf3c>
   402a4:	mov	r7, r0
   402a8:	b	40220 <fputs@plt+0x2f0d8>
   402ac:	cmp	r4, #0
   402b0:	bne	402e0 <fputs@plt+0x2f198>
   402b4:	mov	r1, r5
   402b8:	mov	r0, r6
   402bc:	bl	1ffb8 <fputs@plt+0xee70>
   402c0:	cmp	r0, #0
   402c4:	str	r0, [sp, #4]
   402c8:	bne	40308 <fputs@plt+0x2f1c0>
   402cc:	mov	r2, r5
   402d0:	mov	r0, r6
   402d4:	ldr	r1, [sp, #4]
   402d8:	bl	3fed8 <fputs@plt+0x2ed90>
   402dc:	b	40324 <fputs@plt+0x2f1dc>
   402e0:	mov	r3, sp
   402e4:	add	r2, sp, #4
   402e8:	mov	r1, r5
   402ec:	mov	r0, r6
   402f0:	bl	3cf50 <fputs@plt+0x2be08>
   402f4:	subs	r7, r0, #0
   402f8:	bne	40220 <fputs@plt+0x2f0d8>
   402fc:	ldr	r3, [sp, #4]
   40300:	cmp	r3, #0
   40304:	beq	402b4 <fputs@plt+0x2f16c>
   40308:	ldr	r3, [sp, #4]
   4030c:	ldr	r3, [r3, #72]	; 0x48
   40310:	ldrsh	r3, [r3, #26]
   40314:	cmp	r3, #1
   40318:	beq	402cc <fputs@plt+0x2f184>
   4031c:	movw	r0, #61846	; 0xf196
   40320:	bl	2e084 <fputs@plt+0x1cf3c>
   40324:	ldr	r3, [sp, #4]
   40328:	mov	r7, r0
   4032c:	cmp	r3, #0
   40330:	beq	4033c <fputs@plt+0x2f1f4>
   40334:	ldr	r0, [r3, #72]	; 0x48
   40338:	bl	3c61c <fputs@plt+0x2b4d4>
   4033c:	cmp	r7, #0
   40340:	sub	r4, r4, #1
   40344:	bne	40220 <fputs@plt+0x2f0d8>
   40348:	ldr	r5, [sp]
   4034c:	b	40278 <fputs@plt+0x2f130>
   40350:	ldr	r3, [r1]
   40354:	cmp	r3, #0
   40358:	bxne	lr
   4035c:	push	{r4, lr}
   40360:	mov	r4, r1
   40364:	mov	r1, r0
   40368:	ldr	r0, [r0, #52]	; 0x34
   4036c:	ldr	r2, [r1, #84]	; 0x54
   40370:	bl	3fed8 <fputs@plt+0x2ed90>
   40374:	str	r0, [r4]
   40378:	pop	{r4, pc}
   4037c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40380:	sub	sp, sp, #20
   40384:	mov	sl, r3
   40388:	mov	r9, r2
   4038c:	ldr	r5, [sp, #56]	; 0x38
   40390:	ldr	r3, [sp, #64]	; 0x40
   40394:	ldr	r2, [r3]
   40398:	cmp	r2, #0
   4039c:	bne	4040c <fputs@plt+0x2f2c4>
   403a0:	ldrb	r2, [r0, #1]
   403a4:	mov	r4, r0
   403a8:	mov	fp, r1
   403ac:	cmp	r2, #0
   403b0:	bne	403c4 <fputs@plt+0x2f27c>
   403b4:	ldrh	r1, [r0, #16]
   403b8:	add	r2, sl, #1
   403bc:	cmp	r2, r1
   403c0:	blt	40414 <fputs@plt+0x2f2cc>
   403c4:	cmp	r5, #0
   403c8:	beq	403e0 <fputs@plt+0x2f298>
   403cc:	mov	r1, r9
   403d0:	mov	r2, sl
   403d4:	mov	r0, r5
   403d8:	mov	r9, r5
   403dc:	bl	10fbc <memcpy@plt>
   403e0:	ldr	r3, [sp, #60]	; 0x3c
   403e4:	cmp	r3, #0
   403e8:	revne	r3, r3
   403ec:	strne	r3, [r9]
   403f0:	ldrb	r3, [r4, #1]
   403f4:	add	r2, r3, #1
   403f8:	add	r3, r3, #8
   403fc:	strb	r2, [r4, #1]
   40400:	str	r9, [r4, r3, lsl #2]
   40404:	add	r4, r4, r3, lsl #1
   40408:	strh	fp, [r4, #6]
   4040c:	add	sp, sp, #20
   40410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40414:	ldr	r0, [r0, #72]	; 0x48
   40418:	bl	3ae48 <fputs@plt+0x29d00>
   4041c:	cmp	r0, #0
   40420:	ldrne	r3, [sp, #64]	; 0x40
   40424:	strne	r0, [r3]
   40428:	bne	4040c <fputs@plt+0x2f2c4>
   4042c:	ldrb	r2, [r4, #5]
   40430:	str	r0, [sp, #12]
   40434:	ldrh	r1, [r4, #18]
   40438:	ldrh	r8, [r4, #14]
   4043c:	add	r3, r2, #5
   40440:	ldr	r7, [r4, #56]	; 0x38
   40444:	str	r3, [sp]
   40448:	add	r3, r2, #6
   4044c:	str	r3, [sp, #4]
   40450:	add	r3, r2, #5
   40454:	add	r8, r8, r1, lsl #1
   40458:	ldrb	r1, [r7, r3]
   4045c:	add	r3, r2, #6
   40460:	ldrb	r5, [r7, r3]
   40464:	orr	r5, r5, r1, lsl #8
   40468:	cmp	r8, r5
   4046c:	ble	40558 <fputs@plt+0x2f410>
   40470:	cmp	r5, #0
   40474:	bne	40488 <fputs@plt+0x2f340>
   40478:	ldr	r1, [r4, #52]	; 0x34
   4047c:	ldr	r5, [r1, #36]	; 0x24
   40480:	cmp	r5, #65536	; 0x10000
   40484:	beq	40558 <fputs@plt+0x2f410>
   40488:	movw	r0, #57308	; 0xdfdc
   4048c:	bl	2e084 <fputs@plt+0x1cf3c>
   40490:	subs	r6, r0, #0
   40494:	bne	4060c <fputs@plt+0x2f4c4>
   40498:	ldrh	r2, [r4, #16]
   4049c:	mov	r1, r9
   404a0:	add	r0, r7, r6
   404a4:	sub	r2, r2, sl
   404a8:	sub	r2, r2, #2
   404ac:	strh	r2, [r4, #16]
   404b0:	mov	r2, sl
   404b4:	bl	10fbc <memcpy@plt>
   404b8:	ldr	r3, [sp, #60]	; 0x3c
   404bc:	cmp	r3, #0
   404c0:	revne	r3, r3
   404c4:	strne	r3, [r7, r6]
   404c8:	ldr	r8, [r4, #64]	; 0x40
   404cc:	ldrh	r2, [r4, #18]
   404d0:	add	r5, r8, fp, lsl #1
   404d4:	sub	r2, r2, fp
   404d8:	mov	r1, r5
   404dc:	lsl	r2, r2, #1
   404e0:	add	r0, r5, #2
   404e4:	bl	11088 <memmove@plt>
   404e8:	asr	r3, r6, #8
   404ec:	strb	r3, [r8, fp, lsl #1]
   404f0:	strb	r6, [r5, #1]
   404f4:	ldrh	r3, [r4, #18]
   404f8:	ldrb	r2, [r4, #5]
   404fc:	add	r3, r3, #1
   40500:	add	r2, r2, #4
   40504:	strh	r3, [r4, #18]
   40508:	ldrb	r3, [r7, r2]
   4050c:	add	r3, r3, #1
   40510:	uxtb	r3, r3
   40514:	cmp	r3, #0
   40518:	strb	r3, [r7, r2]
   4051c:	bne	40534 <fputs@plt+0x2f3ec>
   40520:	ldrb	r3, [r4, #5]
   40524:	add	r3, r3, #3
   40528:	ldrb	r2, [r7, r3]
   4052c:	add	r2, r2, #1
   40530:	strb	r2, [r7, r3]
   40534:	ldr	r3, [r4, #52]	; 0x34
   40538:	ldrb	r3, [r3, #17]
   4053c:	cmp	r3, #0
   40540:	beq	4040c <fputs@plt+0x2f2c4>
   40544:	mov	r1, r9
   40548:	mov	r0, r4
   4054c:	ldr	r2, [sp, #64]	; 0x40
   40550:	bl	3f76c <fputs@plt+0x2e624>
   40554:	b	4040c <fputs@plt+0x2f2c4>
   40558:	add	r2, r7, r2
   4055c:	ldrb	r1, [r2, #2]
   40560:	cmp	r1, #0
   40564:	bne	405d8 <fputs@plt+0x2f490>
   40568:	ldrb	r2, [r2, #1]
   4056c:	cmp	r2, #0
   40570:	bne	405d8 <fputs@plt+0x2f490>
   40574:	add	r8, r8, #2
   40578:	add	r8, r8, sl
   4057c:	cmp	r5, r8
   40580:	bge	405bc <fputs@plt+0x2f474>
   40584:	mov	r0, r4
   40588:	bl	2ebd8 <fputs@plt+0x1da90>
   4058c:	cmp	r0, #0
   40590:	mov	r6, r0
   40594:	str	r0, [sp, #12]
   40598:	bne	4060c <fputs@plt+0x2f4c4>
   4059c:	ldr	r3, [sp]
   405a0:	ldrb	r2, [r7, r3]
   405a4:	ldr	r3, [sp, #4]
   405a8:	ldrb	r5, [r7, r3]
   405ac:	orr	r5, r5, r2, lsl #8
   405b0:	sub	r5, r5, #1
   405b4:	uxth	r5, r5
   405b8:	add	r5, r5, #1
   405bc:	ldr	r3, [sp]
   405c0:	sub	r6, r5, sl
   405c4:	asr	r2, r6, #8
   405c8:	strb	r2, [r7, r3]
   405cc:	ldr	r3, [sp, #4]
   405d0:	strb	r6, [r7, r3]
   405d4:	b	40498 <fputs@plt+0x2f350>
   405d8:	add	r2, r8, #1
   405dc:	cmp	r2, r5
   405e0:	bge	40574 <fputs@plt+0x2f42c>
   405e4:	add	r2, sp, #12
   405e8:	mov	r1, sl
   405ec:	mov	r0, r4
   405f0:	bl	2e9f4 <fputs@plt+0x1d8ac>
   405f4:	cmp	r0, #0
   405f8:	subne	r6, r0, r7
   405fc:	bne	40498 <fputs@plt+0x2f350>
   40600:	ldr	r6, [sp, #12]
   40604:	cmp	r6, #0
   40608:	beq	40574 <fputs@plt+0x2f42c>
   4060c:	ldr	r3, [sp, #64]	; 0x40
   40610:	str	r6, [r3]
   40614:	b	4040c <fputs@plt+0x2f2c4>
   40618:	ldr	r3, [r0, #4]
   4061c:	mov	r2, #3
   40620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40624:	sub	sp, sp, #348	; 0x15c
   40628:	str	r0, [sp, #36]	; 0x24
   4062c:	ldr	r3, [r3, #36]	; 0x24
   40630:	lsl	r3, r3, #1
   40634:	udiv	r3, r3, r2
   40638:	str	r3, [sp, #112]	; 0x70
   4063c:	mov	r3, #0
   40640:	str	r3, [sp, #64]	; 0x40
   40644:	ldr	r3, [sp, #36]	; 0x24
   40648:	ldrsb	r3, [r3, #68]	; 0x44
   4064c:	str	r3, [sp, #28]
   40650:	ldr	r2, [sp, #28]
   40654:	ldr	r1, [sp, #28]
   40658:	ldr	r3, [sp, #36]	; 0x24
   4065c:	cmp	r1, #0
   40660:	add	r2, r3, r2, lsl #2
   40664:	ldr	r3, [r2, #120]	; 0x78
   40668:	str	r3, [sp, #20]
   4066c:	ldrb	r3, [r3, #1]
   40670:	bne	407d0 <fputs@plt+0x2f688>
   40674:	cmp	r3, #0
   40678:	beq	408a4 <fputs@plt+0x2f75c>
   4067c:	ldr	r3, [sp, #20]
   40680:	str	r1, [sp, #300]	; 0x12c
   40684:	str	r1, [sp, #320]	; 0x140
   40688:	ldr	r4, [r3, #52]	; 0x34
   4068c:	ldr	r0, [r3, #72]	; 0x48
   40690:	bl	3ae48 <fputs@plt+0x29d00>
   40694:	cmp	r0, #0
   40698:	str	r0, [sp, #280]	; 0x118
   4069c:	beq	406e0 <fputs@plt+0x2f598>
   406a0:	ldr	r2, [sp, #36]	; 0x24
   406a4:	mov	r3, #0
   406a8:	ldr	r0, [sp, #300]	; 0x12c
   406ac:	str	r3, [r2, #124]	; 0x7c
   406b0:	bl	3c628 <fputs@plt+0x2b4e0>
   406b4:	ldr	r3, [sp, #280]	; 0x118
   406b8:	cmp	r3, #0
   406bc:	str	r3, [sp, #28]
   406c0:	bne	408a4 <fputs@plt+0x2f75c>
   406c4:	ldr	r3, [sp, #36]	; 0x24
   406c8:	mov	r2, #1
   406cc:	strb	r2, [r3, #68]	; 0x44
   406d0:	mov	r3, #0
   406d4:	ldr	r2, [sp, #36]	; 0x24
   406d8:	str	r3, [r2, #80]	; 0x50
   406dc:	b	40644 <fputs@plt+0x2f4fc>
   406e0:	ldr	r3, [sp, #20]
   406e4:	add	r2, sp, #320	; 0x140
   406e8:	add	r1, sp, #300	; 0x12c
   406ec:	str	r0, [sp]
   406f0:	mov	r0, r4
   406f4:	ldr	r3, [r3, #84]	; 0x54
   406f8:	bl	3efec <fputs@plt+0x2dea4>
   406fc:	cmp	r0, #0
   40700:	str	r0, [sp, #280]	; 0x118
   40704:	bne	40718 <fputs@plt+0x2f5d0>
   40708:	add	r2, sp, #280	; 0x118
   4070c:	ldr	r0, [sp, #20]
   40710:	ldr	r1, [sp, #300]	; 0x12c
   40714:	bl	3f8b8 <fputs@plt+0x2e770>
   40718:	ldrb	r3, [r4, #17]
   4071c:	cmp	r3, #0
   40720:	beq	40744 <fputs@plt+0x2f5fc>
   40724:	add	r3, sp, #280	; 0x118
   40728:	mov	r2, #5
   4072c:	ldr	r1, [sp, #320]	; 0x140
   40730:	mov	r0, r4
   40734:	str	r3, [sp]
   40738:	ldr	r3, [sp, #20]
   4073c:	ldr	r3, [r3, #84]	; 0x54
   40740:	bl	3f698 <fputs@plt+0x2e550>
   40744:	ldr	r3, [sp, #280]	; 0x118
   40748:	ldr	r4, [sp, #300]	; 0x12c
   4074c:	cmp	r3, #0
   40750:	bne	406a0 <fputs@plt+0x2f558>
   40754:	ldr	r3, [sp, #20]
   40758:	add	r0, r4, #22
   4075c:	ldrb	r2, [r3, #1]
   40760:	add	r1, r3, #22
   40764:	lsl	r2, r2, #1
   40768:	bl	10fbc <memcpy@plt>
   4076c:	ldr	r3, [sp, #20]
   40770:	add	r0, r4, #32
   40774:	ldrb	r2, [r3, #1]
   40778:	add	r1, r3, #32
   4077c:	lsl	r2, r2, #2
   40780:	bl	10fbc <memcpy@plt>
   40784:	ldr	r3, [sp, #20]
   40788:	ldr	r0, [sp, #20]
   4078c:	ldrb	r3, [r3, #1]
   40790:	strb	r3, [r4, #1]
   40794:	ldr	r3, [r4, #56]	; 0x38
   40798:	ldrb	r1, [r3]
   4079c:	and	r1, r1, #247	; 0xf7
   407a0:	bl	2e174 <fputs@plt+0x1d02c>
   407a4:	ldr	r3, [sp, #20]
   407a8:	ldr	r2, [sp, #320]	; 0x140
   407ac:	ldrb	r1, [r3, #5]
   407b0:	ldr	r3, [r3, #56]	; 0x38
   407b4:	rev	r2, r2
   407b8:	add	r3, r3, r1
   407bc:	str	r2, [r3, #8]
   407c0:	ldr	r2, [sp, #36]	; 0x24
   407c4:	ldr	r3, [sp, #300]	; 0x12c
   407c8:	str	r3, [r2, #124]	; 0x7c
   407cc:	b	406c4 <fputs@plt+0x2f57c>
   407d0:	cmp	r3, #0
   407d4:	bne	407ec <fputs@plt+0x2f6a4>
   407d8:	ldr	r1, [sp, #20]
   407dc:	ldr	r0, [sp, #112]	; 0x70
   407e0:	ldrh	r1, [r1, #16]
   407e4:	cmp	r1, r0
   407e8:	ble	41dbc <fputs@plt+0x30c74>
   407ec:	ldr	r3, [sp, #36]	; 0x24
   407f0:	ldr	fp, [r2, #116]	; 0x74
   407f4:	ldr	r2, [sp, #28]
   407f8:	ldr	r0, [fp, #72]	; 0x48
   407fc:	add	r3, r3, r2, lsl #1
   40800:	ldrh	r4, [r3, #78]	; 0x4e
   40804:	bl	3ae48 <fputs@plt+0x29d00>
   40808:	subs	r3, r0, #0
   4080c:	str	r3, [sp, #68]	; 0x44
   40810:	bne	41db4 <fputs@plt+0x30c6c>
   40814:	ldr	r3, [sp, #20]
   40818:	ldrb	r3, [r3, #3]
   4081c:	cmp	r3, #0
   40820:	beq	40a94 <fputs@plt+0x2f94c>
   40824:	ldr	r3, [sp, #20]
   40828:	ldrb	r5, [r3, #1]
   4082c:	cmp	r5, #1
   40830:	bne	40a94 <fputs@plt+0x2f94c>
   40834:	ldrh	r2, [r3, #18]
   40838:	ldrh	r3, [r3, #22]
   4083c:	cmp	r3, r2
   40840:	bne	40a94 <fputs@plt+0x2f94c>
   40844:	ldr	r2, [fp, #84]	; 0x54
   40848:	cmp	r2, #1
   4084c:	beq	40a94 <fputs@plt+0x2f94c>
   40850:	ldrh	r2, [fp, #18]
   40854:	cmp	r2, r4
   40858:	bne	40a94 <fputs@plt+0x2f94c>
   4085c:	cmp	r3, #0
   40860:	bne	408c4 <fputs@plt+0x2f77c>
   40864:	movw	r0, #62577	; 0xf471
   40868:	bl	2e084 <fputs@plt+0x1cf3c>
   4086c:	str	r0, [sp, #28]
   40870:	ldr	r2, [sp, #20]
   40874:	mov	r3, #0
   40878:	mov	r0, r2
   4087c:	strb	r3, [r2, #1]
   40880:	bl	3c628 <fputs@plt+0x2b4e0>
   40884:	ldr	r3, [sp, #36]	; 0x24
   40888:	ldr	r2, [sp, #36]	; 0x24
   4088c:	ldrb	r3, [r3, #68]	; 0x44
   40890:	sub	r3, r3, #1
   40894:	strb	r3, [r2, #68]	; 0x44
   40898:	ldr	r3, [sp, #28]
   4089c:	cmp	r3, #0
   408a0:	beq	40644 <fputs@plt+0x2f4fc>
   408a4:	ldr	r3, [sp, #64]	; 0x40
   408a8:	cmp	r3, #0
   408ac:	beq	408b8 <fputs@plt+0x2f770>
   408b0:	mov	r0, r3
   408b4:	bl	18c14 <fputs@plt+0x7acc>
   408b8:	ldr	r0, [sp, #28]
   408bc:	add	sp, sp, #348	; 0x15c
   408c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   408c4:	ldr	r3, [sp, #20]
   408c8:	add	r2, sp, #300	; 0x12c
   408cc:	add	r1, sp, #260	; 0x104
   408d0:	ldr	r4, [r3, #52]	; 0x34
   408d4:	ldr	r3, [sp, #68]	; 0x44
   408d8:	mov	r0, r4
   408dc:	str	r3, [sp]
   408e0:	bl	3efec <fputs@plt+0x2dea4>
   408e4:	cmp	r0, #0
   408e8:	str	r0, [sp, #280]	; 0x118
   408ec:	bne	40a88 <fputs@plt+0x2f940>
   408f0:	ldr	r3, [sp, #20]
   408f4:	ldr	r0, [sp, #20]
   408f8:	ldr	r1, [r3, #32]
   408fc:	ldr	r3, [r3, #76]	; 0x4c
   40900:	str	r1, [sp, #320]	; 0x140
   40904:	blx	r3
   40908:	mov	r1, #13
   4090c:	strh	r0, [sp, #240]	; 0xf0
   40910:	ldr	r0, [sp, #260]	; 0x104
   40914:	bl	2e174 <fputs@plt+0x1d02c>
   40918:	add	r3, sp, #240	; 0xf0
   4091c:	add	r2, sp, #320	; 0x140
   40920:	ldr	r0, [sp, #260]	; 0x104
   40924:	mov	r1, r5
   40928:	bl	2ed7c <fputs@plt+0x1dc34>
   4092c:	cmp	r0, #0
   40930:	str	r0, [sp, #28]
   40934:	str	r0, [sp, #280]	; 0x118
   40938:	bne	40870 <fputs@plt+0x2f728>
   4093c:	ldr	r2, [sp, #260]	; 0x104
   40940:	ldrh	r3, [sp, #240]	; 0xf0
   40944:	ldrh	r1, [r2, #14]
   40948:	rsb	r3, r3, #-16777216	; 0xff000000
   4094c:	add	r3, r3, #16711680	; 0xff0000
   40950:	add	r3, r3, #65280	; 0xff00
   40954:	add	r3, r3, #254	; 0xfe
   40958:	sub	r3, r3, r1
   4095c:	ldr	r1, [r4, #36]	; 0x24
   40960:	add	r3, r3, r1
   40964:	strh	r3, [r2, #16]
   40968:	ldrb	r3, [r4, #17]
   4096c:	cmp	r3, #0
   40970:	beq	409b0 <fputs@plt+0x2f868>
   40974:	add	r5, sp, #280	; 0x118
   40978:	mov	r2, #5
   4097c:	ldr	r1, [sp, #300]	; 0x12c
   40980:	mov	r0, r4
   40984:	str	r5, [sp]
   40988:	ldr	r3, [fp, #84]	; 0x54
   4098c:	bl	3f698 <fputs@plt+0x2e550>
   40990:	ldr	r0, [sp, #260]	; 0x104
   40994:	ldrh	r3, [sp, #240]	; 0xf0
   40998:	ldrh	r2, [r0, #12]
   4099c:	cmp	r2, r3
   409a0:	bcs	409b0 <fputs@plt+0x2f868>
   409a4:	mov	r2, r5
   409a8:	ldr	r1, [sp, #320]	; 0x140
   409ac:	bl	3f76c <fputs@plt+0x2e624>
   409b0:	ldr	r3, [sp, #20]
   409b4:	ldrh	r2, [r3, #18]
   409b8:	ldr	r3, [r3, #64]	; 0x40
   409bc:	add	r3, r3, r2, lsl #1
   409c0:	ldrh	r2, [r3, #-2]
   409c4:	ldr	r3, [sp, #20]
   409c8:	rev16	r2, r2
   409cc:	ldrh	r3, [r3, #20]
   409d0:	and	r2, r2, r3
   409d4:	ldr	r3, [sp, #20]
   409d8:	ldr	r3, [r3, #56]	; 0x38
   409dc:	add	r3, r3, r2
   409e0:	str	r3, [sp, #320]	; 0x140
   409e4:	add	r3, r3, #9
   409e8:	ldr	r2, [sp, #320]	; 0x140
   409ec:	add	r1, r2, #1
   409f0:	cmp	r3, r1
   409f4:	str	r1, [sp, #320]	; 0x140
   409f8:	movls	r1, #0
   409fc:	movhi	r1, #1
   40a00:	ldrb	r0, [r2]
   40a04:	ands	r1, r1, r0, lsr #7
   40a08:	bne	409e8 <fputs@plt+0x2f8a0>
   40a0c:	add	r2, r2, #10
   40a10:	add	r3, sp, #172	; 0xac
   40a14:	ldr	r0, [sp, #320]	; 0x140
   40a18:	add	r1, r0, #1
   40a1c:	str	r1, [sp, #320]	; 0x140
   40a20:	ldrb	r0, [r0]
   40a24:	strb	r0, [r3], #1
   40a28:	lsr	r0, r0, #7
   40a2c:	cmp	r2, r1
   40a30:	movls	r0, #0
   40a34:	andhi	r0, r0, #1
   40a38:	cmp	r0, #0
   40a3c:	bne	40a14 <fputs@plt+0x2f8cc>
   40a40:	add	ip, sp, #280	; 0x118
   40a44:	ldrh	r1, [fp, #18]
   40a48:	add	r2, sp, #168	; 0xa8
   40a4c:	sub	r3, r3, r2
   40a50:	str	ip, [sp, #8]
   40a54:	ldr	ip, [sp, #20]
   40a58:	ldr	ip, [ip, #84]	; 0x54
   40a5c:	stm	sp, {r0, ip}
   40a60:	mov	r0, fp
   40a64:	bl	4037c <fputs@plt+0x2f234>
   40a68:	ldrb	r1, [fp, #5]
   40a6c:	ldr	r3, [fp, #56]	; 0x38
   40a70:	ldr	r2, [sp, #300]	; 0x12c
   40a74:	add	r3, r3, r1
   40a78:	rev	r2, r2
   40a7c:	str	r2, [r3, #8]
   40a80:	ldr	r0, [sp, #260]	; 0x104
   40a84:	bl	3c628 <fputs@plt+0x2b4e0>
   40a88:	ldr	r3, [sp, #280]	; 0x118
   40a8c:	str	r3, [sp, #28]
   40a90:	b	40870 <fputs@plt+0x2f728>
   40a94:	ldr	r3, [sp, #36]	; 0x24
   40a98:	ldr	r3, [r3, #4]
   40a9c:	ldr	r0, [r3, #32]
   40aa0:	bl	1facc <fputs@plt+0xe984>
   40aa4:	ldr	r3, [sp, #36]	; 0x24
   40aa8:	mov	r2, #0
   40aac:	str	r2, [sp, #120]	; 0x78
   40ab0:	str	r2, [sp, #128]	; 0x80
   40ab4:	strb	r2, [sp, #132]	; 0x84
   40ab8:	ldrb	r3, [r3, #67]	; 0x43
   40abc:	str	r2, [sp, #184]	; 0xb8
   40ac0:	str	r2, [sp, #192]	; 0xc0
   40ac4:	and	r3, r3, #1
   40ac8:	str	r3, [sp, #60]	; 0x3c
   40acc:	ldr	r3, [fp, #52]	; 0x34
   40ad0:	str	r3, [sp, #32]
   40ad4:	subs	r3, r0, #0
   40ad8:	str	r3, [sp, #80]	; 0x50
   40adc:	moveq	r3, #7
   40ae0:	beq	40c40 <fputs@plt+0x2faf8>
   40ae4:	ldrb	r1, [fp, #1]
   40ae8:	ldrh	r0, [fp, #18]
   40aec:	add	r3, r1, r0
   40af0:	cmp	r3, #1
   40af4:	str	r3, [sp, #44]	; 0x2c
   40af8:	strle	r2, [sp, #40]	; 0x28
   40afc:	ble	40b38 <fputs@plt+0x2f9f0>
   40b00:	subs	r3, r4, #0
   40b04:	str	r3, [sp, #40]	; 0x28
   40b08:	beq	40b2c <fputs@plt+0x2f9e4>
   40b0c:	add	r2, r1, r0
   40b10:	cmp	r3, r2
   40b14:	ldrne	r3, [sp, #40]	; 0x28
   40b18:	subeq	r3, r3, #2
   40b1c:	ldreq	r2, [sp, #60]	; 0x3c
   40b20:	subne	r3, r3, #1
   40b24:	addeq	r3, r3, r2
   40b28:	str	r3, [sp, #40]	; 0x28
   40b2c:	ldr	r3, [sp, #60]	; 0x3c
   40b30:	rsb	r3, r3, #2
   40b34:	str	r3, [sp, #44]	; 0x2c
   40b38:	ldrd	r2, [sp, #40]	; 0x28
   40b3c:	add	r3, r3, r2
   40b40:	sub	r3, r3, r1
   40b44:	ldr	r1, [fp, #56]	; 0x38
   40b48:	cmp	r0, r3
   40b4c:	ldrbeq	r3, [fp, #5]
   40b50:	addeq	r3, r3, #8
   40b54:	beq	40b70 <fputs@plt+0x2fa28>
   40b58:	ldr	r2, [fp, #64]	; 0x40
   40b5c:	lsl	r3, r3, #1
   40b60:	ldrh	r3, [r2, r3]
   40b64:	rev16	r2, r3
   40b68:	ldrh	r3, [fp, #20]
   40b6c:	and	r3, r3, r2
   40b70:	add	r3, r1, r3
   40b74:	ldr	r5, [sp, #44]	; 0x2c
   40b78:	mov	r4, #0
   40b7c:	str	r3, [sp, #88]	; 0x58
   40b80:	ldr	r3, [sp, #88]	; 0x58
   40b84:	ldr	r3, [r3]
   40b88:	rev	r3, r3
   40b8c:	str	r3, [sp, #124]	; 0x7c
   40b90:	ldr	r3, [sp, #44]	; 0x2c
   40b94:	lsl	r3, r3, #2
   40b98:	str	r3, [sp, #92]	; 0x5c
   40b9c:	add	r3, sp, #136	; 0x88
   40ba0:	ldr	r2, [sp, #92]	; 0x5c
   40ba4:	add	r6, r3, r2
   40ba8:	add	r3, sp, #156	; 0x9c
   40bac:	add	r7, r3, r2
   40bb0:	lsl	r3, r5, #2
   40bb4:	mov	r2, r7
   40bb8:	ldr	r0, [sp, #32]
   40bbc:	ldr	r1, [sp, #124]	; 0x7c
   40bc0:	str	r3, [sp, #24]
   40bc4:	mov	r3, #0
   40bc8:	str	r3, [sp]
   40bcc:	bl	3d878 <fputs@plt+0x2c730>
   40bd0:	cmp	r0, #0
   40bd4:	str	r0, [sp, #52]	; 0x34
   40bd8:	str	r0, [sp, #120]	; 0x78
   40bdc:	beq	40c64 <fputs@plt+0x2fb1c>
   40be0:	add	r2, r5, #1
   40be4:	lsl	r2, r2, #2
   40be8:	mov	r1, #0
   40bec:	add	r0, sp, #156	; 0x9c
   40bf0:	bl	10f20 <memset@plt>
   40bf4:	mov	r3, #0
   40bf8:	str	r3, [sp, #24]
   40bfc:	ldr	r0, [sp, #192]	; 0xc0
   40c00:	add	r6, sp, #156	; 0x9c
   40c04:	mov	r5, #0
   40c08:	bl	18330 <fputs@plt+0x71e8>
   40c0c:	ldr	r3, [sp, #44]	; 0x2c
   40c10:	add	r4, r3, #1
   40c14:	add	r5, r5, #1
   40c18:	ldr	r0, [r6], #4
   40c1c:	bl	3c628 <fputs@plt+0x2b4e0>
   40c20:	cmp	r5, r4
   40c24:	bne	40c14 <fputs@plt+0x2facc>
   40c28:	add	r4, sp, #200	; 0xc8
   40c2c:	ldr	r2, [sp, #24]
   40c30:	ldr	r3, [sp, #68]	; 0x44
   40c34:	cmp	r3, r2
   40c38:	bne	41d9c <fputs@plt+0x30c54>
   40c3c:	ldr	r3, [sp, #120]	; 0x78
   40c40:	str	r3, [sp, #28]
   40c44:	ldr	r3, [sp, #64]	; 0x40
   40c48:	cmp	r3, #0
   40c4c:	beq	40c58 <fputs@plt+0x2fb10>
   40c50:	mov	r0, r3
   40c54:	bl	18c14 <fputs@plt+0x7acc>
   40c58:	ldr	r3, [sp, #80]	; 0x50
   40c5c:	str	r3, [sp, #64]	; 0x40
   40c60:	b	40870 <fputs@plt+0x2f728>
   40c64:	ldr	r2, [r7], #-4
   40c68:	subs	r5, r5, #1
   40c6c:	ldrh	r3, [r2, #18]
   40c70:	ldrb	r2, [r2, #1]
   40c74:	add	r3, r3, #1
   40c78:	add	r3, r3, r2
   40c7c:	add	r4, r4, r3
   40c80:	bcc	40da8 <fputs@plt+0x2fc60>
   40c84:	ldr	r3, [sp, #40]	; 0x28
   40c88:	ldrh	r1, [fp, #22]
   40c8c:	ldr	r2, [fp, #76]	; 0x4c
   40c90:	add	r9, r3, r5
   40c94:	ldrb	r3, [fp, #1]
   40c98:	cmp	r1, r9
   40c9c:	bne	40cdc <fputs@plt+0x2fb94>
   40ca0:	cmp	r3, #0
   40ca4:	beq	40cdc <fputs@plt+0x2fb94>
   40ca8:	ldr	r1, [fp, #32]
   40cac:	mov	r0, fp
   40cb0:	ldr	r3, [r1]
   40cb4:	str	r1, [r6, #-4]
   40cb8:	rev	r3, r3
   40cbc:	str	r3, [sp, #124]	; 0x7c
   40cc0:	blx	r2
   40cc4:	add	r3, sp, #260	; 0x104
   40cc8:	str	r0, [r3, r5, lsl #2]
   40ccc:	ldr	r3, [sp, #52]	; 0x34
   40cd0:	strb	r3, [fp, #1]
   40cd4:	sub	r6, r6, #4
   40cd8:	b	40bb0 <fputs@plt+0x2fa68>
   40cdc:	ldr	r1, [fp, #64]	; 0x40
   40ce0:	sub	r3, r9, r3
   40ce4:	mov	r0, fp
   40ce8:	lsl	r3, r3, #1
   40cec:	ldrh	r3, [r1, r3]
   40cf0:	rev16	r1, r3
   40cf4:	ldrh	r3, [fp, #20]
   40cf8:	and	r3, r3, r1
   40cfc:	ldr	r1, [fp, #56]	; 0x38
   40d00:	add	sl, r1, r3
   40d04:	ldr	r1, [sl]
   40d08:	str	sl, [r6, #-4]
   40d0c:	rev	r1, r1
   40d10:	str	r1, [sp, #124]	; 0x7c
   40d14:	mov	r1, sl
   40d18:	blx	r2
   40d1c:	add	r3, sp, #260	; 0x104
   40d20:	mov	r8, r0
   40d24:	str	r0, [r3, r5, lsl #2]
   40d28:	ldr	r3, [sp, #32]
   40d2c:	ldrh	r2, [r3, #22]
   40d30:	tst	r2, #4
   40d34:	beq	40d8c <fputs@plt+0x2fc44>
   40d38:	ldr	r0, [fp, #56]	; 0x38
   40d3c:	ldr	r2, [r3, #36]	; 0x24
   40d40:	sub	r0, sl, r0
   40d44:	add	r1, r8, r0
   40d48:	cmp	r1, r2
   40d4c:	ble	40d64 <fputs@plt+0x2fc1c>
   40d50:	movw	r0, #62916	; 0xf5c4
   40d54:	bl	2e084 <fputs@plt+0x1cf3c>
   40d58:	str	r0, [sp, #120]	; 0x78
   40d5c:	ldr	r2, [sp, #24]
   40d60:	b	40be8 <fputs@plt+0x2faa0>
   40d64:	ldr	r3, [sp, #80]	; 0x50
   40d68:	mov	r2, r8
   40d6c:	mov	r1, sl
   40d70:	add	r0, r3, r0
   40d74:	bl	10fbc <memcpy@plt>
   40d78:	ldr	r2, [fp, #56]	; 0x38
   40d7c:	sub	r3, sl, r2
   40d80:	ldr	r2, [sp, #80]	; 0x50
   40d84:	add	r3, r2, r3
   40d88:	str	r3, [r6, #-4]
   40d8c:	ldrb	r1, [fp, #1]
   40d90:	add	r3, sp, #120	; 0x78
   40d94:	mov	r2, r8
   40d98:	mov	r0, fp
   40d9c:	sub	r1, r9, r1
   40da0:	bl	2e8cc <fputs@plt+0x1d784>
   40da4:	b	40cd4 <fputs@plt+0x2fb8c>
   40da8:	add	r3, r4, #3
   40dac:	mov	r0, #6
   40db0:	bic	r4, r3, #3
   40db4:	ldr	r3, [sp, #32]
   40db8:	ldr	r3, [r3, #32]
   40dbc:	mla	r0, r0, r4, r3
   40dc0:	bl	1f2ec <fputs@plt+0xe1a4>
   40dc4:	cmp	r0, #0
   40dc8:	str	r0, [sp, #192]	; 0xc0
   40dcc:	moveq	r3, #7
   40dd0:	streq	r0, [sp, #24]
   40dd4:	streq	r3, [sp, #120]	; 0x78
   40dd8:	beq	40bfc <fputs@plt+0x2fab4>
   40ddc:	add	r0, r0, r4, lsl #2
   40de0:	ldr	r7, [sp, #52]	; 0x34
   40de4:	add	r3, r0, r4, lsl #1
   40de8:	str	r3, [sp, #24]
   40dec:	mov	r6, r7
   40df0:	ldr	r3, [sp, #156]	; 0x9c
   40df4:	str	r0, [sp, #196]	; 0xc4
   40df8:	str	r3, [sp, #188]	; 0xbc
   40dfc:	ldrb	r2, [r3, #4]
   40e00:	ldrb	r3, [r3, #3]
   40e04:	lsl	r2, r2, #2
   40e08:	str	r3, [sp, #48]	; 0x30
   40e0c:	str	r2, [sp, #56]	; 0x38
   40e10:	add	r3, sp, #156	; 0x9c
   40e14:	ldr	r2, [sp, #156]	; 0x9c
   40e18:	ldr	r4, [r3, r6, lsl #2]
   40e1c:	ldr	r2, [r2, #56]	; 0x38
   40e20:	ldr	r8, [r4, #56]	; 0x38
   40e24:	ldrh	r5, [r4, #14]
   40e28:	ldrb	r2, [r2]
   40e2c:	ldrb	r1, [r8]
   40e30:	add	r5, r8, r5
   40e34:	ldrh	r3, [r4, #18]
   40e38:	ldrh	r9, [r4, #20]
   40e3c:	cmp	r1, r2
   40e40:	beq	40e5c <fputs@plt+0x2fd14>
   40e44:	movw	r0, #62983	; 0xf607
   40e48:	bl	2e084 <fputs@plt+0x1cf3c>
   40e4c:	str	r0, [sp, #120]	; 0x78
   40e50:	b	40bf4 <fputs@plt+0x2faac>
   40e54:	mov	r6, r3
   40e58:	b	40e10 <fputs@plt+0x2fcc8>
   40e5c:	ldrb	r2, [r4, #1]
   40e60:	mov	r1, #0
   40e64:	ldr	r0, [sp, #184]	; 0xb8
   40e68:	add	r2, r2, r3
   40e6c:	ldr	r3, [sp, #196]	; 0xc4
   40e70:	lsl	r2, r2, #1
   40e74:	add	r0, r3, r0, lsl #1
   40e78:	bl	10f20 <memset@plt>
   40e7c:	ldrb	r3, [r4, #1]
   40e80:	cmp	r3, #0
   40e84:	beq	40ee8 <fputs@plt+0x2fda0>
   40e88:	ldr	r1, [sp, #184]	; 0xb8
   40e8c:	mov	r0, #0
   40e90:	sub	sl, r5, #2
   40e94:	mov	r3, r0
   40e98:	ldr	r2, [sp, #192]	; 0xc0
   40e9c:	ldrh	ip, [r4, #22]
   40ea0:	add	lr, r2, r1, lsl #2
   40ea4:	cmp	ip, r0
   40ea8:	bgt	410c4 <fputs@plt+0x2ff7c>
   40eac:	add	r1, r1, ip
   40eb0:	cmp	r3, #0
   40eb4:	add	r5, r5, ip, lsl #1
   40eb8:	mov	r3, #0
   40ebc:	add	ip, r4, #32
   40ec0:	strne	r1, [sp, #184]	; 0xb8
   40ec4:	mov	r1, r3
   40ec8:	ldr	r0, [sp, #184]	; 0xb8
   40ecc:	add	r2, r2, r0, lsl #2
   40ed0:	ldrb	sl, [r4, #1]
   40ed4:	add	lr, r3, r0
   40ed8:	cmp	r3, sl
   40edc:	blt	410e4 <fputs@plt+0x2ff9c>
   40ee0:	cmp	r1, #0
   40ee4:	strne	lr, [sp, #184]	; 0xb8
   40ee8:	ldrh	r2, [r4, #18]
   40eec:	mov	r1, #0
   40ef0:	ldrh	r3, [r4, #14]
   40ef4:	ldr	r0, [sp, #192]	; 0xc0
   40ef8:	add	r3, r3, r2, lsl #1
   40efc:	ldr	r2, [sp, #184]	; 0xb8
   40f00:	add	r3, r8, r3
   40f04:	cmp	r3, r5
   40f08:	mov	ip, r5
   40f0c:	bhi	410f8 <fputs@plt+0x2ffb0>
   40f10:	cmp	r1, #0
   40f14:	ldr	r1, [sp, #44]	; 0x2c
   40f18:	strne	r2, [sp, #184]	; 0xb8
   40f1c:	add	r2, sp, #240	; 0xf0
   40f20:	ldr	r3, [sp, #184]	; 0xb8
   40f24:	str	r3, [r2, r6, lsl #2]
   40f28:	ldr	r2, [sp, #48]	; 0x30
   40f2c:	clz	r2, r2
   40f30:	lsr	r2, r2, #5
   40f34:	str	r2, [sp, #76]	; 0x4c
   40f38:	cmp	r1, r6
   40f3c:	movle	r2, #0
   40f40:	andgt	r2, r2, #1
   40f44:	cmp	r2, #0
   40f48:	beq	40fe0 <fputs@plt+0x2fe98>
   40f4c:	add	r2, sp, #260	; 0x104
   40f50:	ldr	r1, [sp, #196]	; 0xc4
   40f54:	lsl	r3, r3, #1
   40f58:	ldr	r2, [r2, r6, lsl #2]
   40f5c:	strh	r2, [r1, r3]
   40f60:	add	r1, sp, #136	; 0x88
   40f64:	uxth	r2, r2
   40f68:	ldr	r3, [sp, #24]
   40f6c:	ldr	r1, [r1, r6, lsl #2]
   40f70:	add	r3, r3, r7
   40f74:	add	r7, r7, r2
   40f78:	mov	r0, r3
   40f7c:	bl	10fbc <memcpy@plt>
   40f80:	ldr	r1, [sp, #56]	; 0x38
   40f84:	mov	r3, r0
   40f88:	ldr	ip, [sp, #56]	; 0x38
   40f8c:	ldr	r2, [sp, #184]	; 0xb8
   40f90:	add	r0, r0, r1
   40f94:	ldr	r1, [sp, #192]	; 0xc0
   40f98:	str	r0, [r1, r2, lsl #2]
   40f9c:	lsl	r2, r2, #1
   40fa0:	ldr	r0, [sp, #196]	; 0xc4
   40fa4:	ldrh	r1, [r0, r2]
   40fa8:	sub	r1, r1, ip
   40fac:	strh	r1, [r0, r2]
   40fb0:	ldrb	r2, [r4, #4]
   40fb4:	cmp	r2, #0
   40fb8:	movne	r3, r7
   40fbc:	movne	r1, #0
   40fc0:	bne	41140 <fputs@plt+0x2fff8>
   40fc4:	ldr	r2, [r4, #56]	; 0x38
   40fc8:	ldr	r1, [sp, #56]	; 0x38
   40fcc:	ldr	r2, [r2, #8]
   40fd0:	str	r2, [r3, r1]
   40fd4:	ldr	r3, [sp, #184]	; 0xb8
   40fd8:	add	r3, r3, #1
   40fdc:	str	r3, [sp, #184]	; 0xb8
   40fe0:	ldr	r2, [sp, #44]	; 0x2c
   40fe4:	add	r3, r6, #1
   40fe8:	cmp	r2, r6
   40fec:	bgt	40e54 <fputs@plt+0x2fd0c>
   40ff0:	ldr	r2, [sp, #32]
   40ff4:	add	r4, sp, #260	; 0x104
   40ff8:	mov	r6, #0
   40ffc:	mov	r8, r4
   41000:	add	r5, sp, #220	; 0xdc
   41004:	ldr	r3, [sp, #56]	; 0x38
   41008:	ldr	r2, [r2, #36]	; 0x24
   4100c:	sub	r3, r3, #12
   41010:	add	r3, r3, r2
   41014:	str	r3, [sp, #84]	; 0x54
   41018:	add	r3, sp, #240	; 0xf0
   4101c:	add	r2, sp, #156	; 0x9c
   41020:	ldr	r1, [sp, #84]	; 0x54
   41024:	ldr	r7, [r2, r6, lsl #2]
   41028:	ldrh	r2, [r7, #16]
   4102c:	sub	r2, r1, r2
   41030:	cmp	r2, #0
   41034:	str	r2, [r8], #4
   41038:	blt	41168 <fputs@plt+0x30020>
   4103c:	add	sl, r7, #32
   41040:	mov	r9, #0
   41044:	ldrb	r2, [r7, #1]
   41048:	cmp	r9, r2
   4104c:	blt	41170 <fputs@plt+0x30028>
   41050:	ldr	r1, [sp, #44]	; 0x2c
   41054:	ldr	r2, [r3, r6, lsl #2]
   41058:	cmp	r1, r6
   4105c:	str	r2, [r5, r6, lsl #2]
   41060:	add	r2, r6, #1
   41064:	bgt	41160 <fputs@plt+0x30018>
   41068:	add	r3, r1, #1
   4106c:	mov	r6, #2
   41070:	mov	r7, r3
   41074:	mov	r8, #1
   41078:	str	r3, [sp, #72]	; 0x48
   4107c:	ldr	sl, [r4]
   41080:	ldr	r3, [sp, #84]	; 0x54
   41084:	cmp	r3, sl
   41088:	blt	4119c <fputs@plt+0x30054>
   4108c:	ldr	r9, [r5]
   41090:	ldr	r3, [sp, #184]	; 0xb8
   41094:	cmp	r9, r3
   41098:	blt	4122c <fputs@plt+0x300e4>
   4109c:	mov	r7, r8
   410a0:	add	r3, r6, #1
   410a4:	sub	r6, r6, #1
   410a8:	cmp	r7, r6
   410ac:	add	r8, r8, #1
   410b0:	add	r5, r5, #4
   410b4:	add	r4, r4, #4
   410b8:	ble	412bc <fputs@plt+0x30174>
   410bc:	mov	r6, r3
   410c0:	b	4107c <fputs@plt+0x2ff34>
   410c4:	ldrh	r3, [sl, #2]!
   410c8:	add	r0, r0, #1
   410cc:	rev16	r3, r3
   410d0:	and	r3, r3, r9
   410d4:	add	r3, r8, r3
   410d8:	str	r3, [lr], #4
   410dc:	mov	r3, #1
   410e0:	b	40ea4 <fputs@plt+0x2fd5c>
   410e4:	ldr	r1, [ip], #4
   410e8:	add	r3, r3, #1
   410ec:	str	r1, [r2], #4
   410f0:	mov	r1, #1
   410f4:	b	40ed0 <fputs@plt+0x2fd88>
   410f8:	ldrh	r1, [ip]
   410fc:	add	r5, r5, #2
   41100:	rev16	r1, r1
   41104:	and	r1, r1, r9
   41108:	add	r1, r8, r1
   4110c:	str	r1, [r0, r2, lsl #2]
   41110:	add	r2, r2, #1
   41114:	mov	r1, #1
   41118:	b	40f04 <fputs@plt+0x2fdbc>
   4111c:	ldr	r2, [sp, #24]
   41120:	strb	r1, [r2, r3]
   41124:	add	r3, r3, #1
   41128:	ldr	r2, [sp, #184]	; 0xb8
   4112c:	ldr	ip, [sp, #196]	; 0xc4
   41130:	lsl	r2, r2, #1
   41134:	ldrh	r0, [ip, r2]
   41138:	add	r0, r0, #1
   4113c:	strh	r0, [ip, r2]
   41140:	ldr	r2, [sp, #184]	; 0xb8
   41144:	mov	r7, r3
   41148:	ldr	r0, [sp, #196]	; 0xc4
   4114c:	lsl	r2, r2, #1
   41150:	ldrh	r2, [r0, r2]
   41154:	cmp	r2, #3
   41158:	bls	4111c <fputs@plt+0x2ffd4>
   4115c:	b	40fd4 <fputs@plt+0x2fe8c>
   41160:	mov	r6, r2
   41164:	b	4101c <fputs@plt+0x2fed4>
   41168:	movw	r0, #63081	; 0xf669
   4116c:	b	40e48 <fputs@plt+0x2fd00>
   41170:	mov	r0, r7
   41174:	ldr	r1, [sl], #4
   41178:	add	r9, r9, #1
   4117c:	ldr	r2, [r7, #76]	; 0x4c
   41180:	blx	r2
   41184:	ldr	r2, [r8, #-4]
   41188:	add	r0, r0, #2
   4118c:	add	r3, sp, #240	; 0xf0
   41190:	add	r2, r2, r0
   41194:	str	r2, [r8, #-4]
   41198:	b	41044 <fputs@plt+0x2fefc>
   4119c:	cmp	r7, r8
   411a0:	bgt	411c4 <fputs@plt+0x3007c>
   411a4:	cmp	r6, #6
   411a8:	mov	r7, r6
   411ac:	movweq	r0, #63093	; 0xf675
   411b0:	beq	40e48 <fputs@plt+0x2fd00>
   411b4:	mov	r3, #0
   411b8:	str	r3, [r4, #4]
   411bc:	ldr	r3, [sp, #184]	; 0xb8
   411c0:	str	r3, [r5, #4]
   411c4:	ldr	r3, [r5]
   411c8:	add	r0, sp, #184	; 0xb8
   411cc:	sub	r9, r3, #1
   411d0:	str	r3, [sp, #24]
   411d4:	mov	r1, r9
   411d8:	bl	14ff8 <fputs@plt+0x3eb0>
   411dc:	ldr	r3, [sp, #48]	; 0x30
   411e0:	add	r0, r0, #2
   411e4:	sub	sl, sl, r0
   411e8:	str	sl, [r4]
   411ec:	cmp	r3, #0
   411f0:	bne	41218 <fputs@plt+0x300d0>
   411f4:	ldr	r3, [sp, #24]
   411f8:	ldr	r2, [sp, #184]	; 0xb8
   411fc:	cmp	r3, r2
   41200:	ldrge	r0, [sp, #48]	; 0x30
   41204:	bge	41218 <fputs@plt+0x300d0>
   41208:	mov	r1, r3
   4120c:	add	r0, sp, #184	; 0xb8
   41210:	bl	14ff8 <fputs@plt+0x3eb0>
   41214:	add	r0, r0, #2
   41218:	ldr	r3, [r4, #4]
   4121c:	str	r9, [r5]
   41220:	add	r0, r3, r0
   41224:	str	r0, [r4, #4]
   41228:	b	4107c <fputs@plt+0x2ff34>
   4122c:	mov	r1, r9
   41230:	add	r0, sp, #184	; 0xb8
   41234:	bl	14ff8 <fputs@plt+0x3eb0>
   41238:	ldr	r3, [r4]
   4123c:	add	r0, r0, #2
   41240:	ldr	r2, [sp, #84]	; 0x54
   41244:	add	r3, r0, r3
   41248:	cmp	r2, r3
   4124c:	blt	41294 <fputs@plt+0x3014c>
   41250:	str	r3, [r4]
   41254:	add	r1, r9, #1
   41258:	ldr	r3, [sp, #48]	; 0x30
   4125c:	str	r1, [r5]
   41260:	cmp	r3, #0
   41264:	bne	41284 <fputs@plt+0x3013c>
   41268:	ldr	r3, [sp, #184]	; 0xb8
   4126c:	cmp	r1, r3
   41270:	ldrge	r0, [sp, #48]	; 0x30
   41274:	bge	41284 <fputs@plt+0x3013c>
   41278:	add	r0, sp, #184	; 0xb8
   4127c:	bl	14ff8 <fputs@plt+0x3eb0>
   41280:	add	r0, r0, #2
   41284:	ldr	r3, [r4, #4]
   41288:	sub	r0, r3, r0
   4128c:	str	r0, [r4, #4]
   41290:	b	4108c <fputs@plt+0x2ff44>
   41294:	ldr	r3, [sp, #184]	; 0xb8
   41298:	cmp	r9, r3
   4129c:	bge	4109c <fputs@plt+0x2ff54>
   412a0:	cmp	r6, #2
   412a4:	ldrne	r3, [r5, #-4]
   412a8:	moveq	r3, #0
   412ac:	cmp	r9, r3
   412b0:	bgt	410a0 <fputs@plt+0x2ff58>
   412b4:	movw	r0, #63126	; 0xf696
   412b8:	b	40e48 <fputs@plt+0x2fd00>
   412bc:	sub	r5, r7, #-1073741822	; 0xc0000002
   412c0:	add	r3, sp, #220	; 0xdc
   412c4:	lsl	r5, r5, #2
   412c8:	sub	r4, r7, #1
   412cc:	add	r8, r3, r5
   412d0:	add	r3, sp, #344	; 0x158
   412d4:	add	r5, r3, r5
   412d8:	sub	r5, r5, #80	; 0x50
   412dc:	cmp	r4, #0
   412e0:	bne	413b8 <fputs@plt+0x30270>
   412e4:	ldr	r3, [sp, #156]	; 0x9c
   412e8:	mov	r6, r4
   412ec:	ldr	r3, [r3, #56]	; 0x38
   412f0:	ldrb	r5, [r3]
   412f4:	str	r4, [sp, #100]	; 0x64
   412f8:	ldr	r3, [sp, #72]	; 0x48
   412fc:	cmp	r3, r4
   41300:	ble	41494 <fputs@plt+0x3034c>
   41304:	add	r2, sp, #156	; 0x9c
   41308:	add	r1, sp, #200	; 0xc8
   4130c:	ldr	r3, [r2, r4, lsl #2]
   41310:	str	r6, [r2, r4, lsl #2]
   41314:	str	r3, [r1, r4, lsl #2]
   41318:	ldr	r0, [r3, #72]	; 0x48
   4131c:	str	r3, [sp, #320]	; 0x140
   41320:	bl	3ae48 <fputs@plt+0x29d00>
   41324:	cmp	r0, #0
   41328:	add	r3, r4, #1
   4132c:	str	r3, [sp, #24]
   41330:	str	r0, [sp, #120]	; 0x78
   41334:	bne	40bfc <fputs@plt+0x2fab4>
   41338:	ldr	r3, [sp, #24]
   4133c:	add	r4, r4, #1
   41340:	cmp	r7, r3
   41344:	bgt	412f4 <fputs@plt+0x301ac>
   41348:	add	r3, sp, #200	; 0xc8
   4134c:	add	r1, sp, #280	; 0x118
   41350:	add	lr, sp, #300	; 0x12c
   41354:	add	ip, sp, #144	; 0x90
   41358:	mov	r4, r3
   4135c:	mov	r2, #0
   41360:	str	r3, [sp, #96]	; 0x60
   41364:	mov	r6, r1
   41368:	ldr	r3, [r4], #4
   4136c:	ldr	r0, [r3, #84]	; 0x54
   41370:	ldr	r3, [r3, #72]	; 0x48
   41374:	str	r0, [r1], #4
   41378:	str	r0, [lr], #4
   4137c:	ldrh	r3, [r3, #24]
   41380:	strh	r3, [ip], #2
   41384:	mov	r3, #0
   41388:	cmp	r3, r2
   4138c:	bne	41530 <fputs@plt+0x303e8>
   41390:	add	r2, r3, #1
   41394:	ldr	r3, [sp, #24]
   41398:	cmp	r2, r3
   4139c:	bne	41368 <fputs@plt+0x30220>
   413a0:	mov	r8, #0
   413a4:	add	r7, sp, #300	; 0x12c
   413a8:	mvn	r6, #0
   413ac:	mov	r4, #0
   413b0:	mov	r3, #1
   413b4:	b	41564 <fputs@plt+0x3041c>
   413b8:	ldmda	r5, {r3, sl}
   413bc:	add	r0, sp, #184	; 0xb8
   413c0:	ldr	r6, [r8]
   413c4:	str	r3, [sp, #24]
   413c8:	ldr	r3, [sp, #48]	; 0x30
   413cc:	sub	r9, r6, #1
   413d0:	sub	r6, r6, r3
   413d4:	mov	r1, r6
   413d8:	lsl	r6, r6, #1
   413dc:	bl	14ff8 <fputs@plt+0x3eb0>
   413e0:	mov	r1, r9
   413e4:	add	r0, sp, #184	; 0xb8
   413e8:	bl	14ff8 <fputs@plt+0x3eb0>
   413ec:	cmp	sl, #0
   413f0:	beq	4142c <fputs@plt+0x302e4>
   413f4:	ldr	r3, [sp, #60]	; 0x3c
   413f8:	cmp	r3, #0
   413fc:	bne	41464 <fputs@plt+0x3031c>
   41400:	ldr	r3, [sp, #196]	; 0xc4
   41404:	lsl	r1, r9, #1
   41408:	ldrh	r2, [r3, r6]
   4140c:	ldrh	r3, [r3, r1]
   41410:	ldr	r1, [sp, #24]
   41414:	add	r2, r2, sl
   41418:	add	r2, r2, #1
   4141c:	add	r3, r3, #2
   41420:	sub	r3, r1, r3
   41424:	cmp	r2, r3
   41428:	bge	41464 <fputs@plt+0x3031c>
   4142c:	ldr	r2, [sp, #196]	; 0xc4
   41430:	str	r9, [r8]
   41434:	ldrh	r3, [r2, r6]
   41438:	sub	r6, r6, #2
   4143c:	add	r3, r3, #2
   41440:	add	sl, sl, r3
   41444:	lsl	r3, r9, #1
   41448:	subs	r9, r9, #1
   4144c:	ldrh	r3, [r2, r3]
   41450:	ldr	r2, [sp, #24]
   41454:	add	r3, r3, #2
   41458:	sub	r3, r2, r3
   4145c:	str	r3, [sp, #24]
   41460:	bpl	413e0 <fputs@plt+0x30298>
   41464:	ldr	r2, [r8], #-4
   41468:	cmp	r4, #1
   4146c:	sub	r4, r4, #1
   41470:	str	sl, [r5]
   41474:	ldr	r3, [sp, #24]
   41478:	str	r3, [r5, #-4]!
   4147c:	moveq	r3, #0
   41480:	ldrne	r3, [r8]
   41484:	cmp	r2, r3
   41488:	bgt	412dc <fputs@plt+0x30194>
   4148c:	movw	r0, #63168	; 0xf6c0
   41490:	b	40e48 <fputs@plt+0x2fd00>
   41494:	add	r2, sp, #124	; 0x7c
   41498:	add	r1, sp, #320	; 0x140
   4149c:	str	r6, [sp]
   414a0:	ldr	r3, [sp, #60]	; 0x3c
   414a4:	ldr	r0, [sp, #32]
   414a8:	cmp	r3, #0
   414ac:	ldreq	r3, [sp, #124]	; 0x7c
   414b0:	movne	r3, #1
   414b4:	bl	3efec <fputs@plt+0x2dea4>
   414b8:	cmp	r0, #0
   414bc:	str	r0, [sp, #120]	; 0x78
   414c0:	bne	41528 <fputs@plt+0x303e0>
   414c4:	mov	r1, r5
   414c8:	ldr	r0, [sp, #320]	; 0x140
   414cc:	bl	2e174 <fputs@plt+0x1d02c>
   414d0:	add	r3, sp, #200	; 0xc8
   414d4:	ldr	r2, [sp, #184]	; 0xb8
   414d8:	ldr	r1, [sp, #320]	; 0x140
   414dc:	str	r1, [r3, r4, lsl #2]
   414e0:	add	r3, r4, #1
   414e4:	str	r3, [sp, #24]
   414e8:	add	r3, sp, #240	; 0xf0
   414ec:	str	r2, [r3, r4, lsl #2]
   414f0:	ldr	r3, [sp, #32]
   414f4:	ldrb	r3, [r3, #17]
   414f8:	cmp	r3, #0
   414fc:	beq	41338 <fputs@plt+0x301f0>
   41500:	add	r3, sp, #120	; 0x78
   41504:	mov	r2, #5
   41508:	ldr	r0, [sp, #32]
   4150c:	str	r3, [sp]
   41510:	ldr	r3, [fp, #84]	; 0x54
   41514:	ldr	r1, [r1, #84]	; 0x54
   41518:	bl	3f698 <fputs@plt+0x2e550>
   4151c:	ldr	r3, [sp, #120]	; 0x78
   41520:	cmp	r3, #0
   41524:	b	41334 <fputs@plt+0x301ec>
   41528:	str	r4, [sp, #24]
   4152c:	b	40bfc <fputs@plt+0x2fab4>
   41530:	ldr	r7, [r6, r3, lsl #2]
   41534:	cmp	r0, r7
   41538:	bne	4154c <fputs@plt+0x30404>
   4153c:	movw	r0, #63242	; 0xf70a
   41540:	bl	2e084 <fputs@plt+0x1cf3c>
   41544:	str	r0, [sp, #120]	; 0x78
   41548:	b	40bfc <fputs@plt+0x2fab4>
   4154c:	add	r3, r3, #1
   41550:	b	41388 <fputs@plt+0x30240>
   41554:	ldr	r2, [r7, r3, lsl #2]
   41558:	cmp	r2, r1
   4155c:	movcc	r4, r3
   41560:	add	r3, r3, #1
   41564:	ldr	r0, [sp, #24]
   41568:	add	r2, sp, #344	; 0x158
   4156c:	add	r2, r2, r4, lsl #2
   41570:	ldr	r1, [r2, #-44]	; 0xffffffd4
   41574:	cmp	r3, r0
   41578:	bne	41554 <fputs@plt+0x3040c>
   4157c:	cmp	r4, r8
   41580:	str	r6, [r2, #-44]	; 0xffffffd4
   41584:	str	r1, [sp, #124]	; 0x7c
   41588:	beq	415e0 <fputs@plt+0x30498>
   4158c:	ble	415b4 <fputs@plt+0x3046c>
   41590:	ldr	r3, [r2, #-144]	; 0xffffff70
   41594:	ldr	r0, [r3, #72]	; 0x48
   41598:	ldr	r3, [sp, #32]
   4159c:	ldr	r1, [r3, #44]	; 0x2c
   415a0:	mov	r3, #0
   415a4:	strh	r3, [r0, #24]
   415a8:	add	r1, r1, #1
   415ac:	add	r1, r1, r4
   415b0:	bl	142bc <fputs@plt+0x3174>
   415b4:	add	r3, sp, #200	; 0xc8
   415b8:	ldr	r1, [sp, #124]	; 0x7c
   415bc:	ldr	r9, [r3, r8, lsl #2]
   415c0:	add	r3, sp, #344	; 0x158
   415c4:	add	r4, r3, r4, lsl #1
   415c8:	ldrh	r3, [r4, #-200]	; 0xffffff38
   415cc:	ldr	r0, [r9, #72]	; 0x48
   415d0:	strh	r3, [r0, #24]
   415d4:	bl	142bc <fputs@plt+0x3174>
   415d8:	ldr	r3, [sp, #124]	; 0x7c
   415dc:	str	r3, [r9, #84]	; 0x54
   415e0:	ldr	r3, [sp, #24]
   415e4:	add	r8, r8, #1
   415e8:	cmp	r8, r3
   415ec:	bne	413ac <fputs@plt+0x30264>
   415f0:	add	r3, sp, #344	; 0x158
   415f4:	ldr	r1, [sp, #88]	; 0x58
   415f8:	eor	r5, r5, #8
   415fc:	ldr	r2, [sp, #100]	; 0x64
   41600:	add	r3, r3, r2, lsl #2
   41604:	ldr	r2, [r3, #-144]	; 0xffffff70
   41608:	ldr	r3, [r2, #84]	; 0x54
   4160c:	rev	r3, r3
   41610:	str	r3, [r1]
   41614:	ldr	r1, [sp, #24]
   41618:	ldr	r3, [sp, #72]	; 0x48
   4161c:	subs	r3, r3, r1
   41620:	movne	r3, #1
   41624:	ands	r3, r3, r5, lsr #3
   41628:	beq	41658 <fputs@plt+0x30510>
   4162c:	ldr	r3, [sp, #72]	; 0x48
   41630:	ldr	r2, [r2, #56]	; 0x38
   41634:	cmp	r3, r1
   41638:	ldr	r1, [sp, #92]	; 0x5c
   4163c:	addge	r3, sp, #152	; 0x98
   41640:	addlt	r3, sp, #196	; 0xc4
   41644:	add	r3, r3, r1
   41648:	ldr	r3, [r3, #4]
   4164c:	ldr	r3, [r3, #56]	; 0x38
   41650:	ldr	r3, [r3, #8]
   41654:	str	r3, [r2, #8]
   41658:	ldr	r3, [sp, #32]
   4165c:	ldrb	r3, [r3, #17]
   41660:	cmp	r3, #0
   41664:	bne	4177c <fputs@plt+0x30634>
   41668:	mov	r6, #0
   4166c:	add	r9, sp, #200	; 0xc8
   41670:	mov	r4, r6
   41674:	add	r8, sp, #220	; 0xdc
   41678:	ldr	r3, [sp, #100]	; 0x64
   4167c:	cmp	r4, r3
   41680:	bne	418d4 <fputs@plt+0x3078c>
   41684:	ldr	r3, [sp, #24]
   41688:	rsb	r3, r3, #1
   4168c:	str	r3, [sp, #60]	; 0x3c
   41690:	ldr	r3, [sp, #60]	; 0x3c
   41694:	cmp	r3, #0
   41698:	rsblt	r3, r3, #0
   4169c:	str	r3, [sp, #40]	; 0x28
   416a0:	add	r3, sp, #344	; 0x158
   416a4:	ldr	r2, [sp, #40]	; 0x28
   416a8:	add	r3, r3, r2
   416ac:	ldrb	r3, [r3, #-216]	; 0xffffff28
   416b0:	cmp	r3, #0
   416b4:	bne	416e0 <fputs@plt+0x30598>
   416b8:	ldr	r3, [sp, #60]	; 0x3c
   416bc:	cmp	r3, #0
   416c0:	bge	419c0 <fputs@plt+0x30878>
   416c4:	sub	r3, r2, #1
   416c8:	add	r2, sp, #344	; 0x158
   416cc:	add	r3, r2, r3, lsl #2
   416d0:	ldr	r2, [r3, #-104]	; 0xffffff98
   416d4:	ldr	r3, [r3, #-124]	; 0xffffff84
   416d8:	cmp	r2, r3
   416dc:	bge	419d0 <fputs@plt+0x30888>
   416e0:	ldr	r2, [sp, #24]
   416e4:	ldr	r3, [sp, #60]	; 0x3c
   416e8:	add	r3, r3, #1
   416ec:	cmp	r3, r2
   416f0:	str	r3, [sp, #60]	; 0x3c
   416f4:	bne	41690 <fputs@plt+0x30548>
   416f8:	ldr	r3, [sp, #28]
   416fc:	cmp	r3, #1
   41700:	bne	41d2c <fputs@plt+0x30be4>
   41704:	ldrh	r3, [fp, #18]
   41708:	cmp	r3, #0
   4170c:	bne	41d2c <fputs@plt+0x30be4>
   41710:	ldr	r4, [sp, #200]	; 0xc8
   41714:	ldrb	r2, [fp, #5]
   41718:	ldrh	r3, [r4, #16]
   4171c:	cmp	r2, r3
   41720:	bhi	41d2c <fputs@plt+0x30be4>
   41724:	mov	r0, r4
   41728:	bl	2ebd8 <fputs@plt+0x1da90>
   4172c:	cmp	r0, #0
   41730:	str	r0, [sp, #120]	; 0x78
   41734:	bne	41748 <fputs@plt+0x30600>
   41738:	add	r2, sp, #120	; 0x78
   4173c:	mov	r1, fp
   41740:	mov	r0, r4
   41744:	bl	3f8b8 <fputs@plt+0x2e770>
   41748:	add	r1, sp, #120	; 0x78
   4174c:	mov	r0, r4
   41750:	bl	40350 <fputs@plt+0x2f208>
   41754:	ldr	r4, [sp, #24]
   41758:	add	r5, sp, #156	; 0x9c
   4175c:	ldr	r3, [sp, #72]	; 0x48
   41760:	cmp	r3, r4
   41764:	ble	40bfc <fputs@plt+0x2fab4>
   41768:	add	r1, sp, #120	; 0x78
   4176c:	ldr	r0, [r5, r4, lsl #2]
   41770:	add	r4, r4, #1
   41774:	bl	40350 <fputs@plt+0x2f208>
   41778:	b	4175c <fputs@plt+0x30614>
   4177c:	ldr	r5, [sp, #200]	; 0xc8
   41780:	mov	r4, #0
   41784:	mov	r8, r4
   41788:	mov	r6, r4
   4178c:	ldrb	r3, [r5, #1]
   41790:	ldrh	r7, [r5, #18]
   41794:	ldr	sl, [r5, #56]	; 0x38
   41798:	add	r7, r7, r3
   4179c:	ldr	r3, [sp, #32]
   417a0:	ldr	r3, [r3, #36]	; 0x24
   417a4:	str	r3, [sp, #60]	; 0x3c
   417a8:	ldr	r3, [sp, #184]	; 0xb8
   417ac:	cmp	r6, r3
   417b0:	bge	41668 <fputs@plt+0x30520>
   417b4:	ldr	r3, [sp, #192]	; 0xc0
   417b8:	cmp	r6, r7
   417bc:	ldr	r9, [r3, r6, lsl #2]
   417c0:	bne	41800 <fputs@plt+0x306b8>
   417c4:	add	r4, r4, #1
   417c8:	add	r2, sp, #344	; 0x158
   417cc:	ldr	r3, [sp, #24]
   417d0:	cmp	r4, r3
   417d4:	lsl	r3, r4, #2
   417d8:	add	r3, r2, r3
   417dc:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   417e0:	ldrge	r2, [r3, #-188]	; 0xffffff44
   417e4:	ldrb	r1, [r2, #1]
   417e8:	ldrh	r3, [r2, #18]
   417ec:	ldr	sl, [r2, #56]	; 0x38
   417f0:	add	r3, r3, r1
   417f4:	ldr	r1, [sp, #76]	; 0x4c
   417f8:	add	r3, r3, r1
   417fc:	add	r7, r7, r3
   41800:	add	r3, sp, #344	; 0x158
   41804:	add	r3, r3, r8, lsl #2
   41808:	ldr	r3, [r3, #-124]	; 0xffffff84
   4180c:	cmp	r6, r3
   41810:	bne	41830 <fputs@plt+0x306e8>
   41814:	add	r8, r8, #1
   41818:	add	r3, sp, #344	; 0x158
   4181c:	add	r3, r3, r8, lsl #2
   41820:	ldr	r5, [r3, #-144]	; 0xffffff70
   41824:	ldr	r3, [sp, #48]	; 0x30
   41828:	cmp	r3, #0
   4182c:	beq	418cc <fputs@plt+0x30784>
   41830:	ldr	r3, [sp, #24]
   41834:	cmp	r4, r3
   41838:	bge	4186c <fputs@plt+0x30724>
   4183c:	add	r3, sp, #344	; 0x158
   41840:	ldr	r2, [r5, #84]	; 0x54
   41844:	add	r3, r3, r4, lsl #2
   41848:	ldr	r3, [r3, #-64]	; 0xffffffc0
   4184c:	cmp	r2, r3
   41850:	bne	4186c <fputs@plt+0x30724>
   41854:	cmp	sl, r9
   41858:	bhi	4186c <fputs@plt+0x30724>
   4185c:	ldr	r3, [sp, #60]	; 0x3c
   41860:	add	r3, sl, r3
   41864:	cmp	r9, r3
   41868:	bcc	418cc <fputs@plt+0x30784>
   4186c:	ldr	r3, [sp, #56]	; 0x38
   41870:	cmp	r3, #0
   41874:	bne	41898 <fputs@plt+0x30750>
   41878:	ldr	r1, [r9]
   4187c:	add	r3, sp, #120	; 0x78
   41880:	mov	r2, #5
   41884:	str	r3, [sp]
   41888:	ldr	r0, [sp, #32]
   4188c:	rev	r1, r1
   41890:	ldr	r3, [r5, #84]	; 0x54
   41894:	bl	3f698 <fputs@plt+0x2e550>
   41898:	mov	r1, r6
   4189c:	add	r0, sp, #184	; 0xb8
   418a0:	bl	14ff8 <fputs@plt+0x3eb0>
   418a4:	ldrh	r3, [r5, #12]
   418a8:	cmp	r3, r0
   418ac:	bcs	418c0 <fputs@plt+0x30778>
   418b0:	add	r2, sp, #120	; 0x78
   418b4:	mov	r1, r9
   418b8:	mov	r0, r5
   418bc:	bl	3f76c <fputs@plt+0x2e624>
   418c0:	ldr	r3, [sp, #120]	; 0x78
   418c4:	cmp	r3, #0
   418c8:	bne	40bfc <fputs@plt+0x2fab4>
   418cc:	add	r6, r6, #1
   418d0:	b	417a8 <fputs@plt+0x30660>
   418d4:	ldr	r3, [r8, r4, lsl #2]
   418d8:	ldr	r5, [r9, r4, lsl #2]
   418dc:	ldr	r1, [sp, #192]	; 0xc0
   418e0:	lsl	r2, r3, #2
   418e4:	ldr	ip, [sp, #80]	; 0x50
   418e8:	ldr	r0, [sp, #196]	; 0xc4
   418ec:	ldr	sl, [r1, r3, lsl #2]
   418f0:	lsl	r3, r3, #1
   418f4:	add	r7, ip, r6
   418f8:	ldrb	ip, [r5, #4]
   418fc:	ldrh	r3, [r0, r3]
   41900:	ldr	r0, [sp, #56]	; 0x38
   41904:	cmp	ip, #0
   41908:	ldreq	r2, [sl]
   4190c:	add	r0, r3, r0
   41910:	ldreq	r3, [r5, #56]	; 0x38
   41914:	streq	r2, [r3, #8]
   41918:	beq	4195c <fputs@plt+0x30814>
   4191c:	ldr	ip, [sp, #48]	; 0x30
   41920:	cmp	ip, #0
   41924:	beq	419a0 <fputs@plt+0x30858>
   41928:	add	r1, r1, r2
   4192c:	mov	r0, r5
   41930:	ldr	r3, [r5, #80]	; 0x50
   41934:	add	r2, sp, #320	; 0x140
   41938:	mov	sl, r7
   4193c:	ldr	r1, [r1, #-4]
   41940:	blx	r3
   41944:	add	r3, sp, #320	; 0x140
   41948:	add	r0, r7, #4
   4194c:	ldrd	r2, [r3]
   41950:	mov	r7, #0
   41954:	bl	186e0 <fputs@plt+0x7598>
   41958:	add	r0, r0, #4
   4195c:	add	r3, sp, #120	; 0x78
   41960:	ldr	r1, [sp, #40]	; 0x28
   41964:	add	r6, r6, r0
   41968:	mov	r2, sl
   4196c:	str	r3, [sp, #8]
   41970:	ldr	r3, [r5, #84]	; 0x54
   41974:	str	r7, [sp]
   41978:	add	r1, r1, r4
   4197c:	str	r3, [sp, #4]
   41980:	mov	r3, r0
   41984:	mov	r0, fp
   41988:	bl	4037c <fputs@plt+0x2f234>
   4198c:	ldr	r3, [sp, #120]	; 0x78
   41990:	cmp	r3, #0
   41994:	bne	40bfc <fputs@plt+0x2fab4>
   41998:	add	r4, r4, #1
   4199c:	b	41678 <fputs@plt+0x30530>
   419a0:	cmp	r3, #4
   419a4:	sub	sl, sl, #4
   419a8:	bne	4195c <fputs@plt+0x30814>
   419ac:	mov	r1, sl
   419b0:	mov	r0, fp
   419b4:	ldr	r3, [fp, #76]	; 0x4c
   419b8:	blx	r3
   419bc:	b	4195c <fputs@plt+0x30814>
   419c0:	ldreq	r8, [sp, #60]	; 0x3c
   419c4:	ldreq	r5, [sp, #220]	; 0xdc
   419c8:	moveq	r7, r8
   419cc:	beq	41a28 <fputs@plt+0x308e0>
   419d0:	ldr	r3, [sp, #40]	; 0x28
   419d4:	ldr	r1, [sp, #40]	; 0x28
   419d8:	ldr	r2, [sp, #72]	; 0x48
   419dc:	sub	r3, r3, #1
   419e0:	lsl	r3, r3, #2
   419e4:	cmp	r2, r1
   419e8:	addgt	r2, sp, #344	; 0x158
   419ec:	ldrle	r8, [sp, #184]	; 0xb8
   419f0:	addgt	r2, r2, r3
   419f4:	ldrgt	r8, [r2, #-104]	; 0xffffff98
   419f8:	ldrgt	r2, [sp, #76]	; 0x4c
   419fc:	addgt	r8, r2, r8
   41a00:	add	r2, sp, #344	; 0x158
   41a04:	add	r3, r2, r3
   41a08:	ldr	r7, [r3, #-124]	; 0xffffff84
   41a0c:	ldr	r3, [sp, #76]	; 0x4c
   41a10:	add	r7, r3, r7
   41a14:	mov	r3, r2
   41a18:	ldr	r2, [sp, #40]	; 0x28
   41a1c:	add	r3, r3, r2, lsl #2
   41a20:	ldr	r5, [r3, #-124]	; 0xffffff84
   41a24:	sub	r5, r5, r7
   41a28:	ldr	r2, [sp, #40]	; 0x28
   41a2c:	add	r3, sp, #344	; 0x158
   41a30:	cmp	r8, r7
   41a34:	add	sl, r7, r5
   41a38:	add	r3, r3, r2, lsl #2
   41a3c:	ldr	r4, [r3, #-144]	; 0xffffff70
   41a40:	ldr	r3, [r4, #56]	; 0x38
   41a44:	ldrh	r6, [r4, #18]
   41a48:	str	r3, [sp, #48]	; 0x30
   41a4c:	ldrb	r3, [r4, #5]
   41a50:	add	r9, r8, r6
   41a54:	str	r3, [sp, #92]	; 0x5c
   41a58:	ldr	r3, [r4, #64]	; 0x40
   41a5c:	add	r3, r3, r5, lsl #1
   41a60:	str	r3, [sp, #88]	; 0x58
   41a64:	ldrb	r3, [r4, #1]
   41a68:	add	r9, r9, r3
   41a6c:	bge	41aa4 <fputs@plt+0x3095c>
   41a70:	add	r3, sp, #184	; 0xb8
   41a74:	sub	r2, r7, r8
   41a78:	mov	r1, r8
   41a7c:	mov	r0, r4
   41a80:	bl	2e7bc <fputs@plt+0x1d674>
   41a84:	mov	r3, r0
   41a88:	ldr	r0, [r4, #64]	; 0x40
   41a8c:	lsl	r2, r6, #1
   41a90:	str	r3, [sp, #100]	; 0x64
   41a94:	add	r1, r0, r3, lsl #1
   41a98:	bl	11088 <memmove@plt>
   41a9c:	ldr	r3, [sp, #100]	; 0x64
   41aa0:	sub	r6, r6, r3
   41aa4:	cmp	r9, sl
   41aa8:	ble	41ac4 <fputs@plt+0x3097c>
   41aac:	add	r3, sp, #184	; 0xb8
   41ab0:	sub	r2, r9, sl
   41ab4:	mov	r1, sl
   41ab8:	mov	r0, r4
   41abc:	bl	2e7bc <fputs@plt+0x1d674>
   41ac0:	sub	r6, r6, r0
   41ac4:	ldr	r3, [sp, #92]	; 0x5c
   41ac8:	add	r3, r3, #5
   41acc:	str	r3, [sp, #104]	; 0x68
   41ad0:	ldr	r3, [sp, #92]	; 0x5c
   41ad4:	ldr	r2, [sp, #104]	; 0x68
   41ad8:	add	r3, r3, #6
   41adc:	str	r3, [sp, #108]	; 0x6c
   41ae0:	ldr	r3, [sp, #48]	; 0x30
   41ae4:	ldr	r1, [sp, #108]	; 0x6c
   41ae8:	ldrb	r2, [r3, r2]
   41aec:	ldrb	r3, [r3, r1]
   41af0:	orr	r3, r3, r2, lsl #8
   41af4:	ldr	r2, [sp, #48]	; 0x30
   41af8:	sub	r3, r3, #1
   41afc:	uxth	r3, r3
   41b00:	add	r3, r3, #1
   41b04:	add	r3, r2, r3
   41b08:	ldr	r2, [sp, #88]	; 0x58
   41b0c:	str	r3, [sp, #320]	; 0x140
   41b10:	cmp	r2, r3
   41b14:	bls	41b58 <fputs@plt+0x30a10>
   41b18:	lsl	sl, r7, #1
   41b1c:	mov	r9, r5
   41b20:	mov	r6, sl
   41b24:	cmp	r9, #0
   41b28:	ldr	r2, [sp, #192]	; 0xc0
   41b2c:	ldr	r8, [sp, #196]	; 0xc4
   41b30:	bgt	41d00 <fputs@plt+0x30bb8>
   41b34:	add	r3, r8, sl
   41b38:	add	r2, r2, r7, lsl #2
   41b3c:	mov	r1, r5
   41b40:	mov	r0, r4
   41b44:	bl	2ed7c <fputs@plt+0x1dc34>
   41b48:	cmp	r0, #0
   41b4c:	str	r0, [sp, #120]	; 0x78
   41b50:	beq	41c50 <fputs@plt+0x30b08>
   41b54:	b	40bfc <fputs@plt+0x2fab4>
   41b58:	cmp	r8, r7
   41b5c:	ble	41bac <fputs@plt+0x30a64>
   41b60:	ldr	sl, [r4, #64]	; 0x40
   41b64:	sub	r9, r8, r7
   41b68:	lsl	r2, r6, #1
   41b6c:	cmp	r9, r5
   41b70:	movge	r9, r5
   41b74:	mov	r1, sl
   41b78:	add	r0, sl, r9, lsl #1
   41b7c:	bl	11088 <memmove@plt>
   41b80:	add	r3, sp, #184	; 0xb8
   41b84:	add	r2, sp, #320	; 0x140
   41b88:	stm	sp, {r7, r9}
   41b8c:	mov	r0, r4
   41b90:	ldr	r1, [sp, #88]	; 0x58
   41b94:	str	r3, [sp, #8]
   41b98:	mov	r3, sl
   41b9c:	bl	2eb00 <fputs@plt+0x1d9b8>
   41ba0:	cmp	r0, #0
   41ba4:	bne	41b18 <fputs@plt+0x309d0>
   41ba8:	add	r6, r6, r9
   41bac:	add	r3, r4, #22
   41bb0:	mov	sl, #0
   41bb4:	str	r3, [sp, #100]	; 0x64
   41bb8:	ldrb	r3, [r4, #1]
   41bbc:	ldr	r9, [r4, #64]	; 0x40
   41bc0:	cmp	sl, r3
   41bc4:	blt	41c84 <fputs@plt+0x30b3c>
   41bc8:	add	r3, sp, #184	; 0xb8
   41bcc:	add	r2, sp, #320	; 0x140
   41bd0:	ldr	r1, [sp, #88]	; 0x58
   41bd4:	mov	r0, r4
   41bd8:	str	r3, [sp, #8]
   41bdc:	sub	r3, r5, r6
   41be0:	str	r3, [sp, #4]
   41be4:	add	r3, r7, r6
   41be8:	str	r3, [sp]
   41bec:	add	r3, r9, r6, lsl #1
   41bf0:	bl	2eb00 <fputs@plt+0x1d9b8>
   41bf4:	cmp	r0, #0
   41bf8:	bne	41b18 <fputs@plt+0x309d0>
   41bfc:	ldr	r3, [sp, #48]	; 0x30
   41c00:	uxth	r5, r5
   41c04:	strb	r0, [r4, #1]
   41c08:	ldr	r2, [sp, #92]	; 0x5c
   41c0c:	strh	r5, [r4, #18]
   41c10:	lsr	r5, r5, #8
   41c14:	ldr	r1, [sp, #104]	; 0x68
   41c18:	add	r3, r3, r2
   41c1c:	strb	r5, [r3, #3]
   41c20:	ldrh	r2, [r4, #18]
   41c24:	strb	r2, [r3, #4]
   41c28:	ldr	r2, [sp, #48]	; 0x30
   41c2c:	ldr	r3, [sp, #320]	; 0x140
   41c30:	sub	r3, r3, r2
   41c34:	asr	r3, r3, #8
   41c38:	strb	r3, [r2, r1]
   41c3c:	ldr	r1, [sp, #108]	; 0x6c
   41c40:	ldr	r3, [sp, #320]	; 0x140
   41c44:	sub	r3, r3, r2
   41c48:	strb	r3, [r2, r1]
   41c4c:	str	r0, [sp, #120]	; 0x78
   41c50:	ldr	r2, [sp, #40]	; 0x28
   41c54:	add	r3, sp, #344	; 0x158
   41c58:	add	r3, r3, r2
   41c5c:	mov	r2, #1
   41c60:	strb	r2, [r3, #-216]	; 0xffffff28
   41c64:	add	r3, sp, #344	; 0x158
   41c68:	ldr	r2, [sp, #40]	; 0x28
   41c6c:	add	r3, r3, r2, lsl #2
   41c70:	ldr	r2, [sp, #84]	; 0x54
   41c74:	ldr	r3, [r3, #-84]	; 0xffffffac
   41c78:	sub	r3, r2, r3
   41c7c:	strh	r3, [r4, #16]
   41c80:	b	416e0 <fputs@plt+0x30598>
   41c84:	ldr	r2, [sp, #100]	; 0x64
   41c88:	ldrh	r3, [r2], #2
   41c8c:	add	r3, r3, r8
   41c90:	str	r2, [sp, #100]	; 0x64
   41c94:	sub	r2, r3, r7
   41c98:	cmp	r2, #0
   41c9c:	cmpge	r5, r2
   41ca0:	ble	41cf8 <fputs@plt+0x30bb0>
   41ca4:	add	r9, r9, r2, lsl #1
   41ca8:	sub	r2, r6, r2
   41cac:	str	r3, [sp, #116]	; 0x74
   41cb0:	lsl	r2, r2, #1
   41cb4:	add	r6, r6, #1
   41cb8:	mov	r1, r9
   41cbc:	add	r0, r9, #2
   41cc0:	bl	11088 <memmove@plt>
   41cc4:	add	r3, sp, #184	; 0xb8
   41cc8:	add	r2, sp, #320	; 0x140
   41ccc:	ldr	r1, [sp, #88]	; 0x58
   41cd0:	mov	r0, r4
   41cd4:	str	r3, [sp, #8]
   41cd8:	mov	r3, #1
   41cdc:	str	r3, [sp, #4]
   41ce0:	ldr	r3, [sp, #116]	; 0x74
   41ce4:	str	r3, [sp]
   41ce8:	mov	r3, r9
   41cec:	bl	2eb00 <fputs@plt+0x1d9b8>
   41cf0:	cmp	r0, #0
   41cf4:	bne	41b18 <fputs@plt+0x309d0>
   41cf8:	add	sl, sl, #1
   41cfc:	b	41bb8 <fputs@plt+0x30a70>
   41d00:	ldrh	r3, [r8, r6]
   41d04:	cmp	r3, #0
   41d08:	bne	41d20 <fputs@plt+0x30bd8>
   41d0c:	ldr	r0, [sp, #188]	; 0xbc
   41d10:	ldr	r1, [r2, r6, lsl #1]
   41d14:	ldr	r3, [r0, #76]	; 0x4c
   41d18:	blx	r3
   41d1c:	strh	r0, [r8, r6]
   41d20:	sub	r9, r9, #1
   41d24:	add	r6, r6, #2
   41d28:	b	41b24 <fputs@plt+0x309dc>
   41d2c:	ldr	r3, [sp, #32]
   41d30:	ldrb	r2, [r3, #17]
   41d34:	ldr	r3, [sp, #56]	; 0x38
   41d38:	cmp	r2, #0
   41d3c:	clz	r3, r3
   41d40:	lsr	r3, r3, #5
   41d44:	moveq	r3, #0
   41d48:	cmp	r3, #0
   41d4c:	beq	41754 <fputs@plt+0x3060c>
   41d50:	add	r4, sp, #120	; 0x78
   41d54:	ldr	r0, [sp, #32]
   41d58:	ldr	r2, [sp, #96]	; 0x60
   41d5c:	ldr	r3, [r2], #4
   41d60:	str	r2, [sp, #96]	; 0x60
   41d64:	ldr	r2, [r3, #56]	; 0x38
   41d68:	ldr	r1, [r2, #8]
   41d6c:	mov	r2, #5
   41d70:	str	r4, [sp]
   41d74:	ldr	r3, [r3, #84]	; 0x54
   41d78:	rev	r1, r1
   41d7c:	bl	3f698 <fputs@plt+0x2e550>
   41d80:	ldr	r2, [sp, #24]
   41d84:	ldr	r3, [sp, #52]	; 0x34
   41d88:	add	r3, r3, #1
   41d8c:	cmp	r3, r2
   41d90:	str	r3, [sp, #52]	; 0x34
   41d94:	bne	41d54 <fputs@plt+0x30c0c>
   41d98:	b	41754 <fputs@plt+0x3060c>
   41d9c:	ldr	r0, [r4], #4
   41da0:	bl	3c628 <fputs@plt+0x2b4e0>
   41da4:	ldr	r3, [sp, #68]	; 0x44
   41da8:	add	r3, r3, #1
   41dac:	str	r3, [sp, #68]	; 0x44
   41db0:	b	40c2c <fputs@plt+0x2fae4>
   41db4:	ldr	r3, [sp, #68]	; 0x44
   41db8:	b	40a8c <fputs@plt+0x2f944>
   41dbc:	str	r3, [sp, #28]
   41dc0:	b	408a4 <fputs@plt+0x2f75c>
   41dc4:	push	{r4, r5, r6, r7, r8, r9, lr}
   41dc8:	mov	r5, r3
   41dcc:	sub	sp, sp, #28
   41dd0:	ldr	r3, [r0, #44]	; 0x2c
   41dd4:	cmp	r1, r3
   41dd8:	bls	41df4 <fputs@plt+0x30cac>
   41ddc:	movw	r0, #64249	; 0xfaf9
   41de0:	bl	2e084 <fputs@plt+0x1cf3c>
   41de4:	mov	r4, r0
   41de8:	mov	r0, r4
   41dec:	add	sp, sp, #28
   41df0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41df4:	mov	r3, #0
   41df8:	mov	r8, r2
   41dfc:	add	r2, sp, #16
   41e00:	mov	r9, r0
   41e04:	str	r3, [sp]
   41e08:	bl	3d878 <fputs@plt+0x2c730>
   41e0c:	cmp	r0, #0
   41e10:	mov	r4, r0
   41e14:	str	r0, [sp, #20]
   41e18:	bne	41de8 <fputs@plt+0x30ca0>
   41e1c:	ldr	r3, [sp, #16]
   41e20:	ldrb	r2, [r3, #8]
   41e24:	cmp	r2, #0
   41e28:	moveq	r2, #1
   41e2c:	ldrbeq	r7, [r3, #5]
   41e30:	strbeq	r2, [r3, #8]
   41e34:	beq	41ea4 <fputs@plt+0x30d5c>
   41e38:	movw	r0, #64254	; 0xfafe
   41e3c:	bl	2e084 <fputs@plt+0x1cf3c>
   41e40:	str	r0, [sp, #20]
   41e44:	ldr	r0, [sp, #16]
   41e48:	mov	r3, #0
   41e4c:	strb	r3, [r0, #8]
   41e50:	bl	3c628 <fputs@plt+0x2b4e0>
   41e54:	ldr	r4, [sp, #20]
   41e58:	b	41de8 <fputs@plt+0x30ca0>
   41e5c:	ldr	r0, [r3, #64]	; 0x40
   41e60:	lsl	r2, r4, #1
   41e64:	cmp	r1, #0
   41e68:	ldrh	r6, [r3, #20]
   41e6c:	ldrh	r2, [r0, r2]
   41e70:	rev16	r2, r2
   41e74:	and	r2, r2, r6
   41e78:	ldr	r6, [r3, #56]	; 0x38
   41e7c:	add	r6, r6, r2
   41e80:	beq	41f04 <fputs@plt+0x30dbc>
   41e84:	add	r2, sp, #14
   41e88:	mov	r1, r6
   41e8c:	ldr	r0, [sp, #16]
   41e90:	bl	401e0 <fputs@plt+0x2f098>
   41e94:	cmp	r0, #0
   41e98:	str	r0, [sp, #20]
   41e9c:	bne	41e44 <fputs@plt+0x30cfc>
   41ea0:	add	r4, r4, #1
   41ea4:	ldr	r3, [sp, #16]
   41ea8:	ldrh	r2, [r3, #18]
   41eac:	ldrb	r1, [r3, #4]
   41eb0:	cmp	r2, r4
   41eb4:	bgt	41e5c <fputs@plt+0x30d14>
   41eb8:	cmp	r1, #0
   41ebc:	bne	41f2c <fputs@plt+0x30de4>
   41ec0:	ldr	r3, [r3, #56]	; 0x38
   41ec4:	mov	r2, #1
   41ec8:	mov	r0, r9
   41ecc:	add	r3, r3, r7
   41ed0:	ldr	r1, [r3, #8]
   41ed4:	mov	r3, r5
   41ed8:	rev	r1, r1
   41edc:	bl	41dc4 <fputs@plt+0x30c7c>
   41ee0:	cmp	r0, #0
   41ee4:	str	r0, [sp, #20]
   41ee8:	bne	41e44 <fputs@plt+0x30cfc>
   41eec:	cmp	r8, #0
   41ef0:	ldr	r0, [sp, #16]
   41ef4:	beq	41f40 <fputs@plt+0x30df8>
   41ef8:	add	r1, sp, #20
   41efc:	bl	40350 <fputs@plt+0x2f208>
   41f00:	b	41e44 <fputs@plt+0x30cfc>
   41f04:	ldr	r1, [r6]
   41f08:	mov	r3, r5
   41f0c:	mov	r2, #1
   41f10:	mov	r0, r9
   41f14:	rev	r1, r1
   41f18:	bl	41dc4 <fputs@plt+0x30c7c>
   41f1c:	cmp	r0, #0
   41f20:	str	r0, [sp, #20]
   41f24:	beq	41e84 <fputs@plt+0x30d3c>
   41f28:	b	41e44 <fputs@plt+0x30cfc>
   41f2c:	cmp	r5, #0
   41f30:	ldrne	r3, [r5]
   41f34:	addne	r3, r3, r2
   41f38:	strne	r3, [r5]
   41f3c:	b	41eec <fputs@plt+0x30da4>
   41f40:	ldr	r0, [r0, #72]	; 0x48
   41f44:	bl	3ae48 <fputs@plt+0x29d00>
   41f48:	cmp	r0, #0
   41f4c:	str	r0, [sp, #20]
   41f50:	bne	41e44 <fputs@plt+0x30cfc>
   41f54:	ldr	r0, [sp, #16]
   41f58:	ldr	r3, [r0, #56]	; 0x38
   41f5c:	ldrb	r1, [r3, r7]
   41f60:	orr	r1, r1, #8
   41f64:	bl	2e174 <fputs@plt+0x1d02c>
   41f68:	b	41e44 <fputs@plt+0x30cfc>
   41f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f70:	mov	r9, r3
   41f74:	mov	r8, r2
   41f78:	sub	sp, sp, #28
   41f7c:	mov	r5, r0
   41f80:	mov	r4, r1
   41f84:	ldrsb	r3, [r0, #68]	; 0x44
   41f88:	ldr	sl, [sp, #64]	; 0x40
   41f8c:	add	r3, r3, #30
   41f90:	ldr	r2, [r0, r3, lsl #2]
   41f94:	ldr	r3, [r0, #4]
   41f98:	str	r3, [sp, #4]
   41f9c:	str	r2, [sp, #8]
   41fa0:	bl	17b58 <fputs@plt+0x6a10>
   41fa4:	ldr	r3, [sp, #4]
   41fa8:	ldr	r2, [sp, #8]
   41fac:	ldrh	r7, [r5, #32]
   41fb0:	ldr	r6, [r5, #24]
   41fb4:	ldr	r3, [r3, #36]	; 0x24
   41fb8:	ldr	r1, [r2, #56]	; 0x38
   41fbc:	sub	r3, r3, r7
   41fc0:	sub	r1, r6, r1
   41fc4:	cmp	r1, r3
   41fc8:	movwhi	r0, #60282	; 0xeb7a
   41fcc:	bhi	4214c <fputs@plt+0x31004>
   41fd0:	cmp	r7, r4
   41fd4:	bls	42174 <fputs@plt+0x3102c>
   41fd8:	add	r3, r4, r8
   41fdc:	cmp	r7, r3
   41fe0:	subcc	r7, r7, r4
   41fe4:	movcs	r7, r8
   41fe8:	ands	fp, sl, #1
   41fec:	add	r4, r6, r4
   41ff0:	beq	42160 <fputs@plt+0x31018>
   41ff4:	ldr	r0, [r2, #72]	; 0x48
   41ff8:	bl	3ae48 <fputs@plt+0x29d00>
   41ffc:	subs	fp, r0, #0
   42000:	moveq	r2, r7
   42004:	moveq	r1, r9
   42008:	moveq	r0, r4
   4200c:	beq	4216c <fputs@plt+0x31024>
   42010:	add	r9, r9, r7
   42014:	sub	r8, r8, r7
   42018:	mov	r4, #0
   4201c:	adds	r2, r8, #0
   42020:	movne	r2, #1
   42024:	cmp	fp, #0
   42028:	movne	r2, #0
   4202c:	cmp	r2, #0
   42030:	beq	42154 <fputs@plt+0x3100c>
   42034:	ldrh	r2, [r5, #32]
   42038:	cmp	sl, #2
   4203c:	ldr	r3, [sp, #4]
   42040:	ldr	r7, [r3, #36]	; 0x24
   42044:	ldr	r3, [r6, r2]
   42048:	sub	r7, r7, #4
   4204c:	rev	r3, r3
   42050:	str	r3, [sp, #16]
   42054:	beq	420c4 <fputs@plt+0x30f7c>
   42058:	ldrb	r3, [r5, #64]	; 0x40
   4205c:	ands	r3, r3, #4
   42060:	bne	420c4 <fputs@plt+0x30f7c>
   42064:	ldr	r6, [r5, #28]
   42068:	sub	r6, r6, #1
   4206c:	add	r6, r6, r7
   42070:	sub	r6, r6, r2
   42074:	ldr	r2, [r5, #56]	; 0x38
   42078:	udiv	r6, r6, r7
   4207c:	cmp	r2, r6
   42080:	bge	420a8 <fputs@plt+0x30f60>
   42084:	lsl	r2, r6, #3
   42088:	ldr	r0, [r5, #12]
   4208c:	bl	1f4a0 <fputs@plt+0xe358>
   42090:	cmp	r0, #0
   42094:	moveq	fp, #7
   42098:	beq	420c8 <fputs@plt+0x30f80>
   4209c:	lsl	r3, r6, #1
   420a0:	str	r0, [r5, #12]
   420a4:	str	r3, [r5, #56]	; 0x38
   420a8:	lsl	r2, r6, #2
   420ac:	mov	r1, #0
   420b0:	ldr	r0, [r5, #12]
   420b4:	bl	10f20 <memset@plt>
   420b8:	ldrb	r3, [r5, #64]	; 0x40
   420bc:	orr	r3, r3, #4
   420c0:	strb	r3, [r5, #64]	; 0x40
   420c4:	mov	fp, #0
   420c8:	ldrb	r6, [r5, #64]	; 0x40
   420cc:	ands	r6, r6, #4
   420d0:	beq	420f0 <fputs@plt+0x30fa8>
   420d4:	udiv	r6, r4, r7
   420d8:	ldr	r2, [r5, #12]
   420dc:	ldr	r2, [r2, r6, lsl #2]
   420e0:	cmp	r2, #0
   420e4:	moveq	r6, r2
   420e8:	mlsne	r4, r7, r6, r4
   420ec:	strne	r2, [sp, #16]
   420f0:	ands	r3, sl, #1
   420f4:	lsl	r6, r6, #2
   420f8:	str	r3, [sp, #8]
   420fc:	moveq	r3, #2
   42100:	movne	r3, #0
   42104:	str	r3, [sp, #12]
   42108:	adds	r2, r8, #0
   4210c:	movne	r2, #1
   42110:	cmp	fp, #0
   42114:	moveq	r1, r2
   42118:	movne	r1, #0
   4211c:	cmp	r1, #0
   42120:	beq	42138 <fputs@plt+0x30ff0>
   42124:	ldr	r3, [sp, #16]
   42128:	cmp	r3, #0
   4212c:	bne	42180 <fputs@plt+0x31038>
   42130:	mov	r2, r1
   42134:	mov	fp, r3
   42138:	cmp	fp, #0
   4213c:	movne	r2, #0
   42140:	cmp	r2, #0
   42144:	beq	42154 <fputs@plt+0x3100c>
   42148:	movw	r0, #60439	; 0xec17
   4214c:	bl	2e084 <fputs@plt+0x1cf3c>
   42150:	mov	fp, r0
   42154:	mov	r0, fp
   42158:	add	sp, sp, #28
   4215c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42160:	mov	r2, r7
   42164:	mov	r1, r4
   42168:	mov	r0, r9
   4216c:	bl	10fbc <memcpy@plt>
   42170:	b	42010 <fputs@plt+0x30ec8>
   42174:	sub	r4, r4, r7
   42178:	mov	fp, #0
   4217c:	b	4201c <fputs@plt+0x30ed4>
   42180:	ldrb	r2, [r5, #64]	; 0x40
   42184:	tst	r2, #4
   42188:	ldrne	r2, [r5, #12]
   4218c:	strne	r3, [r2, r6]
   42190:	cmp	r4, r7
   42194:	bcc	421d4 <fputs@plt+0x3108c>
   42198:	ldr	r3, [r5, #12]
   4219c:	add	r3, r3, r6
   421a0:	ldr	r2, [r3, #4]
   421a4:	cmp	r2, #0
   421a8:	movne	fp, #0
   421ac:	strne	r2, [sp, #16]
   421b0:	bne	421c8 <fputs@plt+0x31080>
   421b4:	add	r3, sp, #16
   421b8:	ldr	r0, [sp, #4]
   421bc:	ldr	r1, [sp, #16]
   421c0:	bl	3cf50 <fputs@plt+0x2be08>
   421c4:	mov	fp, r0
   421c8:	sub	r4, r4, r7
   421cc:	add	r6, r6, #4
   421d0:	b	42108 <fputs@plt+0x30fc0>
   421d4:	ldr	r0, [sp, #4]
   421d8:	add	r3, r4, r8
   421dc:	add	r2, sp, #20
   421e0:	cmp	r3, r7
   421e4:	ldr	r3, [sp, #12]
   421e8:	subhi	sl, r7, r4
   421ec:	movls	sl, r8
   421f0:	ldr	r1, [sp, #16]
   421f4:	ldr	r0, [r0]
   421f8:	bl	3c910 <fputs@plt+0x2b7c8>
   421fc:	subs	fp, r0, #0
   42200:	bne	42254 <fputs@plt+0x3110c>
   42204:	ldr	r0, [sp, #20]
   42208:	add	r4, r4, #4
   4220c:	ldr	r2, [r0, #4]
   42210:	ldr	r3, [r2]
   42214:	add	r4, r2, r4
   42218:	rev	r3, r3
   4221c:	str	r3, [sp, #16]
   42220:	ldr	r3, [sp, #8]
   42224:	cmp	r3, #0
   42228:	beq	42260 <fputs@plt+0x31118>
   4222c:	bl	3ae48 <fputs@plt+0x29d00>
   42230:	subs	fp, r0, #0
   42234:	bne	42248 <fputs@plt+0x31100>
   42238:	mov	r2, sl
   4223c:	mov	r1, r9
   42240:	mov	r0, r4
   42244:	bl	10fbc <memcpy@plt>
   42248:	ldr	r0, [sp, #20]
   4224c:	mov	r4, #0
   42250:	bl	3c61c <fputs@plt+0x2b4d4>
   42254:	sub	r8, r8, sl
   42258:	add	r9, r9, sl
   4225c:	b	421cc <fputs@plt+0x31084>
   42260:	mov	r2, sl
   42264:	mov	r1, r4
   42268:	mov	r0, r9
   4226c:	bl	10fbc <memcpy@plt>
   42270:	ldr	fp, [sp, #8]
   42274:	b	42248 <fputs@plt+0x31100>
   42278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4227c:	mov	r5, r3
   42280:	sub	sp, sp, #44	; 0x2c
   42284:	mov	r4, r2
   42288:	ldrb	r3, [r0, #66]	; 0x42
   4228c:	cmp	r3, #1
   42290:	bne	422f8 <fputs@plt+0x311b0>
   42294:	ldrb	r3, [r0, #64]	; 0x40
   42298:	tst	r3, #2
   4229c:	beq	422f8 <fputs@plt+0x311b0>
   422a0:	ldrb	r2, [r0, #69]	; 0x45
   422a4:	cmp	r2, #0
   422a8:	beq	422f8 <fputs@plt+0x311b0>
   422ac:	ldrd	r6, [r0, #16]
   422b0:	cmp	r7, r5
   422b4:	cmpeq	r6, r4
   422b8:	ldreq	r3, [sp, #84]	; 0x54
   422bc:	moveq	r0, #0
   422c0:	streq	r0, [r3]
   422c4:	beq	422f0 <fputs@plt+0x311a8>
   422c8:	cmp	r6, r4
   422cc:	sbcs	r2, r7, r5
   422d0:	movlt	r2, #1
   422d4:	movge	r2, #0
   422d8:	ands	r3, r2, r3, lsr #3
   422dc:	beq	422f8 <fputs@plt+0x311b0>
   422e0:	ldr	r2, [sp, #84]	; 0x54
   422e4:	mvn	r3, #0
   422e8:	mov	r0, #0
   422ec:	str	r3, [r2]
   422f0:	add	sp, sp, #44	; 0x2c
   422f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   422f8:	cmp	r1, #0
   422fc:	moveq	r9, r1
   42300:	beq	4236c <fputs@plt+0x31224>
   42304:	ldr	r3, [r1]
   42308:	ldrh	r2, [r3, #6]
   4230c:	ldrh	ip, [r3, #8]
   42310:	add	r2, r2, ip
   42314:	cmp	r2, #13
   42318:	bgt	42360 <fputs@plt+0x31218>
   4231c:	ldr	ip, [r3, #16]
   42320:	ldr	r2, [r1, #4]
   42324:	ldrb	ip, [ip]
   42328:	ldrh	r2, [r2, #8]
   4232c:	cmp	ip, #0
   42330:	mvnne	ip, #254	; 0xfe
   42334:	mvneq	ip, #65024	; 0xfe00
   42338:	tst	r2, #4
   4233c:	ldrne	r9, [pc, #912]	; 426d4 <fputs@plt+0x3158c>
   42340:	strh	ip, [r1, #12]
   42344:	bne	42364 <fputs@plt+0x3121c>
   42348:	tst	r2, #25
   4234c:	bne	42360 <fputs@plt+0x31218>
   42350:	ldr	r3, [r3, #20]
   42354:	cmp	r3, #0
   42358:	ldreq	r9, [pc, #888]	; 426d8 <fputs@plt+0x31590>
   4235c:	beq	42364 <fputs@plt+0x3121c>
   42360:	ldr	r9, [pc, #884]	; 426dc <fputs@plt+0x31594>
   42364:	mov	r3, #0
   42368:	strb	r3, [r1, #11]
   4236c:	strd	r4, [sp, #8]
   42370:	mov	r4, r0
   42374:	str	r1, [sp, #16]
   42378:	bl	3daa4 <fputs@plt+0x2c95c>
   4237c:	cmp	r0, #0
   42380:	bne	422f0 <fputs@plt+0x311a8>
   42384:	ldrb	r3, [r4, #66]	; 0x42
   42388:	cmp	r3, #0
   4238c:	beq	422e0 <fputs@plt+0x31198>
   42390:	ldr	r3, [sp, #80]	; 0x50
   42394:	rsb	r3, r3, #1
   42398:	str	r3, [sp, #20]
   4239c:	add	r3, r4, #16
   423a0:	str	r3, [sp, #24]
   423a4:	ldrsb	r3, [r4, #68]	; 0x44
   423a8:	cmp	r9, #0
   423ac:	movne	r7, #0
   423b0:	add	r2, r3, #30
   423b4:	add	r3, r4, r3, lsl #1
   423b8:	ldr	r5, [r4, r2, lsl #2]
   423bc:	ldr	r2, [sp, #20]
   423c0:	ldrh	r8, [r5, #18]
   423c4:	sub	r8, r8, #1
   423c8:	asr	r6, r8, r2
   423cc:	strh	r6, [r3, #80]	; 0x50
   423d0:	bne	4255c <fputs@plt+0x31414>
   423d4:	mov	r7, r9
   423d8:	ldr	r2, [r5, #64]	; 0x40
   423dc:	lsl	r3, r6, #1
   423e0:	ldrh	r0, [r5, #20]
   423e4:	ldrh	r3, [r2, r3]
   423e8:	rev16	r3, r3
   423ec:	and	r3, r3, r0
   423f0:	ldr	r0, [r5, #68]	; 0x44
   423f4:	add	r0, r0, r3
   423f8:	ldrb	r3, [r5, #3]
   423fc:	cmp	r3, #0
   42400:	beq	42410 <fputs@plt+0x312c8>
   42404:	ldrsb	r3, [r0], #1
   42408:	cmp	r3, #0
   4240c:	blt	42464 <fputs@plt+0x3131c>
   42410:	add	r1, sp, #32
   42414:	bl	13894 <fputs@plt+0x274c>
   42418:	ldrd	r0, [sp, #8]
   4241c:	ldrd	r2, [sp, #32]
   42420:	cmp	r2, r0
   42424:	sbcs	r1, r3, r1
   42428:	bge	4247c <fputs@plt+0x31334>
   4242c:	add	r7, r6, #1
   42430:	cmp	r8, r7
   42434:	bge	42550 <fputs@plt+0x31408>
   42438:	mvn	r3, #0
   4243c:	ldrb	r2, [r5, #4]
   42440:	cmp	r2, #0
   42444:	beq	424cc <fputs@plt+0x31384>
   42448:	ldrsb	r2, [r4, #68]	; 0x44
   4244c:	add	r2, r4, r2, lsl #1
   42450:	strh	r6, [r2, #80]	; 0x50
   42454:	ldr	r2, [sp, #84]	; 0x54
   42458:	str	r3, [r2]
   4245c:	mov	r3, #0
   42460:	b	42534 <fputs@plt+0x313ec>
   42464:	ldr	r3, [r5, #60]	; 0x3c
   42468:	cmp	r3, r0
   4246c:	bhi	42404 <fputs@plt+0x312bc>
   42470:	movw	r0, #60948	; 0xee14
   42474:	bl	2e084 <fputs@plt+0x1cf3c>
   42478:	b	422f0 <fputs@plt+0x311a8>
   4247c:	ldrd	r0, [sp, #8]
   42480:	cmp	r0, r2
   42484:	sbcs	r1, r1, r3
   42488:	bge	424a0 <fputs@plt+0x31358>
   4248c:	sub	r8, r6, #1
   42490:	cmp	r7, r8
   42494:	ble	42550 <fputs@plt+0x31408>
   42498:	mov	r3, #1
   4249c:	b	4243c <fputs@plt+0x312f4>
   424a0:	strd	r2, [r4, #16]
   424a4:	ldrsb	r3, [r4, #68]	; 0x44
   424a8:	ldrb	r1, [r4, #64]	; 0x40
   424ac:	add	r3, r4, r3, lsl #1
   424b0:	orr	r1, r1, #2
   424b4:	strb	r1, [r4, #64]	; 0x40
   424b8:	strh	r6, [r3, #80]	; 0x50
   424bc:	ldrb	r3, [r5, #4]
   424c0:	cmp	r3, #0
   424c4:	bne	42528 <fputs@plt+0x313e0>
   424c8:	mov	r7, r6
   424cc:	ldrh	r3, [r5, #18]
   424d0:	ldr	r1, [r5, #56]	; 0x38
   424d4:	cmp	r3, r7
   424d8:	ldrble	r3, [r5, #5]
   424dc:	addle	r3, r1, r3
   424e0:	ldrle	r1, [r3, #8]
   424e4:	ble	42504 <fputs@plt+0x313bc>
   424e8:	lsl	r3, r7, #1
   424ec:	ldr	r2, [r5, #64]	; 0x40
   424f0:	ldrh	r3, [r2, r3]
   424f4:	rev16	r2, r3
   424f8:	ldrh	r3, [r5, #20]
   424fc:	and	r3, r3, r2
   42500:	ldr	r1, [r1, r3]
   42504:	rev	r1, r1
   42508:	mov	r0, r4
   4250c:	ldrsb	r3, [r4, #68]	; 0x44
   42510:	add	r3, r4, r3, lsl #1
   42514:	strh	r7, [r3, #80]	; 0x50
   42518:	bl	3d960 <fputs@plt+0x2c818>
   4251c:	subs	r3, r0, #0
   42520:	beq	423a4 <fputs@plt+0x3125c>
   42524:	b	42534 <fputs@plt+0x313ec>
   42528:	ldr	r2, [sp, #84]	; 0x54
   4252c:	mov	r3, #0
   42530:	str	r3, [r2]
   42534:	mov	r2, #0
   42538:	mov	r0, r3
   4253c:	strh	r2, [r4, #34]	; 0x22
   42540:	ldrb	r2, [r4, #64]	; 0x40
   42544:	bic	r2, r2, #6
   42548:	strb	r2, [r4, #64]	; 0x40
   4254c:	b	422f0 <fputs@plt+0x311a8>
   42550:	add	r6, r7, r8
   42554:	asr	r6, r6, #1
   42558:	b	423d8 <fputs@plt+0x31290>
   4255c:	ldr	r2, [r5, #64]	; 0x40
   42560:	lsl	r3, r6, #1
   42564:	ldrh	r3, [r2, r3]
   42568:	rev16	r2, r3
   4256c:	ldrh	r3, [r5, #20]
   42570:	and	r3, r3, r2
   42574:	ldr	r2, [r5, #68]	; 0x44
   42578:	add	r1, r2, r3
   4257c:	ldrb	r0, [r2, r3]
   42580:	ldrb	r3, [r5, #7]
   42584:	cmp	r3, r0
   42588:	addcs	r1, r1, #1
   4258c:	ldrcs	r2, [sp, #16]
   42590:	bcs	425c0 <fputs@plt+0x31478>
   42594:	ldrb	r3, [r1, #1]
   42598:	tst	r3, #128	; 0x80
   4259c:	bne	425f0 <fputs@plt+0x314a8>
   425a0:	lsl	r0, r0, #7
   425a4:	and	r0, r0, #16256	; 0x3f80
   425a8:	add	r0, r3, r0
   425ac:	ldrh	r3, [r5, #10]
   425b0:	cmp	r3, r0
   425b4:	blt	425f0 <fputs@plt+0x314a8>
   425b8:	ldr	r2, [sp, #16]
   425bc:	add	r1, r1, #2
   425c0:	blx	r9
   425c4:	mov	r3, r0
   425c8:	cmp	r3, #0
   425cc:	addlt	r7, r6, #1
   425d0:	blt	425dc <fputs@plt+0x31494>
   425d4:	beq	426a4 <fputs@plt+0x3155c>
   425d8:	sub	r8, r6, #1
   425dc:	cmp	r7, r8
   425e0:	bgt	4243c <fputs@plt+0x312f4>
   425e4:	add	r6, r7, r8
   425e8:	asr	r6, r6, #1
   425ec:	b	4255c <fputs@plt+0x31414>
   425f0:	ldrb	r0, [r5, #6]
   425f4:	ldr	r2, [sp, #24]
   425f8:	ldr	r3, [r5, #80]	; 0x50
   425fc:	sub	r1, r1, r0
   42600:	mov	r0, r5
   42604:	blx	r3
   42608:	ldr	fp, [r4, #16]
   4260c:	cmp	fp, #1
   42610:	bgt	42624 <fputs@plt+0x314dc>
   42614:	movw	r0, #61021	; 0xee5d
   42618:	bl	2e084 <fputs@plt+0x1cf3c>
   4261c:	mov	r3, r0
   42620:	b	42534 <fputs@plt+0x313ec>
   42624:	add	r0, fp, #18
   42628:	asr	r1, r0, #31
   4262c:	bl	1d128 <fputs@plt+0xbfe0>
   42630:	subs	sl, r0, #0
   42634:	beq	426cc <fputs@plt+0x31584>
   42638:	ldrsb	r3, [r4, #68]	; 0x44
   4263c:	mov	r2, fp
   42640:	mov	r1, #0
   42644:	mov	r0, r4
   42648:	add	r3, r4, r3, lsl #1
   4264c:	strh	r6, [r3, #80]	; 0x50
   42650:	mov	r3, #2
   42654:	str	r3, [sp]
   42658:	mov	r3, sl
   4265c:	bl	41f6c <fputs@plt+0x30e24>
   42660:	subs	r3, r0, #0
   42664:	beq	4267c <fputs@plt+0x31534>
   42668:	mov	r0, sl
   4266c:	str	r3, [sp, #16]
   42670:	bl	183dc <fputs@plt+0x7294>
   42674:	ldr	r3, [sp, #16]
   42678:	b	42534 <fputs@plt+0x313ec>
   4267c:	mov	r1, sl
   42680:	mov	r0, fp
   42684:	ldr	r2, [sp, #16]
   42688:	blx	r9
   4268c:	mov	r3, r0
   42690:	mov	r0, sl
   42694:	str	r3, [sp, #28]
   42698:	bl	183dc <fputs@plt+0x7294>
   4269c:	ldr	r3, [sp, #28]
   426a0:	b	425c8 <fputs@plt+0x31480>
   426a4:	ldr	r2, [sp, #84]	; 0x54
   426a8:	str	r3, [r2]
   426ac:	ldrsb	r2, [r4, #68]	; 0x44
   426b0:	add	r2, r4, r2, lsl #1
   426b4:	strh	r6, [r2, #80]	; 0x50
   426b8:	ldr	r2, [sp, #16]
   426bc:	ldrb	r2, [r2, #11]
   426c0:	cmp	r2, #0
   426c4:	movne	r3, #11
   426c8:	b	42534 <fputs@plt+0x313ec>
   426cc:	mov	r3, #7
   426d0:	b	42534 <fputs@plt+0x313ec>
   426d4:	andeq	pc, r2, r0, lsr #7
   426d8:	andeq	pc, r2, r8, ror r7	; <UNPREDICTABLE>
   426dc:	andeq	pc, r2, r4, asr #6
   426e0:	push	{r4, r5, r6, r7, r8, lr}
   426e4:	mov	r8, r3
   426e8:	sub	sp, sp, #216	; 0xd8
   426ec:	mov	r3, #0
   426f0:	subs	r5, r1, #0
   426f4:	mov	r4, r0
   426f8:	mov	r7, r2
   426fc:	str	r3, [sp, #12]
   42700:	beq	42770 <fputs@plt+0x31628>
   42704:	add	r3, sp, #12
   42708:	mov	r2, #200	; 0xc8
   4270c:	ldr	r0, [r0, #72]	; 0x48
   42710:	add	r1, sp, #16
   42714:	bl	1ea18 <fputs@plt+0xd8d0>
   42718:	subs	r6, r0, #0
   4271c:	moveq	r5, #7
   42720:	beq	42764 <fputs@plt+0x3161c>
   42724:	mov	r3, r6
   42728:	mov	r2, r5
   4272c:	ldr	r0, [r4, #72]	; 0x48
   42730:	mov	r1, r7
   42734:	bl	187ec <fputs@plt+0x76a4>
   42738:	ldrh	r3, [r6, #8]
   4273c:	cmp	r3, #0
   42740:	movne	r5, r6
   42744:	bne	42770 <fputs@plt+0x31628>
   42748:	ldr	r3, [r4, #72]	; 0x48
   4274c:	ldr	r1, [sp, #12]
   42750:	ldr	r0, [r3, #12]
   42754:	bl	1c334 <fputs@plt+0xb1ec>
   42758:	movw	r0, #56571	; 0xdcfb
   4275c:	bl	2e084 <fputs@plt+0x1cf3c>
   42760:	mov	r5, r0
   42764:	mov	r0, r5
   42768:	add	sp, sp, #216	; 0xd8
   4276c:	pop	{r4, r5, r6, r7, r8, pc}
   42770:	ldr	r3, [sp, #244]	; 0xf4
   42774:	mov	r1, r5
   42778:	mov	r2, r7
   4277c:	mov	r0, r4
   42780:	str	r3, [sp, #4]
   42784:	ldr	r3, [sp, #240]	; 0xf0
   42788:	str	r3, [sp]
   4278c:	mov	r3, r8
   42790:	bl	42278 <fputs@plt+0x31130>
   42794:	ldr	r1, [sp, #12]
   42798:	mov	r5, r0
   4279c:	cmp	r1, #0
   427a0:	beq	42764 <fputs@plt+0x3161c>
   427a4:	ldr	r3, [r4, #72]	; 0x48
   427a8:	ldr	r0, [r3, #12]
   427ac:	bl	1c334 <fputs@plt+0xb1ec>
   427b0:	b	42764 <fputs@plt+0x3161c>
   427b4:	push	{r4, r5, lr}
   427b8:	mov	r4, r0
   427bc:	sub	sp, sp, #20
   427c0:	ldrb	r3, [r0, #66]	; 0x42
   427c4:	cmp	r3, #4
   427c8:	ldreq	r5, [r0, #60]	; 0x3c
   427cc:	beq	4282c <fputs@plt+0x316e4>
   427d0:	mov	r3, #0
   427d4:	add	r2, sp, #12
   427d8:	ldr	r1, [r0, #48]	; 0x30
   427dc:	strb	r3, [r0, #66]	; 0x42
   427e0:	str	r3, [sp]
   427e4:	str	r2, [sp, #4]
   427e8:	ldrd	r2, [r0, #40]	; 0x28
   427ec:	bl	426e0 <fputs@plt+0x31598>
   427f0:	subs	r5, r0, #0
   427f4:	bne	4282c <fputs@plt+0x316e4>
   427f8:	ldr	r0, [r4, #48]	; 0x30
   427fc:	bl	183dc <fputs@plt+0x7294>
   42800:	ldr	r2, [sp, #12]
   42804:	str	r5, [r4, #48]	; 0x30
   42808:	ldr	r3, [r4, #60]	; 0x3c
   4280c:	orr	r3, r3, r2
   42810:	cmp	r3, #0
   42814:	str	r3, [r4, #60]	; 0x3c
   42818:	beq	4282c <fputs@plt+0x316e4>
   4281c:	ldrb	r3, [r4, #66]	; 0x42
   42820:	cmp	r3, #1
   42824:	moveq	r3, #2
   42828:	strbeq	r3, [r4, #66]	; 0x42
   4282c:	mov	r0, r5
   42830:	add	sp, sp, #20
   42834:	pop	{r4, r5, pc}
   42838:	push	{r4, r5, r6, lr}
   4283c:	mov	r4, r0
   42840:	mov	r5, r1
   42844:	ldrb	r3, [r0, #66]	; 0x42
   42848:	cmp	r3, #1
   4284c:	beq	428a0 <fputs@plt+0x31758>
   42850:	cmp	r3, #2
   42854:	bhi	42870 <fputs@plt+0x31728>
   42858:	ldrb	r0, [r4, #66]	; 0x42
   4285c:	cmp	r0, #0
   42860:	bne	42880 <fputs@plt+0x31738>
   42864:	mov	r3, #1
   42868:	str	r3, [r5]
   4286c:	pop	{r4, r5, r6, pc}
   42870:	bl	427b4 <fputs@plt+0x3166c>
   42874:	cmp	r0, #0
   42878:	beq	42858 <fputs@plt+0x31710>
   4287c:	pop	{r4, r5, r6, pc}
   42880:	ldr	r3, [r4, #60]	; 0x3c
   42884:	cmp	r3, #0
   42888:	beq	428a0 <fputs@plt+0x31758>
   4288c:	mov	r3, #1
   42890:	mov	r0, #0
   42894:	str	r0, [r4, #60]	; 0x3c
   42898:	strb	r3, [r4, #66]	; 0x42
   4289c:	poplt	{r4, r5, r6, pc}
   428a0:	ldrsb	r2, [r4, #68]	; 0x44
   428a4:	add	r3, r2, #30
   428a8:	ldr	r3, [r4, r3, lsl #2]
   428ac:	ldrb	r1, [r3, #4]
   428b0:	cmp	r1, #0
   428b4:	bne	42914 <fputs@plt+0x317cc>
   428b8:	add	r2, r4, r2, lsl #1
   428bc:	ldr	r1, [r3, #64]	; 0x40
   428c0:	mov	r0, r4
   428c4:	ldrh	r2, [r2, #80]	; 0x50
   428c8:	lsl	r2, r2, #1
   428cc:	ldrh	r2, [r1, r2]
   428d0:	rev16	r1, r2
   428d4:	ldrh	r2, [r3, #20]
   428d8:	ldr	r3, [r3, #56]	; 0x38
   428dc:	and	r2, r2, r1
   428e0:	ldr	r1, [r3, r2]
   428e4:	rev	r1, r1
   428e8:	bl	3d960 <fputs@plt+0x2c818>
   428ec:	cmp	r0, #0
   428f0:	popne	{r4, r5, r6, pc}
   428f4:	mov	r0, r4
   428f8:	pop	{r4, r5, r6, lr}
   428fc:	b	3d9d0 <fputs@plt+0x2c888>
   42900:	cmp	r0, #0
   42904:	strbeq	r0, [r4, #66]	; 0x42
   42908:	beq	42864 <fputs@plt+0x3171c>
   4290c:	mov	r0, r4
   42910:	bl	3c8e0 <fputs@plt+0x2b798>
   42914:	ldrsb	r0, [r4, #68]	; 0x44
   42918:	add	r3, r0, #40	; 0x28
   4291c:	lsl	r3, r3, #1
   42920:	add	r2, r4, r3
   42924:	ldrh	r3, [r4, r3]
   42928:	cmp	r3, #0
   4292c:	beq	42900 <fputs@plt+0x317b8>
   42930:	sub	r3, r3, #1
   42934:	add	r0, r0, #30
   42938:	strh	r3, [r2]
   4293c:	ldr	r3, [r4, r0, lsl #2]
   42940:	ldrb	r0, [r3, #2]
   42944:	cmp	r0, #0
   42948:	popeq	{r4, r5, r6, pc}
   4294c:	ldrb	r3, [r3, #4]
   42950:	cmp	r3, #0
   42954:	bne	42968 <fputs@plt+0x31820>
   42958:	mov	r1, r5
   4295c:	mov	r0, r4
   42960:	pop	{r4, r5, r6, lr}
   42964:	b	42970 <fputs@plt+0x31828>
   42968:	mov	r0, #0
   4296c:	pop	{r4, r5, r6, pc}
   42970:	mov	ip, #0
   42974:	str	ip, [r1]
   42978:	ldrb	r3, [r0, #64]	; 0x40
   4297c:	strh	ip, [r0, #34]	; 0x22
   42980:	bic	r3, r3, #14
   42984:	strb	r3, [r0, #64]	; 0x40
   42988:	ldrb	r3, [r0, #66]	; 0x42
   4298c:	cmp	r3, #1
   42990:	bne	429c4 <fputs@plt+0x3187c>
   42994:	push	{lr}		; (str lr, [sp, #-4]!)
   42998:	ldrsb	r2, [r0, #68]	; 0x44
   4299c:	add	lr, r0, r2, lsl #1
   429a0:	ldrh	r3, [lr, #80]	; 0x50
   429a4:	cmp	r3, ip
   429a8:	beq	429c0 <fputs@plt+0x31878>
   429ac:	add	r2, r2, #30
   429b0:	ldr	r2, [r0, r2, lsl #2]
   429b4:	ldrb	r2, [r2, #4]
   429b8:	cmp	r2, ip
   429bc:	bne	429c8 <fputs@plt+0x31880>
   429c0:	pop	{lr}		; (ldr lr, [sp], #4)
   429c4:	b	42838 <fputs@plt+0x316f0>
   429c8:	sub	r3, r3, #1
   429cc:	mov	r0, ip
   429d0:	strh	r3, [lr, #80]	; 0x50
   429d4:	pop	{pc}		; (ldr pc, [sp], #4)
   429d8:	push	{r4, r5, r6, lr}
   429dc:	mov	r4, r0
   429e0:	mov	r5, r1
   429e4:	ldrb	r3, [r0, #66]	; 0x42
   429e8:	cmp	r3, #1
   429ec:	beq	42a40 <fputs@plt+0x318f8>
   429f0:	cmp	r3, #2
   429f4:	bhi	42a10 <fputs@plt+0x318c8>
   429f8:	ldrb	r0, [r4, #66]	; 0x42
   429fc:	cmp	r0, #0
   42a00:	bne	42a20 <fputs@plt+0x318d8>
   42a04:	mov	r3, #1
   42a08:	str	r3, [r5]
   42a0c:	pop	{r4, r5, r6, pc}
   42a10:	bl	427b4 <fputs@plt+0x3166c>
   42a14:	cmp	r0, #0
   42a18:	beq	429f8 <fputs@plt+0x318b0>
   42a1c:	pop	{r4, r5, r6, pc}
   42a20:	ldr	r3, [r4, #60]	; 0x3c
   42a24:	cmp	r3, #0
   42a28:	beq	42a40 <fputs@plt+0x318f8>
   42a2c:	mov	r3, #1
   42a30:	mov	r0, #0
   42a34:	str	r0, [r4, #60]	; 0x3c
   42a38:	strb	r3, [r4, #66]	; 0x42
   42a3c:	popgt	{r4, r5, r6, pc}
   42a40:	ldrsb	r2, [r4, #68]	; 0x44
   42a44:	add	r3, r2, #30
   42a48:	add	r2, r4, r2, lsl #1
   42a4c:	ldr	r1, [r4, r3, lsl #2]
   42a50:	ldrh	r3, [r2, #80]	; 0x50
   42a54:	ldrh	r0, [r1, #18]
   42a58:	add	r3, r3, #1
   42a5c:	uxth	r3, r3
   42a60:	cmp	r0, r3
   42a64:	strh	r3, [r2, #80]	; 0x50
   42a68:	ldrb	r2, [r1, #4]
   42a6c:	bhi	42b10 <fputs@plt+0x319c8>
   42a70:	cmp	r2, #0
   42a74:	bne	42aa8 <fputs@plt+0x31960>
   42a78:	ldrb	r2, [r1, #5]
   42a7c:	mov	r0, r4
   42a80:	ldr	r3, [r1, #56]	; 0x38
   42a84:	add	r3, r3, r2
   42a88:	ldr	r1, [r3, #8]
   42a8c:	rev	r1, r1
   42a90:	bl	3d960 <fputs@plt+0x2c818>
   42a94:	cmp	r0, #0
   42a98:	popne	{r4, r5, r6, pc}
   42a9c:	mov	r0, r4
   42aa0:	pop	{r4, r5, r6, lr}
   42aa4:	b	3da3c <fputs@plt+0x2c8f4>
   42aa8:	ldrsb	r0, [r4, #68]	; 0x44
   42aac:	cmp	r0, #0
   42ab0:	bne	42ac4 <fputs@plt+0x3197c>
   42ab4:	mov	r3, #1
   42ab8:	str	r3, [r5]
   42abc:	strb	r0, [r4, #66]	; 0x42
   42ac0:	pop	{r4, r5, r6, pc}
   42ac4:	mov	r0, r4
   42ac8:	bl	3c8e0 <fputs@plt+0x2b798>
   42acc:	ldrsb	r3, [r4, #68]	; 0x44
   42ad0:	add	r2, r3, #30
   42ad4:	add	r3, r4, r3, lsl #1
   42ad8:	ldr	r2, [r4, r2, lsl #2]
   42adc:	ldrh	r1, [r3, #80]	; 0x50
   42ae0:	ldrh	r3, [r2, #18]
   42ae4:	cmp	r1, r3
   42ae8:	bcs	42aa8 <fputs@plt+0x31960>
   42aec:	ldrb	r3, [r2, #2]
   42af0:	cmp	r3, #0
   42af4:	bne	42b00 <fputs@plt+0x319b8>
   42af8:	mov	r0, #0
   42afc:	pop	{r4, r5, r6, pc}
   42b00:	mov	r1, r5
   42b04:	mov	r0, r4
   42b08:	pop	{r4, r5, r6, lr}
   42b0c:	b	42b1c <fputs@plt+0x319d4>
   42b10:	cmp	r2, #0
   42b14:	bne	42af8 <fputs@plt+0x319b0>
   42b18:	b	42a9c <fputs@plt+0x31954>
   42b1c:	push	{r4, r5, lr}
   42b20:	mov	ip, #0
   42b24:	ldrb	r2, [r0, #64]	; 0x40
   42b28:	strh	ip, [r0, #34]	; 0x22
   42b2c:	bic	r2, r2, #6
   42b30:	strb	r2, [r0, #64]	; 0x40
   42b34:	str	ip, [r1]
   42b38:	ldrb	r2, [r0, #66]	; 0x42
   42b3c:	cmp	r2, #1
   42b40:	beq	42b4c <fputs@plt+0x31a04>
   42b44:	pop	{r4, r5, lr}
   42b48:	b	429d8 <fputs@plt+0x31890>
   42b4c:	ldrsb	r2, [r0, #68]	; 0x44
   42b50:	add	lr, r2, #30
   42b54:	add	r3, r0, r2, lsl #1
   42b58:	ldr	lr, [r0, lr, lsl #2]
   42b5c:	ldrh	r4, [r3, #80]	; 0x50
   42b60:	ldrh	r5, [lr, #18]
   42b64:	add	r2, r4, #1
   42b68:	uxth	r2, r2
   42b6c:	cmp	r5, r2
   42b70:	strh	r2, [r3, #80]	; 0x50
   42b74:	strhls	r4, [r3, #80]	; 0x50
   42b78:	bls	42b44 <fputs@plt+0x319fc>
   42b7c:	ldrb	r3, [lr, #4]
   42b80:	cmp	r3, #0
   42b84:	bne	42b90 <fputs@plt+0x31a48>
   42b88:	pop	{r4, r5, lr}
   42b8c:	b	3da3c <fputs@plt+0x2c8f4>
   42b90:	mov	r0, ip
   42b94:	pop	{r4, r5, pc}
   42b98:	push	{r4, r5, r6, lr}
   42b9c:	mov	r4, r0
   42ba0:	ldr	r5, [r0, #16]
   42ba4:	ldrb	r3, [r5, #66]	; 0x42
   42ba8:	cmp	r3, #2
   42bac:	bhi	42bd8 <fputs@plt+0x31a90>
   42bb0:	ldrb	r3, [r5, #66]	; 0x42
   42bb4:	mov	r0, #0
   42bb8:	subs	r3, r3, #1
   42bbc:	movne	r3, #1
   42bc0:	mov	r2, #0
   42bc4:	cmp	r3, r2
   42bc8:	movne	r3, #1
   42bcc:	str	r2, [r4, #56]	; 0x38
   42bd0:	strbne	r3, [r4, #2]
   42bd4:	pop	{r4, r5, r6, pc}
   42bd8:	mov	r0, r5
   42bdc:	bl	427b4 <fputs@plt+0x3166c>
   42be0:	cmp	r0, #0
   42be4:	beq	42bb0 <fputs@plt+0x31a68>
   42be8:	mov	r3, #1
   42bec:	b	42bc0 <fputs@plt+0x31a78>
   42bf0:	push	{r0, r1, r2, r3, r4, lr}
   42bf4:	mov	r1, #0
   42bf8:	add	r3, sp, #12
   42bfc:	mov	r4, r0
   42c00:	stm	sp, {r1, r3}
   42c04:	ldrd	r2, [r0, #40]	; 0x28
   42c08:	ldr	r0, [r0, #16]
   42c0c:	bl	42278 <fputs@plt+0x31130>
   42c10:	cmp	r0, #0
   42c14:	bne	42c34 <fputs@plt+0x31aec>
   42c18:	ldr	r0, [sp, #12]
   42c1c:	cmp	r0, #0
   42c20:	strbeq	r0, [r4, #3]
   42c24:	streq	r0, [r4, #56]	; 0x38
   42c28:	beq	42c34 <fputs@plt+0x31aec>
   42c2c:	ldr	r0, [pc, #8]	; 42c3c <fputs@plt+0x31af4>
   42c30:	bl	2e084 <fputs@plt+0x1cf3c>
   42c34:	add	sp, sp, #16
   42c38:	pop	{r4, pc}
   42c3c:	andeq	r1, r1, r7, ror #10
   42c40:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   42c44:	ldrb	lr, [r0, #66]	; 0x42
   42c48:	cmp	lr, #0
   42c4c:	moveq	r0, #4
   42c50:	beq	42c88 <fputs@plt+0x31b40>
   42c54:	cmp	lr, #2
   42c58:	mov	r4, r0
   42c5c:	mov	r7, r3
   42c60:	mov	r6, r2
   42c64:	mov	r5, r1
   42c68:	bhi	42c90 <fputs@plt+0x31b48>
   42c6c:	mov	r3, #0
   42c70:	mov	r2, r6
   42c74:	mov	r1, r5
   42c78:	mov	r0, r4
   42c7c:	str	r3, [sp]
   42c80:	mov	r3, r7
   42c84:	bl	41f6c <fputs@plt+0x30e24>
   42c88:	add	sp, sp, #12
   42c8c:	pop	{r4, r5, r6, r7, pc}
   42c90:	bl	427b4 <fputs@plt+0x3166c>
   42c94:	cmp	r0, #0
   42c98:	beq	42c6c <fputs@plt+0x31b24>
   42c9c:	b	42c88 <fputs@plt+0x31b40>
   42ca0:	push	{r0, r1, r4, r5, r6, lr}
   42ca4:	mov	r4, r0
   42ca8:	bl	17b58 <fputs@plt+0x6a10>
   42cac:	ldrb	r5, [r4, #69]	; 0x45
   42cb0:	ldrd	r0, [r4, #16]
   42cb4:	cmp	r5, #0
   42cb8:	movne	r5, #0
   42cbc:	strd	r0, [r4, #40]	; 0x28
   42cc0:	bne	42d00 <fputs@plt+0x31bb8>
   42cc4:	bl	1d128 <fputs@plt+0xbfe0>
   42cc8:	subs	r6, r0, #0
   42ccc:	moveq	r5, #7
   42cd0:	beq	42d00 <fputs@plt+0x31bb8>
   42cd4:	mov	r1, r5
   42cd8:	mov	r3, r6
   42cdc:	ldr	r2, [r4, #40]	; 0x28
   42ce0:	mov	r0, r4
   42ce4:	str	r5, [sp]
   42ce8:	bl	41f6c <fputs@plt+0x30e24>
   42cec:	subs	r5, r0, #0
   42cf0:	streq	r6, [r4, #48]	; 0x30
   42cf4:	beq	42d00 <fputs@plt+0x31bb8>
   42cf8:	mov	r0, r6
   42cfc:	bl	183dc <fputs@plt+0x7294>
   42d00:	mov	r0, r5
   42d04:	add	sp, sp, #8
   42d08:	pop	{r4, r5, r6, pc}
   42d0c:	push	{r4, r5, r6, r7, r8, lr}
   42d10:	mov	r4, r0
   42d14:	ldrb	r3, [r0, #66]	; 0x42
   42d18:	cmp	r3, #2
   42d1c:	moveq	r3, #1
   42d20:	movne	r3, #0
   42d24:	strbeq	r3, [r0, #66]	; 0x42
   42d28:	strne	r3, [r0, #60]	; 0x3c
   42d2c:	bl	42ca0 <fputs@plt+0x31b58>
   42d30:	subs	r5, r0, #0
   42d34:	addeq	r7, r4, #120	; 0x78
   42d38:	moveq	r6, r5
   42d3c:	moveq	r8, r5
   42d40:	beq	42d68 <fputs@plt+0x31c20>
   42d44:	ldrb	r3, [r4, #64]	; 0x40
   42d48:	mov	r0, r5
   42d4c:	bic	r3, r3, #14
   42d50:	strb	r3, [r4, #64]	; 0x40
   42d54:	pop	{r4, r5, r6, r7, r8, pc}
   42d58:	add	r6, r6, #1
   42d5c:	ldr	r0, [r7]
   42d60:	bl	3c628 <fputs@plt+0x2b4e0>
   42d64:	str	r8, [r7], #4
   42d68:	ldrsb	r3, [r4, #68]	; 0x44
   42d6c:	cmp	r6, r3
   42d70:	ble	42d58 <fputs@plt+0x31c10>
   42d74:	mvn	r3, #0
   42d78:	strb	r3, [r4, #68]	; 0x44
   42d7c:	mov	r3, #3
   42d80:	strb	r3, [r4, #66]	; 0x42
   42d84:	b	42d44 <fputs@plt+0x31bfc>
   42d88:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42d8c:	mov	r4, r0
   42d90:	mov	r7, r1
   42d94:	mov	r8, r2
   42d98:	mov	r9, #0
   42d9c:	mvn	sl, #0
   42da0:	cmp	r4, r8
   42da4:	beq	42de4 <fputs@plt+0x31c9c>
   42da8:	cmp	r7, #0
   42dac:	beq	42dbc <fputs@plt+0x31c74>
   42db0:	ldr	r3, [r4, #52]	; 0x34
   42db4:	cmp	r3, r7
   42db8:	bne	42de4 <fputs@plt+0x31c9c>
   42dbc:	ldrb	r3, [r4, #66]	; 0x42
   42dc0:	sub	r3, r3, #1
   42dc4:	cmp	r3, #1
   42dc8:	addhi	r6, r4, #120	; 0x78
   42dcc:	movhi	r5, #0
   42dd0:	bhi	42e08 <fputs@plt+0x31cc0>
   42dd4:	mov	r0, r4
   42dd8:	bl	42d0c <fputs@plt+0x31bc4>
   42ddc:	cmp	r0, #0
   42de0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   42de4:	ldr	r4, [r4, #8]
   42de8:	cmp	r4, #0
   42dec:	bne	42da0 <fputs@plt+0x31c58>
   42df0:	mov	r0, r4
   42df4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42df8:	add	r5, r5, #1
   42dfc:	ldr	r0, [r6]
   42e00:	bl	3c628 <fputs@plt+0x2b4e0>
   42e04:	str	r9, [r6], #4
   42e08:	ldrsb	r3, [r4, #68]	; 0x44
   42e0c:	cmp	r5, r3
   42e10:	ble	42df8 <fputs@plt+0x31cb0>
   42e14:	strb	sl, [r4, #68]	; 0x44
   42e18:	b	42de4 <fputs@plt+0x31c9c>
   42e1c:	cmp	r0, #0
   42e20:	bne	42e3c <fputs@plt+0x31cf4>
   42e24:	cmp	r2, #0
   42e28:	mov	r0, #0
   42e2c:	ldrbne	r3, [r2, #64]	; 0x40
   42e30:	bicne	r3, r3, #32
   42e34:	strbne	r3, [r2, #64]	; 0x40
   42e38:	bx	lr
   42e3c:	cmp	r0, r2
   42e40:	beq	42e58 <fputs@plt+0x31d10>
   42e44:	cmp	r1, #0
   42e48:	beq	42e60 <fputs@plt+0x31d18>
   42e4c:	ldr	r3, [r0, #52]	; 0x34
   42e50:	cmp	r1, r3
   42e54:	beq	42e60 <fputs@plt+0x31d18>
   42e58:	ldr	r0, [r0, #8]
   42e5c:	b	42e1c <fputs@plt+0x31cd4>
   42e60:	b	42d88 <fputs@plt+0x31c40>
   42e64:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   42e68:	mov	r8, r3
   42e6c:	mov	r4, r0
   42e70:	mov	r6, r1
   42e74:	mov	r7, r2
   42e78:	ldrb	r3, [r0, #66]	; 0x42
   42e7c:	cmp	r3, #2
   42e80:	bhi	42ed4 <fputs@plt+0x31d8c>
   42e84:	ldrb	r5, [r4, #66]	; 0x42
   42e88:	cmp	r5, #1
   42e8c:	movne	r0, #4
   42e90:	bne	42ee0 <fputs@plt+0x31d98>
   42e94:	ldr	r3, [r4, #4]
   42e98:	mov	r2, r4
   42e9c:	ldr	r1, [r4, #52]	; 0x34
   42ea0:	ldr	r0, [r3, #8]
   42ea4:	bl	42e1c <fputs@plt+0x31cd4>
   42ea8:	ldrb	r3, [r4, #64]	; 0x40
   42eac:	tst	r3, #1
   42eb0:	moveq	r0, #8
   42eb4:	beq	42ee0 <fputs@plt+0x31d98>
   42eb8:	mov	r3, r8
   42ebc:	mov	r2, r7
   42ec0:	str	r5, [sp]
   42ec4:	mov	r1, r6
   42ec8:	mov	r0, r4
   42ecc:	bl	41f6c <fputs@plt+0x30e24>
   42ed0:	b	42ee0 <fputs@plt+0x31d98>
   42ed4:	bl	427b4 <fputs@plt+0x3166c>
   42ed8:	cmp	r0, #0
   42edc:	beq	42e84 <fputs@plt+0x31d3c>
   42ee0:	add	sp, sp, #8
   42ee4:	pop	{r4, r5, r6, r7, r8, pc}
   42ee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42eec:	sub	sp, sp, #68	; 0x44
   42ef0:	mov	r7, r3
   42ef4:	mov	r4, r0
   42ef8:	str	r1, [sp, #16]
   42efc:	ldr	r3, [sp, #120]	; 0x78
   42f00:	ldr	sl, [sp, #116]	; 0x74
   42f04:	str	r3, [sp, #48]	; 0x30
   42f08:	ldrb	r3, [r0, #66]	; 0x42
   42f0c:	cmp	r3, #4
   42f10:	ldreq	r0, [r0, #60]	; 0x3c
   42f14:	beq	430c4 <fputs@plt+0x31f7c>
   42f18:	mov	r6, r2
   42f1c:	ldrb	r3, [r4, #64]	; 0x40
   42f20:	ldr	fp, [r4]
   42f24:	tst	r3, #32
   42f28:	ldr	r5, [fp, #4]
   42f2c:	bne	430a8 <fputs@plt+0x31f60>
   42f30:	ldr	r3, [r4, #72]	; 0x48
   42f34:	cmp	r3, #0
   42f38:	bne	430cc <fputs@plt+0x31f84>
   42f3c:	mov	r2, r6
   42f40:	mov	r0, fp
   42f44:	str	r3, [sp]
   42f48:	mov	r3, r7
   42f4c:	bl	215cc <fputs@plt+0x10484>
   42f50:	ldrb	r2, [r4, #64]	; 0x40
   42f54:	cmp	r6, #1
   42f58:	sbcs	r3, r7, #0
   42f5c:	movge	r3, #1
   42f60:	movlt	r3, #0
   42f64:	ands	r3, r3, r2, lsr #1
   42f68:	beq	42f8c <fputs@plt+0x31e44>
   42f6c:	ldrd	r2, [r4, #16]
   42f70:	subs	r8, r6, #1
   42f74:	sbc	r9, r7, #0
   42f78:	cmp	r3, r9
   42f7c:	cmpeq	r2, r8
   42f80:	mvneq	r3, #0
   42f84:	streq	r3, [sp, #48]	; 0x30
   42f88:	beq	42fc0 <fputs@plt+0x31e78>
   42f8c:	ldr	r1, [sp, #48]	; 0x30
   42f90:	cmp	r1, #0
   42f94:	bne	42fc0 <fputs@plt+0x31e78>
   42f98:	add	r3, sp, #48	; 0x30
   42f9c:	mov	r2, r6
   42fa0:	str	sl, [sp]
   42fa4:	mov	r0, r4
   42fa8:	str	r3, [sp, #4]
   42fac:	mov	r3, r7
   42fb0:	bl	42278 <fputs@plt+0x31130>
   42fb4:	cmp	r0, #0
   42fb8:	str	r0, [sp, #44]	; 0x2c
   42fbc:	bne	430c4 <fputs@plt+0x31f7c>
   42fc0:	ldrsb	r3, [r4, #68]	; 0x44
   42fc4:	ldr	r9, [r5, #80]	; 0x50
   42fc8:	ldr	r5, [sp, #112]	; 0x70
   42fcc:	add	r3, r3, #30
   42fd0:	ldr	r8, [r4, r3, lsl #2]
   42fd4:	mov	r3, #0
   42fd8:	str	r3, [sp, #56]	; 0x38
   42fdc:	ldr	sl, [r8, #52]	; 0x34
   42fe0:	str	r3, [sp, #60]	; 0x3c
   42fe4:	ldr	r3, [sp, #108]	; 0x6c
   42fe8:	ldrb	fp, [r8, #6]
   42fec:	add	r5, r3, r5
   42ff0:	ldrb	r3, [r8, #3]
   42ff4:	cmp	r3, #0
   42ff8:	beq	43024 <fputs@plt+0x31edc>
   42ffc:	cmp	r5, #127	; 0x7f
   43000:	add	r0, r9, fp
   43004:	movls	r0, #1
   43008:	strbls	r5, [r9, fp]
   4300c:	bls	43020 <fputs@plt+0x31ed8>
   43010:	mov	r2, r5
   43014:	asr	r3, r5, #31
   43018:	bl	186e0 <fputs@plt+0x7598>
   4301c:	uxtb	r0, r0
   43020:	add	fp, fp, r0
   43024:	mov	r3, r7
   43028:	mov	r2, r6
   4302c:	add	r0, r9, fp
   43030:	bl	186e0 <fputs@plt+0x7598>
   43034:	ldrb	r3, [r8, #2]
   43038:	add	r0, fp, r0
   4303c:	ldrh	r1, [r8, #10]
   43040:	cmp	r3, #0
   43044:	ldrne	r3, [sp, #104]	; 0x68
   43048:	moveq	r5, r6
   4304c:	ldreq	r3, [sp, #108]	; 0x6c
   43050:	streq	r6, [sp, #108]	; 0x6c
   43054:	strne	r3, [sp, #16]
   43058:	movne	r3, #0
   4305c:	streq	r3, [sp, #28]
   43060:	strne	r3, [sp, #28]
   43064:	cmp	r1, r5
   43068:	blt	430fc <fputs@plt+0x31fb4>
   4306c:	add	fp, r0, r5
   43070:	mov	r6, r5
   43074:	str	r9, [sp, #24]
   43078:	cmp	fp, #4
   4307c:	movlt	fp, #4
   43080:	mov	r2, #0
   43084:	add	r3, r9, r0
   43088:	str	r2, [sp, #20]
   4308c:	cmp	r5, #0
   43090:	bgt	43138 <fputs@plt+0x31ff0>
   43094:	ldr	r0, [sp, #20]
   43098:	bl	3c628 <fputs@plt+0x2b4e0>
   4309c:	mov	r3, #0
   430a0:	str	r3, [sp, #44]	; 0x2c
   430a4:	b	431e8 <fputs@plt+0x320a0>
   430a8:	mov	r2, r4
   430ac:	ldr	r0, [r5, #8]
   430b0:	ldr	r1, [r4, #52]	; 0x34
   430b4:	bl	42e1c <fputs@plt+0x31cd4>
   430b8:	cmp	r0, #0
   430bc:	str	r0, [sp, #44]	; 0x2c
   430c0:	beq	42f30 <fputs@plt+0x31de8>
   430c4:	add	sp, sp, #68	; 0x44
   430c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   430cc:	ldr	r3, [sp, #48]	; 0x30
   430d0:	cmp	r3, #0
   430d4:	bne	42fc0 <fputs@plt+0x31e78>
   430d8:	add	r3, sp, #48	; 0x30
   430dc:	mov	r2, r6
   430e0:	str	sl, [sp]
   430e4:	mov	r0, r4
   430e8:	ldr	r1, [sp, #16]
   430ec:	str	r3, [sp, #4]
   430f0:	mov	r3, r7
   430f4:	bl	426e0 <fputs@plt+0x31598>
   430f8:	b	42fb4 <fputs@plt+0x31e6c>
   430fc:	ldr	r3, [r8, #52]	; 0x34
   43100:	ldrh	r2, [r8, #12]
   43104:	ldr	r3, [r3, #36]	; 0x24
   43108:	sub	ip, r5, r2
   4310c:	sub	r3, r3, #4
   43110:	udiv	r6, ip, r3
   43114:	mls	r6, r3, r6, ip
   43118:	add	r6, r6, r2
   4311c:	cmp	r1, r6
   43120:	movlt	r6, r2
   43124:	add	r3, r0, r6
   43128:	add	fp, r3, #4
   4312c:	add	r3, r9, r3
   43130:	str	r3, [sp, #24]
   43134:	b	43080 <fputs@plt+0x31f38>
   43138:	cmp	r6, #0
   4313c:	bne	43310 <fputs@plt+0x321c8>
   43140:	ldrb	r3, [sl, #17]
   43144:	ldr	r6, [sp, #60]	; 0x3c
   43148:	cmp	r3, #0
   4314c:	bne	4327c <fputs@plt+0x32134>
   43150:	mov	r3, #0
   43154:	add	r2, sp, #60	; 0x3c
   43158:	add	r1, sp, #56	; 0x38
   4315c:	mov	r0, sl
   43160:	str	r3, [sp]
   43164:	ldr	r3, [sp, #60]	; 0x3c
   43168:	bl	3efec <fputs@plt+0x2dea4>
   4316c:	ldrb	r3, [sl, #17]
   43170:	str	r0, [sp, #52]	; 0x34
   43174:	clz	r0, r0
   43178:	lsr	r0, r0, #5
   4317c:	cmp	r3, #0
   43180:	moveq	r0, #0
   43184:	cmp	r0, #0
   43188:	beq	431c4 <fputs@plt+0x3207c>
   4318c:	add	r3, sp, #52	; 0x34
   43190:	cmp	r6, #0
   43194:	ldr	r1, [sp, #60]	; 0x3c
   43198:	movne	r2, #4
   4319c:	moveq	r2, #3
   431a0:	mov	r0, sl
   431a4:	str	r3, [sp]
   431a8:	mov	r3, r6
   431ac:	bl	3f698 <fputs@plt+0x2e550>
   431b0:	ldr	r3, [sp, #52]	; 0x34
   431b4:	cmp	r3, #0
   431b8:	beq	432c8 <fputs@plt+0x32180>
   431bc:	ldr	r0, [sp, #56]	; 0x38
   431c0:	bl	3c628 <fputs@plt+0x2b4e0>
   431c4:	ldr	r3, [sp, #52]	; 0x34
   431c8:	cmp	r3, #0
   431cc:	beq	432c8 <fputs@plt+0x32180>
   431d0:	ldr	r0, [sp, #20]
   431d4:	bl	3c628 <fputs@plt+0x2b4e0>
   431d8:	ldr	r3, [sp, #52]	; 0x34
   431dc:	cmp	r3, #0
   431e0:	str	r3, [sp, #44]	; 0x2c
   431e4:	bne	43274 <fputs@plt+0x3212c>
   431e8:	ldrsb	r3, [r4, #68]	; 0x44
   431ec:	ldr	r2, [sp, #48]	; 0x30
   431f0:	add	r3, r4, r3, lsl #1
   431f4:	cmp	r2, #0
   431f8:	ldrh	r5, [r3, #80]	; 0x50
   431fc:	bne	43388 <fputs@plt+0x32240>
   43200:	ldr	r0, [r8, #72]	; 0x48
   43204:	bl	3ae48 <fputs@plt+0x29d00>
   43208:	cmp	r0, #0
   4320c:	str	r0, [sp, #44]	; 0x2c
   43210:	bne	43274 <fputs@plt+0x3212c>
   43214:	ldr	r2, [r8, #64]	; 0x40
   43218:	lsl	r3, r5, #1
   4321c:	mov	r0, r8
   43220:	ldrh	r1, [r8, #20]
   43224:	ldrh	r3, [r2, r3]
   43228:	add	r2, sp, #60	; 0x3c
   4322c:	rev16	r3, r3
   43230:	and	r3, r3, r1
   43234:	ldr	r1, [r8, #56]	; 0x38
   43238:	add	r1, r1, r3
   4323c:	ldrb	r3, [r8, #4]
   43240:	cmp	r3, #0
   43244:	ldreq	r3, [r1]
   43248:	streq	r3, [r9]
   4324c:	bl	401e0 <fputs@plt+0x2f098>
   43250:	add	r3, sp, #44	; 0x2c
   43254:	ldrh	r2, [sp, #60]	; 0x3c
   43258:	mov	r1, r5
   4325c:	str	r0, [sp, #44]	; 0x2c
   43260:	mov	r0, r8
   43264:	bl	2e8cc <fputs@plt+0x1d784>
   43268:	ldr	r3, [sp, #44]	; 0x2c
   4326c:	cmp	r3, #0
   43270:	beq	433a0 <fputs@plt+0x32258>
   43274:	ldr	r0, [sp, #44]	; 0x2c
   43278:	b	430c4 <fputs@plt+0x31f7c>
   4327c:	ldr	r3, [pc, #400]	; 43414 <fputs@plt+0x322cc>
   43280:	ldr	r3, [r3, #608]	; 0x260
   43284:	str	r3, [sp, #32]
   43288:	ldr	r3, [sp, #60]	; 0x3c
   4328c:	mov	r0, sl
   43290:	add	r7, r3, #1
   43294:	str	r3, [sp, #36]	; 0x24
   43298:	mov	r1, r7
   4329c:	str	r7, [sp, #60]	; 0x3c
   432a0:	bl	14af4 <fputs@plt+0x39ac>
   432a4:	cmp	r7, r0
   432a8:	beq	43288 <fputs@plt+0x32140>
   432ac:	ldr	r3, [sp, #32]
   432b0:	ldr	r2, [sl, #32]
   432b4:	udiv	r2, r3, r2
   432b8:	ldr	r3, [sp, #36]	; 0x24
   432bc:	cmp	r3, r2
   432c0:	beq	43288 <fputs@plt+0x32140>
   432c4:	b	43150 <fputs@plt+0x32008>
   432c8:	ldr	r0, [sp, #20]
   432cc:	ldr	r3, [sp, #60]	; 0x3c
   432d0:	ldr	r2, [sp, #24]
   432d4:	rev	r3, r3
   432d8:	str	r3, [r2]
   432dc:	bl	3c628 <fputs@plt+0x2b4e0>
   432e0:	ldr	r3, [sp, #56]	; 0x38
   432e4:	str	r3, [sp, #20]
   432e8:	ldr	r3, [r3, #56]	; 0x38
   432ec:	str	r3, [sp, #24]
   432f0:	mov	r3, #0
   432f4:	ldr	r2, [sp, #24]
   432f8:	str	r3, [r2]
   432fc:	ldr	r3, [sp, #56]	; 0x38
   43300:	ldr	r6, [sl, #36]	; 0x24
   43304:	ldr	r3, [r3, #56]	; 0x38
   43308:	sub	r6, r6, #4
   4330c:	add	r3, r3, #4
   43310:	ldr	r2, [sp, #108]	; 0x6c
   43314:	cmp	r5, r6
   43318:	movlt	r7, r5
   4331c:	movge	r7, r6
   43320:	cmp	r2, #0
   43324:	ble	43374 <fputs@plt+0x3222c>
   43328:	cmp	r7, r2
   4332c:	mov	r0, r3
   43330:	ldr	r1, [sp, #16]
   43334:	movge	r7, r2
   43338:	mov	r2, r7
   4333c:	bl	10fbc <memcpy@plt>
   43340:	ldr	r2, [sp, #108]	; 0x6c
   43344:	sub	r5, r5, r7
   43348:	add	r3, r0, r7
   4334c:	sub	r6, r6, r7
   43350:	subs	r2, r2, r7
   43354:	str	r2, [sp, #108]	; 0x6c
   43358:	ldreq	r2, [sp, #28]
   4335c:	ldrne	r2, [sp, #16]
   43360:	streq	r2, [sp, #108]	; 0x6c
   43364:	ldreq	r2, [sp, #104]	; 0x68
   43368:	addne	r2, r2, r7
   4336c:	str	r2, [sp, #16]
   43370:	b	4308c <fputs@plt+0x31f44>
   43374:	mov	r2, r7
   43378:	mov	r1, #0
   4337c:	mov	r0, r3
   43380:	bl	10f20 <memset@plt>
   43384:	b	43340 <fputs@plt+0x321f8>
   43388:	bge	433a0 <fputs@plt+0x32258>
   4338c:	ldrh	r2, [r8, #18]
   43390:	cmp	r2, #0
   43394:	addne	r5, r5, #1
   43398:	uxthne	r5, r5
   4339c:	strhne	r5, [r3, #80]	; 0x50
   433a0:	mov	r6, #0
   433a4:	add	r3, sp, #44	; 0x2c
   433a8:	mov	r1, r5
   433ac:	mov	r2, r9
   433b0:	mov	r0, r8
   433b4:	str	r6, [sp]
   433b8:	str	r6, [sp, #4]
   433bc:	str	r3, [sp, #8]
   433c0:	mov	r3, fp
   433c4:	bl	4037c <fputs@plt+0x2f234>
   433c8:	ldr	r5, [sp, #44]	; 0x2c
   433cc:	strh	r6, [r4, #34]	; 0x22
   433d0:	cmp	r5, r6
   433d4:	bne	43274 <fputs@plt+0x3212c>
   433d8:	ldrb	r3, [r8, #1]
   433dc:	cmp	r3, r6
   433e0:	beq	43274 <fputs@plt+0x3212c>
   433e4:	ldrb	r3, [r4, #64]	; 0x40
   433e8:	mov	r0, r4
   433ec:	bic	r3, r3, #2
   433f0:	strb	r3, [r4, #64]	; 0x40
   433f4:	bl	40618 <fputs@plt+0x2f4d0>
   433f8:	ldrsb	r3, [r4, #68]	; 0x44
   433fc:	str	r0, [sp, #44]	; 0x2c
   43400:	add	r3, r3, #30
   43404:	ldr	r3, [r4, r3, lsl #2]
   43408:	strb	r5, [r3, #1]
   4340c:	strb	r5, [r4, #66]	; 0x42
   43410:	b	43274 <fputs@plt+0x3212c>
   43414:	andeq	fp, r8, r0, lsr r1
   43418:	push	{r4, r5, r6, r7, r8, lr}
   4341c:	mov	r4, r0
   43420:	mov	r7, r2
   43424:	mov	r2, #0
   43428:	mov	r6, r1
   4342c:	ldm	r0, {r3, r5}
   43430:	str	r3, [r5, #4]
   43434:	ldr	r0, [r5, #8]
   43438:	bl	42e1c <fputs@plt+0x31cd4>
   4343c:	subs	r1, r0, #0
   43440:	popne	{r4, r5, r6, r7, r8, pc}
   43444:	ldrb	r3, [r4, #11]
   43448:	cmp	r3, #0
   4344c:	bne	43468 <fputs@plt+0x32320>
   43450:	mov	r3, r7
   43454:	mov	r1, r6
   43458:	mov	r0, r5
   4345c:	mov	r2, #0
   43460:	pop	{r4, r5, r6, r7, r8, lr}
   43464:	b	41dc4 <fputs@plt+0x30c7c>
   43468:	ldr	r3, [r4, #4]
   4346c:	strb	r1, [r4, #11]
   43470:	ldr	r2, [r3, #8]
   43474:	mov	r3, #1
   43478:	cmp	r2, #0
   4347c:	beq	43450 <fputs@plt+0x32308>
   43480:	ldrb	r0, [r2, #64]	; 0x40
   43484:	tst	r0, #16
   43488:	strbne	r3, [r4, #11]
   4348c:	strbne	r1, [r2, #66]	; 0x42
   43490:	ldr	r2, [r2, #8]
   43494:	b	43478 <fputs@plt+0x32330>
   43498:	push	{r4, r5, r6, r7, r8, r9, lr}
   4349c:	mov	r7, r1
   434a0:	sub	sp, sp, #44	; 0x2c
   434a4:	mov	r8, r2
   434a8:	ldm	r0, {r3, r4}
   434ac:	str	r3, [r4, #4]
   434b0:	ldrb	r3, [r4, #17]
   434b4:	cmp	r3, #0
   434b8:	beq	436f0 <fputs@plt+0x325a8>
   434bc:	mov	r6, r0
   434c0:	ldr	r0, [r4, #8]
   434c4:	bl	191e4 <fputs@plt+0x809c>
   434c8:	add	r2, sp, #20
   434cc:	mov	r1, #4
   434d0:	mov	r0, r6
   434d4:	bl	17e2c <fputs@plt+0x6ce4>
   434d8:	ldr	r3, [sp, #20]
   434dc:	add	r3, r3, #1
   434e0:	str	r3, [sp, #20]
   434e4:	ldr	r3, [pc, #556]	; 43718 <fputs@plt+0x325d0>
   434e8:	ldr	r9, [r3, #608]	; 0x260
   434ec:	mov	r0, r4
   434f0:	ldr	r5, [sp, #20]
   434f4:	mov	r1, r5
   434f8:	bl	14af4 <fputs@plt+0x39ac>
   434fc:	cmp	r5, r0
   43500:	beq	43670 <fputs@plt+0x32528>
   43504:	ldr	r3, [r4, #32]
   43508:	udiv	r3, r9, r3
   4350c:	add	r3, r3, #1
   43510:	cmp	r5, r3
   43514:	beq	43670 <fputs@plt+0x32528>
   43518:	mov	r3, #1
   4351c:	add	r2, sp, #28
   43520:	add	r1, sp, #32
   43524:	mov	r0, r4
   43528:	str	r3, [sp]
   4352c:	mov	r3, r5
   43530:	bl	3efec <fputs@plt+0x2dea4>
   43534:	cmp	r0, #0
   43538:	str	r0, [sp, #24]
   4353c:	bne	43668 <fputs@plt+0x32520>
   43540:	ldr	r3, [sp, #20]
   43544:	ldr	r2, [sp, #28]
   43548:	cmp	r2, r3
   4354c:	ldreq	r3, [sp, #32]
   43550:	streq	r3, [sp, #16]
   43554:	beq	4367c <fputs@plt+0x32534>
   43558:	mov	r2, r0
   4355c:	mov	r1, r0
   43560:	strb	r0, [sp, #15]
   43564:	str	r0, [sp, #36]	; 0x24
   43568:	ldr	r0, [r4, #8]
   4356c:	bl	42e1c <fputs@plt+0x31cd4>
   43570:	str	r0, [sp, #24]
   43574:	ldr	r0, [sp, #32]
   43578:	bl	3c628 <fputs@plt+0x2b4e0>
   4357c:	ldr	r0, [sp, #24]
   43580:	cmp	r0, #0
   43584:	bne	43668 <fputs@plt+0x32520>
   43588:	mov	r3, r0
   4358c:	add	r2, sp, #16
   43590:	ldr	r1, [sp, #20]
   43594:	mov	r0, r4
   43598:	bl	3cd78 <fputs@plt+0x2bc30>
   4359c:	cmp	r0, #0
   435a0:	str	r0, [sp, #24]
   435a4:	bne	43668 <fputs@plt+0x32520>
   435a8:	add	r3, sp, #36	; 0x24
   435ac:	add	r2, sp, #15
   435b0:	ldr	r1, [sp, #20]
   435b4:	mov	r0, r4
   435b8:	bl	3ce0c <fputs@plt+0x2bcc4>
   435bc:	ldrb	r3, [sp, #15]
   435c0:	str	r0, [sp, #24]
   435c4:	sub	r3, r3, #1
   435c8:	cmp	r3, #1
   435cc:	bhi	435dc <fputs@plt+0x32494>
   435d0:	movw	r0, #64159	; 0xfa9f
   435d4:	bl	2e084 <fputs@plt+0x1cf3c>
   435d8:	str	r0, [sp, #24]
   435dc:	ldr	r1, [sp, #16]
   435e0:	ldr	r3, [sp, #24]
   435e4:	cmp	r3, #0
   435e8:	movne	r0, r1
   435ec:	bne	43660 <fputs@plt+0x32518>
   435f0:	str	r3, [sp, #4]
   435f4:	mov	r0, r4
   435f8:	ldr	r3, [sp, #28]
   435fc:	ldrb	r2, [sp, #15]
   43600:	str	r3, [sp]
   43604:	ldr	r3, [sp, #36]	; 0x24
   43608:	bl	3f95c <fputs@plt+0x2e814>
   4360c:	str	r0, [sp, #24]
   43610:	ldr	r0, [sp, #16]
   43614:	bl	3c628 <fputs@plt+0x2b4e0>
   43618:	ldr	r0, [sp, #24]
   4361c:	cmp	r0, #0
   43620:	bne	43668 <fputs@plt+0x32520>
   43624:	mov	r3, r0
   43628:	add	r2, sp, #16
   4362c:	ldr	r1, [sp, #20]
   43630:	mov	r0, r4
   43634:	bl	3cd78 <fputs@plt+0x2bc30>
   43638:	cmp	r0, #0
   4363c:	str	r0, [sp, #24]
   43640:	bne	43668 <fputs@plt+0x32520>
   43644:	ldr	r3, [sp, #16]
   43648:	ldr	r0, [r3, #72]	; 0x48
   4364c:	bl	3ae48 <fputs@plt+0x29d00>
   43650:	cmp	r0, #0
   43654:	str	r0, [sp, #24]
   43658:	beq	4367c <fputs@plt+0x32534>
   4365c:	ldr	r0, [sp, #16]
   43660:	bl	3c628 <fputs@plt+0x2b4e0>
   43664:	ldr	r0, [sp, #24]
   43668:	add	sp, sp, #44	; 0x2c
   4366c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   43670:	add	r5, r5, #1
   43674:	str	r5, [sp, #20]
   43678:	b	434ec <fputs@plt+0x323a4>
   4367c:	add	r3, sp, #24
   43680:	mov	r2, #1
   43684:	ldr	r1, [sp, #20]
   43688:	mov	r0, r4
   4368c:	str	r3, [sp]
   43690:	mov	r3, #0
   43694:	bl	3f698 <fputs@plt+0x2e550>
   43698:	ldr	r3, [sp, #24]
   4369c:	cmp	r3, #0
   436a0:	bne	4365c <fputs@plt+0x32514>
   436a4:	mov	r1, #4
   436a8:	mov	r0, r6
   436ac:	ldr	r2, [sp, #20]
   436b0:	bl	3ef10 <fputs@plt+0x2ddc8>
   436b4:	cmp	r0, #0
   436b8:	str	r0, [sp, #24]
   436bc:	bne	4365c <fputs@plt+0x32514>
   436c0:	tst	r8, #1
   436c4:	ldr	r0, [sp, #16]
   436c8:	movne	r1, #13
   436cc:	moveq	r1, #10
   436d0:	bl	2e174 <fputs@plt+0x1d02c>
   436d4:	ldr	r3, [sp, #16]
   436d8:	ldr	r0, [r3, #72]	; 0x48
   436dc:	bl	3c61c <fputs@plt+0x2b4d4>
   436e0:	ldr	r3, [sp, #20]
   436e4:	mov	r0, #0
   436e8:	str	r3, [r7]
   436ec:	b	43668 <fputs@plt+0x32520>
   436f0:	add	r2, sp, #20
   436f4:	add	r1, sp, #16
   436f8:	str	r3, [sp]
   436fc:	mov	r0, r4
   43700:	mov	r3, #1
   43704:	bl	3efec <fputs@plt+0x2dea4>
   43708:	cmp	r0, #0
   4370c:	str	r0, [sp, #24]
   43710:	beq	436c0 <fputs@plt+0x32578>
   43714:	b	43668 <fputs@plt+0x32520>
   43718:	andeq	fp, r8, r0, lsr r1
   4371c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43720:	subs	r5, r0, #0
   43724:	bne	43738 <fputs@plt+0x325f0>
   43728:	mov	fp, #0
   4372c:	mov	r0, fp
   43730:	add	sp, sp, #4
   43734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43738:	mov	r8, r2
   4373c:	ldrd	r2, [r5]
   43740:	mov	r7, r1
   43744:	mov	r9, #0
   43748:	mov	sl, #4
   4374c:	ldr	r4, [r3, #8]
   43750:	str	r2, [r3, #4]
   43754:	cmp	r4, #0
   43758:	beq	43728 <fputs@plt+0x325e0>
   4375c:	cmp	r8, #0
   43760:	beq	437a4 <fputs@plt+0x3265c>
   43764:	ldrb	r3, [r4, #64]	; 0x40
   43768:	ands	r6, r3, #1
   4376c:	bne	437a4 <fputs@plt+0x3265c>
   43770:	ldrb	r3, [r4, #66]	; 0x42
   43774:	sub	r3, r3, #1
   43778:	cmp	r3, #1
   4377c:	bhi	437b8 <fputs@plt+0x32670>
   43780:	mov	r0, r4
   43784:	bl	42d0c <fputs@plt+0x31bc4>
   43788:	subs	fp, r0, #0
   4378c:	beq	437b8 <fputs@plt+0x32670>
   43790:	mov	r2, r6
   43794:	mov	r1, fp
   43798:	mov	r0, r5
   4379c:	bl	4371c <fputs@plt+0x325d4>
   437a0:	b	4372c <fputs@plt+0x325e4>
   437a4:	ldr	r0, [r4, #48]	; 0x30
   437a8:	bl	183dc <fputs@plt+0x7294>
   437ac:	str	r9, [r4, #48]	; 0x30
   437b0:	str	r7, [r4, #60]	; 0x3c
   437b4:	strb	sl, [r4, #66]	; 0x42
   437b8:	add	fp, r4, #120	; 0x78
   437bc:	mov	r6, #0
   437c0:	ldrsb	r3, [r4, #68]	; 0x44
   437c4:	cmp	r3, r6
   437c8:	ldrlt	r4, [r4, #8]
   437cc:	blt	43754 <fputs@plt+0x3260c>
   437d0:	ldr	r0, [fp]
   437d4:	add	r6, r6, #1
   437d8:	bl	3c628 <fputs@plt+0x2b4e0>
   437dc:	str	r9, [fp], #4
   437e0:	b	437c0 <fputs@plt+0x32678>
   437e4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   437e8:	subs	r7, r1, #0
   437ec:	mov	r6, r0
   437f0:	movne	r5, r7
   437f4:	movne	r8, #0
   437f8:	ldm	r0, {r3, r4}
   437fc:	str	r3, [r4, #4]
   43800:	bne	438a8 <fputs@plt+0x32760>
   43804:	mov	r2, r7
   43808:	ldr	r0, [r4, #8]
   4380c:	bl	42e1c <fputs@plt+0x31cd4>
   43810:	subs	r5, r0, #0
   43814:	bne	438a0 <fputs@plt+0x32758>
   43818:	ldrb	r3, [r6, #8]
   4381c:	cmp	r3, #2
   43820:	bne	4388c <fputs@plt+0x32744>
   43824:	ldr	r0, [r4]
   43828:	bl	3c3a0 <fputs@plt+0x2b258>
   4382c:	cmp	r0, #0
   43830:	mov	r3, #0
   43834:	movne	r5, r0
   43838:	add	r2, sp, #4
   4383c:	mov	r1, #1
   43840:	mov	r0, r4
   43844:	bl	3cd78 <fputs@plt+0x2bc30>
   43848:	cmp	r0, #0
   4384c:	bne	43874 <fputs@plt+0x3272c>
   43850:	ldr	r0, [sp, #4]
   43854:	ldr	r3, [r0, #56]	; 0x38
   43858:	ldr	r3, [r3, #28]
   4385c:	rev	r3, r3
   43860:	cmp	r3, #0
   43864:	ldreq	r3, [r4]
   43868:	ldreq	r3, [r3, #28]
   4386c:	str	r3, [r4, #44]	; 0x2c
   43870:	bl	3c628 <fputs@plt+0x2b4e0>
   43874:	mov	r3, #1
   43878:	ldr	r0, [r4, #60]	; 0x3c
   4387c:	strb	r3, [r4, #20]
   43880:	bl	1849c <fputs@plt+0x7354>
   43884:	mov	r3, #0
   43888:	str	r3, [r4, #60]	; 0x3c
   4388c:	mov	r0, r6
   43890:	bl	3c65c <fputs@plt+0x2b514>
   43894:	mov	r0, r5
   43898:	add	sp, sp, #8
   4389c:	pop	{r4, r5, r6, r7, r8, pc}
   438a0:	mov	r8, r5
   438a4:	mov	r2, r7
   438a8:	mov	r1, r5
   438ac:	mov	r0, r6
   438b0:	bl	4371c <fputs@plt+0x325d4>
   438b4:	cmp	r0, #0
   438b8:	movne	r5, r0
   438bc:	moveq	r5, r8
   438c0:	b	43818 <fputs@plt+0x326d0>
   438c4:	push	{r4, r5, r6, r7, r8, lr}
   438c8:	mov	r4, r0
   438cc:	mov	r8, r1
   438d0:	mov	r6, #0
   438d4:	mov	r7, r6
   438d8:	bl	12d04 <fputs@plt+0x1bbc>
   438dc:	mov	r0, r4
   438e0:	bl	14a2c <fputs@plt+0x38e4>
   438e4:	ldr	r2, [r4, #24]
   438e8:	ands	r2, r2, #2
   438ec:	ldrbne	r2, [r4, #149]	; 0x95
   438f0:	clzne	r2, r2
   438f4:	lsrne	r2, r2, #5
   438f8:	eor	r5, r2, #1
   438fc:	ldr	r3, [r4, #20]
   43900:	cmp	r3, r7
   43904:	bgt	43988 <fputs@plt+0x32840>
   43908:	mov	r1, #68	; 0x44
   4390c:	mov	r0, r4
   43910:	bl	1c728 <fputs@plt+0xb5e0>
   43914:	bl	12d1c <fputs@plt+0x1bd4>
   43918:	ldr	r3, [r4, #24]
   4391c:	tst	r3, #2
   43920:	beq	4393c <fputs@plt+0x327f4>
   43924:	ldrb	r3, [r4, #149]	; 0x95
   43928:	cmp	r3, #0
   4392c:	bne	4393c <fputs@plt+0x327f4>
   43930:	mov	r0, r4
   43934:	bl	15258 <fputs@plt+0x4110>
   43938:	bl	20b50 <fputs@plt+0xfa08>
   4393c:	add	r3, r4, #448	; 0x1c0
   43940:	mov	r0, #0
   43944:	mov	r1, #0
   43948:	strd	r0, [r3, #-8]
   4394c:	strd	r0, [r3]
   43950:	ldr	r3, [r4, #24]
   43954:	bic	r3, r3, #16777216	; 0x1000000
   43958:	str	r3, [r4, #24]
   4395c:	ldr	r3, [r4, #208]	; 0xd0
   43960:	cmp	r3, #0
   43964:	popeq	{r4, r5, r6, r7, r8, pc}
   43968:	cmp	r6, #0
   4396c:	bne	4397c <fputs@plt+0x32834>
   43970:	ldrb	r2, [r4, #67]	; 0x43
   43974:	cmp	r2, #0
   43978:	popne	{r4, r5, r6, r7, r8, pc}
   4397c:	ldr	r0, [r4, #204]	; 0xcc
   43980:	pop	{r4, r5, r6, r7, r8, lr}
   43984:	bx	r3
   43988:	ldr	r3, [r4, #16]
   4398c:	add	r3, r3, r7, lsl #4
   43990:	ldr	r0, [r3, #4]
   43994:	cmp	r0, #0
   43998:	beq	439b4 <fputs@plt+0x3286c>
   4399c:	ldrb	r3, [r0, #8]
   439a0:	mov	r2, r5
   439a4:	mov	r1, r8
   439a8:	cmp	r3, #2
   439ac:	moveq	r6, #1
   439b0:	bl	437e4 <fputs@plt+0x3269c>
   439b4:	add	r7, r7, #1
   439b8:	b	438fc <fputs@plt+0x327b4>
   439bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   439c0:	and	r3, r1, #2
   439c4:	sub	sp, sp, #52	; 0x34
   439c8:	mov	r4, r0
   439cc:	ldrsb	r9, [r0, #68]	; 0x44
   439d0:	str	r3, [sp, #24]
   439d4:	ldr	sl, [r0]
   439d8:	sxth	r7, r9
   439dc:	add	r3, r0, r7, lsl #1
   439e0:	add	r7, r0, r7, lsl #2
   439e4:	ldr	fp, [sl, #4]
   439e8:	ldr	r5, [r7, #120]	; 0x78
   439ec:	str	r3, [sp, #28]
   439f0:	ldrh	r8, [r3, #80]	; 0x50
   439f4:	ldr	r2, [r5, #64]	; 0x40
   439f8:	lsl	r3, r8, #1
   439fc:	ldrh	r6, [r5, #20]
   43a00:	ldrh	r3, [r2, r3]
   43a04:	rev16	r3, r3
   43a08:	and	r3, r3, r6
   43a0c:	ldr	r6, [r5, #56]	; 0x38
   43a10:	add	r6, r6, r3
   43a14:	ldrb	r3, [r5, #4]
   43a18:	cmp	r3, #0
   43a1c:	bne	43a38 <fputs@plt+0x328f0>
   43a20:	add	r1, sp, #44	; 0x2c
   43a24:	str	r3, [sp, #44]	; 0x2c
   43a28:	bl	42970 <fputs@plt+0x31828>
   43a2c:	cmp	r0, #0
   43a30:	str	r0, [sp, #40]	; 0x28
   43a34:	bne	43b04 <fputs@plt+0x329bc>
   43a38:	ldrb	r3, [r4, #64]	; 0x40
   43a3c:	tst	r3, #32
   43a40:	bne	43ae8 <fputs@plt+0x329a0>
   43a44:	ldr	r3, [r4, #72]	; 0x48
   43a48:	cmp	r3, #0
   43a4c:	bne	43a60 <fputs@plt+0x32918>
   43a50:	mov	r0, sl
   43a54:	str	r3, [sp]
   43a58:	ldrd	r2, [r4, #16]
   43a5c:	bl	215cc <fputs@plt+0x10484>
   43a60:	ldr	r3, [sp, #24]
   43a64:	cmp	r3, #0
   43a68:	bne	43b0c <fputs@plt+0x329c4>
   43a6c:	mov	r3, #0
   43a70:	ldr	r0, [r5, #72]	; 0x48
   43a74:	str	r3, [sp, #20]
   43a78:	bl	3ae48 <fputs@plt+0x29d00>
   43a7c:	cmp	r0, #0
   43a80:	str	r0, [sp, #40]	; 0x28
   43a84:	bne	43b04 <fputs@plt+0x329bc>
   43a88:	add	r2, sp, #44	; 0x2c
   43a8c:	mov	r1, r6
   43a90:	mov	r0, r5
   43a94:	add	sl, sp, #40	; 0x28
   43a98:	bl	401e0 <fputs@plt+0x2f098>
   43a9c:	mov	r3, sl
   43aa0:	ldrh	r2, [sp, #44]	; 0x2c
   43aa4:	mov	r1, r8
   43aa8:	str	r0, [sp, #40]	; 0x28
   43aac:	mov	r0, r5
   43ab0:	bl	2e8cc <fputs@plt+0x1d784>
   43ab4:	ldr	r0, [sp, #40]	; 0x28
   43ab8:	cmp	r0, #0
   43abc:	bne	43b04 <fputs@plt+0x329bc>
   43ac0:	ldrb	r3, [r5, #4]
   43ac4:	cmp	r3, #0
   43ac8:	beq	43b68 <fputs@plt+0x32a20>
   43acc:	mov	r0, r4
   43ad0:	bl	40618 <fputs@plt+0x2f4d0>
   43ad4:	cmp	r0, #0
   43ad8:	str	r0, [sp, #40]	; 0x28
   43adc:	beq	43c30 <fputs@plt+0x32ae8>
   43ae0:	ldr	r0, [sp, #40]	; 0x28
   43ae4:	b	43b04 <fputs@plt+0x329bc>
   43ae8:	mov	r2, r4
   43aec:	ldr	r0, [fp, #8]
   43af0:	ldr	r1, [r4, #52]	; 0x34
   43af4:	bl	42e1c <fputs@plt+0x31cd4>
   43af8:	cmp	r0, #0
   43afc:	str	r0, [sp, #40]	; 0x28
   43b00:	beq	43a44 <fputs@plt+0x328fc>
   43b04:	add	sp, sp, #52	; 0x34
   43b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43b0c:	ldrb	r3, [r5, #4]
   43b10:	cmp	r3, #0
   43b14:	beq	43b48 <fputs@plt+0x32a00>
   43b18:	mov	r1, r6
   43b1c:	mov	r0, r5
   43b20:	bl	14d58 <fputs@plt+0x3c10>
   43b24:	ldrh	r3, [r5, #16]
   43b28:	mov	r2, #3
   43b2c:	add	r0, r3, r0
   43b30:	ldr	r3, [fp, #36]	; 0x24
   43b34:	add	r0, r0, #1
   43b38:	lsl	r3, r3, #1
   43b3c:	udiv	r3, r3, r2
   43b40:	cmp	r0, r3
   43b44:	blt	43b60 <fputs@plt+0x32a18>
   43b48:	mov	r0, r4
   43b4c:	bl	42ca0 <fputs@plt+0x31b58>
   43b50:	cmp	r0, #0
   43b54:	str	r0, [sp, #40]	; 0x28
   43b58:	beq	43a6c <fputs@plt+0x32924>
   43b5c:	b	43b04 <fputs@plt+0x329bc>
   43b60:	mov	r3, #1
   43b64:	b	43a70 <fputs@plt+0x32928>
   43b68:	ldrsb	r3, [r4, #68]	; 0x44
   43b6c:	add	r3, r3, #30
   43b70:	ldr	r6, [r4, r3, lsl #2]
   43b74:	ldrh	r1, [r6, #18]
   43b78:	ldr	r3, [r6, #56]	; 0x38
   43b7c:	ldr	r2, [r6, #64]	; 0x40
   43b80:	add	r2, r2, r1, lsl #1
   43b84:	ldrh	r2, [r2, #-2]
   43b88:	rev16	r1, r2
   43b8c:	ldrh	r2, [r6, #20]
   43b90:	and	r2, r2, r1
   43b94:	add	r2, r3, r2
   43b98:	add	r3, r3, #4
   43b9c:	cmp	r2, r3
   43ba0:	bcs	43bb0 <fputs@plt+0x32a68>
   43ba4:	movw	r0, #64012	; 0xfa0c
   43ba8:	bl	2e084 <fputs@plt+0x1cf3c>
   43bac:	b	43b04 <fputs@plt+0x329bc>
   43bb0:	ldr	r3, [r7, #124]	; 0x7c
   43bb4:	mov	r1, r2
   43bb8:	mov	r0, r6
   43bbc:	str	r2, [sp, #36]	; 0x24
   43bc0:	ldr	r3, [r3, #84]	; 0x54
   43bc4:	str	r3, [sp, #32]
   43bc8:	ldr	r3, [r6, #76]	; 0x4c
   43bcc:	blx	r3
   43bd0:	mov	r7, r0
   43bd4:	ldr	r0, [r6, #72]	; 0x48
   43bd8:	ldr	fp, [fp, #80]	; 0x50
   43bdc:	bl	3ae48 <fputs@plt+0x29d00>
   43be0:	ldr	r3, [sp, #32]
   43be4:	mov	r1, r8
   43be8:	ldr	r2, [sp, #36]	; 0x24
   43bec:	str	fp, [sp]
   43bf0:	stmib	sp, {r3, sl}
   43bf4:	add	r3, r7, #4
   43bf8:	str	r0, [sp, #40]	; 0x28
   43bfc:	mov	r0, r5
   43c00:	sub	r2, r2, #4
   43c04:	bl	4037c <fputs@plt+0x2f234>
   43c08:	ldrh	r1, [r6, #18]
   43c0c:	mov	r0, r6
   43c10:	mov	r3, sl
   43c14:	mov	r2, r7
   43c18:	sub	r1, r1, #1
   43c1c:	bl	2e8cc <fputs@plt+0x1d784>
   43c20:	ldr	r0, [sp, #40]	; 0x28
   43c24:	cmp	r0, #0
   43c28:	beq	43acc <fputs@plt+0x32984>
   43c2c:	b	43b04 <fputs@plt+0x329bc>
   43c30:	ldrsb	r3, [r4, #68]	; 0x44
   43c34:	cmp	r3, r9
   43c38:	bgt	43c7c <fputs@plt+0x32b34>
   43c3c:	ldr	r3, [sp, #20]
   43c40:	cmp	r3, #0
   43c44:	bne	43ca0 <fputs@plt+0x32b58>
   43c48:	mov	r0, r4
   43c4c:	bl	3daa4 <fputs@plt+0x2c95c>
   43c50:	ldr	r3, [sp, #24]
   43c54:	str	r0, [sp, #40]	; 0x28
   43c58:	cmp	r3, #0
   43c5c:	movne	r3, #3
   43c60:	strbne	r3, [r4, #66]	; 0x42
   43c64:	b	43ae0 <fputs@plt+0x32998>
   43c68:	sub	r2, r3, #1
   43c6c:	add	r3, r3, #30
   43c70:	strb	r2, [r4, #68]	; 0x44
   43c74:	ldr	r0, [r4, r3, lsl #2]
   43c78:	bl	3c628 <fputs@plt+0x2b4e0>
   43c7c:	ldrsb	r3, [r4, #68]	; 0x44
   43c80:	cmp	r9, r3
   43c84:	blt	43c68 <fputs@plt+0x32b20>
   43c88:	mov	r0, r4
   43c8c:	bl	40618 <fputs@plt+0x2f4d0>
   43c90:	cmp	r0, #0
   43c94:	str	r0, [sp, #40]	; 0x28
   43c98:	beq	43c3c <fputs@plt+0x32af4>
   43c9c:	b	43ae0 <fputs@plt+0x32998>
   43ca0:	mov	r3, #2
   43ca4:	strb	r3, [r4, #66]	; 0x42
   43ca8:	ldrh	r3, [r5, #18]
   43cac:	cmp	r8, r3
   43cb0:	mvncs	r2, #0
   43cb4:	movcc	r3, #1
   43cb8:	addcs	r3, r3, r2
   43cbc:	strcs	r2, [r4, #60]	; 0x3c
   43cc0:	ldrcs	r2, [sp, #28]
   43cc4:	strcc	r3, [r4, #60]	; 0x3c
   43cc8:	strhcs	r3, [r2, #80]	; 0x50
   43ccc:	b	43ae0 <fputs@plt+0x32998>
   43cd0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   43cd4:	mov	r9, r3
   43cd8:	mov	r3, #1
   43cdc:	mov	r7, r0
   43ce0:	mov	r8, r1
   43ce4:	add	r1, r2, #2
   43ce8:	mov	r6, r2
   43cec:	ldr	r4, [sp, #40]	; 0x28
   43cf0:	mov	r0, r4
   43cf4:	strh	r3, [r4, #8]
   43cf8:	bl	258b4 <fputs@plt+0x1476c>
   43cfc:	subs	r5, r0, #0
   43d00:	bne	43d50 <fputs@plt+0x32c08>
   43d04:	cmp	r9, #0
   43d08:	ldr	r3, [r4, #16]
   43d0c:	beq	43d5c <fputs@plt+0x32c14>
   43d10:	mov	r2, r6
   43d14:	mov	r1, r8
   43d18:	str	r5, [sp]
   43d1c:	mov	r0, r7
   43d20:	bl	41f6c <fputs@plt+0x30e24>
   43d24:	cmp	r0, #0
   43d28:	mov	r5, r0
   43d2c:	bne	43d70 <fputs@plt+0x32c28>
   43d30:	ldr	r3, [r4, #16]
   43d34:	strb	r0, [r3, r6]
   43d38:	ldr	r3, [r4, #16]
   43d3c:	add	r3, r3, r6
   43d40:	strb	r0, [r3, #1]
   43d44:	mov	r3, #528	; 0x210
   43d48:	strh	r3, [r4, #8]
   43d4c:	str	r6, [r4, #12]
   43d50:	mov	r0, r5
   43d54:	add	sp, sp, #12
   43d58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   43d5c:	mov	r2, r6
   43d60:	mov	r1, r8
   43d64:	mov	r0, r7
   43d68:	bl	42c40 <fputs@plt+0x31af8>
   43d6c:	b	43d24 <fputs@plt+0x32bdc>
   43d70:	mov	r0, r4
   43d74:	bl	1ccd8 <fputs@plt+0xbb90>
   43d78:	b	43d50 <fputs@plt+0x32c08>
   43d7c:	push	{r4, r5, r6, r7, r8, lr}
   43d80:	add	r8, r1, r2
   43d84:	ldrsb	ip, [r0, #68]	; 0x44
   43d88:	ldr	lr, [r0, #24]
   43d8c:	ldrh	r4, [r0, #32]
   43d90:	add	ip, ip, #30
   43d94:	ldr	ip, [r0, ip, lsl #2]
   43d98:	ldr	r5, [sp, #24]
   43d9c:	ldr	ip, [ip, #60]	; 0x3c
   43da0:	sub	ip, ip, lr
   43da4:	cmp	ip, r4
   43da8:	movcs	ip, r4
   43dac:	cmp	r8, ip
   43db0:	bls	43dbc <fputs@plt+0x32c74>
   43db4:	pop	{r4, r5, r6, r7, r8, lr}
   43db8:	b	43cd0 <fputs@plt+0x32b88>
   43dbc:	add	lr, lr, r1
   43dc0:	movw	r3, #4112	; 0x1010
   43dc4:	mov	r7, r1
   43dc8:	mov	r6, r2
   43dcc:	mov	r0, #0
   43dd0:	strh	r3, [r5, #8]
   43dd4:	str	r2, [r5, #12]
   43dd8:	str	lr, [r5, #16]
   43ddc:	pop	{r4, r5, r6, r7, r8, pc}
   43de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43de4:	sub	sp, sp, #36	; 0x24
   43de8:	ldr	r6, [r0, #44]	; 0x2c
   43dec:	cmp	r6, #0
   43df0:	bne	43f40 <fputs@plt+0x32df8>
   43df4:	ldr	r3, [r0, #216]	; 0xd8
   43df8:	mov	r4, r0
   43dfc:	mov	sl, r1
   43e00:	cmp	r3, #0
   43e04:	beq	43e38 <fputs@plt+0x32cf0>
   43e08:	ldrb	r3, [r4, #7]
   43e0c:	cmp	r3, #0
   43e10:	beq	43e50 <fputs@plt+0x32d08>
   43e14:	ldr	r2, [r4, #212]	; 0xd4
   43e18:	ldr	r3, [r2]
   43e1c:	cmp	r3, #0
   43e20:	bne	43fdc <fputs@plt+0x32e94>
   43e24:	ldr	r3, [r2, #4]
   43e28:	str	r3, [r2, #8]
   43e2c:	mov	r3, #4
   43e30:	strb	r3, [r4, #17]
   43e34:	b	43f40 <fputs@plt+0x32df8>
   43e38:	mov	r1, #4
   43e3c:	bl	19020 <fputs@plt+0x7ed8>
   43e40:	cmp	r0, #0
   43e44:	beq	43e08 <fputs@plt+0x32cc0>
   43e48:	mov	r6, r0
   43e4c:	b	43f40 <fputs@plt+0x32df8>
   43e50:	ldr	r3, [r4, #68]	; 0x44
   43e54:	ldr	r3, [r3]
   43e58:	cmp	r3, #0
   43e5c:	beq	43fd0 <fputs@plt+0x32e88>
   43e60:	ldrb	r3, [r4, #5]
   43e64:	cmp	r3, #4
   43e68:	beq	43fd0 <fputs@plt+0x32e88>
   43e6c:	ldr	r0, [r4, #64]	; 0x40
   43e70:	bl	12c4c <fputs@plt+0x1b04>
   43e74:	ands	r7, r0, #512	; 0x200
   43e78:	mov	r5, r0
   43e7c:	bne	43f6c <fputs@plt+0x32e24>
   43e80:	ldr	r3, [pc, #360]	; 43ff0 <fputs@plt+0x32ea8>
   43e84:	add	r2, sp, #20
   43e88:	ldr	r0, [r3]
   43e8c:	ldr	r1, [r3, #4]
   43e90:	stmia	r2!, {r0, r1}
   43e94:	mov	r0, r4
   43e98:	ldr	r2, [r4, #48]	; 0x30
   43e9c:	rev	r2, r2
   43ea0:	str	r2, [sp, #28]
   43ea4:	bl	145e4 <fputs@plt+0x349c>
   43ea8:	mov	r8, r0
   43eac:	mov	r9, r1
   43eb0:	mov	r2, #8
   43eb4:	add	r1, sp, #12
   43eb8:	strd	r8, [sp]
   43ebc:	ldr	r0, [r4, #68]	; 0x44
   43ec0:	bl	12bf8 <fputs@plt+0x1ab0>
   43ec4:	subs	fp, r0, #0
   43ec8:	bne	43f00 <fputs@plt+0x32db8>
   43ecc:	ldr	r3, [pc, #284]	; 43ff0 <fputs@plt+0x32ea8>
   43ed0:	mov	r2, #8
   43ed4:	add	r0, sp, #12
   43ed8:	mov	r1, r3
   43edc:	bl	10e84 <memcmp@plt>
   43ee0:	cmp	r0, #0
   43ee4:	bne	43f00 <fputs@plt+0x32db8>
   43ee8:	mov	r2, #1
   43eec:	ldr	r1, [pc, #256]	; 43ff4 <fputs@plt+0x32eac>
   43ef0:	strd	r8, [sp]
   43ef4:	ldr	r0, [r4, #68]	; 0x44
   43ef8:	bl	12c04 <fputs@plt+0x1abc>
   43efc:	mov	fp, r0
   43f00:	movw	r3, #522	; 0x20a
   43f04:	cmp	fp, #0
   43f08:	cmpne	fp, r3
   43f0c:	bne	43f3c <fputs@plt+0x32df4>
   43f10:	ldrb	r3, [r4, #8]
   43f14:	cmp	r3, #0
   43f18:	bne	43f4c <fputs@plt+0x32e04>
   43f1c:	ldrd	r2, [r4, #88]	; 0x58
   43f20:	add	r1, sp, #20
   43f24:	strd	r2, [sp]
   43f28:	mov	r2, #12
   43f2c:	ldr	r0, [r4, #68]	; 0x44
   43f30:	bl	12c04 <fputs@plt+0x1abc>
   43f34:	subs	fp, r0, #0
   43f38:	beq	43f6c <fputs@plt+0x32e24>
   43f3c:	mov	r6, fp
   43f40:	mov	r0, r6
   43f44:	add	sp, sp, #36	; 0x24
   43f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43f4c:	tst	r5, #1024	; 0x400
   43f50:	bne	43f1c <fputs@plt+0x32dd4>
   43f54:	ldrb	r1, [r4, #12]
   43f58:	ldr	r0, [r4, #68]	; 0x44
   43f5c:	bl	12c1c <fputs@plt+0x1ad4>
   43f60:	subs	fp, r0, #0
   43f64:	beq	43f1c <fputs@plt+0x32dd4>
   43f68:	b	43f3c <fputs@plt+0x32df4>
   43f6c:	ands	r5, r5, #1024	; 0x400
   43f70:	beq	43fac <fputs@plt+0x32e64>
   43f74:	ldrd	r2, [r4, #80]	; 0x50
   43f78:	cmp	r7, #0
   43f7c:	andeq	r7, sl, #1
   43f80:	movne	r7, #0
   43f84:	cmp	r7, #0
   43f88:	strd	r2, [r4, #88]	; 0x58
   43f8c:	beq	43e14 <fputs@plt+0x32ccc>
   43f90:	mov	r3, #0
   43f94:	mov	r0, r4
   43f98:	str	r3, [r4, #48]	; 0x30
   43f9c:	bl	3a91c <fputs@plt+0x297d4>
   43fa0:	cmp	r0, #0
   43fa4:	beq	43e14 <fputs@plt+0x32ccc>
   43fa8:	b	43e48 <fputs@plt+0x32d00>
   43fac:	ldrb	r1, [r4, #12]
   43fb0:	ldr	r0, [r4, #68]	; 0x44
   43fb4:	cmp	r1, #3
   43fb8:	moveq	r5, #16
   43fbc:	orr	r1, r1, r5
   43fc0:	bl	12c1c <fputs@plt+0x1ad4>
   43fc4:	cmp	r0, #0
   43fc8:	beq	43f74 <fputs@plt+0x32e2c>
   43fcc:	b	43e48 <fputs@plt+0x32d00>
   43fd0:	ldrd	r2, [r4, #80]	; 0x50
   43fd4:	strd	r2, [r4, #88]	; 0x58
   43fd8:	b	43e14 <fputs@plt+0x32ccc>
   43fdc:	ldrh	r1, [r3, #24]
   43fe0:	bic	r1, r1, #8
   43fe4:	strh	r1, [r3, #24]
   43fe8:	ldr	r3, [r3, #32]
   43fec:	b	43e1c <fputs@plt+0x32cd4>
   43ff0:	andeq	r2, r7, lr, ror lr
   43ff4:	andeq	r3, r7, r0, lsr r9
   43ff8:	ldr	r3, [r0, #44]	; 0x2c
   43ffc:	cmp	r3, #0
   44000:	bne	440cc <fputs@plt+0x32f84>
   44004:	ldrb	r3, [r0, #21]
   44008:	cmp	r3, #0
   4400c:	beq	44024 <fputs@plt+0x32edc>
   44010:	tst	r3, #3
   44014:	bne	440cc <fputs@plt+0x32f84>
   44018:	ldrh	r3, [r1, #24]
   4401c:	tst	r3, #8
   44020:	bne	440cc <fputs@plt+0x32f84>
   44024:	mov	r3, #0
   44028:	push	{r4, r5, r6, lr}
   4402c:	mov	r5, r1
   44030:	mov	r4, r0
   44034:	str	r3, [r1, #12]
   44038:	ldr	r3, [r0, #216]	; 0xd8
   4403c:	cmp	r3, #0
   44040:	beq	44080 <fputs@plt+0x32f38>
   44044:	mov	r0, r1
   44048:	bl	1f0e8 <fputs@plt+0xdfa0>
   4404c:	subs	r6, r0, #0
   44050:	bne	440bc <fputs@plt+0x32f74>
   44054:	mov	r3, r6
   44058:	mov	r2, r6
   4405c:	mov	r1, r5
   44060:	mov	r0, r4
   44064:	bl	3dc80 <fputs@plt+0x2cb38>
   44068:	cmp	r0, #0
   4406c:	mov	r6, r0
   44070:	bne	440bc <fputs@plt+0x32f74>
   44074:	mov	r0, r5
   44078:	bl	18bb8 <fputs@plt+0x7a70>
   4407c:	b	440bc <fputs@plt+0x32f74>
   44080:	ldrh	r3, [r1, #24]
   44084:	tst	r3, #8
   44088:	bne	440a8 <fputs@plt+0x32f60>
   4408c:	ldrb	r3, [r0, #17]
   44090:	cmp	r3, #3
   44094:	beq	440a8 <fputs@plt+0x32f60>
   44098:	mov	r1, r5
   4409c:	mov	r0, r4
   440a0:	bl	3e4b8 <fputs@plt+0x2d370>
   440a4:	b	44068 <fputs@plt+0x32f20>
   440a8:	mov	r1, #1
   440ac:	mov	r0, r4
   440b0:	bl	43de0 <fputs@plt+0x32c98>
   440b4:	subs	r6, r0, #0
   440b8:	beq	44098 <fputs@plt+0x32f50>
   440bc:	mov	r1, r6
   440c0:	mov	r0, r4
   440c4:	pop	{r4, r5, r6, lr}
   440c8:	b	14628 <fputs@plt+0x34e0>
   440cc:	mov	r0, #0
   440d0:	bx	lr
   440d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   440d8:	sub	sp, sp, #36	; 0x24
   440dc:	ldr	r5, [r0, #44]	; 0x2c
   440e0:	cmp	r5, #0
   440e4:	bne	441a4 <fputs@plt+0x3305c>
   440e8:	ldrb	r3, [r0, #17]
   440ec:	mov	r4, r0
   440f0:	cmp	r3, #2
   440f4:	bls	441a4 <fputs@plt+0x3305c>
   440f8:	ldrb	r6, [r0, #16]
   440fc:	mov	sl, r2
   44100:	mov	r7, r1
   44104:	cmp	r6, #0
   44108:	movne	r2, #1
   4410c:	ldrne	r3, [r0, #96]	; 0x60
   44110:	bne	4418c <fputs@plt+0x33044>
   44114:	ldr	r3, [r0, #216]	; 0xd8
   44118:	cmp	r3, #0
   4411c:	beq	441b0 <fputs@plt+0x33068>
   44120:	ldr	r3, [r0, #212]	; 0xd4
   44124:	ldr	r0, [r3]
   44128:	bl	1b16c <fputs@plt+0xa024>
   4412c:	subs	r1, r0, #0
   44130:	str	r5, [sp, #24]
   44134:	bne	44154 <fputs@plt+0x3300c>
   44138:	mov	r3, r1
   4413c:	add	r2, sp, #24
   44140:	mov	r1, #1
   44144:	mov	r0, r4
   44148:	bl	3c910 <fputs@plt+0x2b7c8>
   4414c:	ldr	r1, [sp, #24]
   44150:	str	r6, [r1, #12]
   44154:	mov	r3, #1
   44158:	mov	r0, r4
   4415c:	ldr	r2, [r4, #28]
   44160:	bl	3dc80 <fputs@plt+0x2cb38>
   44164:	mov	r6, r0
   44168:	ldr	r0, [sp, #24]
   4416c:	bl	3c61c <fputs@plt+0x2b4d4>
   44170:	cmp	r6, #0
   44174:	bne	44284 <fputs@plt+0x3313c>
   44178:	ldr	r0, [r4, #212]	; 0xd4
   4417c:	bl	18bf8 <fputs@plt+0x7ab0>
   44180:	b	44194 <fputs@plt+0x3304c>
   44184:	str	r2, [r3, #16]
   44188:	ldr	r3, [r3, #44]	; 0x2c
   4418c:	cmp	r3, #0
   44190:	bne	44184 <fputs@plt+0x3303c>
   44194:	ldr	r3, [r4, #216]	; 0xd8
   44198:	cmp	r3, #0
   4419c:	moveq	r3, #5
   441a0:	strbeq	r3, [r4, #17]
   441a4:	mov	r0, r5
   441a8:	add	sp, sp, #36	; 0x24
   441ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   441b0:	ldrb	r3, [r0, #19]
   441b4:	cmp	r3, #0
   441b8:	beq	44230 <fputs@plt+0x330e8>
   441bc:	cmp	r7, #0
   441c0:	bne	4428c <fputs@plt+0x33144>
   441c4:	mov	r1, #0
   441c8:	mov	r0, r4
   441cc:	bl	43de0 <fputs@plt+0x32c98>
   441d0:	cmp	r0, #0
   441d4:	bne	44400 <fputs@plt+0x332b8>
   441d8:	ldr	r3, [r4, #212]	; 0xd4
   441dc:	ldr	r0, [r3]
   441e0:	bl	1b16c <fputs@plt+0xa024>
   441e4:	mov	r1, r0
   441e8:	mov	r0, r4
   441ec:	bl	3e4b8 <fputs@plt+0x2d370>
   441f0:	cmp	r0, #0
   441f4:	bne	44400 <fputs@plt+0x332b8>
   441f8:	ldr	r0, [r4, #212]	; 0xd4
   441fc:	bl	18bf8 <fputs@plt+0x7ab0>
   44200:	ldr	r1, [r4, #28]
   44204:	ldr	r3, [r4, #36]	; 0x24
   44208:	cmp	r1, r3
   4420c:	bhi	44414 <fputs@plt+0x332cc>
   44210:	cmp	sl, #0
   44214:	bne	44194 <fputs@plt+0x3304c>
   44218:	mov	r1, r7
   4421c:	mov	r0, r4
   44220:	bl	19060 <fputs@plt+0x7f18>
   44224:	subs	r6, r0, #0
   44228:	beq	44194 <fputs@plt+0x3304c>
   4422c:	b	44284 <fputs@plt+0x3313c>
   44230:	ldr	r3, [r0, #28]
   44234:	cmp	r3, #0
   44238:	beq	441bc <fputs@plt+0x33074>
   4423c:	mov	r3, r5
   44240:	add	r2, sp, #24
   44244:	mov	r1, #1
   44248:	bl	3c910 <fputs@plt+0x2b7c8>
   4424c:	subs	r6, r0, #0
   44250:	bne	44274 <fputs@plt+0x3312c>
   44254:	ldr	r0, [sp, #24]
   44258:	bl	3ae48 <fputs@plt+0x29d00>
   4425c:	subs	r6, r0, #0
   44260:	bne	44274 <fputs@plt+0x3312c>
   44264:	ldr	r0, [sp, #24]
   44268:	bl	17be8 <fputs@plt+0x6aa0>
   4426c:	mov	r3, #1
   44270:	strb	r3, [r4, #19]
   44274:	ldr	r0, [sp, #24]
   44278:	bl	3c61c <fputs@plt+0x2b4d4>
   4427c:	cmp	r6, #0
   44280:	beq	441bc <fputs@plt+0x33074>
   44284:	mov	r5, r6
   44288:	b	441a4 <fputs@plt+0x3305c>
   4428c:	ldrb	r3, [r4, #5]
   44290:	cmp	r3, #4
   44294:	beq	441c4 <fputs@plt+0x3307c>
   44298:	ldr	r9, [r4, #68]	; 0x44
   4429c:	ldr	r3, [r9]
   442a0:	cmp	r3, #0
   442a4:	beq	441c4 <fputs@plt+0x3307c>
   442a8:	mov	r6, #0
   442ac:	mov	r3, #1
   442b0:	mov	fp, r6
   442b4:	strb	r3, [r4, #20]
   442b8:	ldrb	r3, [r7, r6]
   442bc:	cmp	r3, #0
   442c0:	bne	44408 <fputs@plt+0x332c0>
   442c4:	ldrb	r3, [r4, #8]
   442c8:	cmp	r3, #0
   442cc:	beq	442dc <fputs@plt+0x33194>
   442d0:	mov	r0, r4
   442d4:	bl	145e4 <fputs@plt+0x349c>
   442d8:	strd	r0, [r4, #80]	; 0x50
   442dc:	ldr	r3, [pc, #352]	; 44444 <fputs@plt+0x332fc>
   442e0:	mov	r0, r9
   442e4:	ldr	r8, [r4, #80]	; 0x50
   442e8:	ldr	r2, [r4, #160]	; 0xa0
   442ec:	ldr	r3, [r3, #608]	; 0x260
   442f0:	ldr	r1, [r4, #84]	; 0x54
   442f4:	sdiv	r3, r3, r2
   442f8:	mov	r2, r8
   442fc:	str	r1, [sp, #20]
   44300:	add	r3, r3, #1
   44304:	str	r3, [sp]
   44308:	mov	r3, r1
   4430c:	bl	17bc0 <fputs@plt+0x6a78>
   44310:	cmp	r0, #0
   44314:	bne	44400 <fputs@plt+0x332b8>
   44318:	ldr	r1, [sp, #20]
   4431c:	adds	r3, r8, #4
   44320:	str	r3, [sp, #8]
   44324:	adc	r3, r1, #0
   44328:	mov	r1, r7
   4432c:	str	r3, [sp, #12]
   44330:	ldrd	r2, [sp, #8]
   44334:	strd	r2, [sp]
   44338:	mov	r2, r6
   4433c:	ldr	r0, [r4, #68]	; 0x44
   44340:	bl	12c04 <fputs@plt+0x1abc>
   44344:	cmp	r0, #0
   44348:	bne	44400 <fputs@plt+0x332b8>
   4434c:	ldrd	r8, [sp, #8]
   44350:	str	r6, [sp]
   44354:	ldr	r0, [r4, #68]	; 0x44
   44358:	adds	r8, r8, r6
   4435c:	adc	r9, r9, r6, asr #31
   44360:	mov	r2, r8
   44364:	mov	r3, r9
   44368:	bl	17bc0 <fputs@plt+0x6a78>
   4436c:	cmp	r0, #0
   44370:	bne	44400 <fputs@plt+0x332b8>
   44374:	adds	r2, r8, #4
   44378:	str	fp, [sp]
   4437c:	adc	r3, r9, #0
   44380:	ldr	r0, [r4, #68]	; 0x44
   44384:	bl	17bc0 <fputs@plt+0x6a78>
   44388:	cmp	r0, #0
   4438c:	bne	44400 <fputs@plt+0x332b8>
   44390:	adds	r2, r8, #8
   44394:	ldr	r1, [pc, #172]	; 44448 <fputs@plt+0x33300>
   44398:	adc	r3, r9, #0
   4439c:	strd	r2, [sp]
   443a0:	mov	r2, #8
   443a4:	ldr	r0, [r4, #68]	; 0x44
   443a8:	bl	12c04 <fputs@plt+0x1abc>
   443ac:	cmp	r0, #0
   443b0:	bne	44400 <fputs@plt+0x332b8>
   443b4:	ldrd	r2, [r4, #80]	; 0x50
   443b8:	add	r6, r6, #20
   443bc:	adds	r0, r2, r6
   443c0:	adc	r1, r3, r6, asr #31
   443c4:	strd	r0, [r4, #80]	; 0x50
   443c8:	add	r1, sp, #24
   443cc:	ldr	r0, [r4, #68]	; 0x44
   443d0:	bl	12c28 <fputs@plt+0x1ae0>
   443d4:	cmp	r0, #0
   443d8:	bne	44400 <fputs@plt+0x332b8>
   443dc:	ldrd	r0, [sp, #24]
   443e0:	ldrd	r2, [r4, #80]	; 0x50
   443e4:	cmp	r2, r0
   443e8:	sbcs	r1, r3, r1
   443ec:	bge	441c4 <fputs@plt+0x3307c>
   443f0:	ldr	r0, [r4, #68]	; 0x44
   443f4:	bl	12c10 <fputs@plt+0x1ac8>
   443f8:	cmp	r0, #0
   443fc:	beq	441c4 <fputs@plt+0x3307c>
   44400:	mov	r5, r0
   44404:	b	441a4 <fputs@plt+0x3305c>
   44408:	add	fp, fp, r3
   4440c:	add	r6, r6, #1
   44410:	b	442b8 <fputs@plt+0x33170>
   44414:	ldr	r3, [pc, #40]	; 44444 <fputs@plt+0x332fc>
   44418:	mov	r0, r4
   4441c:	ldr	r2, [r4, #160]	; 0xa0
   44420:	ldr	r3, [r3, #608]	; 0x260
   44424:	sdiv	r3, r3, r2
   44428:	add	r3, r3, #1
   4442c:	cmp	r3, r1
   44430:	subeq	r1, r1, #1
   44434:	bl	16940 <fputs@plt+0x57f8>
   44438:	cmp	r0, #0
   4443c:	beq	44210 <fputs@plt+0x330c8>
   44440:	b	44400 <fputs@plt+0x332b8>
   44444:	andeq	fp, r8, r0, lsr r1
   44448:	andeq	r2, r7, lr, ror lr
   4444c:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44450:	ldrb	r3, [r0, #8]
   44454:	cmp	r3, #2
   44458:	movne	r5, #0
   4445c:	bne	44508 <fputs@plt+0x333c0>
   44460:	ldm	r0, {r3, r4}
   44464:	mov	r9, r1
   44468:	str	r3, [r4, #4]
   4446c:	ldrb	r3, [r4, #17]
   44470:	cmp	r3, #0
   44474:	bne	444a8 <fputs@plt+0x33360>
   44478:	ldrb	r3, [r4, #19]
   4447c:	cmp	r3, #0
   44480:	beq	44490 <fputs@plt+0x33348>
   44484:	ldr	r3, [r4]
   44488:	ldr	r2, [r4, #44]	; 0x2c
   4448c:	str	r2, [r3, #28]
   44490:	ldr	r0, [r4]
   44494:	mov	r2, #0
   44498:	mov	r1, r9
   4449c:	add	sp, sp, #4
   444a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   444a4:	b	440d4 <fputs@plt+0x32f8c>
   444a8:	ldr	sl, [r4]
   444ac:	ldr	r0, [r4, #8]
   444b0:	bl	191e4 <fputs@plt+0x809c>
   444b4:	ldrb	r5, [r4, #18]
   444b8:	cmp	r5, #0
   444bc:	bne	44478 <fputs@plt+0x33330>
   444c0:	ldr	r6, [r4, #44]	; 0x2c
   444c4:	mov	r0, r4
   444c8:	mov	r1, r6
   444cc:	bl	14af4 <fputs@plt+0x39ac>
   444d0:	cmp	r6, r0
   444d4:	beq	444f4 <fputs@plt+0x333ac>
   444d8:	ldr	r3, [pc, #308]	; 44614 <fputs@plt+0x334cc>
   444dc:	ldr	r2, [r4, #32]
   444e0:	ldr	r3, [r3, #608]	; 0x260
   444e4:	udiv	r3, r3, r2
   444e8:	add	r3, r3, #1
   444ec:	cmp	r6, r3
   444f0:	bne	44514 <fputs@plt+0x333cc>
   444f4:	movw	r0, #59460	; 0xe844
   444f8:	bl	2e084 <fputs@plt+0x1cf3c>
   444fc:	cmp	r0, #0
   44500:	mov	r5, r0
   44504:	beq	44478 <fputs@plt+0x33330>
   44508:	mov	r0, r5
   4450c:	add	sp, sp, #4
   44510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44514:	ldr	r3, [r4, #12]
   44518:	mov	r1, r6
   4451c:	mov	r0, r4
   44520:	ldr	r3, [r3, #56]	; 0x38
   44524:	ldr	r8, [r3, #36]	; 0x24
   44528:	rev	r8, r8
   4452c:	mov	r2, r8
   44530:	bl	14f40 <fputs@plt+0x3df8>
   44534:	cmp	r6, r0
   44538:	mov	r7, r0
   4453c:	movwcc	r0, #59465	; 0xe849
   44540:	bcc	444f8 <fputs@plt+0x333b0>
   44544:	bls	4455c <fputs@plt+0x33414>
   44548:	mov	r2, r5
   4454c:	mov	r1, r5
   44550:	ldr	r0, [r4, #8]
   44554:	bl	42e1c <fputs@plt+0x31cd4>
   44558:	mov	r5, r0
   4455c:	clz	r3, r5
   44560:	lsr	r3, r3, #5
   44564:	cmp	r7, r6
   44568:	movcs	fp, #0
   4456c:	andcc	fp, r3, #1
   44570:	cmp	fp, #0
   44574:	bne	445e8 <fputs@plt+0x334a0>
   44578:	cmp	r5, #101	; 0x65
   4457c:	orreq	r3, r3, #1
   44580:	cmp	r8, #0
   44584:	movne	r8, r3
   44588:	moveq	r8, #0
   4458c:	cmp	r8, #0
   44590:	beq	44608 <fputs@plt+0x334c0>
   44594:	ldr	r3, [r4, #12]
   44598:	ldr	r0, [r3, #72]	; 0x48
   4459c:	bl	3ae48 <fputs@plt+0x29d00>
   445a0:	ldr	r3, [r4, #12]
   445a4:	rev	r2, r7
   445a8:	subs	r5, r0, #0
   445ac:	ldr	r3, [r3, #56]	; 0x38
   445b0:	str	fp, [r3, #32]
   445b4:	ldr	r3, [r4, #12]
   445b8:	ldr	r3, [r3, #56]	; 0x38
   445bc:	str	fp, [r3, #36]	; 0x24
   445c0:	ldr	r3, [r4, #12]
   445c4:	ldr	r3, [r3, #56]	; 0x38
   445c8:	str	r2, [r3, #28]
   445cc:	mov	r3, #1
   445d0:	strb	r3, [r4, #19]
   445d4:	str	r7, [r4, #44]	; 0x2c
   445d8:	beq	44484 <fputs@plt+0x3333c>
   445dc:	mov	r0, sl
   445e0:	bl	3c3a0 <fputs@plt+0x2b258>
   445e4:	b	44508 <fputs@plt+0x333c0>
   445e8:	mov	r2, r6
   445ec:	mov	r3, #1
   445f0:	mov	r1, r7
   445f4:	mov	r0, r4
   445f8:	bl	3fd04 <fputs@plt+0x2ebbc>
   445fc:	mov	r5, r0
   44600:	sub	r6, r6, #1
   44604:	b	4455c <fputs@plt+0x33414>
   44608:	cmp	r5, #0
   4460c:	beq	44478 <fputs@plt+0x33330>
   44610:	b	445dc <fputs@plt+0x33494>
   44614:	andeq	fp, r8, r0, lsr r1
   44618:	ldrd	r2, [r0]
   4461c:	mov	r1, #0
   44620:	push	{r4, lr}
   44624:	mov	r4, r0
   44628:	str	r2, [r3, #4]
   4462c:	bl	4444c <fputs@plt+0x33304>
   44630:	subs	r1, r0, #0
   44634:	popne	{r4, pc}
   44638:	mov	r0, r4
   4463c:	pop	{r4, lr}
   44640:	b	3c758 <fputs@plt+0x2b610>
   44644:	ldr	r3, [r0, #24]
   44648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4464c:	sub	sp, sp, #52	; 0x34
   44650:	ldr	r9, [r0, #28]
   44654:	ldm	r3, {r3, ip}
   44658:	sub	r2, r9, #5
   4465c:	cmp	r9, #0
   44660:	cmpne	r2, #1
   44664:	movhi	r2, #1
   44668:	movls	r2, #0
   4466c:	str	r3, [ip, #4]
   44670:	bhi	447a4 <fputs@plt+0x3365c>
   44674:	mov	r4, r0
   44678:	ldr	r3, [ip]
   4467c:	str	r1, [sp, #16]
   44680:	ldr	r0, [r0, #4]
   44684:	str	r3, [sp, #36]	; 0x24
   44688:	ldr	r3, [r0, #4]
   4468c:	ldr	r3, [r3]
   44690:	str	r3, [sp, #32]
   44694:	ldr	r3, [r4]
   44698:	cmp	r3, #0
   4469c:	beq	446b4 <fputs@plt+0x3356c>
   446a0:	ldrb	r3, [ip, #20]
   446a4:	cmp	r3, #2
   446a8:	moveq	sl, r2
   446ac:	moveq	r9, #5
   446b0:	beq	44708 <fputs@plt+0x335c0>
   446b4:	ldr	sl, [r4, #12]
   446b8:	cmp	sl, #0
   446bc:	bne	446e4 <fputs@plt+0x3359c>
   446c0:	mov	r1, #2
   446c4:	bl	3e8c4 <fputs@plt+0x2d77c>
   446c8:	subs	r9, r0, #0
   446cc:	bne	44708 <fputs@plt+0x335c0>
   446d0:	mov	r1, #1
   446d4:	add	r2, r4, #8
   446d8:	ldr	r0, [r4, #4]
   446dc:	str	r1, [r4, #12]
   446e0:	bl	17e2c <fputs@plt+0x6ce4>
   446e4:	ldr	r0, [r4, #24]
   446e8:	ldrb	r1, [r0, #8]
   446ec:	cmp	r1, #0
   446f0:	movne	sl, #0
   446f4:	movne	r9, sl
   446f8:	bne	44708 <fputs@plt+0x335c0>
   446fc:	bl	3e8c4 <fputs@plt+0x2d77c>
   44700:	mov	r9, r0
   44704:	mov	sl, #1
   44708:	ldr	r1, [r4, #4]
   4470c:	ldr	r2, [r4, #24]
   44710:	ldr	r1, [r1, #4]
   44714:	ldr	r2, [r2, #4]
   44718:	ldr	r6, [r1, #32]
   4471c:	ldr	r1, [r1]
   44720:	ldr	fp, [r2, #32]
   44724:	ldrb	r3, [r1, #5]
   44728:	cmp	r9, #0
   4472c:	cmpeq	r3, #5
   44730:	str	r3, [sp, #8]
   44734:	bne	44744 <fputs@plt+0x335fc>
   44738:	cmp	r6, fp
   4473c:	movne	r9, #8
   44740:	moveq	r9, #0
   44744:	ldr	r5, [r2, #44]	; 0x2c
   44748:	mov	r8, #0
   4474c:	ldr	r3, [sp, #16]
   44750:	cmp	r8, r3
   44754:	bcs	44828 <fputs@plt+0x336e0>
   44758:	ldr	r7, [r4, #16]
   4475c:	cmp	r7, r5
   44760:	bhi	44828 <fputs@plt+0x336e0>
   44764:	cmp	r9, #0
   44768:	beq	447b0 <fputs@plt+0x33668>
   4476c:	cmp	r9, #101	; 0x65
   44770:	beq	44888 <fputs@plt+0x33740>
   44774:	cmp	sl, #0
   44778:	beq	44794 <fputs@plt+0x3364c>
   4477c:	mov	r1, #0
   44780:	ldr	r0, [r4, #24]
   44784:	bl	4444c <fputs@plt+0x33304>
   44788:	mov	r1, #0
   4478c:	ldr	r0, [r4, #24]
   44790:	bl	3c758 <fputs@plt+0x2b610>
   44794:	movw	r2, #3082	; 0xc0a
   44798:	cmp	r9, r2
   4479c:	moveq	r9, #7
   447a0:	str	r9, [r4, #28]
   447a4:	mov	r0, r9
   447a8:	add	sp, sp, #52	; 0x34
   447ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   447b0:	ldr	r2, [r4, #24]
   447b4:	ldr	r3, [pc, #924]	; 44b58 <fputs@plt+0x33a10>
   447b8:	ldr	r1, [r2, #4]
   447bc:	ldr	r2, [r3, #608]	; 0x260
   447c0:	ldr	r1, [r1, #32]
   447c4:	udiv	r2, r2, r1
   447c8:	add	r2, r2, #1
   447cc:	cmp	r2, r7
   447d0:	beq	44814 <fputs@plt+0x336cc>
   447d4:	mov	r3, #2
   447d8:	add	r2, sp, #40	; 0x28
   447dc:	ldr	r0, [sp, #36]	; 0x24
   447e0:	mov	r1, r7
   447e4:	bl	3c910 <fputs@plt+0x2b7c8>
   447e8:	subs	r9, r0, #0
   447ec:	bne	44814 <fputs@plt+0x336cc>
   447f0:	ldr	r2, [sp, #40]	; 0x28
   447f4:	mov	r3, r9
   447f8:	mov	r1, r7
   447fc:	mov	r0, r4
   44800:	ldr	r2, [r2, #4]
   44804:	bl	3aeac <fputs@plt+0x29d64>
   44808:	mov	r9, r0
   4480c:	ldr	r0, [sp, #40]	; 0x28
   44810:	bl	3c61c <fputs@plt+0x2b4d4>
   44814:	ldr	r2, [r4, #16]
   44818:	add	r8, r8, #1
   4481c:	add	r2, r2, #1
   44820:	str	r2, [r4, #16]
   44824:	b	4474c <fputs@plt+0x33604>
   44828:	cmp	r9, #0
   4482c:	bne	4476c <fputs@plt+0x33624>
   44830:	ldr	r1, [r4, #16]
   44834:	str	r5, [r4, #36]	; 0x24
   44838:	rsb	r2, r1, #1
   4483c:	cmp	r1, r5
   44840:	add	r2, r2, r5
   44844:	str	r2, [r4, #32]
   44848:	bhi	44888 <fputs@plt+0x33740>
   4484c:	ldr	r2, [r4, #40]	; 0x28
   44850:	cmp	r2, #0
   44854:	bne	44878 <fputs@plt+0x33730>
   44858:	ldr	r2, [r4, #24]
   4485c:	ldr	r2, [r2, #4]
   44860:	ldr	r2, [r2]
   44864:	ldr	r1, [r2, #96]	; 0x60
   44868:	str	r1, [r4, #44]	; 0x2c
   4486c:	str	r4, [r2, #96]	; 0x60
   44870:	mov	r2, #1
   44874:	str	r2, [r4, #40]	; 0x28
   44878:	cmp	sl, #0
   4487c:	moveq	r9, sl
   44880:	beq	447a0 <fputs@plt+0x33658>
   44884:	b	4477c <fputs@plt+0x33634>
   44888:	subs	r8, r5, #0
   4488c:	bne	448bc <fputs@plt+0x33774>
   44890:	ldr	r3, [r4, #4]
   44894:	ldr	r0, [r3, #4]
   44898:	ldr	r3, [r3]
   4489c:	str	r3, [r0, #4]
   448a0:	str	r8, [r0, #44]	; 0x2c
   448a4:	bl	3e638 <fputs@plt+0x2d4f0>
   448a8:	cmp	r0, #101	; 0x65
   448ac:	cmpne	r0, #0
   448b0:	mov	r9, r0
   448b4:	bne	44774 <fputs@plt+0x3362c>
   448b8:	mov	r8, #1
   448bc:	ldmib	r4, {r0, r2}
   448c0:	mov	r1, #1
   448c4:	add	r2, r2, #1
   448c8:	bl	3ef10 <fputs@plt+0x2ddc8>
   448cc:	subs	r9, r0, #0
   448d0:	bne	44774 <fputs@plt+0x3362c>
   448d4:	ldr	r0, [r4]
   448d8:	cmp	r0, #0
   448dc:	beq	448e4 <fputs@plt+0x3379c>
   448e0:	bl	20b50 <fputs@plt+0xfa08>
   448e4:	ldr	r3, [sp, #8]
   448e8:	cmp	r3, #5
   448ec:	beq	44948 <fputs@plt+0x33800>
   448f0:	cmp	r6, fp
   448f4:	bgt	44960 <fputs@plt+0x33818>
   448f8:	sdiv	r6, fp, r6
   448fc:	ldr	r3, [sp, #32]
   44900:	mov	r2, #0
   44904:	mov	r1, r2
   44908:	mov	r0, r3
   4490c:	mul	r5, r8, r6
   44910:	str	r5, [r3, #28]
   44914:	bl	440d4 <fputs@plt+0x32f8c>
   44918:	cmp	r0, #0
   4491c:	mov	r9, r0
   44920:	bne	44774 <fputs@plt+0x3362c>
   44924:	mov	r1, r0
   44928:	ldr	r0, [r4, #4]
   4492c:	bl	3c758 <fputs@plt+0x2b610>
   44930:	subs	r9, r0, #0
   44934:	bne	44774 <fputs@plt+0x3362c>
   44938:	cmp	sl, #0
   4493c:	mov	r9, #101	; 0x65
   44940:	beq	447a0 <fputs@plt+0x33658>
   44944:	b	4477c <fputs@plt+0x33634>
   44948:	mov	r1, #2
   4494c:	ldr	r0, [r4, #4]
   44950:	bl	3ef54 <fputs@plt+0x2de0c>
   44954:	subs	r9, r0, #0
   44958:	beq	448f0 <fputs@plt+0x337a8>
   4495c:	b	44774 <fputs@plt+0x3362c>
   44960:	sdiv	r3, r6, fp
   44964:	ldr	r7, [pc, #492]	; 44b58 <fputs@plt+0x33a10>
   44968:	mov	r0, fp
   4496c:	asr	r1, fp, #31
   44970:	strd	r0, [sp, #16]
   44974:	smull	r0, r1, fp, r8
   44978:	add	r5, r3, r8
   4497c:	strd	r0, [sp, #8]
   44980:	sub	r5, r5, #1
   44984:	ldr	r1, [sp, #32]
   44988:	sdiv	r5, r5, r3
   4498c:	ldr	r3, [r4, #4]
   44990:	ldr	r8, [r1, #64]	; 0x40
   44994:	ldr	r2, [r3, #4]
   44998:	ldr	r3, [r7, #608]	; 0x260
   4499c:	ldr	r1, [r1, #28]
   449a0:	ldr	r2, [r2, #32]
   449a4:	str	r1, [sp, #24]
   449a8:	udiv	r3, r3, r2
   449ac:	add	r2, r3, #1
   449b0:	cmp	r2, r5
   449b4:	moveq	r5, r3
   449b8:	ldr	r3, [sp, #24]
   449bc:	cmp	r3, r5
   449c0:	bcs	449dc <fputs@plt+0x33894>
   449c4:	mov	r2, #1
   449c8:	mov	r1, #0
   449cc:	ldr	r0, [sp, #32]
   449d0:	bl	440d4 <fputs@plt+0x32f8c>
   449d4:	mov	r9, r0
   449d8:	b	44a3c <fputs@plt+0x338f4>
   449dc:	ldr	r3, [r4, #4]
   449e0:	ldr	r2, [r3, #4]
   449e4:	ldr	r3, [r7, #608]	; 0x260
   449e8:	ldr	r2, [r2, #32]
   449ec:	udiv	r3, r3, r2
   449f0:	add	r3, r3, #1
   449f4:	cmp	r3, r5
   449f8:	bne	44a04 <fputs@plt+0x338bc>
   449fc:	add	r5, r5, #1
   44a00:	b	449b8 <fputs@plt+0x33870>
   44a04:	mov	r3, #0
   44a08:	add	r2, sp, #40	; 0x28
   44a0c:	ldr	r0, [sp, #32]
   44a10:	mov	r1, r5
   44a14:	bl	3c910 <fputs@plt+0x2b7c8>
   44a18:	subs	r9, r0, #0
   44a1c:	bne	44a3c <fputs@plt+0x338f4>
   44a20:	ldr	r0, [sp, #40]	; 0x28
   44a24:	bl	3ae48 <fputs@plt+0x29d00>
   44a28:	mov	r9, r0
   44a2c:	ldr	r0, [sp, #40]	; 0x28
   44a30:	bl	3c61c <fputs@plt+0x2b4d4>
   44a34:	cmp	r9, #0
   44a38:	beq	449fc <fputs@plt+0x338b4>
   44a3c:	ldr	r2, [pc, #276]	; 44b58 <fputs@plt+0x33a10>
   44a40:	mov	r5, #0
   44a44:	ldr	r2, [r2, #608]	; 0x260
   44a48:	add	r6, r2, r6
   44a4c:	asr	r1, r6, #31
   44a50:	mov	r0, r6
   44a54:	strd	r0, [sp, #24]
   44a58:	ldrd	r0, [sp, #8]
   44a5c:	ldrd	r6, [sp, #24]
   44a60:	cmp	r0, r6
   44a64:	add	r6, r2, fp
   44a68:	sbcs	r3, r1, r7
   44a6c:	asr	r7, r6, #31
   44a70:	strdlt	r0, [sp, #24]
   44a74:	ldrd	r2, [sp, #24]
   44a78:	cmp	r6, r2
   44a7c:	sbcs	r3, r7, r3
   44a80:	movlt	r2, #1
   44a84:	movge	r2, #0
   44a88:	cmp	r9, #0
   44a8c:	movne	r2, #0
   44a90:	cmp	r2, #0
   44a94:	bne	44af0 <fputs@plt+0x339a8>
   44a98:	cmp	r9, #0
   44a9c:	bne	44774 <fputs@plt+0x3362c>
   44aa0:	add	r1, sp, #40	; 0x28
   44aa4:	mov	r0, r8
   44aa8:	bl	12c28 <fputs@plt+0x1ae0>
   44aac:	subs	r9, r0, #0
   44ab0:	bne	44774 <fputs@plt+0x3362c>
   44ab4:	ldrd	r0, [sp, #8]
   44ab8:	ldrd	r2, [sp, #40]	; 0x28
   44abc:	cmp	r0, r2
   44ac0:	sbcs	r3, r1, r3
   44ac4:	bge	44ae0 <fputs@plt+0x33998>
   44ac8:	mov	r2, r0
   44acc:	mov	r3, r1
   44ad0:	mov	r0, r8
   44ad4:	bl	12c10 <fputs@plt+0x1ac8>
   44ad8:	subs	r9, r0, #0
   44adc:	bne	44774 <fputs@plt+0x3362c>
   44ae0:	mov	r1, #0
   44ae4:	ldr	r0, [sp, #32]
   44ae8:	bl	19060 <fputs@plt+0x7f18>
   44aec:	b	44918 <fputs@plt+0x337d0>
   44af0:	mov	r0, r6
   44af4:	mov	r1, r7
   44af8:	ldrd	r2, [sp, #16]
   44afc:	str	r5, [sp, #40]	; 0x28
   44b00:	bl	6fac8 <fputs@plt+0x5e980>
   44b04:	add	r1, r0, #1
   44b08:	mov	r3, #0
   44b0c:	ldr	r0, [sp, #36]	; 0x24
   44b10:	add	r2, sp, #40	; 0x28
   44b14:	bl	3c910 <fputs@plt+0x2b7c8>
   44b18:	subs	r9, r0, #0
   44b1c:	bne	44b3c <fputs@plt+0x339f4>
   44b20:	ldr	r3, [sp, #40]	; 0x28
   44b24:	mov	r2, fp
   44b28:	mov	r0, r8
   44b2c:	strd	r6, [sp]
   44b30:	ldr	r1, [r3, #4]
   44b34:	bl	12c04 <fputs@plt+0x1abc>
   44b38:	mov	r9, r0
   44b3c:	ldr	r0, [sp, #40]	; 0x28
   44b40:	bl	3c61c <fputs@plt+0x2b4d4>
   44b44:	ldr	r3, [sp, #16]
   44b48:	adds	r6, r6, r3
   44b4c:	ldr	r3, [sp, #20]
   44b50:	adc	r7, r7, r3
   44b54:	b	44a74 <fputs@plt+0x3392c>
   44b58:	andeq	fp, r8, r0, lsr r1
   44b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44b60:	sub	sp, sp, #212	; 0xd4
   44b64:	str	r2, [sp, #32]
   44b68:	str	r3, [sp, #52]	; 0x34
   44b6c:	mov	r3, #0
   44b70:	str	r1, [sp, #36]	; 0x24
   44b74:	str	r3, [sp, #76]	; 0x4c
   44b78:	ldrb	r3, [r0, #46]	; 0x2e
   44b7c:	cmp	r3, #0
   44b80:	movne	sl, #8
   44b84:	bne	453f8 <fputs@plt+0x342b0>
   44b88:	mov	r2, #1
   44b8c:	mov	r4, r0
   44b90:	mov	r1, r2
   44b94:	bl	190fc <fputs@plt+0x7fb4>
   44b98:	subs	sl, r0, #0
   44b9c:	bne	453f8 <fputs@plt+0x342b0>
   44ba0:	ldr	r3, [sp, #36]	; 0x24
   44ba4:	mov	r5, #1
   44ba8:	strb	r5, [r4, #45]	; 0x2d
   44bac:	cmp	r3, #0
   44bb0:	beq	452a4 <fputs@plt+0x3415c>
   44bb4:	mov	r3, sl
   44bb8:	mov	r0, r4
   44bbc:	str	r5, [sp]
   44bc0:	ldr	r1, [sp, #32]
   44bc4:	ldr	r2, [sp, #52]	; 0x34
   44bc8:	bl	1911c <fputs@plt+0x7fd4>
   44bcc:	subs	fp, r0, #0
   44bd0:	strbeq	r5, [r4, #44]	; 0x2c
   44bd4:	beq	452a4 <fputs@plt+0x3415c>
   44bd8:	cmp	fp, #5
   44bdc:	ldrne	sl, [sp, #36]	; 0x24
   44be0:	bne	45374 <fputs@plt+0x3422c>
   44be4:	str	sl, [sp, #32]
   44be8:	b	452a8 <fputs@plt+0x34160>
   44bec:	ldr	r3, [r4, #32]
   44bf0:	ldr	r3, [r3]
   44bf4:	str	r3, [sp, #8]
   44bf8:	ldr	r3, [r3, #96]	; 0x60
   44bfc:	cmp	r8, r3
   44c00:	movls	fp, #0
   44c04:	movls	r9, fp
   44c08:	bls	451f8 <fputs@plt+0x340b0>
   44c0c:	add	r3, r8, #33	; 0x21
   44c10:	mov	r2, #10
   44c14:	lsr	r3, r3, #12
   44c18:	add	r6, r8, #14
   44c1c:	add	r5, r3, #1
   44c20:	mla	r6, r2, r3, r6
   44c24:	str	r3, [sp, #40]	; 0x28
   44c28:	lsl	r6, r6, #1
   44c2c:	mov	r0, r6
   44c30:	asr	r1, r6, #31
   44c34:	bl	255cc <fputs@plt+0x14484>
   44c38:	subs	r9, r0, #0
   44c3c:	moveq	fp, #7
   44c40:	beq	45334 <fputs@plt+0x341ec>
   44c44:	mov	r2, r6
   44c48:	mov	r1, #0
   44c4c:	bl	10f20 <memset@plt>
   44c50:	cmp	r8, #4096	; 0x1000
   44c54:	mov	r1, #0
   44c58:	str	r5, [r9, #4]
   44c5c:	movcc	r0, r8
   44c60:	movcs	r0, #4096	; 0x1000
   44c64:	lsl	r0, r0, #1
   44c68:	bl	255cc <fputs@plt+0x14484>
   44c6c:	subs	r3, r0, #0
   44c70:	str	r3, [sp, #64]	; 0x40
   44c74:	moveq	r3, #7
   44c78:	streq	r3, [sp, #16]
   44c7c:	beq	44db0 <fputs@plt+0x33c68>
   44c80:	mov	r3, #0
   44c84:	mov	fp, r9
   44c88:	str	r3, [sp, #24]
   44c8c:	ldr	r3, [sp, #24]
   44c90:	add	r2, sp, #80	; 0x50
   44c94:	mov	r0, r4
   44c98:	ldr	r1, [sp, #24]
   44c9c:	str	r3, [sp, #68]	; 0x44
   44ca0:	add	r3, sp, #84	; 0x54
   44ca4:	str	r3, [sp]
   44ca8:	add	r3, sp, #88	; 0x58
   44cac:	bl	38cb4 <fputs@plt+0x27b6c>
   44cb0:	subs	r3, r0, #0
   44cb4:	str	r3, [sp, #16]
   44cb8:	bne	44d78 <fputs@plt+0x33c30>
   44cbc:	ldr	r1, [sp, #24]
   44cc0:	ldrd	r2, [sp, #84]	; 0x54
   44cc4:	add	r3, r3, #4
   44cc8:	str	r3, [sp, #44]	; 0x2c
   44ccc:	str	r3, [sp, #88]	; 0x58
   44cd0:	ldr	r3, [sp, #40]	; 0x28
   44cd4:	cmp	r3, r1
   44cd8:	ldr	r1, [r9, #4]
   44cdc:	subeq	r7, r8, r2
   44ce0:	ldrne	r3, [sp, #44]	; 0x2c
   44ce4:	ldrne	r7, [sp, #80]	; 0x50
   44ce8:	subne	r7, r7, r3
   44cec:	mov	r3, #20
   44cf0:	asrne	r7, r7, #2
   44cf4:	mul	r3, r3, r1
   44cf8:	add	r3, r3, #8
   44cfc:	add	r3, r3, r2, lsl #1
   44d00:	add	r2, r2, #1
   44d04:	add	r3, r9, r3
   44d08:	str	r3, [sp, #56]	; 0x38
   44d0c:	str	r2, [sp, #84]	; 0x54
   44d10:	sub	r2, r3, #2
   44d14:	mov	r3, #0
   44d18:	cmp	r3, r7
   44d1c:	blt	44dd4 <fputs@plt+0x33c8c>
   44d20:	mov	r6, #0
   44d24:	mov	r2, #104	; 0x68
   44d28:	mov	r1, r6
   44d2c:	add	r0, sp, r2
   44d30:	mov	r5, r6
   44d34:	str	r6, [sp, #92]	; 0x5c
   44d38:	str	r6, [sp, #96]	; 0x60
   44d3c:	bl	10f20 <memset@plt>
   44d40:	cmp	r6, r7
   44d44:	blt	44de0 <fputs@plt+0x33c98>
   44d48:	add	r5, r5, #1
   44d4c:	add	r6, sp, #104	; 0x68
   44d50:	cmp	r5, #12
   44d54:	bls	44e6c <fputs@plt+0x33d24>
   44d58:	ldr	r2, [sp, #84]	; 0x54
   44d5c:	ldr	r3, [sp, #92]	; 0x5c
   44d60:	str	r3, [fp, #20]
   44d64:	ldr	r3, [sp, #56]	; 0x38
   44d68:	str	r2, [fp, #24]
   44d6c:	str	r3, [fp, #12]
   44d70:	ldr	r3, [sp, #88]	; 0x58
   44d74:	str	r3, [fp, #16]
   44d78:	ldr	r3, [sp, #24]
   44d7c:	add	fp, fp, #20
   44d80:	ldr	r2, [sp, #68]	; 0x44
   44d84:	add	r3, r3, #1
   44d88:	str	r3, [sp, #24]
   44d8c:	ldr	r3, [sp, #40]	; 0x28
   44d90:	cmp	r3, r2
   44d94:	ldr	r2, [sp, #16]
   44d98:	movle	r3, #0
   44d9c:	movgt	r3, #1
   44da0:	cmp	r2, #0
   44da4:	movne	r3, #0
   44da8:	cmp	r3, #0
   44dac:	bne	44c8c <fputs@plt+0x33b44>
   44db0:	ldr	r0, [sp, #64]	; 0x40
   44db4:	bl	183dc <fputs@plt+0x7294>
   44db8:	ldr	r3, [sp, #16]
   44dbc:	cmp	r3, #0
   44dc0:	beq	450cc <fputs@plt+0x33f84>
   44dc4:	mov	r0, r9
   44dc8:	bl	183dc <fputs@plt+0x7294>
   44dcc:	ldr	fp, [sp, #16]
   44dd0:	b	45334 <fputs@plt+0x341ec>
   44dd4:	strh	r3, [r2, #2]!
   44dd8:	add	r3, r3, #1
   44ddc:	b	44d18 <fputs@plt+0x33bd0>
   44de0:	mov	r3, #1
   44de4:	mov	r5, #0
   44de8:	str	r3, [sp, #92]	; 0x5c
   44dec:	ldr	r3, [sp, #56]	; 0x38
   44df0:	add	r3, r3, r6, lsl #1
   44df4:	str	r3, [sp, #96]	; 0x60
   44df8:	add	r3, sp, #104	; 0x68
   44dfc:	str	r3, [sp, #48]	; 0x30
   44e00:	ldr	r3, [sp, #48]	; 0x30
   44e04:	add	r3, r3, #8
   44e08:	str	r3, [sp, #48]	; 0x30
   44e0c:	asr	r3, r6, r5
   44e10:	tst	r3, #1
   44e14:	bne	44e38 <fputs@plt+0x33cf0>
   44e18:	ldr	r2, [sp, #96]	; 0x60
   44e1c:	add	r3, sp, #208	; 0xd0
   44e20:	add	r6, r6, #1
   44e24:	add	r3, r3, r5, lsl #3
   44e28:	str	r2, [r3, #-100]	; 0xffffff9c
   44e2c:	ldr	r2, [sp, #92]	; 0x5c
   44e30:	str	r2, [r3, #-104]	; 0xffffff98
   44e34:	b	44d40 <fputs@plt+0x33bf8>
   44e38:	ldr	r0, [sp, #44]	; 0x2c
   44e3c:	add	r5, r5, #1
   44e40:	ldr	r3, [sp, #64]	; 0x40
   44e44:	ldr	r2, [sp, #48]	; 0x30
   44e48:	ldr	r1, [sp, #48]	; 0x30
   44e4c:	str	r3, [sp, #4]
   44e50:	add	r3, sp, #92	; 0x5c
   44e54:	str	r3, [sp]
   44e58:	add	r3, sp, #96	; 0x60
   44e5c:	ldr	r2, [r2, #-8]
   44e60:	ldr	r1, [r1, #-4]
   44e64:	bl	16dd0 <fputs@plt+0x5c88>
   44e68:	b	44e00 <fputs@plt+0x33cb8>
   44e6c:	asr	r3, r7, r5
   44e70:	tst	r3, #1
   44e74:	beq	44ea0 <fputs@plt+0x33d58>
   44e78:	add	r1, r6, r5, lsl #3
   44e7c:	ldr	r0, [sp, #44]	; 0x2c
   44e80:	ldr	r3, [sp, #64]	; 0x40
   44e84:	str	r3, [sp, #4]
   44e88:	add	r3, sp, #92	; 0x5c
   44e8c:	str	r3, [sp]
   44e90:	add	r3, sp, #96	; 0x60
   44e94:	ldr	r2, [r6, r5, lsl #3]
   44e98:	ldr	r1, [r1, #4]
   44e9c:	bl	16dd0 <fputs@plt+0x5c88>
   44ea0:	add	r5, r5, #1
   44ea4:	b	44d50 <fputs@plt+0x33c08>
   44ea8:	cmp	fp, #5
   44eac:	bne	45298 <fputs@plt+0x34150>
   44eb0:	mov	r3, #0
   44eb4:	mov	r5, r7
   44eb8:	str	r3, [sp, #32]
   44ebc:	b	45144 <fputs@plt+0x33ffc>
   44ec0:	ldr	r0, [r4, #8]
   44ec4:	ldr	r1, [sp, #248]	; 0xf8
   44ec8:	bl	12c1c <fputs@plt+0x1ad4>
   44ecc:	subs	fp, r0, #0
   44ed0:	bne	451e0 <fputs@plt+0x34098>
   44ed4:	b	451a4 <fputs@plt+0x3405c>
   44ed8:	ldrd	r0, [sp, #96]	; 0x60
   44edc:	ldrd	r2, [sp, #104]	; 0x68
   44ee0:	cmp	r0, r2
   44ee4:	sbcs	r3, r1, r3
   44ee8:	bge	44efc <fputs@plt+0x33db4>
   44eec:	add	r2, sp, #104	; 0x68
   44ef0:	mov	r1, #5
   44ef4:	ldr	r0, [r4, #4]
   44ef8:	bl	12c40 <fputs@plt+0x1af8>
   44efc:	ldr	r3, [sp, #12]
   44f00:	mov	r7, #0
   44f04:	add	r8, r3, #24
   44f08:	asr	r3, r8, #31
   44f0c:	mov	r2, r8
   44f10:	strd	r2, [sp, #56]	; 0x38
   44f14:	b	44fb8 <fputs@plt+0x33e70>
   44f18:	ldrd	r2, [sp, #40]	; 0x28
   44f1c:	cmp	r3, r7
   44f20:	movcc	r3, #0
   44f24:	movcs	r3, #1
   44f28:	cmp	r5, r7
   44f2c:	orrcc	r3, r3, #1
   44f30:	cmp	r2, r6
   44f34:	orrcc	r3, r3, #1
   44f38:	cmp	r3, #0
   44f3c:	bne	44fcc <fputs@plt+0x33e84>
   44f40:	sub	r1, r7, #1
   44f44:	umull	r2, r3, r1, r8
   44f48:	strd	r2, [sp, #24]
   44f4c:	ldr	r2, [sp, #28]
   44f50:	ldr	r3, [sp, #60]	; 0x3c
   44f54:	mla	r3, r1, r3, r2
   44f58:	ldr	r1, [sp, #256]	; 0x100
   44f5c:	str	r3, [sp, #28]
   44f60:	ldr	r3, [sp, #24]
   44f64:	adds	r2, r3, #56	; 0x38
   44f68:	ldr	r3, [sp, #28]
   44f6c:	adc	r3, r3, #0
   44f70:	strd	r2, [sp]
   44f74:	ldr	r0, [r4, #8]
   44f78:	ldr	r2, [sp, #12]
   44f7c:	bl	12bf8 <fputs@plt+0x1ab0>
   44f80:	subs	fp, r0, #0
   44f84:	bne	451e0 <fputs@plt+0x34098>
   44f88:	ldr	r3, [sp, #16]
   44f8c:	sub	r6, r6, #1
   44f90:	ldr	r1, [sp, #20]
   44f94:	umull	r2, r3, r6, r3
   44f98:	mla	r3, r6, r1, r3
   44f9c:	ldr	r1, [sp, #256]	; 0x100
   44fa0:	strd	r2, [sp]
   44fa4:	ldr	r0, [r4, #4]
   44fa8:	ldr	r2, [sp, #12]
   44fac:	bl	12c04 <fputs@plt+0x1abc>
   44fb0:	subs	fp, r0, #0
   44fb4:	bne	451e0 <fputs@plt+0x34098>
   44fb8:	ldr	r1, [r9, #4]
   44fbc:	mov	r3, #20
   44fc0:	mla	r3, r3, r1, r9
   44fc4:	sub	fp, r1, #1
   44fc8:	str	r3, [sp, #64]	; 0x40
   44fcc:	ldr	r3, [r9]
   44fd0:	mov	r0, fp
   44fd4:	mvn	r6, #0
   44fd8:	str	r3, [sp, #24]
   44fdc:	ldr	r3, [sp, #64]	; 0x40
   44fe0:	cmp	r0, #0
   44fe4:	blt	45048 <fputs@plt+0x33f00>
   44fe8:	ldr	r2, [r3]
   44fec:	str	r2, [sp, #48]	; 0x30
   44ff0:	b	44ffc <fputs@plt+0x33eb4>
   44ff4:	add	r2, r2, #1
   44ff8:	str	r2, [r3, #-12]
   44ffc:	ldr	r2, [r3, #-12]
   45000:	ldr	r1, [sp, #48]	; 0x30
   45004:	cmp	r2, r1
   45008:	bge	4503c <fputs@plt+0x33ef4>
   4500c:	ldr	lr, [r3, #-8]
   45010:	lsl	ip, r2, #1
   45014:	ldr	r1, [sp, #24]
   45018:	ldrh	lr, [lr, ip]
   4501c:	ldr	ip, [r3, #-4]
   45020:	ldr	ip, [ip, lr, lsl #2]
   45024:	cmp	r1, ip
   45028:	bcs	44ff4 <fputs@plt+0x33eac>
   4502c:	cmp	ip, r6
   45030:	ldrcc	r7, [r3, #4]
   45034:	movcc	r6, ip
   45038:	addcc	r7, lr, r7
   4503c:	sub	r0, r0, #1
   45040:	sub	r3, r3, #20
   45044:	b	44fe0 <fputs@plt+0x33e98>
   45048:	cmn	r6, #1
   4504c:	str	r6, [r9]
   45050:	bne	44f18 <fputs@plt+0x33dd0>
   45054:	ldr	r3, [r4, #32]
   45058:	ldr	r3, [r3]
   4505c:	ldr	r3, [r3, #16]
   45060:	cmp	r3, r5
   45064:	bne	450bc <fputs@plt+0x33f74>
   45068:	ldr	r3, [sp, #12]
   4506c:	ldr	r1, [r4, #72]	; 0x48
   45070:	ldr	r0, [sp, #20]
   45074:	umull	r2, r3, r1, r3
   45078:	mla	r3, r1, r0, r3
   4507c:	ldr	r0, [r4, #4]
   45080:	bl	12c10 <fputs@plt+0x1ac8>
   45084:	ldr	r3, [sp, #248]	; 0xf8
   45088:	mov	fp, r0
   4508c:	adds	r3, r3, #0
   45090:	movne	r3, #1
   45094:	cmp	r0, #0
   45098:	movne	r3, #0
   4509c:	cmp	r3, #0
   450a0:	beq	450b4 <fputs@plt+0x33f6c>
   450a4:	ldr	r0, [r4, #4]
   450a8:	ldr	r1, [sp, #248]	; 0xf8
   450ac:	bl	12c1c <fputs@plt+0x1ad4>
   450b0:	mov	fp, r0
   450b4:	cmp	fp, #0
   450b8:	bne	451e0 <fputs@plt+0x34098>
   450bc:	ldr	r3, [sp, #8]
   450c0:	mov	fp, #0
   450c4:	str	r5, [r3, #96]	; 0x60
   450c8:	b	451e0 <fputs@plt+0x34098>
   450cc:	ldr	fp, [sp, #16]
   450d0:	mov	r6, #1
   450d4:	ldr	r5, [r4, #68]	; 0x44
   450d8:	ldr	r3, [r4, #72]	; 0x48
   450dc:	str	r3, [sp, #40]	; 0x28
   450e0:	ldr	r3, [sp, #8]
   450e4:	add	r3, r3, r6, lsl #2
   450e8:	ldr	r7, [r3, #100]	; 0x64
   450ec:	str	r3, [sp, #16]
   450f0:	cmp	r7, r5
   450f4:	bcs	45144 <fputs@plt+0x33ffc>
   450f8:	mov	r3, #1
   450fc:	add	r8, r6, #3
   45100:	ldr	r1, [sp, #32]
   45104:	mov	r0, r4
   45108:	str	r3, [sp]
   4510c:	mov	r3, r8
   45110:	ldr	r2, [sp, #52]	; 0x34
   45114:	bl	1911c <fputs@plt+0x7fd4>
   45118:	subs	fp, r0, #0
   4511c:	bne	44ea8 <fputs@plt+0x33d60>
   45120:	ldr	r2, [sp, #16]
   45124:	cmp	r6, #1
   45128:	mov	r1, r8
   4512c:	moveq	r3, r5
   45130:	mvnne	r3, #0
   45134:	mov	r0, r4
   45138:	str	r3, [r2, #100]	; 0x64
   4513c:	mov	r2, #1
   45140:	bl	19174 <fputs@plt+0x802c>
   45144:	add	r6, r6, #1
   45148:	cmp	r6, #5
   4514c:	bne	450e0 <fputs@plt+0x33f98>
   45150:	ldr	r3, [sp, #8]
   45154:	ldr	r3, [r3, #96]	; 0x60
   45158:	cmp	r3, r5
   4515c:	bcs	451f0 <fputs@plt+0x340a8>
   45160:	mov	r3, #1
   45164:	mov	r0, r4
   45168:	ldr	r1, [sp, #32]
   4516c:	str	r3, [sp]
   45170:	mov	r3, #3
   45174:	ldr	r2, [sp, #52]	; 0x34
   45178:	bl	1911c <fputs@plt+0x7fd4>
   4517c:	subs	fp, r0, #0
   45180:	bne	451f0 <fputs@plt+0x340a8>
   45184:	ldr	r3, [sp, #8]
   45188:	ldr	r3, [r3, #96]	; 0x60
   4518c:	str	r3, [sp, #44]	; 0x2c
   45190:	ldr	r3, [sp, #8]
   45194:	str	r5, [r3, #128]	; 0x80
   45198:	ldr	r3, [sp, #248]	; 0xf8
   4519c:	cmp	r3, #0
   451a0:	bne	44ec0 <fputs@plt+0x33d78>
   451a4:	ldr	r2, [sp, #12]
   451a8:	ldr	r0, [sp, #40]	; 0x28
   451ac:	asr	r3, r2, #31
   451b0:	strd	r2, [sp, #16]
   451b4:	ldr	r2, [sp, #12]
   451b8:	ldr	r1, [sp, #20]
   451bc:	ldr	r3, [sp, #40]	; 0x28
   451c0:	umull	r2, r3, r3, r2
   451c4:	mla	r3, r0, r1, r3
   451c8:	add	r1, sp, #96	; 0x60
   451cc:	ldr	r0, [r4, #4]
   451d0:	strd	r2, [sp, #104]	; 0x68
   451d4:	bl	12c28 <fputs@plt+0x1ae0>
   451d8:	subs	fp, r0, #0
   451dc:	beq	44ed8 <fputs@plt+0x33d90>
   451e0:	mov	r2, #1
   451e4:	mov	r1, #3
   451e8:	mov	r0, r4
   451ec:	bl	19174 <fputs@plt+0x802c>
   451f0:	cmp	fp, #5
   451f4:	moveq	fp, #0
   451f8:	adds	r3, sl, #0
   451fc:	movne	r3, #1
   45200:	cmp	fp, #0
   45204:	movne	r3, #0
   45208:	cmp	r3, #0
   4520c:	beq	45298 <fputs@plt+0x34150>
   45210:	ldr	r3, [sp, #8]
   45214:	ldr	r2, [r3, #96]	; 0x60
   45218:	ldr	r3, [r4, #68]	; 0x44
   4521c:	cmp	r2, r3
   45220:	movcc	fp, #5
   45224:	bcc	45298 <fputs@plt+0x34150>
   45228:	cmp	sl, #1
   4522c:	movle	fp, #0
   45230:	ble	45298 <fputs@plt+0x34150>
   45234:	add	r1, sp, #104	; 0x68
   45238:	mov	r0, #4
   4523c:	bl	3a31c <fputs@plt+0x291d4>
   45240:	mov	r3, #4
   45244:	mov	r0, r4
   45248:	ldr	r1, [sp, #32]
   4524c:	str	r3, [sp]
   45250:	ldr	r2, [sp, #52]	; 0x34
   45254:	bl	1911c <fputs@plt+0x7fd4>
   45258:	subs	fp, r0, #0
   4525c:	bne	45298 <fputs@plt+0x34150>
   45260:	cmp	sl, #3
   45264:	bne	45288 <fputs@plt+0x34140>
   45268:	mov	r0, r4
   4526c:	ldr	r1, [sp, #104]	; 0x68
   45270:	bl	17c20 <fputs@plt+0x6ad8>
   45274:	mov	r2, #0
   45278:	mov	r3, #0
   4527c:	ldr	r0, [r4, #8]
   45280:	bl	12c10 <fputs@plt+0x1ac8>
   45284:	mov	fp, r0
   45288:	mov	r2, #4
   4528c:	mov	r0, r4
   45290:	mov	r1, r2
   45294:	bl	19174 <fputs@plt+0x802c>
   45298:	mov	r0, r9
   4529c:	bl	183dc <fputs@plt+0x7294>
   452a0:	b	45334 <fputs@plt+0x341ec>
   452a4:	ldr	sl, [sp, #36]	; 0x24
   452a8:	add	r1, sp, #76	; 0x4c
   452ac:	mov	r0, r4
   452b0:	bl	38fcc <fputs@plt+0x27e84>
   452b4:	ldr	r3, [sp, #76]	; 0x4c
   452b8:	mov	fp, r0
   452bc:	cmp	r3, #0
   452c0:	beq	452ec <fputs@plt+0x341a4>
   452c4:	ldr	r0, [r4, #4]
   452c8:	ldr	r3, [r0]
   452cc:	ldr	r3, [r3]
   452d0:	cmp	r3, #2
   452d4:	ble	452ec <fputs@plt+0x341a4>
   452d8:	mov	r3, #0
   452dc:	mov	r2, #0
   452e0:	str	r3, [sp]
   452e4:	mov	r3, #0
   452e8:	bl	12c70 <fputs@plt+0x1b28>
   452ec:	cmp	fp, #0
   452f0:	bne	45374 <fputs@plt+0x3422c>
   452f4:	ldrh	r3, [r4, #66]	; 0x42
   452f8:	ldr	r8, [r4, #68]	; 0x44
   452fc:	lsl	r2, r3, #16
   45300:	and	r3, r3, #65024	; 0xfe00
   45304:	and	r2, r2, #65536	; 0x10000
   45308:	cmp	r8, #0
   4530c:	orr	r3, r2, r3
   45310:	str	r3, [sp, #12]
   45314:	beq	44bec <fputs@plt+0x33aa4>
   45318:	ldr	r2, [sp, #12]
   4531c:	ldr	r3, [sp, #252]	; 0xfc
   45320:	cmp	r3, r2
   45324:	beq	44bec <fputs@plt+0x33aa4>
   45328:	movw	r0, #54623	; 0xd55f
   4532c:	bl	2e084 <fputs@plt+0x1cf3c>
   45330:	mov	fp, r0
   45334:	cmp	fp, #5
   45338:	cmpne	fp, #0
   4533c:	bne	45374 <fputs@plt+0x3422c>
   45340:	ldr	r3, [sp, #260]	; 0x104
   45344:	cmp	r3, #0
   45348:	ldrne	r3, [r4, #68]	; 0x44
   4534c:	ldrne	r2, [sp, #260]	; 0x104
   45350:	strne	r3, [r2]
   45354:	ldr	r3, [sp, #264]	; 0x108
   45358:	cmp	r3, #0
   4535c:	beq	45374 <fputs@plt+0x3422c>
   45360:	ldr	r3, [r4, #32]
   45364:	ldr	r2, [sp, #264]	; 0x108
   45368:	ldr	r3, [r3]
   4536c:	ldr	r3, [r3, #96]	; 0x60
   45370:	str	r3, [r2]
   45374:	ldr	r3, [sp, #76]	; 0x4c
   45378:	cmp	r3, #0
   4537c:	beq	45390 <fputs@plt+0x34248>
   45380:	mov	r2, #48	; 0x30
   45384:	mov	r1, #0
   45388:	add	r0, r4, #52	; 0x34
   4538c:	bl	10f20 <memset@plt>
   45390:	ldrb	r3, [r4, #44]	; 0x2c
   45394:	cmp	r3, #0
   45398:	beq	453bc <fputs@plt+0x34274>
   4539c:	mov	r2, #1
   453a0:	mov	r1, #0
   453a4:	mov	r0, r4
   453a8:	bl	19174 <fputs@plt+0x802c>
   453ac:	mov	r3, #0
   453b0:	strb	r3, [r4, #44]	; 0x2c
   453b4:	strb	r3, [r4, #47]	; 0x2f
   453b8:	str	r3, [r4, #104]	; 0x68
   453bc:	mov	r2, #1
   453c0:	mov	r0, r4
   453c4:	mov	r1, r2
   453c8:	bl	19174 <fputs@plt+0x802c>
   453cc:	mov	r3, #0
   453d0:	cmp	fp, #0
   453d4:	strb	r3, [r4, #45]	; 0x2d
   453d8:	ldr	r3, [sp, #36]	; 0x24
   453dc:	sub	r3, r3, sl
   453e0:	clz	r3, r3
   453e4:	lsr	r3, r3, #5
   453e8:	movne	r3, #1
   453ec:	cmp	r3, #0
   453f0:	movne	sl, fp
   453f4:	moveq	sl, #5
   453f8:	mov	r0, sl
   453fc:	add	sp, sp, #212	; 0xd4
   45400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45404:	push	{r4, r5, r6, r7, r8, lr}
   45408:	mov	r4, r0
   4540c:	mov	r8, r3
   45410:	sub	sp, sp, #32
   45414:	mov	r6, r1
   45418:	mov	r1, #4
   4541c:	mov	r7, r2
   45420:	ldr	r0, [r0, #4]
   45424:	ldr	r3, [r0]
   45428:	ldr	r3, [r3, #28]
   4542c:	blx	r3
   45430:	subs	r5, r0, #0
   45434:	bne	45510 <fputs@plt+0x343c8>
   45438:	ldrb	r3, [r4, #43]	; 0x2b
   4543c:	mov	r0, r4
   45440:	cmp	r3, #0
   45444:	moveq	r3, #1
   45448:	strbeq	r3, [r4, #43]	; 0x2b
   4544c:	mov	r3, #0
   45450:	mov	r2, r3
   45454:	mov	r1, r3
   45458:	strd	r6, [sp]
   4545c:	str	r8, [sp, #8]
   45460:	str	r3, [sp, #12]
   45464:	str	r3, [sp, #16]
   45468:	bl	44b5c <fputs@plt+0x33a14>
   4546c:	subs	r6, r0, #0
   45470:	bne	454c0 <fputs@plt+0x34378>
   45474:	mvn	r3, #0
   45478:	add	r2, sp, #28
   4547c:	ldr	r0, [r4, #4]
   45480:	mov	r1, #10
   45484:	str	r3, [sp, #28]
   45488:	bl	12c40 <fputs@plt+0x1af8>
   4548c:	ldr	r3, [sp, #28]
   45490:	cmp	r3, #1
   45494:	movne	r5, #1
   45498:	bne	454c0 <fputs@plt+0x34378>
   4549c:	ldrd	r2, [r4, #16]
   454a0:	cmp	r2, #0
   454a4:	sbcs	r3, r3, #0
   454a8:	blt	454bc <fputs@plt+0x34374>
   454ac:	mov	r2, #0
   454b0:	mov	r3, #0
   454b4:	mov	r0, r4
   454b8:	bl	2d674 <fputs@plt+0x1c52c>
   454bc:	mov	r5, #0
   454c0:	mov	r1, r5
   454c4:	mov	r0, r4
   454c8:	bl	1918c <fputs@plt+0x8044>
   454cc:	ldr	r0, [r4, #8]
   454d0:	bl	12bc8 <fputs@plt+0x1a80>
   454d4:	cmp	r5, #0
   454d8:	beq	454f4 <fputs@plt+0x343ac>
   454dc:	bl	12d04 <fputs@plt+0x1bbc>
   454e0:	mov	r2, #0
   454e4:	ldr	r0, [r4]
   454e8:	ldr	r1, [r4, #108]	; 0x6c
   454ec:	bl	12c94 <fputs@plt+0x1b4c>
   454f0:	bl	12d1c <fputs@plt+0x1bd4>
   454f4:	ldr	r0, [r4, #32]
   454f8:	bl	183dc <fputs@plt+0x7294>
   454fc:	mov	r0, r4
   45500:	bl	183dc <fputs@plt+0x7294>
   45504:	mov	r0, r6
   45508:	add	sp, sp, #32
   4550c:	pop	{r4, r5, r6, r7, r8, pc}
   45510:	mov	r6, r5
   45514:	b	454bc <fputs@plt+0x34374>
   45518:	push	{r4, r5, r6, lr}
   4551c:	mov	r4, r0
   45520:	ldr	r5, [r0, #208]	; 0xd0
   45524:	bl	12d04 <fputs@plt+0x1bbc>
   45528:	ldr	r0, [r4, #144]	; 0x90
   4552c:	cmp	r0, #0
   45530:	bne	455b8 <fputs@plt+0x34470>
   45534:	strb	r0, [r4, #4]
   45538:	ldr	r0, [r4, #216]	; 0xd8
   4553c:	cmp	r0, #0
   45540:	beq	45554 <fputs@plt+0x3440c>
   45544:	mov	r3, r5
   45548:	ldrb	r1, [r4, #10]
   4554c:	ldr	r2, [r4, #160]	; 0xa0
   45550:	bl	45404 <fputs@plt+0x342bc>
   45554:	mov	r3, #0
   45558:	mov	r0, r4
   4555c:	str	r3, [r4, #216]	; 0xd8
   45560:	bl	1d034 <fputs@plt+0xbeec>
   45564:	ldrb	r3, [r4, #16]
   45568:	cmp	r3, #0
   4556c:	beq	455c8 <fputs@plt+0x34480>
   45570:	mov	r0, r4
   45574:	bl	1f9b8 <fputs@plt+0xe870>
   45578:	bl	12d1c <fputs@plt+0x1bd4>
   4557c:	ldr	r0, [r4, #68]	; 0x44
   45580:	bl	12bc8 <fputs@plt+0x1a80>
   45584:	ldr	r0, [r4, #64]	; 0x40
   45588:	bl	12bc8 <fputs@plt+0x1a80>
   4558c:	mov	r0, r5
   45590:	bl	18c14 <fputs@plt+0x7acc>
   45594:	ldr	r3, [pc, #92]	; 455f8 <fputs@plt+0x344b0>
   45598:	ldr	r2, [r4, #212]	; 0xd4
   4559c:	ldr	r3, [r3, #152]	; 0x98
   455a0:	ldr	r0, [r2, #44]	; 0x2c
   455a4:	blx	r3
   455a8:	mov	r0, r4
   455ac:	bl	183dc <fputs@plt+0x7294>
   455b0:	mov	r0, #0
   455b4:	pop	{r4, r5, r6, pc}
   455b8:	ldr	r6, [r0, #12]
   455bc:	bl	183dc <fputs@plt+0x7294>
   455c0:	mov	r0, r6
   455c4:	b	4552c <fputs@plt+0x343e4>
   455c8:	ldr	r3, [r4, #68]	; 0x44
   455cc:	ldr	r3, [r3]
   455d0:	cmp	r3, #0
   455d4:	beq	455ec <fputs@plt+0x344a4>
   455d8:	mov	r0, r4
   455dc:	bl	14750 <fputs@plt+0x3608>
   455e0:	mov	r1, r0
   455e4:	mov	r0, r4
   455e8:	bl	14628 <fputs@plt+0x34e0>
   455ec:	mov	r0, r4
   455f0:	bl	3c494 <fputs@plt+0x2b34c>
   455f4:	b	45578 <fputs@plt+0x34430>
   455f8:	andeq	fp, r8, r0, lsr r1
   455fc:	push	{r4, r5, r6, lr}
   45600:	mov	r5, r0
   45604:	ldm	r0, {r3, r4}
   45608:	ldr	r2, [r4, #8]
   4560c:	str	r3, [r4, #4]
   45610:	cmp	r2, #0
   45614:	bne	456e4 <fputs@plt+0x3459c>
   45618:	mov	r1, r2
   4561c:	mov	r0, r5
   45620:	bl	437e4 <fputs@plt+0x3269c>
   45624:	ldrb	r3, [r5, #9]
   45628:	cmp	r3, #0
   4562c:	beq	45678 <fputs@plt+0x34530>
   45630:	ldr	r3, [r4, #64]	; 0x40
   45634:	sub	r3, r3, #1
   45638:	cmp	r3, #0
   4563c:	str	r3, [r4, #64]	; 0x40
   45640:	bgt	456b8 <fputs@plt+0x34570>
   45644:	ldr	r2, [pc, #192]	; 4570c <fputs@plt+0x345c4>
   45648:	ldr	r3, [r2, #620]	; 0x26c
   4564c:	cmp	r4, r3
   45650:	ldreq	r3, [r4, #68]	; 0x44
   45654:	streq	r3, [r2, #620]	; 0x26c
   45658:	beq	45678 <fputs@plt+0x34530>
   4565c:	cmp	r3, #0
   45660:	beq	45678 <fputs@plt+0x34530>
   45664:	ldr	r2, [r3, #68]	; 0x44
   45668:	cmp	r4, r2
   4566c:	bne	45704 <fputs@plt+0x345bc>
   45670:	ldr	r2, [r4, #68]	; 0x44
   45674:	str	r2, [r3, #68]	; 0x44
   45678:	ldr	r0, [r4]
   4567c:	bl	45518 <fputs@plt+0x343d0>
   45680:	ldr	r3, [r4, #52]	; 0x34
   45684:	cmp	r3, #0
   45688:	beq	4569c <fputs@plt+0x34554>
   4568c:	ldr	r0, [r4, #48]	; 0x30
   45690:	cmp	r0, #0
   45694:	beq	4569c <fputs@plt+0x34554>
   45698:	blx	r3
   4569c:	mov	r0, #0
   456a0:	ldr	r1, [r4, #48]	; 0x30
   456a4:	bl	1c334 <fputs@plt+0xb1ec>
   456a8:	add	r0, r4, #80	; 0x50
   456ac:	bl	19200 <fputs@plt+0x80b8>
   456b0:	mov	r0, r4
   456b4:	bl	183dc <fputs@plt+0x7294>
   456b8:	ldr	r3, [r5, #28]
   456bc:	mov	r0, r5
   456c0:	cmp	r3, #0
   456c4:	ldrne	r2, [r5, #24]
   456c8:	strne	r2, [r3, #24]
   456cc:	ldr	r2, [r5, #24]
   456d0:	cmp	r2, #0
   456d4:	strne	r3, [r2, #28]
   456d8:	bl	183dc <fputs@plt+0x7294>
   456dc:	mov	r0, #0
   456e0:	pop	{r4, r5, r6, pc}
   456e4:	ldr	r3, [r2]
   456e8:	ldr	r6, [r2, #8]
   456ec:	cmp	r3, r5
   456f0:	bne	456fc <fputs@plt+0x345b4>
   456f4:	mov	r0, r2
   456f8:	bl	3c830 <fputs@plt+0x2b6e8>
   456fc:	mov	r2, r6
   45700:	b	45610 <fputs@plt+0x344c8>
   45704:	mov	r3, r2
   45708:	b	4565c <fputs@plt+0x34514>
   4570c:	ldrdeq	pc, [r8], -r0
   45710:	ldr	r3, [pc, #464]	; 458e8 <fputs@plt+0x347a0>
   45714:	ldr	r2, [r0, #80]	; 0x50
   45718:	cmp	r2, r3
   4571c:	bxne	lr
   45720:	push	{r4, r5, r6, r7, r8, lr}
   45724:	mov	r4, r0
   45728:	ldr	r3, [r0, #4]
   4572c:	cmp	r3, #0
   45730:	popne	{r4, r5, r6, r7, r8, pc}
   45734:	bl	1ad14 <fputs@plt+0x9bcc>
   45738:	subs	r5, r0, #0
   4573c:	popne	{r4, r5, r6, r7, r8, pc}
   45740:	mov	r1, r5
   45744:	mov	r0, r4
   45748:	bl	438c4 <fputs@plt+0x3277c>
   4574c:	mov	r7, r5
   45750:	mov	r0, r4
   45754:	bl	1c86c <fputs@plt+0xb724>
   45758:	ldr	r6, [r4, #16]
   4575c:	ldr	r3, [r4, #20]
   45760:	cmp	r5, r3
   45764:	blt	45818 <fputs@plt+0x346d0>
   45768:	ldr	r0, [r6, #28]
   4576c:	cmp	r0, #0
   45770:	beq	45778 <fputs@plt+0x34630>
   45774:	bl	20a74 <fputs@plt+0xf92c>
   45778:	mov	r0, r4
   4577c:	bl	1c684 <fputs@plt+0xb53c>
   45780:	mov	r0, r4
   45784:	bl	1ce34 <fputs@plt+0xbcec>
   45788:	ldr	r5, [r4, #356]	; 0x164
   4578c:	cmp	r5, #0
   45790:	bne	45840 <fputs@plt+0x346f8>
   45794:	add	r0, r4, #348	; 0x15c
   45798:	bl	18454 <fputs@plt+0x730c>
   4579c:	ldr	r6, [r4, #372]	; 0x174
   457a0:	cmp	r6, #0
   457a4:	bne	45870 <fputs@plt+0x34728>
   457a8:	add	r0, r4, #364	; 0x16c
   457ac:	bl	18454 <fputs@plt+0x730c>
   457b0:	ldr	r5, [r4, #328]	; 0x148
   457b4:	cmp	r5, #0
   457b8:	bne	458b0 <fputs@plt+0x34768>
   457bc:	add	r0, r4, #320	; 0x140
   457c0:	bl	18454 <fputs@plt+0x730c>
   457c4:	mov	r1, r5
   457c8:	mov	r0, r4
   457cc:	bl	1ca88 <fputs@plt+0xb940>
   457d0:	ldr	r0, [r4, #240]	; 0xf0
   457d4:	bl	1ce14 <fputs@plt+0xbccc>
   457d8:	ldr	r3, [pc, #268]	; 458ec <fputs@plt+0x347a4>
   457dc:	mov	r0, r4
   457e0:	str	r3, [r4, #80]	; 0x50
   457e4:	ldr	r3, [r4, #16]
   457e8:	ldr	r1, [r3, #28]
   457ec:	bl	1c334 <fputs@plt+0xb1ec>
   457f0:	ldr	r3, [pc, #248]	; 458f0 <fputs@plt+0x347a8>
   457f4:	str	r3, [r4, #80]	; 0x50
   457f8:	ldrb	r3, [r4, #262]	; 0x106
   457fc:	cmp	r3, #0
   45800:	beq	4580c <fputs@plt+0x346c4>
   45804:	ldr	r0, [r4, #288]	; 0x120
   45808:	bl	183dc <fputs@plt+0x7294>
   4580c:	mov	r0, r4
   45810:	pop	{r4, r5, r6, r7, r8, lr}
   45814:	b	183dc <fputs@plt+0x7294>
   45818:	add	r6, r6, r5, lsl #4
   4581c:	ldr	r0, [r6, #4]
   45820:	cmp	r0, #0
   45824:	beq	45838 <fputs@plt+0x346f0>
   45828:	bl	455fc <fputs@plt+0x344b4>
   4582c:	cmp	r5, #1
   45830:	str	r7, [r6, #4]
   45834:	strne	r7, [r6, #12]
   45838:	add	r5, r5, #1
   4583c:	b	45758 <fputs@plt+0x34610>
   45840:	ldr	r6, [r5, #8]
   45844:	mov	r0, r4
   45848:	ldr	r1, [r6, #24]
   4584c:	bl	1c8a4 <fputs@plt+0xb75c>
   45850:	ldr	r7, [r6, #8]
   45854:	mov	r1, r6
   45858:	mov	r0, r4
   4585c:	bl	1c334 <fputs@plt+0xb1ec>
   45860:	subs	r6, r7, #0
   45864:	bne	45844 <fputs@plt+0x346fc>
   45868:	ldr	r5, [r5]
   4586c:	b	4578c <fputs@plt+0x34644>
   45870:	ldr	r7, [r6, #8]
   45874:	mov	r5, r7
   45878:	add	r8, r7, #60	; 0x3c
   4587c:	ldr	r3, [r5, #16]
   45880:	cmp	r3, #0
   45884:	beq	45890 <fputs@plt+0x34748>
   45888:	ldr	r0, [r5, #8]
   4588c:	blx	r3
   45890:	add	r5, r5, #20
   45894:	cmp	r5, r8
   45898:	bne	4587c <fputs@plt+0x34734>
   4589c:	mov	r1, r7
   458a0:	mov	r0, r4
   458a4:	bl	1c334 <fputs@plt+0xb1ec>
   458a8:	ldr	r6, [r6]
   458ac:	b	457a0 <fputs@plt+0x34658>
   458b0:	ldr	r6, [r5, #8]
   458b4:	ldr	r3, [r6, #12]
   458b8:	cmp	r3, #0
   458bc:	beq	458c8 <fputs@plt+0x34780>
   458c0:	ldr	r0, [r6, #8]
   458c4:	blx	r3
   458c8:	add	r1, r6, #16
   458cc:	mov	r0, r4
   458d0:	bl	20298 <fputs@plt+0xf150>
   458d4:	mov	r1, r6
   458d8:	mov	r0, r4
   458dc:	bl	1c334 <fputs@plt+0xb1ec>
   458e0:	ldr	r5, [r5]
   458e4:	b	457b4 <fputs@plt+0x3466c>
   458e8:	strbvs	pc, [pc], #3199	; 458f0 <fputs@plt+0x347a8>	; <UNPREDICTABLE>
   458ec:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   458f0:	svcls	0x003c2d33
   458f4:	push	{r4, r5, r6, lr}
   458f8:	subs	r4, r0, #0
   458fc:	beq	45998 <fputs@plt+0x34850>
   45900:	ldr	r6, [r4, #20]
   45904:	ldr	r3, [r4, #24]
   45908:	ldr	r2, [r3]
   4590c:	ldr	r1, [r3, #4]
   45910:	str	r2, [r1, #4]
   45914:	ldr	r2, [r4]
   45918:	cmp	r2, #0
   4591c:	ldrne	r2, [r3, #16]
   45920:	subne	r2, r2, #1
   45924:	strne	r2, [r3, #16]
   45928:	ldr	r3, [r4, #40]	; 0x28
   4592c:	cmp	r3, #0
   45930:	ldrne	r3, [r1]
   45934:	addne	r2, r3, #96	; 0x60
   45938:	ldrne	r3, [r3, #96]	; 0x60
   4593c:	bne	459a8 <fputs@plt+0x34860>
   45940:	mov	r2, #0
   45944:	mov	r5, r4
   45948:	mov	r1, r2
   4594c:	ldr	r0, [r4, #4]
   45950:	bl	437e4 <fputs@plt+0x3269c>
   45954:	ldr	r0, [r4]
   45958:	ldr	r4, [r4, #28]
   4595c:	cmp	r4, #101	; 0x65
   45960:	moveq	r4, #0
   45964:	cmp	r0, #0
   45968:	beq	45990 <fputs@plt+0x34848>
   4596c:	mov	r1, r4
   45970:	bl	1ca88 <fputs@plt+0xb940>
   45974:	ldr	r0, [r5]
   45978:	bl	45710 <fputs@plt+0x345c8>
   4597c:	ldr	r3, [r5]
   45980:	cmp	r3, #0
   45984:	beq	45990 <fputs@plt+0x34848>
   45988:	mov	r0, r5
   4598c:	bl	183dc <fputs@plt+0x7294>
   45990:	mov	r0, r6
   45994:	bl	45710 <fputs@plt+0x345c8>
   45998:	mov	r0, r4
   4599c:	pop	{r4, r5, r6, pc}
   459a0:	add	r2, r3, #44	; 0x2c
   459a4:	ldr	r3, [r3, #44]	; 0x2c
   459a8:	cmp	r3, r4
   459ac:	bne	459a0 <fputs@plt+0x34858>
   459b0:	ldr	r3, [r4, #44]	; 0x2c
   459b4:	str	r3, [r2]
   459b8:	b	45940 <fputs@plt+0x347f8>
   459bc:	push	{r4, r5, r6, r7, r8, lr}
   459c0:	subs	r4, r0, #0
   459c4:	beq	45ad0 <fputs@plt+0x34988>
   459c8:	mov	r7, r1
   459cc:	bl	2f868 <fputs@plt+0x1e720>
   459d0:	cmp	r0, #0
   459d4:	bne	459e4 <fputs@plt+0x3489c>
   459d8:	ldr	r0, [pc, #248]	; 45ad8 <fputs@plt+0x34990>
   459dc:	pop	{r4, r5, r6, r7, r8, lr}
   459e0:	b	2c8a8 <fputs@plt+0x1b760>
   459e4:	mov	r0, r4
   459e8:	mov	r5, #0
   459ec:	bl	14a2c <fputs@plt+0x38e4>
   459f0:	ldr	r3, [r4, #20]
   459f4:	cmp	r5, r3
   459f8:	blt	45a58 <fputs@plt+0x34910>
   459fc:	ldr	r5, [r4, #328]	; 0x148
   45a00:	cmp	r5, #0
   45a04:	bne	45aa0 <fputs@plt+0x34958>
   45a08:	mov	r0, r4
   45a0c:	bl	1c684 <fputs@plt+0xb53c>
   45a10:	mov	r1, #68	; 0x44
   45a14:	mov	r0, r4
   45a18:	bl	1c728 <fputs@plt+0xb5e0>
   45a1c:	cmp	r7, #0
   45a20:	bne	45ac0 <fputs@plt+0x34978>
   45a24:	ldr	r3, [r4, #4]
   45a28:	cmp	r3, #0
   45a2c:	bne	45a40 <fputs@plt+0x348f8>
   45a30:	mov	r0, r4
   45a34:	bl	1ad14 <fputs@plt+0x9bcc>
   45a38:	cmp	r0, #0
   45a3c:	beq	45ac0 <fputs@plt+0x34978>
   45a40:	mov	r0, r4
   45a44:	ldr	r2, [pc, #144]	; 45adc <fputs@plt+0x34994>
   45a48:	mov	r1, #5
   45a4c:	bl	2f9a0 <fputs@plt+0x1e858>
   45a50:	mov	r0, #5
   45a54:	pop	{r4, r5, r6, r7, r8, pc}
   45a58:	ldr	r3, [r4, #16]
   45a5c:	add	r3, r3, r5, lsl #4
   45a60:	ldr	r3, [r3, #12]
   45a64:	cmp	r3, #0
   45a68:	bne	45a74 <fputs@plt+0x3492c>
   45a6c:	add	r5, r5, #1
   45a70:	b	459f0 <fputs@plt+0x348a8>
   45a74:	ldr	r6, [r3, #16]
   45a78:	cmp	r6, #0
   45a7c:	beq	45a6c <fputs@plt+0x34924>
   45a80:	ldr	r1, [r6, #8]
   45a84:	ldrb	r3, [r1, #42]	; 0x2a
   45a88:	tst	r3, #16
   45a8c:	beq	45a98 <fputs@plt+0x34950>
   45a90:	mov	r0, r4
   45a94:	bl	1c64c <fputs@plt+0xb504>
   45a98:	ldr	r6, [r6]
   45a9c:	b	45a78 <fputs@plt+0x34930>
   45aa0:	ldr	r3, [r5, #8]
   45aa4:	ldr	r1, [r3, #16]
   45aa8:	cmp	r1, #0
   45aac:	beq	45ab8 <fputs@plt+0x34970>
   45ab0:	mov	r0, r4
   45ab4:	bl	1c64c <fputs@plt+0xb504>
   45ab8:	ldr	r5, [r5]
   45abc:	b	45a00 <fputs@plt+0x348b8>
   45ac0:	ldr	r3, [pc, #24]	; 45ae0 <fputs@plt+0x34998>
   45ac4:	mov	r0, r4
   45ac8:	str	r3, [r4, #80]	; 0x50
   45acc:	bl	45710 <fputs@plt+0x345c8>
   45ad0:	mov	r0, #0
   45ad4:	pop	{r4, r5, r6, r7, r8, pc}
   45ad8:	andeq	r0, r2, r2, asr ip
   45adc:	strdeq	r7, [r7], -lr
   45ae0:	strbvs	pc, [pc], #3199	; 45ae8 <fputs@plt+0x349a0>	; <UNPREDICTABLE>
   45ae4:	push	{r4, r5, r6, lr}
   45ae8:	subs	r4, r1, #0
   45aec:	popeq	{r4, r5, r6, pc}
   45af0:	ldrb	r3, [r4]
   45af4:	cmp	r3, #1
   45af8:	beq	45b2c <fputs@plt+0x349e4>
   45afc:	cmp	r3, #0
   45b00:	beq	45b68 <fputs@plt+0x34a20>
   45b04:	cmp	r3, #2
   45b08:	popne	{r4, r5, r6, pc}
   45b0c:	ldr	r0, [r4, #16]
   45b10:	pop	{r4, r5, r6, lr}
   45b14:	ldr	r3, [r0]
   45b18:	ldm	r3, {r1, r2}
   45b1c:	sub	r2, r2, #1
   45b20:	str	r2, [r3, #4]
   45b24:	ldr	r3, [r1, #28]
   45b28:	bx	r3
   45b2c:	ldr	r5, [r4, #16]
   45b30:	cmp	r5, #0
   45b34:	popeq	{r4, r5, r6, pc}
   45b38:	mov	r1, r5
   45b3c:	ldr	r6, [r0]
   45b40:	mov	r0, r6
   45b44:	bl	220fc <fputs@plt+0x10fb4>
   45b48:	ldr	r0, [r5, #40]	; 0x28
   45b4c:	bl	183dc <fputs@plt+0x7294>
   45b50:	mov	r1, r5
   45b54:	mov	r0, r6
   45b58:	bl	1c334 <fputs@plt+0xb1ec>
   45b5c:	mov	r3, #0
   45b60:	str	r3, [r4, #16]
   45b64:	pop	{r4, r5, r6, pc}
   45b68:	ldr	r0, [r4, #20]
   45b6c:	cmp	r0, #0
   45b70:	beq	45b7c <fputs@plt+0x34a34>
   45b74:	pop	{r4, r5, r6, lr}
   45b78:	b	455fc <fputs@plt+0x344b4>
   45b7c:	ldr	r0, [r4, #16]
   45b80:	pop	{r4, r5, r6, lr}
   45b84:	b	3c830 <fputs@plt+0x2b6e8>
   45b88:	push	{r4, r5, r6, lr}
   45b8c:	mov	r4, #0
   45b90:	mov	r5, r0
   45b94:	mov	r6, r4
   45b98:	ldr	r3, [r5, #36]	; 0x24
   45b9c:	cmp	r4, r3
   45ba0:	popge	{r4, r5, r6, pc}
   45ba4:	ldr	r3, [r5, #56]	; 0x38
   45ba8:	ldr	r1, [r3, r4, lsl #2]
   45bac:	cmp	r1, #0
   45bb0:	beq	45bc4 <fputs@plt+0x34a7c>
   45bb4:	mov	r0, r5
   45bb8:	bl	45ae4 <fputs@plt+0x3499c>
   45bbc:	ldr	r3, [r5, #56]	; 0x38
   45bc0:	str	r6, [r3, r4, lsl #2]
   45bc4:	add	r4, r4, #1
   45bc8:	b	45b98 <fputs@plt+0x34a50>
   45bcc:	push	{r4, r5, r6, lr}
   45bd0:	mov	r4, r0
   45bd4:	ldr	r5, [r0]
   45bd8:	ldr	r3, [r5, #56]	; 0x38
   45bdc:	cmp	r3, #0
   45be0:	beq	45bec <fputs@plt+0x34aa4>
   45be4:	mov	r0, r5
   45be8:	bl	45b88 <fputs@plt+0x34a40>
   45bec:	ldr	r3, [r4, #20]
   45bf0:	add	r1, r5, #204	; 0xcc
   45bf4:	ldr	r0, [r5]
   45bf8:	str	r3, [r5, #200]	; 0xc8
   45bfc:	ldr	r3, [r4, #60]	; 0x3c
   45c00:	str	r3, [r5, #196]	; 0xc4
   45c04:	ldr	r3, [r4, #8]
   45c08:	str	r3, [r5, #4]
   45c0c:	ldr	r3, [r4, #52]	; 0x34
   45c10:	str	r3, [r5, #32]
   45c14:	ldr	r3, [r4, #16]
   45c18:	str	r3, [r5, #8]
   45c1c:	ldr	r3, [r4, #56]	; 0x38
   45c20:	str	r3, [r5, #28]
   45c24:	ldr	r3, [r4, #24]
   45c28:	str	r3, [r5, #56]	; 0x38
   45c2c:	ldr	r3, [r4, #44]	; 0x2c
   45c30:	str	r3, [r5, #36]	; 0x24
   45c34:	ldrd	r2, [r4, #32]
   45c38:	strd	r2, [r0, #32]
   45c3c:	mvn	r2, #0
   45c40:	ldr	r3, [r4, #72]	; 0x48
   45c44:	str	r3, [r5, #92]	; 0x5c
   45c48:	ldr	r3, [r4, #76]	; 0x4c
   45c4c:	str	r3, [r0, #84]	; 0x54
   45c50:	mov	r3, #0
   45c54:	bl	1c50c <fputs@plt+0xb3c4>
   45c58:	ldr	r3, [r4, #40]	; 0x28
   45c5c:	ldr	r0, [r4, #48]	; 0x30
   45c60:	str	r3, [r5, #204]	; 0xcc
   45c64:	mov	r3, #0
   45c68:	str	r3, [r4, #40]	; 0x28
   45c6c:	pop	{r4, r5, r6, pc}
   45c70:	push	{r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45c74:	subs	sl, r1, #0
   45c78:	mov	fp, r3
   45c7c:	mov	r5, r2
   45c80:	movgt	r2, #40	; 0x28
   45c84:	mov	r6, r0
   45c88:	ldrgt	r3, [r0, #28]
   45c8c:	ldr	r7, [r0, #8]
   45c90:	add	r0, r5, #11
   45c94:	lsl	r9, r0, #3
   45c98:	ldrb	r8, [sp, #40]	; 0x28
   45c9c:	subgt	r3, r3, sl
   45ca0:	mlagt	r7, r2, r3, r7
   45ca4:	ldr	r3, [r6, #56]	; 0x38
   45ca8:	cmp	r8, #0
   45cac:	moveq	r4, #200	; 0xc8
   45cb0:	movne	r4, #0
   45cb4:	add	r4, r9, r4
   45cb8:	ldr	r1, [r3, sl, lsl #2]
   45cbc:	cmp	r1, #0
   45cc0:	beq	45cd8 <fputs@plt+0x34b90>
   45cc4:	mov	r0, r6
   45cc8:	bl	45ae4 <fputs@plt+0x3499c>
   45ccc:	ldr	r3, [r6, #56]	; 0x38
   45cd0:	mov	r2, #0
   45cd4:	str	r2, [r3, sl, lsl #2]
   45cd8:	mov	r1, r4
   45cdc:	mov	r0, r7
   45ce0:	bl	258b4 <fputs@plt+0x1476c>
   45ce4:	subs	r1, r0, #0
   45ce8:	movne	r4, #0
   45cec:	bne	45d40 <fputs@plt+0x34bf8>
   45cf0:	ldr	r4, [r7, #16]
   45cf4:	mov	r2, #86	; 0x56
   45cf8:	ldr	r3, [r6, #56]	; 0x38
   45cfc:	add	r0, r4, #2
   45d00:	str	r4, [r3, sl, lsl #2]
   45d04:	bl	10f20 <memset@plt>
   45d08:	cmp	r8, #0
   45d0c:	strb	r8, [r4]
   45d10:	strh	r5, [r4, #12]
   45d14:	add	r5, r5, #20
   45d18:	add	r5, r4, r5, lsl #2
   45d1c:	strb	fp, [r4, #1]
   45d20:	str	r5, [r4, #76]	; 0x4c
   45d24:	bne	45d40 <fputs@plt+0x34bf8>
   45d28:	ldr	r0, [r7, #16]
   45d2c:	mov	r2, #68	; 0x44
   45d30:	mov	r1, r8
   45d34:	add	r0, r0, r9
   45d38:	str	r0, [r4, #16]
   45d3c:	bl	10f20 <memset@plt>
   45d40:	mov	r0, r4
   45d44:	add	sp, sp, #4
   45d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45d4c:	push	{r4, r5, r6, lr}
   45d50:	ldr	r4, [r0]
   45d54:	ldr	r3, [r4, #16]
   45d58:	ldr	r3, [r3, #20]
   45d5c:	cmp	r3, #0
   45d60:	beq	45dac <fputs@plt+0x34c64>
   45d64:	ldrb	r2, [r4, #67]	; 0x43
   45d68:	cmp	r2, #0
   45d6c:	beq	45d7c <fputs@plt+0x34c34>
   45d70:	ldrb	r5, [r3, #8]
   45d74:	cmp	r5, #0
   45d78:	beq	45d8c <fputs@plt+0x34c44>
   45d7c:	ldr	r1, [pc, #48]	; 45db4 <fputs@plt+0x34c6c>
   45d80:	bl	2fdcc <fputs@plt+0x1ec84>
   45d84:	mov	r0, #1
   45d88:	pop	{r4, r5, r6, pc}
   45d8c:	mov	r0, r3
   45d90:	bl	455fc <fputs@plt+0x344b4>
   45d94:	ldr	r3, [r4, #16]
   45d98:	mov	r0, r4
   45d9c:	str	r5, [r3, #20]
   45da0:	bl	20b50 <fputs@plt+0xfa08>
   45da4:	mov	r0, r5
   45da8:	pop	{r4, r5, r6, pc}
   45dac:	mov	r0, r3
   45db0:	pop	{r4, r5, r6, pc}
   45db4:	andeq	r7, r7, r2, asr #12
   45db8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45dbc:	mov	r9, r0
   45dc0:	sub	sp, sp, #128	; 0x80
   45dc4:	mov	r5, #0
   45dc8:	ldr	r0, [r2]
   45dcc:	bl	2a2c0 <fputs@plt+0x19178>
   45dd0:	ldr	r3, [r9]
   45dd4:	cmp	r0, #0
   45dd8:	ldr	r4, [pc, #220]	; 45ebc <fputs@plt+0x34d74>
   45ddc:	movne	r4, r0
   45de0:	ldr	r7, [r3, #32]
   45de4:	ldr	sl, [r7, #20]
   45de8:	cmp	sl, r5
   45dec:	movle	r3, r4
   45df0:	ldrle	r2, [pc, #200]	; 45ec0 <fputs@plt+0x34d78>
   45df4:	ble	45eac <fputs@plt+0x34d64>
   45df8:	ldr	r3, [r7, #16]
   45dfc:	add	r8, r3, r5, lsl #4
   45e00:	ldr	r6, [r8, #4]
   45e04:	cmp	r6, #0
   45e08:	beq	45e20 <fputs@plt+0x34cd8>
   45e0c:	mov	r1, r4
   45e10:	ldr	r0, [r3, r5, lsl #4]
   45e14:	bl	12f2c <fputs@plt+0x1de4>
   45e18:	cmp	r0, #0
   45e1c:	beq	45e9c <fputs@plt+0x34d54>
   45e20:	add	r5, r5, #1
   45e24:	b	45de8 <fputs@plt+0x34ca0>
   45e28:	ldrb	r3, [r7, #67]	; 0x43
   45e2c:	cmp	r3, #0
   45e30:	bne	45e58 <fputs@plt+0x34d10>
   45e34:	ldr	r2, [pc, #136]	; 45ec4 <fputs@plt+0x34d7c>
   45e38:	mov	r1, sp
   45e3c:	mov	r0, #128	; 0x80
   45e40:	bl	2a044 <fputs@plt+0x18efc>
   45e44:	mvn	r2, #0
   45e48:	mov	r1, sp
   45e4c:	mov	r0, r9
   45e50:	bl	25e58 <fputs@plt+0x14d10>
   45e54:	b	45e94 <fputs@plt+0x34d4c>
   45e58:	ldrb	r3, [r6, #8]
   45e5c:	cmp	r3, #0
   45e60:	bne	45e70 <fputs@plt+0x34d28>
   45e64:	ldr	r5, [r6, #16]
   45e68:	cmp	r5, #0
   45e6c:	beq	45e7c <fputs@plt+0x34d34>
   45e70:	mov	r3, r4
   45e74:	ldr	r2, [pc, #76]	; 45ec8 <fputs@plt+0x34d80>
   45e78:	b	45eac <fputs@plt+0x34d64>
   45e7c:	mov	r0, r6
   45e80:	bl	455fc <fputs@plt+0x344b4>
   45e84:	mov	r0, r7
   45e88:	str	r5, [r8, #4]
   45e8c:	str	r5, [r8, #12]
   45e90:	bl	1ce34 <fputs@plt+0xbcec>
   45e94:	add	sp, sp, #128	; 0x80
   45e98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45e9c:	cmp	r5, #1
   45ea0:	bgt	45e28 <fputs@plt+0x34ce0>
   45ea4:	ldr	r2, [pc, #32]	; 45ecc <fputs@plt+0x34d84>
   45ea8:	mov	r3, r4
   45eac:	mov	r1, sp
   45eb0:	mov	r0, #128	; 0x80
   45eb4:	bl	2a044 <fputs@plt+0x18efc>
   45eb8:	b	45e44 <fputs@plt+0x34cfc>
   45ebc:	ldrdeq	pc, [r6], -ip
   45ec0:	ldrdeq	r7, [r7], -sl
   45ec4:	muleq	r7, sl, r6
   45ec8:	andeq	r7, r7, r4, asr #13
   45ecc:	andeq	r7, r7, r0, lsl #13
   45ed0:	push	{r4, r5, r6, r7, r8, r9, lr}
   45ed4:	sub	sp, sp, #28
   45ed8:	mov	r9, r1
   45edc:	mov	r5, #0
   45ee0:	mov	r8, r0
   45ee4:	mov	r7, r2
   45ee8:	mov	r6, r5
   45eec:	ldr	r1, [sp, #56]	; 0x38
   45ef0:	mov	r4, r5
   45ef4:	ldr	r2, [r8, #20]
   45ef8:	cmp	r2, r6
   45efc:	ble	45fc0 <fputs@plt+0x34e78>
   45f00:	cmp	r4, #0
   45f04:	beq	45f14 <fputs@plt+0x34dcc>
   45f08:	mov	r0, r4
   45f0c:	add	sp, sp, #28
   45f10:	pop	{r4, r5, r6, r7, r8, r9, pc}
   45f14:	cmp	r9, #10
   45f18:	cmpne	r6, r9
   45f1c:	movne	r0, r3
   45f20:	bne	45fb4 <fputs@plt+0x34e6c>
   45f24:	ldr	r2, [r8, #16]
   45f28:	add	r2, r2, r6, lsl #4
   45f2c:	ldr	r0, [r2, #4]
   45f30:	cmp	r0, #0
   45f34:	beq	45fb0 <fputs@plt+0x34e68>
   45f38:	ldm	r0, {r0, r2}
   45f3c:	str	r0, [r2, #4]
   45f40:	ldrb	r0, [r2, #20]
   45f44:	cmp	r0, #0
   45f48:	movne	r4, #6
   45f4c:	bne	45fa4 <fputs@plt+0x34e5c>
   45f50:	ldr	ip, [r2]
   45f54:	ldr	r0, [ip, #216]	; 0xd8
   45f58:	cmp	r0, #0
   45f5c:	beq	45fb0 <fputs@plt+0x34e68>
   45f60:	cmp	r7, #0
   45f64:	ldrne	r2, [ip, #184]	; 0xb8
   45f68:	moveq	r2, r7
   45f6c:	str	r3, [sp, #12]
   45f70:	str	r1, [sp, #16]
   45f74:	mov	r1, r7
   45f78:	ldr	r3, [ip, #208]	; 0xd0
   45f7c:	str	r3, [sp, #8]
   45f80:	ldr	r3, [ip, #160]	; 0xa0
   45f84:	str	r3, [sp, #4]
   45f88:	ldrb	r3, [ip, #10]
   45f8c:	str	r3, [sp]
   45f90:	ldr	r3, [ip, #188]	; 0xbc
   45f94:	bl	44b5c <fputs@plt+0x33a14>
   45f98:	cmp	r0, #5
   45f9c:	moveq	r5, #1
   45fa0:	movne	r4, r0
   45fa4:	mov	r1, #0
   45fa8:	mov	r0, r1
   45fac:	b	45fb4 <fputs@plt+0x34e6c>
   45fb0:	mov	r1, r4
   45fb4:	add	r6, r6, #1
   45fb8:	mov	r3, r0
   45fbc:	b	45ef4 <fputs@plt+0x34dac>
   45fc0:	cmp	r4, #0
   45fc4:	eor	r5, r5, #1
   45fc8:	movne	r5, #1
   45fcc:	cmp	r5, #0
   45fd0:	moveq	r4, #5
   45fd4:	b	45f08 <fputs@plt+0x34dc0>
   45fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45fdc:	mov	r5, r0
   45fe0:	sub	sp, sp, #36	; 0x24
   45fe4:	ldr	r4, [r0]
   45fe8:	ldrb	r3, [r4, #69]	; 0x45
   45fec:	cmp	r3, #0
   45ff0:	movne	r3, #7
   45ff4:	strne	r3, [r0, #80]	; 0x50
   45ff8:	ldr	r0, [r0, #200]	; 0xc8
   45ffc:	cmp	r0, #0
   46000:	beq	46010 <fputs@plt+0x34ec8>
   46004:	mov	r1, #0
   46008:	ldr	r2, [r5, #196]	; 0xc4
   4600c:	bl	10f20 <memset@plt>
   46010:	ldr	r0, [r5, #176]	; 0xb0
   46014:	cmp	r0, #0
   46018:	bne	46094 <fputs@plt+0x34f4c>
   4601c:	ldr	r3, [r5, #56]	; 0x38
   46020:	cmp	r3, #0
   46024:	beq	46030 <fputs@plt+0x34ee8>
   46028:	mov	r0, r5
   4602c:	bl	45b88 <fputs@plt+0x34a40>
   46030:	ldr	r0, [r5, #8]
   46034:	cmp	r0, #0
   46038:	beq	46044 <fputs@plt+0x34efc>
   4603c:	ldr	r1, [r5, #28]
   46040:	bl	1cd70 <fputs@plt+0xbc28>
   46044:	mov	r9, #40	; 0x28
   46048:	ldr	r8, [r5, #180]	; 0xb4
   4604c:	cmp	r8, #0
   46050:	bne	460b0 <fputs@plt+0x34f68>
   46054:	ldr	r3, [r5, #204]	; 0xcc
   46058:	cmp	r3, #0
   4605c:	beq	46074 <fputs@plt+0x34f2c>
   46060:	mov	r3, r8
   46064:	mvn	r2, #0
   46068:	ldr	r0, [r5]
   4606c:	add	r1, r5, #204	; 0xcc
   46070:	bl	1c50c <fputs@plt+0xb3c4>
   46074:	ldr	r3, [pc, #2184]	; 46904 <fputs@plt+0x357bc>
   46078:	ldr	r2, [r5, #40]	; 0x28
   4607c:	cmp	r2, r3
   46080:	beq	46120 <fputs@plt+0x34fd8>
   46084:	mov	r0, #0
   46088:	add	sp, sp, #36	; 0x24
   4608c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46090:	mov	r0, r6
   46094:	ldr	r6, [r0, #4]
   46098:	cmp	r6, #0
   4609c:	bne	46090 <fputs@plt+0x34f48>
   460a0:	bl	45bcc <fputs@plt+0x34a84>
   460a4:	str	r6, [r5, #176]	; 0xb0
   460a8:	str	r6, [r5, #184]	; 0xb8
   460ac:	b	4601c <fputs@plt+0x34ed4>
   460b0:	add	sl, r8, #80	; 0x50
   460b4:	ldr	r3, [r8, #4]
   460b8:	mov	r7, #0
   460bc:	ldr	r6, [r8, #64]	; 0x40
   460c0:	str	r3, [r5, #180]	; 0xb4
   460c4:	mla	r6, r9, r6, sl
   460c8:	ldr	r3, [r8, #68]	; 0x44
   460cc:	cmp	r7, r3
   460d0:	blt	4610c <fputs@plt+0x34fc4>
   460d4:	mov	r0, sl
   460d8:	ldr	r1, [r8, #64]	; 0x40
   460dc:	bl	1cd70 <fputs@plt+0xbc28>
   460e0:	mov	r1, r8
   460e4:	mov	r3, #0
   460e8:	ldr	r0, [r1], #40	; 0x28
   460ec:	mvn	r2, #0
   460f0:	ldr	r0, [r0]
   460f4:	bl	1c50c <fputs@plt+0xb3c4>
   460f8:	ldr	r3, [r8]
   460fc:	mov	r1, r8
   46100:	ldr	r0, [r3]
   46104:	bl	1c334 <fputs@plt+0xb1ec>
   46108:	b	46048 <fputs@plt+0x34f00>
   4610c:	ldr	r1, [r6], #4
   46110:	add	r7, r7, #1
   46114:	ldr	r0, [r8]
   46118:	bl	45ae4 <fputs@plt+0x3499c>
   4611c:	b	460c8 <fputs@plt+0x34f80>
   46120:	ldr	r3, [r5, #76]	; 0x4c
   46124:	cmp	r3, #0
   46128:	blt	46168 <fputs@plt+0x35020>
   4612c:	ldrb	r3, [r5, #89]	; 0x59
   46130:	tst	r3, #64	; 0x40
   46134:	bne	46188 <fputs@plt+0x35040>
   46138:	ldr	r3, [r4, #152]	; 0x98
   4613c:	ldrb	r2, [r5, #89]	; 0x59
   46140:	sub	r3, r3, #1
   46144:	tst	r2, #32
   46148:	str	r3, [r4, #152]	; 0x98
   4614c:	ldreq	r3, [r4, #160]	; 0xa0
   46150:	subeq	r3, r3, #1
   46154:	streq	r3, [r4, #160]	; 0xa0
   46158:	tst	r2, #64	; 0x40
   4615c:	ldrne	r3, [r4, #156]	; 0x9c
   46160:	subne	r3, r3, #1
   46164:	strne	r3, [r4, #156]	; 0x9c
   46168:	ldr	r3, [pc, #1944]	; 46908 <fputs@plt+0x357c0>
   4616c:	str	r3, [r5, #40]	; 0x28
   46170:	ldrb	r3, [r4, #69]	; 0x45
   46174:	cmp	r3, #0
   46178:	beq	468f4 <fputs@plt+0x357ac>
   4617c:	mov	r3, #7
   46180:	str	r3, [r5, #80]	; 0x50
   46184:	b	46084 <fputs@plt+0x34f3c>
   46188:	mov	r0, r5
   4618c:	bl	151e0 <fputs@plt+0x4098>
   46190:	ldrb	r3, [r5, #80]	; 0x50
   46194:	cmp	r3, #13
   46198:	bhi	462b0 <fputs@plt+0x35168>
   4619c:	mov	r2, #9856	; 0x2680
   461a0:	mvn	r2, r2, lsr r3
   461a4:	tst	r2, #1
   461a8:	bne	462b0 <fputs@plt+0x35168>
   461ac:	ldrb	r2, [r5, #89]	; 0x59
   461b0:	eor	r7, r2, #32
   461b4:	ubfx	r7, r7, #5, #1
   461b8:	cmp	r3, #9
   461bc:	orrne	r7, r7, #1
   461c0:	cmp	r7, #0
   461c4:	moveq	r6, #1
   461c8:	beq	4620c <fputs@plt+0x350c4>
   461cc:	cmp	r3, #13
   461d0:	cmpne	r3, #7
   461d4:	bne	461e8 <fputs@plt+0x350a0>
   461d8:	tst	r2, #16
   461dc:	movne	r6, #1
   461e0:	movne	r7, #2
   461e4:	bne	4620c <fputs@plt+0x350c4>
   461e8:	mov	r1, #516	; 0x204
   461ec:	mov	r0, r4
   461f0:	mov	r6, #1
   461f4:	mov	r7, #0
   461f8:	bl	438c4 <fputs@plt+0x3277c>
   461fc:	mov	r0, r4
   46200:	bl	1c86c <fputs@plt+0xb724>
   46204:	strb	r6, [r4, #67]	; 0x43
   46208:	str	r7, [r5, #92]	; 0x5c
   4620c:	ldr	r1, [r5, #80]	; 0x50
   46210:	cmp	r1, #0
   46214:	bne	46220 <fputs@plt+0x350d8>
   46218:	mov	r0, r5
   4621c:	bl	371d8 <fputs@plt+0x26090>
   46220:	ldr	r3, [r4, #316]	; 0x13c
   46224:	cmp	r3, #0
   46228:	ble	46238 <fputs@plt+0x350f0>
   4622c:	ldr	r3, [r4, #340]	; 0x154
   46230:	cmp	r3, #0
   46234:	beq	46860 <fputs@plt+0x35718>
   46238:	ldrb	r3, [r4, #67]	; 0x43
   4623c:	cmp	r3, #0
   46240:	beq	46860 <fputs@plt+0x35718>
   46244:	ldrb	r3, [r5, #89]	; 0x59
   46248:	ldr	r2, [r4, #160]	; 0xa0
   4624c:	eor	r3, r3, #32
   46250:	ubfx	r3, r3, #5, #1
   46254:	cmp	r2, r3
   46258:	bne	46860 <fputs@plt+0x35718>
   4625c:	ldr	r3, [r5, #80]	; 0x50
   46260:	cmp	r3, #0
   46264:	beq	46284 <fputs@plt+0x3513c>
   46268:	ldrb	r3, [r5, #86]	; 0x56
   4626c:	eor	r6, r6, #1
   46270:	cmp	r3, #3
   46274:	movne	r6, #0
   46278:	andeq	r6, r6, #1
   4627c:	cmp	r6, #0
   46280:	beq	4684c <fputs@plt+0x35704>
   46284:	mov	r1, #1
   46288:	mov	r0, r5
   4628c:	bl	371d8 <fputs@plt+0x26090>
   46290:	subs	r6, r0, #0
   46294:	beq	462bc <fputs@plt+0x35174>
   46298:	ldrb	r3, [r5, #89]	; 0x59
   4629c:	tst	r3, #32
   462a0:	movweq	r6, #787	; 0x313
   462a4:	beq	467b0 <fputs@plt+0x35668>
   462a8:	mov	r0, #1
   462ac:	b	46088 <fputs@plt+0x34f40>
   462b0:	mov	r6, #0
   462b4:	mov	r7, r6
   462b8:	b	4620c <fputs@plt+0x350c4>
   462bc:	mov	sl, r6
   462c0:	ldr	fp, [r4, #340]	; 0x154
   462c4:	str	r6, [r4, #340]	; 0x154
   462c8:	ldr	r3, [r4, #316]	; 0x13c
   462cc:	cmp	r3, sl
   462d0:	movle	r9, #0
   462d4:	ble	4631c <fputs@plt+0x351d4>
   462d8:	ldr	r3, [fp, sl, lsl #2]
   462dc:	add	sl, sl, #1
   462e0:	ldr	r8, [r3, #8]
   462e4:	cmp	r8, #0
   462e8:	beq	462c8 <fputs@plt+0x35180>
   462ec:	ldr	r3, [r8]
   462f0:	ldr	r3, [r3, #60]	; 0x3c
   462f4:	cmp	r3, #0
   462f8:	beq	462c8 <fputs@plt+0x35180>
   462fc:	mov	r0, r8
   46300:	blx	r3
   46304:	mov	r9, r0
   46308:	add	r1, r8, #8
   4630c:	mov	r0, r5
   46310:	bl	1e78c <fputs@plt+0xd644>
   46314:	cmp	r9, #0
   46318:	beq	462c8 <fputs@plt+0x35180>
   4631c:	ldr	sl, [pc, #1512]	; 4690c <fputs@plt+0x357c4>
   46320:	mov	r3, #0
   46324:	mov	r8, r3
   46328:	str	fp, [r4, #340]	; 0x154
   4632c:	cmp	r9, #0
   46330:	bne	46844 <fputs@plt+0x356fc>
   46334:	ldr	r2, [r4, #20]
   46338:	cmp	r8, r2
   4633c:	blt	46488 <fputs@plt+0x35340>
   46340:	cmp	r3, #0
   46344:	beq	46354 <fputs@plt+0x3520c>
   46348:	ldr	r3, [r4, #200]	; 0xc8
   4634c:	cmp	r3, #0
   46350:	bne	46504 <fputs@plt+0x353bc>
   46354:	ldr	r3, [r4, #16]
   46358:	ldr	r3, [r3, #4]
   4635c:	ldr	r3, [r3, #4]
   46360:	ldr	r3, [r3]
   46364:	ldrb	r2, [r3, #16]
   46368:	cmp	r2, #0
   4636c:	ldrne	r8, [pc, #1436]	; 46910 <fputs@plt+0x357c8>
   46370:	ldreq	r8, [r3, #176]	; 0xb0
   46374:	mov	r0, r8
   46378:	bl	16878 <fputs@plt+0x5730>
   4637c:	cmp	r0, #0
   46380:	cmpne	r6, #1
   46384:	mov	fp, r0
   46388:	movle	r8, #0
   4638c:	ble	46560 <fputs@plt+0x35418>
   46390:	ldr	r3, [r4]
   46394:	mov	r2, r8
   46398:	mov	r0, r4
   4639c:	ldr	r1, [pc, #1392]	; 46914 <fputs@plt+0x357cc>
   463a0:	str	r3, [sp, #12]
   463a4:	bl	37250 <fputs@plt+0x26108>
   463a8:	subs	r8, r0, #0
   463ac:	beq	467ac <fputs@plt+0x35664>
   463b0:	add	r1, sp, #28
   463b4:	mov	r0, #4
   463b8:	bl	3a31c <fputs@plt+0x291d4>
   463bc:	ldr	r3, [sp, #28]
   463c0:	add	r1, r8, fp
   463c4:	mov	r0, #13
   463c8:	add	r9, r9, #1
   463cc:	uxtb	r2, r3
   463d0:	lsr	r3, r3, #8
   463d4:	str	r2, [sp]
   463d8:	ldr	r2, [pc, #1336]	; 46918 <fputs@plt+0x357d0>
   463dc:	bl	2a044 <fputs@plt+0x18efc>
   463e0:	add	r3, sp, #24
   463e4:	mov	r2, #0
   463e8:	ldr	r0, [sp, #12]
   463ec:	mov	r1, r8
   463f0:	bl	12c9c <fputs@plt+0x1b54>
   463f4:	subs	r6, r0, #0
   463f8:	bne	46478 <fputs@plt+0x35330>
   463fc:	ldr	r2, [sp, #24]
   46400:	cmp	r2, #0
   46404:	beq	46430 <fputs@plt+0x352e8>
   46408:	cmp	r9, #101	; 0x65
   4640c:	bne	465d8 <fputs@plt+0x35490>
   46410:	mov	r2, r8
   46414:	ldr	r1, [pc, #1280]	; 4691c <fputs@plt+0x357d4>
   46418:	mov	r0, #13
   4641c:	bl	2c818 <fputs@plt+0x1b6d0>
   46420:	mov	r2, r6
   46424:	mov	r1, r8
   46428:	ldr	r0, [sp, #12]
   4642c:	bl	12c94 <fputs@plt+0x1b4c>
   46430:	ldr	r3, [sp, #12]
   46434:	ldr	r0, [r3, #4]
   46438:	asr	r1, r0, #31
   4643c:	bl	1eb64 <fputs@plt+0xda1c>
   46440:	subs	r9, r0, #0
   46444:	moveq	r6, #7
   46448:	beq	46478 <fputs@plt+0x35330>
   4644c:	mov	r3, #0
   46450:	mov	r2, r9
   46454:	ldr	r0, [sp, #12]
   46458:	mov	r1, r8
   4645c:	str	r3, [sp]
   46460:	movw	r3, #16406	; 0x4016
   46464:	bl	12c7c <fputs@plt+0x1b34>
   46468:	subs	r6, r0, #0
   4646c:	beq	466f8 <fputs@plt+0x355b0>
   46470:	mov	r0, r9
   46474:	bl	183dc <fputs@plt+0x7294>
   46478:	mov	r1, r8
   4647c:	mov	r0, r4
   46480:	bl	1c334 <fputs@plt+0xb1ec>
   46484:	b	46544 <fputs@plt+0x353fc>
   46488:	ldr	r2, [r4, #16]
   4648c:	add	r2, r2, r8, lsl #4
   46490:	ldr	r1, [r2, #4]
   46494:	cmp	r1, #0
   46498:	beq	464fc <fputs@plt+0x353b4>
   4649c:	ldrb	r0, [r1, #8]
   464a0:	cmp	r0, #2
   464a4:	bne	464fc <fputs@plt+0x353b4>
   464a8:	ldm	r1, {r1, r3}
   464ac:	str	r1, [r3, #4]
   464b0:	ldr	r0, [r3]
   464b4:	ldrb	r3, [r2, #8]
   464b8:	cmp	r3, #1
   464bc:	beq	464d4 <fputs@plt+0x3538c>
   464c0:	ldrb	r3, [r0, #5]
   464c4:	add	r3, sl, r3
   464c8:	ldrb	r3, [r3, #3713]	; 0xe81
   464cc:	cmp	r3, #0
   464d0:	addne	r6, r6, #1
   464d4:	ldr	r9, [r0, #44]	; 0x2c
   464d8:	cmp	r9, #0
   464dc:	bne	464f8 <fputs@plt+0x353b0>
   464e0:	ldr	r3, [r0, #216]	; 0xd8
   464e4:	cmp	r3, #0
   464e8:	bne	464f8 <fputs@plt+0x353b0>
   464ec:	mov	r1, #4
   464f0:	bl	19020 <fputs@plt+0x7ed8>
   464f4:	mov	r9, r0
   464f8:	mov	r3, #1
   464fc:	add	r8, r8, #1
   46500:	b	4632c <fputs@plt+0x351e4>
   46504:	ldr	r0, [r4, #196]	; 0xc4
   46508:	blx	r3
   4650c:	cmp	r0, #0
   46510:	beq	46354 <fputs@plt+0x3520c>
   46514:	movw	r6, #531	; 0x213
   46518:	b	467b0 <fputs@plt+0x35668>
   4651c:	ldr	r3, [r4, #16]
   46520:	add	r3, r3, r8, lsl #4
   46524:	add	r8, r8, #1
   46528:	ldr	r0, [r3, #4]
   4652c:	cmp	r0, #0
   46530:	beq	46560 <fputs@plt+0x35418>
   46534:	mov	r1, #0
   46538:	bl	4444c <fputs@plt+0x33304>
   4653c:	subs	r6, r0, #0
   46540:	beq	46560 <fputs@plt+0x35418>
   46544:	cmp	r6, #5
   46548:	bne	467b0 <fputs@plt+0x35668>
   4654c:	ldrb	r3, [r5, #89]	; 0x59
   46550:	tst	r3, #32
   46554:	beq	467b0 <fputs@plt+0x35668>
   46558:	mov	r0, #5
   4655c:	b	46088 <fputs@plt+0x34f40>
   46560:	ldr	r3, [r4, #20]
   46564:	cmp	r3, r8
   46568:	bgt	4651c <fputs@plt+0x353d4>
   4656c:	ldr	r3, [r4, #20]
   46570:	cmp	r3, r9
   46574:	bgt	465ac <fputs@plt+0x35464>
   46578:	mov	r1, #64	; 0x40
   4657c:	mov	r0, r4
   46580:	bl	1c728 <fputs@plt+0xb5e0>
   46584:	add	r3, r4, #448	; 0x1c0
   46588:	mov	r0, #0
   4658c:	mov	r1, #0
   46590:	strd	r0, [r3, #-8]
   46594:	strd	r0, [r3]
   46598:	ldr	r3, [r4, #24]
   4659c:	bic	r3, r3, #16777216	; 0x1000000
   465a0:	bic	r3, r3, #2
   465a4:	str	r3, [r4, #24]
   465a8:	b	467c8 <fputs@plt+0x35680>
   465ac:	ldr	r3, [r4, #16]
   465b0:	add	r3, r3, r9, lsl #4
   465b4:	add	r9, r9, #1
   465b8:	ldr	r0, [r3, #4]
   465bc:	cmp	r0, #0
   465c0:	beq	4656c <fputs@plt+0x35424>
   465c4:	mov	r1, #0
   465c8:	bl	3c758 <fputs@plt+0x2b610>
   465cc:	subs	r6, r0, #0
   465d0:	beq	4656c <fputs@plt+0x35424>
   465d4:	b	46544 <fputs@plt+0x353fc>
   465d8:	cmp	r9, #1
   465dc:	bne	463b0 <fputs@plt+0x35268>
   465e0:	mov	r2, r8
   465e4:	ldr	r1, [pc, #820]	; 46920 <fputs@plt+0x357d8>
   465e8:	mov	r0, #13
   465ec:	bl	2c818 <fputs@plt+0x1b6d0>
   465f0:	b	463b0 <fputs@plt+0x35268>
   465f4:	ldr	r3, [r4, #16]
   465f8:	ldr	r2, [sp, #16]
   465fc:	add	r3, r3, r2, lsl #4
   46600:	ldr	r3, [r3, #4]
   46604:	cmp	r3, #0
   46608:	beq	466a0 <fputs@plt+0x35558>
   4660c:	ldrb	r2, [r3, #8]
   46610:	cmp	r2, #2
   46614:	bne	466a0 <fputs@plt+0x35558>
   46618:	ldr	r3, [r3, #4]
   4661c:	ldr	r3, [r3]
   46620:	ldr	r3, [r3, #180]	; 0xb4
   46624:	cmp	r3, #0
   46628:	beq	466a0 <fputs@plt+0x35558>
   4662c:	mov	r0, r3
   46630:	str	r3, [sp, #20]
   46634:	bl	16878 <fputs@plt+0x5730>
   46638:	mov	r2, sl
   4663c:	mov	r3, fp
   46640:	strd	r2, [sp]
   46644:	add	r2, r0, #1
   46648:	mov	r0, r9
   4664c:	ldr	r3, [sp, #20]
   46650:	mov	r1, r3
   46654:	bl	12c04 <fputs@plt+0x1abc>
   46658:	ldr	r3, [sp, #20]
   4665c:	mov	r6, r0
   46660:	mov	r0, r3
   46664:	bl	16878 <fputs@plt+0x5730>
   46668:	add	r0, r0, #1
   4666c:	adds	r2, sl, r0
   46670:	adc	r3, fp, r0, asr #31
   46674:	cmp	r6, #0
   46678:	mov	sl, r2
   4667c:	mov	fp, r3
   46680:	beq	466a0 <fputs@plt+0x35558>
   46684:	mov	r0, r9
   46688:	bl	18434 <fputs@plt+0x72ec>
   4668c:	mov	r2, #0
   46690:	mov	r1, r8
   46694:	ldr	r0, [sp, #12]
   46698:	bl	12c94 <fputs@plt+0x1b4c>
   4669c:	b	46478 <fputs@plt+0x35330>
   466a0:	ldr	r3, [sp, #16]
   466a4:	add	r3, r3, #1
   466a8:	str	r3, [sp, #16]
   466ac:	ldr	r2, [sp, #16]
   466b0:	ldr	r3, [r4, #20]
   466b4:	cmp	r2, r3
   466b8:	blt	465f4 <fputs@plt+0x354ac>
   466bc:	mov	r0, r9
   466c0:	bl	12c4c <fputs@plt+0x1b04>
   466c4:	ands	fp, r0, #1024	; 0x400
   466c8:	bne	466e0 <fputs@plt+0x35598>
   466cc:	mov	r1, #2
   466d0:	mov	r0, r9
   466d4:	bl	12c1c <fputs@plt+0x1ad4>
   466d8:	subs	r6, r0, #0
   466dc:	bne	46684 <fputs@plt+0x3553c>
   466e0:	mov	fp, #0
   466e4:	ldr	r3, [r4, #20]
   466e8:	cmp	r3, fp
   466ec:	bgt	46710 <fputs@plt+0x355c8>
   466f0:	mov	r6, #0
   466f4:	b	46738 <fputs@plt+0x355f0>
   466f8:	mov	r2, #0
   466fc:	mov	r3, #0
   46700:	str	r6, [sp, #16]
   46704:	mov	sl, r2
   46708:	mov	fp, r3
   4670c:	b	466ac <fputs@plt+0x35564>
   46710:	ldr	r3, [r4, #16]
   46714:	add	r3, r3, fp, lsl #4
   46718:	add	fp, fp, #1
   4671c:	ldr	r0, [r3, #4]
   46720:	cmp	r0, #0
   46724:	beq	466e4 <fputs@plt+0x3559c>
   46728:	mov	r1, r8
   4672c:	bl	4444c <fputs@plt+0x33304>
   46730:	subs	r6, r0, #0
   46734:	beq	466e4 <fputs@plt+0x3559c>
   46738:	mov	r0, r9
   4673c:	bl	18434 <fputs@plt+0x72ec>
   46740:	cmp	r6, #0
   46744:	bne	46478 <fputs@plt+0x35330>
   46748:	mov	r2, #1
   4674c:	mov	r1, r8
   46750:	ldr	r0, [sp, #12]
   46754:	bl	12c94 <fputs@plt+0x1b4c>
   46758:	mov	r6, r0
   4675c:	mov	r1, r8
   46760:	mov	r0, r4
   46764:	bl	1c334 <fputs@plt+0xb1ec>
   46768:	cmp	r6, #0
   4676c:	bne	46544 <fputs@plt+0x353fc>
   46770:	bl	12d04 <fputs@plt+0x1bbc>
   46774:	ldr	r3, [r4, #20]
   46778:	cmp	r6, r3
   4677c:	blt	46788 <fputs@plt+0x35640>
   46780:	bl	12d1c <fputs@plt+0x1bd4>
   46784:	b	46578 <fputs@plt+0x35430>
   46788:	ldr	r3, [r4, #16]
   4678c:	add	r3, r3, r6, lsl #4
   46790:	ldr	r0, [r3, #4]
   46794:	cmp	r0, #0
   46798:	beq	467a4 <fputs@plt+0x3565c>
   4679c:	mov	r1, #1
   467a0:	bl	3c758 <fputs@plt+0x2b610>
   467a4:	add	r6, r6, #1
   467a8:	b	46774 <fputs@plt+0x3562c>
   467ac:	mov	r6, #7
   467b0:	mov	r1, #0
   467b4:	mov	r0, r4
   467b8:	str	r6, [r5, #80]	; 0x50
   467bc:	bl	438c4 <fputs@plt+0x3277c>
   467c0:	mov	r3, #0
   467c4:	str	r3, [r5, #92]	; 0x5c
   467c8:	mov	r3, #0
   467cc:	cmp	r7, r3
   467d0:	str	r3, [r4, #436]	; 0x1b4
   467d4:	beq	468ac <fputs@plt+0x35764>
   467d8:	mov	r1, r7
   467dc:	mov	r0, r5
   467e0:	bl	3e7b4 <fputs@plt+0x2d66c>
   467e4:	cmp	r0, #0
   467e8:	beq	468ac <fputs@plt+0x35764>
   467ec:	ldr	r3, [r5, #80]	; 0x50
   467f0:	cmp	r3, #0
   467f4:	beq	46804 <fputs@plt+0x356bc>
   467f8:	uxtb	r3, r3
   467fc:	cmp	r3, #19
   46800:	bne	4681c <fputs@plt+0x356d4>
   46804:	str	r0, [r5, #80]	; 0x50
   46808:	mov	r0, r4
   4680c:	ldr	r1, [r5, #44]	; 0x2c
   46810:	bl	1c334 <fputs@plt+0xb1ec>
   46814:	mov	r3, #0
   46818:	str	r3, [r5, #44]	; 0x2c
   4681c:	mov	r1, #516	; 0x204
   46820:	mov	r0, r4
   46824:	bl	438c4 <fputs@plt+0x3277c>
   46828:	mov	r0, r4
   4682c:	bl	1c86c <fputs@plt+0xb724>
   46830:	mov	r3, #1
   46834:	strb	r3, [r4, #67]	; 0x43
   46838:	mov	r3, #0
   4683c:	str	r3, [r5, #92]	; 0x5c
   46840:	b	468ac <fputs@plt+0x35764>
   46844:	mov	r6, r9
   46848:	b	46544 <fputs@plt+0x353fc>
   4684c:	mov	r1, r6
   46850:	mov	r0, r4
   46854:	bl	438c4 <fputs@plt+0x3277c>
   46858:	str	r6, [r5, #92]	; 0x5c
   4685c:	b	467c8 <fputs@plt+0x35680>
   46860:	cmp	r7, #0
   46864:	bne	467d8 <fputs@plt+0x35690>
   46868:	ldr	r3, [r5, #80]	; 0x50
   4686c:	cmp	r3, #0
   46870:	beq	468ec <fputs@plt+0x357a4>
   46874:	ldrb	r3, [r5, #86]	; 0x56
   46878:	cmp	r3, #3
   4687c:	beq	468ec <fputs@plt+0x357a4>
   46880:	cmp	r3, #2
   46884:	moveq	r7, r3
   46888:	beq	467d8 <fputs@plt+0x35690>
   4688c:	mov	r1, #516	; 0x204
   46890:	mov	r0, r4
   46894:	bl	438c4 <fputs@plt+0x3277c>
   46898:	mov	r0, r4
   4689c:	bl	1c86c <fputs@plt+0xb724>
   468a0:	mov	r3, #1
   468a4:	strb	r3, [r4, #67]	; 0x43
   468a8:	str	r7, [r5, #92]	; 0x5c
   468ac:	ldrb	r3, [r5, #89]	; 0x59
   468b0:	tst	r3, #4
   468b4:	beq	468dc <fputs@plt+0x35794>
   468b8:	cmp	r7, #2
   468bc:	ldrne	r3, [r4, #88]	; 0x58
   468c0:	moveq	r3, #0
   468c4:	ldrne	r2, [r5, #92]	; 0x5c
   468c8:	streq	r3, [r4, #84]	; 0x54
   468cc:	addne	r3, r3, r2
   468d0:	strdne	r2, [r4, #84]	; 0x54
   468d4:	mov	r3, #0
   468d8:	str	r3, [r5, #92]	; 0x5c
   468dc:	ldr	r3, [r5, #76]	; 0x4c
   468e0:	cmp	r3, #0
   468e4:	bge	46138 <fputs@plt+0x34ff0>
   468e8:	b	46168 <fputs@plt+0x35020>
   468ec:	mov	r7, #1
   468f0:	b	467d8 <fputs@plt+0x35690>
   468f4:	ldr	r3, [r5, #80]	; 0x50
   468f8:	cmp	r3, #5
   468fc:	bne	46084 <fputs@plt+0x34f3c>
   46900:	b	46558 <fputs@plt+0x35410>
   46904:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   46908:	orrspl	r2, ip, r3, ror r9
   4690c:			; <UNDEFINED> instruction: 0x00072ab0
   46910:	ldrdeq	pc, [r6], -ip
   46914:	andeq	r7, r7, pc, ror #13
   46918:	andeq	r7, r7, ip, lsl r7
   4691c:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   46920:	andeq	r7, r7, sp, lsl #14
   46924:	push	{r4, r5, r6, lr}
   46928:	mov	r4, r0
   4692c:	ldr	r5, [r0]
   46930:	bl	45fd8 <fputs@plt+0x34e90>
   46934:	ldr	r3, [r4, #76]	; 0x4c
   46938:	cmp	r3, #0
   4693c:	blt	469ac <fputs@plt+0x35864>
   46940:	mov	r0, r4
   46944:	bl	267c8 <fputs@plt+0x15680>
   46948:	mov	r0, r5
   4694c:	ldr	r1, [r4, #44]	; 0x2c
   46950:	bl	1c334 <fputs@plt+0xb1ec>
   46954:	mov	r3, #0
   46958:	str	r3, [r4, #44]	; 0x2c
   4695c:	ldrb	r3, [r4, #89]	; 0x59
   46960:	tst	r3, #8
   46964:	ldrbne	r3, [r4, #87]	; 0x57
   46968:	orrne	r3, r3, #1
   4696c:	strbne	r3, [r4, #87]	; 0x57
   46970:	ldr	r0, [r4]
   46974:	ldr	r1, [r4, #44]	; 0x2c
   46978:	bl	1c334 <fputs@plt+0xb1ec>
   4697c:	mov	r3, #0
   46980:	mov	r2, #0
   46984:	ldr	r0, [r4, #80]	; 0x50
   46988:	str	r3, [r4, #20]
   4698c:	str	r3, [r4, #44]	; 0x2c
   46990:	mov	r3, #0
   46994:	strd	r2, [r4, #136]	; 0x88
   46998:	ldr	r3, [pc, #84]	; 469f4 <fputs@plt+0x358ac>
   4699c:	str	r3, [r4, #40]	; 0x28
   469a0:	ldr	r3, [r5, #56]	; 0x38
   469a4:	and	r0, r0, r3
   469a8:	pop	{r4, r5, r6, pc}
   469ac:	ldr	r1, [r4, #80]	; 0x50
   469b0:	cmp	r1, #0
   469b4:	beq	46970 <fputs@plt+0x35828>
   469b8:	ldrb	r3, [r4, #87]	; 0x57
   469bc:	tst	r3, #1
   469c0:	beq	46970 <fputs@plt+0x35828>
   469c4:	ldr	r3, [r4, #44]	; 0x2c
   469c8:	mov	r0, r5
   469cc:	ldr	r2, [pc, #36]	; 469f8 <fputs@plt+0x358b0>
   469d0:	cmp	r3, #0
   469d4:	moveq	r2, #0
   469d8:	bl	2f9a0 <fputs@plt+0x1e858>
   469dc:	mov	r0, r5
   469e0:	ldr	r1, [r4, #44]	; 0x2c
   469e4:	bl	1c334 <fputs@plt+0xb1ec>
   469e8:	mov	r3, #0
   469ec:	str	r3, [r4, #44]	; 0x2c
   469f0:	b	46970 <fputs@plt+0x35828>
   469f4:	ldrtcs	lr, [ip], r5, lsr #21
   469f8:	andeq	r6, r7, ip, asr #10
   469fc:	push	{r4, r5, r6, lr}
   46a00:	mov	r5, r0
   46a04:	ldr	r4, [pc, #48]	; 46a3c <fputs@plt+0x358f4>
   46a08:	ldr	r2, [pc, #48]	; 46a40 <fputs@plt+0x358f8>
   46a0c:	ldr	r3, [r0, #40]	; 0x28
   46a10:	cmp	r3, r4
   46a14:	cmpne	r3, r2
   46a18:	moveq	r4, #1
   46a1c:	movne	r4, #0
   46a20:	bne	46a2c <fputs@plt+0x358e4>
   46a24:	bl	46924 <fputs@plt+0x357dc>
   46a28:	mov	r4, r0
   46a2c:	mov	r0, r5
   46a30:	bl	23408 <fputs@plt+0x122c0>
   46a34:	mov	r0, r4
   46a38:	pop	{r4, r5, r6, pc}
   46a3c:	orrspl	r2, ip, r3, ror r9
   46a40:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   46a44:	push	{r4, r5, r6, lr}
   46a48:	subs	r4, r0, #0
   46a4c:	beq	46a98 <fputs@plt+0x35950>
   46a50:	ldr	r5, [r4]
   46a54:	cmp	r5, #0
   46a58:	beq	46aa0 <fputs@plt+0x35958>
   46a5c:	ldrd	r2, [r4, #128]	; 0x80
   46a60:	cmp	r2, #1
   46a64:	sbcs	r3, r3, #0
   46a68:	blt	46a78 <fputs@plt+0x35930>
   46a6c:	mov	r1, r4
   46a70:	mov	r0, r5
   46a74:	bl	18278 <fputs@plt+0x7130>
   46a78:	mov	r0, r4
   46a7c:	bl	469fc <fputs@plt+0x358b4>
   46a80:	mov	r1, r0
   46a84:	mov	r0, r5
   46a88:	bl	1cabc <fputs@plt+0xb974>
   46a8c:	mov	r4, r0
   46a90:	mov	r0, r5
   46a94:	bl	45710 <fputs@plt+0x345c8>
   46a98:	mov	r0, r4
   46a9c:	pop	{r4, r5, r6, pc}
   46aa0:	mov	r0, #21
   46aa4:	ldr	r1, [pc, #12]	; 46ab8 <fputs@plt+0x35970>
   46aa8:	bl	2c818 <fputs@plt+0x1b6d0>
   46aac:	ldr	r0, [pc, #8]	; 46abc <fputs@plt+0x35974>
   46ab0:	pop	{r4, r5, r6, lr}
   46ab4:	b	2c8a8 <fputs@plt+0x1b760>
   46ab8:	andeq	r6, r7, r8, lsr r6
   46abc:	andeq	r1, r1, r7, lsr #23
   46ac0:	push	{r4, r5, r6, lr}
   46ac4:	subs	r4, r0, #0
   46ac8:	beq	46aec <fputs@plt+0x359a4>
   46acc:	mov	r5, r4
   46ad0:	ldr	r0, [r4, #20]
   46ad4:	ldr	r6, [r4, #24]
   46ad8:	bl	46a44 <fputs@plt+0x358fc>
   46adc:	mov	r4, r0
   46ae0:	mov	r1, r5
   46ae4:	mov	r0, r6
   46ae8:	bl	1c334 <fputs@plt+0xb1ec>
   46aec:	mov	r0, r4
   46af0:	pop	{r4, r5, r6, pc}
   46af4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46af8:	subs	r6, r0, #0
   46afc:	ldr	r9, [sp, #32]
   46b00:	bne	46b10 <fputs@plt+0x359c8>
   46b04:	ldr	r0, [pc, #168]	; 46bb4 <fputs@plt+0x35a6c>
   46b08:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   46b0c:	b	2c8a8 <fputs@plt+0x1b760>
   46b10:	mov	ip, r3
   46b14:	mov	r3, r1
   46b18:	ldr	r8, [r6, #24]
   46b1c:	lsr	r7, ip, #31
   46b20:	orrs	r7, r7, r2, lsr #31
   46b24:	bne	46bac <fputs@plt+0x35a64>
   46b28:	ldr	r0, [r6, #4]
   46b2c:	asr	r1, r2, #31
   46b30:	adds	r4, r2, ip
   46b34:	adc	r5, r1, ip, asr #31
   46b38:	asr	r1, r0, #31
   46b3c:	cmp	r0, r4
   46b40:	sbcs	r1, r1, r5
   46b44:	blt	46bac <fputs@plt+0x35a64>
   46b48:	ldr	r5, [r6, #20]
   46b4c:	cmp	r5, #0
   46b50:	moveq	r4, #4
   46b54:	beq	46b90 <fputs@plt+0x35a48>
   46b58:	ldr	r0, [r6, #16]
   46b5c:	ldr	r1, [r0]
   46b60:	ldm	r1, {r1, lr}
   46b64:	str	r1, [lr, #4]
   46b68:	ldr	r1, [r6, #8]
   46b6c:	add	r1, ip, r1
   46b70:	blx	r9
   46b74:	cmp	r0, #4
   46b78:	mov	r4, r0
   46b7c:	strne	r0, [r5, #80]	; 0x50
   46b80:	bne	46b90 <fputs@plt+0x35a48>
   46b84:	mov	r0, r5
   46b88:	bl	469fc <fputs@plt+0x358b4>
   46b8c:	str	r7, [r6, #20]
   46b90:	mov	r1, r4
   46b94:	mov	r0, r8
   46b98:	bl	1ca88 <fputs@plt+0xb940>
   46b9c:	mov	r1, r4
   46ba0:	mov	r0, r8
   46ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   46ba8:	b	1cabc <fputs@plt+0xb974>
   46bac:	mov	r4, #1
   46bb0:	b	46b90 <fputs@plt+0x35a48>
   46bb4:	andeq	r3, r1, r7, asr #30
   46bb8:	ldr	ip, [pc, #16]	; 46bd0 <fputs@plt+0x35a88>
   46bbc:	push	{r0, r1, r2, lr}
   46bc0:	str	ip, [sp]
   46bc4:	bl	46af4 <fputs@plt+0x359ac>
   46bc8:	add	sp, sp, #12
   46bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   46bd0:	andeq	r2, r4, r0, asr #24
   46bd4:	ldr	ip, [pc, #16]	; 46bec <fputs@plt+0x35aa4>
   46bd8:	push	{r0, r1, r2, lr}
   46bdc:	str	ip, [sp]
   46be0:	bl	46af4 <fputs@plt+0x359ac>
   46be4:	add	sp, sp, #12
   46be8:	pop	{pc}		; (ldr pc, [sp], #4)
   46bec:	andeq	r2, r4, r4, ror #28
   46bf0:	push	{r4, r5, r6, lr}
   46bf4:	subs	r4, r0, #0
   46bf8:	popeq	{r4, r5, r6, pc}
   46bfc:	ldr	r5, [r4]
   46c00:	ldrd	r2, [r4, #128]	; 0x80
   46c04:	cmp	r2, #1
   46c08:	sbcs	r3, r3, #0
   46c0c:	blt	46c1c <fputs@plt+0x35ad4>
   46c10:	mov	r1, r4
   46c14:	mov	r0, r5
   46c18:	bl	18278 <fputs@plt+0x7130>
   46c1c:	mov	r0, r4
   46c20:	bl	46924 <fputs@plt+0x357dc>
   46c24:	ldr	r3, [pc, #72]	; 46c74 <fputs@plt+0x35b2c>
   46c28:	mvn	r2, #0
   46c2c:	mov	r1, #2
   46c30:	str	r3, [r4, #40]	; 0x28
   46c34:	mov	r3, #0
   46c38:	str	r2, [r4, #76]	; 0x4c
   46c3c:	str	r3, [r4, #80]	; 0x50
   46c40:	strb	r1, [r4, #86]	; 0x56
   46c44:	mov	r1, #1
   46c48:	strb	r2, [r4, #88]	; 0x58
   46c4c:	mov	r2, #0
   46c50:	str	r1, [r4, #72]	; 0x48
   46c54:	mov	r1, r0
   46c58:	mov	r0, r5
   46c5c:	str	r3, [r4, #92]	; 0x5c
   46c60:	str	r3, [r4, #104]	; 0x68
   46c64:	mov	r3, #0
   46c68:	strd	r2, [r4, #144]	; 0x90
   46c6c:	pop	{r4, r5, r6, lr}
   46c70:	b	1cabc <fputs@plt+0xb974>
   46c74:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   46c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46c7c:	mov	sl, r3
   46c80:	sub	sp, sp, #44	; 0x2c
   46c84:	mov	r3, #0
   46c88:	subs	r8, r1, #0
   46c8c:	mov	r4, r0
   46c90:	moveq	r6, r8
   46c94:	moveq	r7, r8
   46c98:	str	r2, [sp, #12]
   46c9c:	str	r3, [sp, #24]
   46ca0:	str	r3, [sp, #28]
   46ca4:	str	r3, [sp, #32]
   46ca8:	str	r3, [sp, #36]	; 0x24
   46cac:	beq	46cc0 <fputs@plt+0x35b78>
   46cb0:	ldr	r7, [r8]
   46cb4:	lsl	r2, r7, #4
   46cb8:	bl	1def8 <fputs@plt+0xcdb0>
   46cbc:	mov	r6, r0
   46cc0:	ldr	r3, [sp, #12]
   46cc4:	mov	r5, #0
   46cc8:	strh	r7, [r3]
   46ccc:	str	r6, [sl]
   46cd0:	cmp	r7, r5
   46cd4:	add	fp, r6, r5, lsl #4
   46cd8:	bgt	46d9c <fputs@plt+0x35c54>
   46cdc:	add	r0, sp, #24
   46ce0:	bl	18454 <fputs@plt+0x730c>
   46ce4:	ldrb	r0, [r4, #69]	; 0x45
   46ce8:	cmp	r0, #0
   46cec:	bne	46eb4 <fputs@plt+0x35d6c>
   46cf0:	add	sp, sp, #44	; 0x2c
   46cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46cf8:	ldr	r0, [r0, #16]
   46cfc:	b	46dcc <fputs@plt+0x35c84>
   46d00:	cmp	r3, #27
   46d04:	ldreq	r2, [r0, #8]
   46d08:	beq	46e10 <fputs@plt+0x35cc8>
   46d0c:	ldr	r2, [r1, #8]
   46d10:	b	46e10 <fputs@plt+0x35cc8>
   46d14:	mov	r0, r9
   46d18:	bl	16878 <fputs@plt+0x5730>
   46d1c:	subs	r2, r0, #0
   46d20:	subgt	r1, r2, #1
   46d24:	bgt	46d6c <fputs@plt+0x35c24>
   46d28:	ldr	r1, [sp, #20]
   46d2c:	mov	r3, r9
   46d30:	mov	r0, r4
   46d34:	add	r1, r1, #1
   46d38:	str	r1, [sp]
   46d3c:	str	r1, [sp, #20]
   46d40:	ldr	r1, [pc, #372]	; 46ebc <fputs@plt+0x35d74>
   46d44:	bl	37250 <fputs@plt+0x26108>
   46d48:	ldr	r2, [sp, #20]
   46d4c:	mov	r9, r0
   46d50:	cmp	r2, #3
   46d54:	bls	46e28 <fputs@plt+0x35ce0>
   46d58:	add	r1, sp, #20
   46d5c:	mov	r0, #4
   46d60:	bl	3a31c <fputs@plt+0x291d4>
   46d64:	b	46e28 <fputs@plt+0x35ce0>
   46d68:	sub	r1, r1, #1
   46d6c:	cmp	r1, #0
   46d70:	beq	46d8c <fputs@plt+0x35c44>
   46d74:	ldrb	r0, [r9, r1]
   46d78:	ldr	r3, [pc, #320]	; 46ec0 <fputs@plt+0x35d78>
   46d7c:	add	r0, r3, r0
   46d80:	ldrb	r0, [r0, #320]	; 0x140
   46d84:	tst	r0, #4
   46d88:	bne	46d68 <fputs@plt+0x35c20>
   46d8c:	ldrb	r0, [r9, r1]
   46d90:	cmp	r0, #58	; 0x3a
   46d94:	moveq	r2, r1
   46d98:	b	46d28 <fputs@plt+0x35be0>
   46d9c:	ldrb	r3, [r4, #69]	; 0x45
   46da0:	cmp	r3, #0
   46da4:	bne	46cdc <fputs@plt+0x35b94>
   46da8:	mov	r3, #20
   46dac:	ldr	r2, [r8, #4]
   46db0:	mul	r3, r3, r5
   46db4:	ldr	r0, [r2, r3]
   46db8:	add	r1, r2, r3
   46dbc:	bl	15434 <fputs@plt+0x42ec>
   46dc0:	ldr	r2, [r1, #4]
   46dc4:	cmp	r2, #0
   46dc8:	bne	46e10 <fputs@plt+0x35cc8>
   46dcc:	ldrb	r3, [r0]
   46dd0:	cmp	r3, #122	; 0x7a
   46dd4:	beq	46cf8 <fputs@plt+0x35bb0>
   46dd8:	cmp	r3, #152	; 0x98
   46ddc:	bne	46d00 <fputs@plt+0x35bb8>
   46de0:	ldr	r2, [r0, #44]	; 0x2c
   46de4:	cmp	r2, #0
   46de8:	beq	46d0c <fputs@plt+0x35bc4>
   46dec:	ldrsh	r3, [r0, #32]
   46df0:	cmp	r3, #0
   46df4:	bge	46e08 <fputs@plt+0x35cc0>
   46df8:	ldrsh	r3, [r2, #32]
   46dfc:	cmp	r3, #0
   46e00:	ldrlt	r2, [pc, #188]	; 46ec4 <fputs@plt+0x35d7c>
   46e04:	blt	46e10 <fputs@plt+0x35cc8>
   46e08:	ldr	r2, [r2, #4]
   46e0c:	ldr	r2, [r2, r3, lsl #4]
   46e10:	mov	r0, r4
   46e14:	ldr	r1, [pc, #172]	; 46ec8 <fputs@plt+0x35d80>
   46e18:	bl	37250 <fputs@plt+0x26108>
   46e1c:	mov	r9, r0
   46e20:	mov	r2, #0
   46e24:	str	r2, [sp, #20]
   46e28:	cmp	r9, #0
   46e2c:	beq	46e44 <fputs@plt+0x35cfc>
   46e30:	mov	r1, r9
   46e34:	add	r0, sp, #24
   46e38:	bl	13dc8 <fputs@plt+0x2c80>
   46e3c:	cmp	r0, #0
   46e40:	bne	46d14 <fputs@plt+0x35bcc>
   46e44:	cmp	r9, #0
   46e48:	str	r9, [r6, r5, lsl #4]
   46e4c:	beq	46e70 <fputs@plt+0x35d28>
   46e50:	mov	r2, fp
   46e54:	mov	r1, r9
   46e58:	add	r0, sp, #24
   46e5c:	bl	1d200 <fputs@plt+0xc0b8>
   46e60:	cmp	fp, r0
   46e64:	bne	46e70 <fputs@plt+0x35d28>
   46e68:	mov	r0, r4
   46e6c:	bl	185e4 <fputs@plt+0x749c>
   46e70:	add	r5, r5, #1
   46e74:	b	46cd0 <fputs@plt+0x35b88>
   46e78:	mov	r0, r4
   46e7c:	ldr	r1, [r6, r7, lsl #4]
   46e80:	add	r7, r7, #1
   46e84:	bl	1c334 <fputs@plt+0xb1ec>
   46e88:	cmp	r5, r7
   46e8c:	bne	46e78 <fputs@plt+0x35d30>
   46e90:	mov	r0, r4
   46e94:	mov	r1, r6
   46e98:	bl	1c334 <fputs@plt+0xb1ec>
   46e9c:	ldr	r2, [sp, #12]
   46ea0:	mov	r3, #0
   46ea4:	mov	r0, #7
   46ea8:	str	r3, [sl]
   46eac:	strh	r3, [r2]
   46eb0:	b	46cf0 <fputs@plt+0x35ba8>
   46eb4:	mov	r7, #0
   46eb8:	b	46e88 <fputs@plt+0x35d40>
   46ebc:	andeq	r7, r7, r9, lsr #14
   46ec0:			; <UNDEFINED> instruction: 0x00072ab0
   46ec4:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   46ec8:	andeq	r6, r7, ip, asr #10
   46ecc:	push	{r4, r5, r6, r7, r8, lr}
   46ed0:	mov	r2, #0
   46ed4:	mov	r7, r0
   46ed8:	mov	r8, r1
   46edc:	ldr	r5, [r0]
   46ee0:	ldr	r4, [r5, #24]
   46ee4:	bic	r3, r4, #4
   46ee8:	orr	r3, r3, #64	; 0x40
   46eec:	str	r3, [r5, #24]
   46ef0:	bl	19980 <fputs@plt+0x8838>
   46ef4:	ldr	r3, [r7, #68]	; 0x44
   46ef8:	cmp	r3, #0
   46efc:	beq	46f10 <fputs@plt+0x35dc8>
   46f00:	mov	r4, #0
   46f04:	mov	r0, r4
   46f08:	pop	{r4, r5, r6, r7, r8, pc}
   46f0c:	mov	r8, r6
   46f10:	ldr	r6, [r8, #48]	; 0x30
   46f14:	cmp	r6, #0
   46f18:	bne	46f0c <fputs@plt+0x35dc4>
   46f1c:	mov	r2, #72	; 0x48
   46f20:	mov	r3, #0
   46f24:	str	r4, [r5, #24]
   46f28:	mov	r0, r5
   46f2c:	bl	1def8 <fputs@plt+0xcdb0>
   46f30:	subs	r4, r0, #0
   46f34:	beq	46f00 <fputs@plt+0x35db8>
   46f38:	ldr	r3, [pc, #80]	; 46f90 <fputs@plt+0x35e48>
   46f3c:	add	r2, r4, #34	; 0x22
   46f40:	str	r6, [r4]
   46f44:	str	r3, [r4, #36]	; 0x24
   46f48:	add	r3, r4, #4
   46f4c:	ldr	r1, [r8]
   46f50:	ldr	r0, [r7]
   46f54:	bl	46c78 <fputs@plt+0x35b30>
   46f58:	mov	r2, r8
   46f5c:	mov	r1, r4
   46f60:	mov	r0, r7
   46f64:	bl	341ac <fputs@plt+0x23064>
   46f68:	mvn	r3, #0
   46f6c:	strh	r3, [r4, #32]
   46f70:	ldrb	r3, [r5, #69]	; 0x45
   46f74:	cmp	r3, #0
   46f78:	beq	46f04 <fputs@plt+0x35dbc>
   46f7c:	mov	r1, r4
   46f80:	mov	r0, r5
   46f84:	bl	20834 <fputs@plt+0xf6ec>
   46f88:	mov	r4, r6
   46f8c:	b	46f04 <fputs@plt+0x35dbc>
   46f90:	sbceq	r0, r8, r1
   46f94:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   46f98:	mov	r7, r0
   46f9c:	mov	r5, r1
   46fa0:	ldrb	r3, [r1, #42]	; 0x2a
   46fa4:	ldr	r4, [r0]
   46fa8:	tst	r3, #16
   46fac:	bne	46fcc <fputs@plt+0x35e84>
   46fb0:	ldrsh	r8, [r5, #34]	; 0x22
   46fb4:	cmp	r8, #0
   46fb8:	ble	47070 <fputs@plt+0x35f28>
   46fbc:	mov	r6, #0
   46fc0:	mov	r0, r6
   46fc4:	add	sp, sp, #16
   46fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46fcc:	mov	r0, r4
   46fd0:	ldr	r1, [r1, #56]	; 0x38
   46fd4:	bl	1a2a4 <fputs@plt+0x915c>
   46fd8:	subs	r6, r0, #0
   46fdc:	bne	46fbc <fputs@plt+0x35e74>
   46fe0:	ldr	r3, [r5, #52]	; 0x34
   46fe4:	add	r0, r4, #320	; 0x140
   46fe8:	ldr	r1, [r3]
   46fec:	bl	13dc8 <fputs@plt+0x2c80>
   46ff0:	subs	r2, r0, #0
   46ff4:	bne	47014 <fputs@plt+0x35ecc>
   46ff8:	ldr	r3, [r5, #52]	; 0x34
   46ffc:	ldr	r1, [pc, #368]	; 47174 <fputs@plt+0x3602c>
   47000:	ldr	r2, [r3]
   47004:	mov	r0, r7
   47008:	bl	2fdcc <fputs@plt+0x1ec84>
   4700c:	mov	r6, #1
   47010:	b	46fc0 <fputs@plt+0x35e78>
   47014:	ldr	r3, [r2]
   47018:	add	r1, sp, #12
   4701c:	mov	r0, r4
   47020:	str	r1, [sp]
   47024:	mov	r1, r5
   47028:	str	r6, [sp, #12]
   4702c:	ldr	r3, [r3, #8]
   47030:	bl	3732c <fputs@plt+0x261e4>
   47034:	subs	r6, r0, #0
   47038:	beq	4704c <fputs@plt+0x35f04>
   4703c:	ldr	r1, [pc, #308]	; 47178 <fputs@plt+0x36030>
   47040:	mov	r0, r7
   47044:	ldr	r2, [sp, #12]
   47048:	bl	2fdcc <fputs@plt+0x1ec84>
   4704c:	mov	r0, r4
   47050:	ldr	r1, [sp, #12]
   47054:	bl	1c334 <fputs@plt+0xb1ec>
   47058:	cmp	r6, #0
   4705c:	bne	4700c <fputs@plt+0x35ec4>
   47060:	ldrb	r3, [r5, #42]	; 0x2a
   47064:	tst	r3, #16
   47068:	bne	46fbc <fputs@plt+0x35e74>
   4706c:	b	46fb0 <fputs@plt+0x35e68>
   47070:	ldrne	r1, [pc, #260]	; 4717c <fputs@plt+0x36034>
   47074:	ldrne	r2, [r5]
   47078:	bne	47004 <fputs@plt+0x35ebc>
   4707c:	ldr	r6, [r5, #24]
   47080:	cmp	r6, #0
   47084:	beq	470cc <fputs@plt+0x35f84>
   47088:	ldr	r3, [r4, #256]	; 0x100
   4708c:	mov	r1, r6
   47090:	add	r2, r5, #34	; 0x22
   47094:	mov	r6, r8
   47098:	ldr	r0, [r7]
   4709c:	add	r3, r3, #1
   470a0:	str	r3, [r4, #256]	; 0x100
   470a4:	add	r3, r5, #4
   470a8:	bl	46c78 <fputs@plt+0x35b30>
   470ac:	ldr	r3, [r4, #256]	; 0x100
   470b0:	sub	r3, r3, #1
   470b4:	str	r3, [r4, #256]	; 0x100
   470b8:	ldr	r2, [r5, #64]	; 0x40
   470bc:	ldrh	r3, [r2, #78]	; 0x4e
   470c0:	orr	r3, r3, #2
   470c4:	strh	r3, [r2, #78]	; 0x4e
   470c8:	b	46fc0 <fputs@plt+0x35e78>
   470cc:	mov	r2, r6
   470d0:	mov	r0, r4
   470d4:	ldr	r1, [r5, #12]
   470d8:	bl	2102c <fputs@plt+0xfee4>
   470dc:	subs	r8, r0, #0
   470e0:	moveq	r6, #1
   470e4:	beq	470b8 <fputs@plt+0x35f70>
   470e8:	mov	r0, r7
   470ec:	ldr	r1, [r8, #28]
   470f0:	ldr	r9, [r7, #72]	; 0x48
   470f4:	bl	15b60 <fputs@plt+0x4a18>
   470f8:	mvn	r3, #0
   470fc:	ldr	sl, [r4, #296]	; 0x128
   47100:	mov	r1, r8
   47104:	mov	r0, r7
   47108:	strh	r3, [r5, #34]	; 0x22
   4710c:	ldr	r3, [r4, #256]	; 0x100
   47110:	str	r6, [r4, #296]	; 0x128
   47114:	add	r3, r3, #1
   47118:	str	r3, [r4, #256]	; 0x100
   4711c:	bl	46ecc <fputs@plt+0x35d84>
   47120:	ldr	r3, [r4, #256]	; 0x100
   47124:	subs	r1, r0, #0
   47128:	moveq	r6, #1
   4712c:	str	sl, [r4, #296]	; 0x128
   47130:	sub	r3, r3, #1
   47134:	str	r3, [r4, #256]	; 0x100
   47138:	str	r9, [r7, #72]	; 0x48
   4713c:	strheq	r1, [r5, #34]	; 0x22
   47140:	beq	47164 <fputs@plt+0x3601c>
   47144:	ldrsh	r3, [r1, #34]	; 0x22
   47148:	mov	r0, r4
   4714c:	strh	r3, [r5, #34]	; 0x22
   47150:	ldr	r3, [r1, #4]
   47154:	str	r3, [r5, #4]
   47158:	str	r6, [r1, #4]
   4715c:	strh	r6, [r1, #34]	; 0x22
   47160:	bl	20834 <fputs@plt+0xf6ec>
   47164:	mov	r1, r8
   47168:	mov	r0, r4
   4716c:	bl	20098 <fputs@plt+0xef50>
   47170:	b	470b8 <fputs@plt+0x35f70>
   47174:	andeq	r7, r7, r1, lsr r7
   47178:	andeq	r6, r7, ip, asr #10
   4717c:	andeq	r7, r7, r4, asr #14
   47180:	push	{r4, r5, r6, lr}
   47184:	mov	r5, r0
   47188:	ldr	r0, [r2]
   4718c:	bl	240dc <fputs@plt+0x12f94>
   47190:	cmp	r0, #1
   47194:	movge	r4, r0
   47198:	movlt	r4, #1
   4719c:	mov	r2, r4
   471a0:	asr	r3, r4, #31
   471a4:	mov	r0, r5
   471a8:	bl	26290 <fputs@plt+0x15148>
   471ac:	subs	r6, r0, #0
   471b0:	popeq	{r4, r5, r6, pc}
   471b4:	mov	r1, r6
   471b8:	mov	r0, r4
   471bc:	bl	3a31c <fputs@plt+0x291d4>
   471c0:	mov	r2, r4
   471c4:	mov	r1, r6
   471c8:	ldr	r3, [pc, #8]	; 471d8 <fputs@plt+0x36090>
   471cc:	mov	r0, r5
   471d0:	pop	{r4, r5, r6, lr}
   471d4:	b	2631c <fputs@plt+0x151d4>
   471d8:	ldrdeq	r8, [r1], -ip
   471dc:	push	{r0, r1, r4, lr}
   471e0:	mov	r4, r0
   471e4:	mov	r1, sp
   471e8:	mov	r0, #8
   471ec:	bl	3a31c <fputs@plt+0x291d4>
   471f0:	ldrd	r0, [sp]
   471f4:	cmp	r0, #0
   471f8:	sbcs	r3, r1, #0
   471fc:	bge	47210 <fputs@plt+0x360c8>
   47200:	rsbs	r2, r0, #0
   47204:	bic	r3, r1, #-2147483648	; 0x80000000
   47208:	rsc	r3, r3, #0
   4720c:	strd	r2, [sp]
   47210:	ldrd	r2, [sp]
   47214:	mov	r0, r4
   47218:	bl	24188 <fputs@plt+0x13040>
   4721c:	add	sp, sp, #8
   47220:	pop	{r4, pc}
   47224:	push	{r4, r5, r6, lr}
   47228:	mov	r6, r0
   4722c:	bl	24fc4 <fputs@plt+0x13e7c>
   47230:	subs	r5, r0, #0
   47234:	bne	4727c <fputs@plt+0x36134>
   47238:	ldr	r4, [pc, #88]	; 47298 <fputs@plt+0x36150>
   4723c:	mov	r3, r5
   47240:	ldr	r2, [r4, #340]	; 0x154
   47244:	ldr	r0, [r4, #344]	; 0x158
   47248:	cmp	r2, r3
   4724c:	bne	47284 <fputs@plt+0x3613c>
   47250:	add	r2, r2, #1
   47254:	mov	r3, #0
   47258:	lsl	r2, r2, #2
   4725c:	bl	25630 <fputs@plt+0x144e8>
   47260:	cmp	r0, #0
   47264:	ldrne	r3, [r4, #340]	; 0x154
   47268:	moveq	r5, #7
   4726c:	strne	r0, [r4, #344]	; 0x158
   47270:	strne	r6, [r0, r3, lsl #2]
   47274:	addne	r3, r3, #1
   47278:	strne	r3, [r4, #340]	; 0x154
   4727c:	mov	r0, r5
   47280:	pop	{r4, r5, r6, pc}
   47284:	ldr	r1, [r0, r3, lsl #2]
   47288:	cmp	r1, r6
   4728c:	beq	4727c <fputs@plt+0x36134>
   47290:	add	r3, r3, #1
   47294:	b	47248 <fputs@plt+0x36100>
   47298:	ldrdeq	pc, [r8], -r0
   4729c:	push	{r4, r5, r6, lr}
   472a0:	bl	24fc4 <fputs@plt+0x13e7c>
   472a4:	subs	r5, r0, #0
   472a8:	popne	{r4, r5, r6, pc}
   472ac:	ldr	r4, [pc, #16]	; 472c4 <fputs@plt+0x3617c>
   472b0:	ldr	r0, [r4, #344]	; 0x158
   472b4:	bl	183dc <fputs@plt+0x7294>
   472b8:	str	r5, [r4, #340]	; 0x154
   472bc:	str	r5, [r4, #344]	; 0x158
   472c0:	pop	{r4, r5, r6, pc}
   472c4:	ldrdeq	pc, [r8], -r0
   472c8:	push	{r4, r5, r6, lr}
   472cc:	ldr	r4, [pc, #152]	; 4736c <fputs@plt+0x36224>
   472d0:	ldr	r3, [r4, #228]	; 0xe4
   472d4:	cmp	r3, #0
   472d8:	beq	472e8 <fputs@plt+0x361a0>
   472dc:	bl	4729c <fputs@plt+0x36154>
   472e0:	mov	r3, #0
   472e4:	str	r3, [r4, #228]	; 0xe4
   472e8:	ldr	r3, [r4, #244]	; 0xf4
   472ec:	cmp	r3, #0
   472f0:	beq	47310 <fputs@plt+0x361c8>
   472f4:	ldr	r3, [r4, #120]	; 0x78
   472f8:	cmp	r3, #0
   472fc:	beq	47308 <fputs@plt+0x361c0>
   47300:	ldr	r0, [r4, #112]	; 0x70
   47304:	blx	r3
   47308:	mov	r3, #0
   4730c:	str	r3, [r4, #244]	; 0xf4
   47310:	ldr	r3, [r4, #240]	; 0xf0
   47314:	cmp	r3, #0
   47318:	beq	47354 <fputs@plt+0x3620c>
   4731c:	ldr	r3, [r4, #64]	; 0x40
   47320:	cmp	r3, #0
   47324:	beq	47330 <fputs@plt+0x361e8>
   47328:	ldr	r0, [r4, #68]	; 0x44
   4732c:	blx	r3
   47330:	ldr	r5, [pc, #56]	; 47370 <fputs@plt+0x36228>
   47334:	mov	r2, #32
   47338:	mov	r1, #0
   4733c:	add	r0, r5, #216	; 0xd8
   47340:	bl	10f20 <memset@plt>
   47344:	mov	r3, #0
   47348:	str	r3, [r4, #240]	; 0xf0
   4734c:	str	r3, [r5, #616]	; 0x268
   47350:	str	r3, [r5, #624]	; 0x270
   47354:	ldr	r3, [r4, #236]	; 0xec
   47358:	mov	r0, #0
   4735c:	cmp	r3, #0
   47360:	movne	r3, #0
   47364:	strne	r3, [r4, #236]	; 0xec
   47368:	pop	{r4, r5, r6, pc}
   4736c:	andeq	fp, r8, r0, lsr r1
   47370:	ldrdeq	pc, [r8], -r0
   47374:	push	{r4, r5, r6, lr}
   47378:	mov	r6, r0
   4737c:	bl	24fc4 <fputs@plt+0x13e7c>
   47380:	subs	r4, r0, #0
   47384:	bne	473cc <fputs@plt+0x36284>
   47388:	bl	1df20 <fputs@plt+0xcdd8>
   4738c:	mov	r5, r0
   47390:	mov	r3, r4
   47394:	mov	r2, #2
   47398:	mov	r1, r6
   4739c:	bl	267a0 <fputs@plt+0x15658>
   473a0:	mov	r1, #1
   473a4:	mov	r0, r5
   473a8:	bl	2a280 <fputs@plt+0x19138>
   473ac:	cmp	r0, #0
   473b0:	moveq	r4, #7
   473b4:	beq	473c0 <fputs@plt+0x36278>
   473b8:	bl	24a18 <fputs@plt+0x138d0>
   473bc:	mov	r4, r0
   473c0:	mov	r0, r5
   473c4:	uxtb	r4, r4
   473c8:	bl	1ce14 <fputs@plt+0xbccc>
   473cc:	mov	r0, r4
   473d0:	pop	{r4, r5, r6, pc}
   473d4:	ldr	r0, [r0, #12]
   473d8:	bx	lr
   473dc:	push	{r4, r5, r6, lr}
   473e0:	mov	r4, #0
   473e4:	mov	r5, r0
   473e8:	ldr	r6, [pc, #72]	; 47438 <fputs@plt+0x362f0>
   473ec:	bl	14a2c <fputs@plt+0x38e4>
   473f0:	ldr	r3, [r5, #20]
   473f4:	cmp	r3, r4
   473f8:	bgt	47404 <fputs@plt+0x362bc>
   473fc:	mov	r0, #0
   47400:	pop	{r4, r5, r6, pc}
   47404:	ldr	r3, [r5, #16]
   47408:	add	r3, r3, r4, lsl #4
   4740c:	ldr	r3, [r3, #4]
   47410:	cmp	r3, #0
   47414:	beq	47430 <fputs@plt+0x362e8>
   47418:	ldr	r3, [r3, #4]
   4741c:	ldr	r3, [r3]
   47420:	ldr	r2, [r3, #212]	; 0xd4
   47424:	ldr	r3, [r6, #156]	; 0x9c
   47428:	ldr	r0, [r2, #44]	; 0x2c
   4742c:	blx	r3
   47430:	add	r4, r4, #1
   47434:	b	473f0 <fputs@plt+0x362a8>
   47438:	andeq	fp, r8, r0, lsr r1
   4743c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47440:	mov	r5, #0
   47444:	mov	r8, r0
   47448:	mov	r6, r5
   4744c:	bl	14a2c <fputs@plt+0x38e4>
   47450:	ldr	r3, [r8, #20]
   47454:	cmp	r3, r6
   47458:	bgt	4746c <fputs@plt+0x36324>
   4745c:	cmp	r5, #1
   47460:	movne	r4, r5
   47464:	moveq	r4, #5
   47468:	b	474e8 <fputs@plt+0x363a0>
   4746c:	ldr	r3, [r8, #16]
   47470:	add	r3, r3, r6, lsl #4
   47474:	ldr	r4, [r3, #4]
   47478:	cmp	r4, #0
   4747c:	beq	474dc <fputs@plt+0x36394>
   47480:	ldrb	r3, [r4, #8]
   47484:	cmp	r3, #2
   47488:	bne	474d8 <fputs@plt+0x36390>
   4748c:	ldr	r3, [r4, #4]
   47490:	ldr	r7, [r3]
   47494:	ldrb	r3, [r7, #16]
   47498:	ldr	r4, [r7, #44]	; 0x2c
   4749c:	cmp	r3, #0
   474a0:	bne	474cc <fputs@plt+0x36384>
   474a4:	ldr	r3, [r7, #212]	; 0xd4
   474a8:	ldr	r0, [r3]
   474ac:	bl	1b16c <fputs@plt+0xa024>
   474b0:	mov	r1, r0
   474b4:	adds	r3, r1, #0
   474b8:	movne	r3, #1
   474bc:	cmp	r4, #0
   474c0:	movne	r3, #0
   474c4:	cmp	r3, #0
   474c8:	bne	474f0 <fputs@plt+0x363a8>
   474cc:	cmp	r4, #5
   474d0:	bne	474dc <fputs@plt+0x36394>
   474d4:	mov	r5, #1
   474d8:	mov	r4, #0
   474dc:	cmp	r4, #0
   474e0:	add	r6, r6, #1
   474e4:	beq	47450 <fputs@plt+0x36308>
   474e8:	mov	r0, r4
   474ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   474f0:	ldrsh	r3, [r1, #26]
   474f4:	ldr	r9, [r1, #12]
   474f8:	cmp	r3, #0
   474fc:	movne	r4, #0
   47500:	bne	47510 <fputs@plt+0x363c8>
   47504:	mov	r0, r7
   47508:	bl	43ff8 <fputs@plt+0x32eb0>
   4750c:	mov	r4, r0
   47510:	mov	r1, r9
   47514:	b	474b4 <fputs@plt+0x3636c>
   47518:	push	{r1, r2, r3}
   4751c:	push	{r0, r1, r4, r5, lr}
   47520:	movw	r1, #1001	; 0x3e9
   47524:	add	r2, sp, #24
   47528:	ldr	r3, [sp, #20]
   4752c:	str	r2, [sp, #4]
   47530:	cmp	r3, r1
   47534:	beq	47568 <fputs@plt+0x36420>
   47538:	movw	r2, #1002	; 0x3ea
   4753c:	mov	r4, r0
   47540:	cmp	r3, r2
   47544:	beq	47584 <fputs@plt+0x3643c>
   47548:	movw	r2, #1003	; 0x3eb
   4754c:	cmp	r3, r2
   47550:	beq	47604 <fputs@plt+0x364bc>
   47554:	cmp	r3, #1004	; 0x3ec
   47558:	movne	r0, #1
   4755c:	bne	47574 <fputs@plt+0x3642c>
   47560:	mov	r5, #2
   47564:	b	47588 <fputs@plt+0x36440>
   47568:	ldrd	r2, [r2, #4]
   4756c:	ldr	r1, [sp, #24]
   47570:	bl	1f37c <fputs@plt+0xe234>
   47574:	add	sp, sp, #8
   47578:	pop	{r4, r5, lr}
   4757c:	add	sp, sp, #12
   47580:	bx	lr
   47584:	mov	r5, #0
   47588:	ldr	r2, [sp, #4]
   4758c:	mov	r3, r2
   47590:	ldr	r1, [r2, #4]
   47594:	ldr	r0, [r3], #8
   47598:	cmp	r0, #0
   4759c:	str	r3, [sp, #4]
   475a0:	ldr	r3, [r4, #24]
   475a4:	ble	4760c <fputs@plt+0x364c4>
   475a8:	ldr	r2, [pc, #116]	; 47624 <fputs@plt+0x364dc>
   475ac:	add	r2, r2, r5, lsl #3
   475b0:	ldr	r2, [r2, #3724]	; 0xe8c
   475b4:	orr	r2, r2, r3
   475b8:	str	r2, [r4, #24]
   475bc:	ldr	r2, [r4, #24]
   475c0:	cmp	r2, r3
   475c4:	beq	475d0 <fputs@plt+0x36488>
   475c8:	mov	r0, r4
   475cc:	bl	15258 <fputs@plt+0x4110>
   475d0:	cmp	r1, #0
   475d4:	moveq	r0, r1
   475d8:	beq	47574 <fputs@plt+0x3642c>
   475dc:	ldr	r3, [pc, #64]	; 47624 <fputs@plt+0x364dc>
   475e0:	mov	r0, #0
   475e4:	ldr	r2, [r4, #24]
   475e8:	add	r5, r3, r5, lsl #3
   475ec:	ldr	r3, [r5, #3724]	; 0xe8c
   475f0:	tst	r2, r3
   475f4:	movne	r3, #1
   475f8:	moveq	r3, #0
   475fc:	str	r3, [r1]
   47600:	b	47574 <fputs@plt+0x3642c>
   47604:	mov	r5, #1
   47608:	b	47588 <fputs@plt+0x36440>
   4760c:	bne	475d0 <fputs@plt+0x36488>
   47610:	ldr	r2, [pc, #12]	; 47624 <fputs@plt+0x364dc>
   47614:	add	r2, r2, r5, lsl #3
   47618:	ldr	r2, [r2, #3724]	; 0xe8c
   4761c:	bic	r2, r3, r2
   47620:	b	475b8 <fputs@plt+0x36470>
   47624:			; <UNDEFINED> instruction: 0x00072ab0
   47628:	ldrd	r0, [r0, #32]
   4762c:	bx	lr
   47630:	ldr	r0, [r0, #84]	; 0x54
   47634:	bx	lr
   47638:	ldr	r0, [r0, #88]	; 0x58
   4763c:	bx	lr
   47640:	mov	r1, #0
   47644:	b	459bc <fputs@plt+0x34874>
   47648:	mov	r1, #1
   4764c:	b	459bc <fputs@plt+0x34874>
   47650:	mov	r3, r0
   47654:	mov	r0, #0
   47658:	str	r1, [r3, #380]	; 0x17c
   4765c:	str	r2, [r3, #384]	; 0x180
   47660:	str	r0, [r3, #388]	; 0x184
   47664:	str	r0, [r3, #428]	; 0x1ac
   47668:	bx	lr
   4766c:	cmp	r1, #0
   47670:	movle	r3, #0
   47674:	strgt	r2, [r0, #304]	; 0x130
   47678:	strgt	r1, [r0, #312]	; 0x138
   4767c:	strle	r3, [r0, #304]	; 0x130
   47680:	strle	r3, [r0, #312]	; 0x138
   47684:	str	r3, [r0, #308]	; 0x134
   47688:	bx	lr
   4768c:	cmp	r1, #0
   47690:	mov	r3, #0
   47694:	ble	476b4 <fputs@plt+0x3656c>
   47698:	ldr	r2, [pc, #40]	; 476c8 <fputs@plt+0x36580>
   4769c:	str	r2, [r0, #380]	; 0x17c
   476a0:	str	r0, [r0, #384]	; 0x180
   476a4:	str	r3, [r0, #388]	; 0x184
   476a8:	str	r1, [r0, #428]	; 0x1ac
   476ac:	mov	r0, #0
   476b0:	bx	lr
   476b4:	str	r3, [r0, #380]	; 0x17c
   476b8:	str	r3, [r0, #384]	; 0x180
   476bc:	str	r3, [r0, #388]	; 0x184
   476c0:	str	r3, [r0, #428]	; 0x1ac
   476c4:	b	476ac <fputs@plt+0x36564>
   476c8:	andeq	sl, r1, r8, lsr #27
   476cc:	mov	r3, #1
   476d0:	str	r3, [r0, #248]	; 0xf8
   476d4:	bx	lr
   476d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   476dc:	sub	sp, sp, #36	; 0x24
   476e0:	mov	r9, r3
   476e4:	add	r6, sp, #72	; 0x48
   476e8:	mov	r7, r0
   476ec:	mov	r8, r2
   476f0:	ldr	r3, [sp, #84]	; 0x54
   476f4:	ldm	r6, {r6, sl, fp}
   476f8:	ldr	r5, [sp, #88]	; 0x58
   476fc:	str	r3, [sp, #24]
   47700:	cmp	r5, #0
   47704:	beq	47798 <fputs@plt+0x36650>
   47708:	mov	r2, #12
   4770c:	mov	r3, #0
   47710:	str	r1, [sp, #28]
   47714:	bl	1def8 <fputs@plt+0xcdb0>
   47718:	subs	r4, r0, #0
   4771c:	ldr	r1, [sp, #28]
   47720:	bne	47744 <fputs@plt+0x365fc>
   47724:	mov	r0, r6
   47728:	mov	r8, #1
   4772c:	blx	r5
   47730:	mov	r1, r8
   47734:	mov	r0, r7
   47738:	add	sp, sp, #36	; 0x24
   4773c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47740:	b	1cabc <fputs@plt+0xb974>
   47744:	stmib	r4, {r5, r6}
   47748:	ldr	r3, [sp, #24]
   4774c:	mov	r2, r8
   47750:	mov	r0, r7
   47754:	stm	sp, {r6, sl, fp}
   47758:	str	r3, [sp, #12]
   4775c:	mov	r3, r9
   47760:	str	r4, [sp, #16]
   47764:	bl	2fa34 <fputs@plt+0x1e8ec>
   47768:	cmp	r4, #0
   4776c:	mov	r8, r0
   47770:	beq	47730 <fputs@plt+0x365e8>
   47774:	ldr	r3, [r4]
   47778:	cmp	r3, #0
   4777c:	bne	47730 <fputs@plt+0x365e8>
   47780:	mov	r0, r6
   47784:	blx	r5
   47788:	mov	r1, r4
   4778c:	mov	r0, r7
   47790:	bl	1c334 <fputs@plt+0xb1ec>
   47794:	b	47730 <fputs@plt+0x365e8>
   47798:	mov	r4, r5
   4779c:	b	47748 <fputs@plt+0x36600>
   477a0:	mov	ip, #0
   477a4:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   477a8:	str	ip, [sp, #16]
   477ac:	ldr	ip, [sp, #44]	; 0x2c
   477b0:	str	ip, [sp, #12]
   477b4:	ldr	ip, [sp, #40]	; 0x28
   477b8:	str	ip, [sp, #8]
   477bc:	ldr	ip, [sp, #36]	; 0x24
   477c0:	str	ip, [sp, #4]
   477c4:	ldr	ip, [sp, #32]
   477c8:	str	ip, [sp]
   477cc:	bl	476d8 <fputs@plt+0x36590>
   477d0:	add	sp, sp, #28
   477d4:	pop	{pc}		; (ldr pc, [sp], #4)
   477d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   477dc:	sub	sp, sp, #28
   477e0:	mov	r6, r2
   477e4:	mvn	r2, #0
   477e8:	mov	r4, r0
   477ec:	mov	r7, r3
   477f0:	ldrd	r8, [sp, #64]	; 0x40
   477f4:	ldrd	sl, [sp, #72]	; 0x48
   477f8:	bl	26d58 <fputs@plt+0x15c10>
   477fc:	mov	r3, #0
   47800:	mov	r2, r6
   47804:	mov	r5, r0
   47808:	mov	r1, r0
   4780c:	strd	r8, [sp]
   47810:	mov	r0, r4
   47814:	strd	sl, [sp, #8]
   47818:	str	r3, [sp, #16]
   4781c:	mov	r3, r7
   47820:	bl	2fa34 <fputs@plt+0x1e8ec>
   47824:	mov	r6, r0
   47828:	mov	r1, r5
   4782c:	mov	r0, r4
   47830:	bl	1c334 <fputs@plt+0xb1ec>
   47834:	mov	r1, r6
   47838:	mov	r0, r4
   4783c:	add	sp, sp, #28
   47840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47844:	b	1cabc <fputs@plt+0xb974>
   47848:	push	{r4, r5, r6, r7, lr}
   4784c:	mov	r4, #0
   47850:	sub	sp, sp, #28
   47854:	mov	r3, #1
   47858:	mov	r6, r1
   4785c:	mov	r5, r0
   47860:	mov	r7, r2
   47864:	str	r4, [sp]
   47868:	bl	1e094 <fputs@plt+0xcf4c>
   4786c:	cmp	r0, #0
   47870:	movne	r1, r4
   47874:	bne	478a4 <fputs@plt+0x3675c>
   47878:	ldr	r3, [pc, #52]	; 478b4 <fputs@plt+0x3676c>
   4787c:	mov	r1, r6
   47880:	mov	r2, r7
   47884:	stm	sp, {r0, r3}
   47888:	mov	r3, #1
   4788c:	str	r0, [sp, #8]
   47890:	str	r0, [sp, #12]
   47894:	str	r0, [sp, #16]
   47898:	mov	r0, r5
   4789c:	bl	2fa34 <fputs@plt+0x1e8ec>
   478a0:	mov	r1, r0
   478a4:	mov	r0, r5
   478a8:	add	sp, sp, #28
   478ac:	pop	{r4, r5, r6, r7, lr}
   478b0:	b	1cabc <fputs@plt+0xb974>
   478b4:	andeq	sl, r3, r0, ror #5
   478b8:	mov	r3, r0
   478bc:	ldr	r0, [r0, #184]	; 0xb8
   478c0:	str	r1, [r3, #180]	; 0xb4
   478c4:	str	r2, [r3, #184]	; 0xb8
   478c8:	bx	lr
   478cc:	mov	r3, r0
   478d0:	ldr	r0, [r0, #192]	; 0xc0
   478d4:	str	r1, [r3, #188]	; 0xbc
   478d8:	str	r2, [r3, #192]	; 0xc0
   478dc:	bx	lr
   478e0:	mov	r3, r0
   478e4:	ldr	r0, [r0, #196]	; 0xc4
   478e8:	str	r2, [r3, #196]	; 0xc4
   478ec:	str	r1, [r3, #200]	; 0xc8
   478f0:	bx	lr
   478f4:	mov	r3, r0
   478f8:	ldr	r0, [r0, #212]	; 0xd4
   478fc:	str	r2, [r3, #212]	; 0xd4
   47900:	str	r1, [r3, #216]	; 0xd8
   47904:	bx	lr
   47908:	mov	r3, r0
   4790c:	ldr	r0, [r0, #204]	; 0xcc
   47910:	str	r2, [r3, #204]	; 0xcc
   47914:	str	r1, [r3, #208]	; 0xd0
   47918:	bx	lr
   4791c:	cmp	r1, #0
   47920:	ldrgt	r3, [pc, #24]	; 47940 <fputs@plt+0x367f8>
   47924:	movle	r3, #0
   47928:	strgt	r1, [r0, #224]	; 0xe0
   4792c:	strle	r3, [r0, #220]	; 0xdc
   47930:	strle	r3, [r0, #224]	; 0xe0
   47934:	strgt	r3, [r0, #220]	; 0xdc
   47938:	mov	r0, #0
   4793c:	bx	lr
   47940:	andeq	r7, r4, r8, lsr sl
   47944:	mov	r3, r0
   47948:	ldr	r0, [r0, #224]	; 0xe0
   4794c:	str	r1, [r3, #220]	; 0xdc
   47950:	str	r2, [r3, #224]	; 0xe0
   47954:	bx	lr
   47958:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   4795c:	subs	r7, r3, #0
   47960:	mvnne	ip, #0
   47964:	ldr	r8, [sp, #32]
   47968:	strne	ip, [r7]
   4796c:	cmp	r8, #0
   47970:	mvnne	ip, #0
   47974:	strne	ip, [r8]
   47978:	cmp	r2, #3
   4797c:	bhi	47a0c <fputs@plt+0x368c4>
   47980:	cmp	r1, #0
   47984:	mov	r6, r2
   47988:	mov	r5, r1
   4798c:	mov	r4, r0
   47990:	beq	479d8 <fputs@plt+0x36890>
   47994:	ldrb	r3, [r1]
   47998:	cmp	r3, #0
   4799c:	beq	479d8 <fputs@plt+0x36890>
   479a0:	bl	15724 <fputs@plt+0x45dc>
   479a4:	subs	r1, r0, #0
   479a8:	bge	479dc <fputs@plt+0x36894>
   479ac:	mov	r3, r5
   479b0:	ldr	r2, [pc, #96]	; 47a18 <fputs@plt+0x368d0>
   479b4:	mov	r1, #1
   479b8:	mov	r0, r4
   479bc:	mov	r5, #1
   479c0:	bl	2f9a0 <fputs@plt+0x1e858>
   479c4:	mov	r1, r5
   479c8:	mov	r0, r4
   479cc:	add	sp, sp, #8
   479d0:	pop	{r4, r5, r6, r7, r8, lr}
   479d4:	b	1cabc <fputs@plt+0xb974>
   479d8:	mov	r1, #10
   479dc:	mov	r3, #0
   479e0:	mov	r2, r6
   479e4:	mov	r0, r4
   479e8:	str	r3, [r4, #388]	; 0x184
   479ec:	mov	r3, r7
   479f0:	str	r8, [sp]
   479f4:	bl	45ed0 <fputs@plt+0x34d88>
   479f8:	mov	r5, r0
   479fc:	mov	r1, r0
   47a00:	mov	r0, r4
   47a04:	bl	1ca88 <fputs@plt+0xb940>
   47a08:	b	479c4 <fputs@plt+0x3687c>
   47a0c:	mov	r0, #21
   47a10:	add	sp, sp, #8
   47a14:	pop	{r4, r5, r6, r7, r8, pc}
   47a18:	andeq	r7, r7, r2, ror #14
   47a1c:	mov	r3, #0
   47a20:	push	{r0, r1, r2, lr}
   47a24:	mov	r2, r3
   47a28:	str	r3, [sp]
   47a2c:	bl	47958 <fputs@plt+0x36810>
   47a30:	add	sp, sp, #12
   47a34:	pop	{pc}		; (ldr pc, [sp], #4)
   47a38:	cmp	r0, r3
   47a3c:	bgt	47a68 <fputs@plt+0x36920>
   47a40:	push	{r4, r5, r6, lr}
   47a44:	mov	r5, r2
   47a48:	mov	r4, r1
   47a4c:	bl	12d04 <fputs@plt+0x1bbc>
   47a50:	mov	r1, r5
   47a54:	mov	r0, r4
   47a58:	bl	47a1c <fputs@plt+0x368d4>
   47a5c:	bl	12d1c <fputs@plt+0x1bd4>
   47a60:	mov	r0, #0
   47a64:	pop	{r4, r5, r6, pc}
   47a68:	mov	r0, #0
   47a6c:	bx	lr
   47a70:	push	{r4, lr}
   47a74:	subs	r4, r0, #0
   47a78:	bne	47a84 <fputs@plt+0x3693c>
   47a7c:	ldr	r0, [pc, #64]	; 47ac4 <fputs@plt+0x3697c>
   47a80:	pop	{r4, pc}
   47a84:	bl	2f868 <fputs@plt+0x1e720>
   47a88:	cmp	r0, #0
   47a8c:	bne	47aa0 <fputs@plt+0x36958>
   47a90:	ldr	r0, [pc, #48]	; 47ac8 <fputs@plt+0x36980>
   47a94:	bl	2c8a8 <fputs@plt+0x1b760>
   47a98:	pop	{r4, lr}
   47a9c:	b	1ad5c <fputs@plt+0x9c14>
   47aa0:	ldrb	r3, [r4, #69]	; 0x45
   47aa4:	cmp	r3, #0
   47aa8:	bne	47a7c <fputs@plt+0x36934>
   47aac:	ldr	r0, [r4, #240]	; 0xf0
   47ab0:	bl	2a2c0 <fputs@plt+0x19178>
   47ab4:	cmp	r0, #0
   47ab8:	popne	{r4, pc}
   47abc:	ldr	r0, [r4, #52]	; 0x34
   47ac0:	b	47a98 <fputs@plt+0x36950>
   47ac4:	andeq	r6, r7, r2, ror #20
   47ac8:	strheq	r1, [r2], -r8
   47acc:	push	{r4, lr}
   47ad0:	subs	r4, r0, #0
   47ad4:	bne	47ae4 <fputs@plt+0x3699c>
   47ad8:	ldr	r2, [pc, #96]	; 47b40 <fputs@plt+0x369f8>
   47adc:	mov	r0, r2
   47ae0:	pop	{r4, pc}
   47ae4:	bl	2f868 <fputs@plt+0x1e720>
   47ae8:	cmp	r0, #0
   47aec:	ldreq	r2, [pc, #80]	; 47b44 <fputs@plt+0x369fc>
   47af0:	beq	47adc <fputs@plt+0x36994>
   47af4:	ldrb	r3, [r4, #69]	; 0x45
   47af8:	cmp	r3, #0
   47afc:	bne	47ad8 <fputs@plt+0x36990>
   47b00:	ldr	r0, [r4, #240]	; 0xf0
   47b04:	bl	2b918 <fputs@plt+0x1a7d0>
   47b08:	subs	r2, r0, #0
   47b0c:	bne	47b34 <fputs@plt+0x369ec>
   47b10:	ldr	r1, [r4, #52]	; 0x34
   47b14:	mov	r0, r1
   47b18:	bl	1ad5c <fputs@plt+0x9c14>
   47b1c:	mov	r2, r0
   47b20:	mov	r0, r4
   47b24:	bl	2f9a0 <fputs@plt+0x1e858>
   47b28:	ldr	r0, [r4, #240]	; 0xf0
   47b2c:	bl	2b918 <fputs@plt+0x1a7d0>
   47b30:	mov	r2, r0
   47b34:	mov	r0, r4
   47b38:	bl	1861c <fputs@plt+0x74d4>
   47b3c:	b	47adc <fputs@plt+0x36994>
   47b40:	andeq	r3, r7, r0, asr r9
   47b44:	andeq	r3, r7, ip, ror #18
   47b48:	push	{r4, lr}
   47b4c:	subs	r4, r0, #0
   47b50:	bne	47b5c <fputs@plt+0x36a14>
   47b54:	mov	r0, #7
   47b58:	pop	{r4, pc}
   47b5c:	bl	2f868 <fputs@plt+0x1e720>
   47b60:	cmp	r0, #0
   47b64:	bne	47b74 <fputs@plt+0x36a2c>
   47b68:	ldr	r0, [pc, #32]	; 47b90 <fputs@plt+0x36a48>
   47b6c:	pop	{r4, lr}
   47b70:	b	2c8a8 <fputs@plt+0x1b760>
   47b74:	ldrb	r3, [r4, #69]	; 0x45
   47b78:	cmp	r3, #0
   47b7c:	bne	47b54 <fputs@plt+0x36a0c>
   47b80:	ldr	r0, [r4, #52]	; 0x34
   47b84:	ldr	r3, [r4, #56]	; 0x38
   47b88:	and	r0, r0, r3
   47b8c:	pop	{r4, pc}
   47b90:	strdeq	r1, [r2], -sp
   47b94:	push	{r4, lr}
   47b98:	subs	r4, r0, #0
   47b9c:	bne	47ba8 <fputs@plt+0x36a60>
   47ba0:	mov	r0, #7
   47ba4:	pop	{r4, pc}
   47ba8:	bl	2f868 <fputs@plt+0x1e720>
   47bac:	cmp	r0, #0
   47bb0:	bne	47bc0 <fputs@plt+0x36a78>
   47bb4:	ldr	r0, [pc, #24]	; 47bd4 <fputs@plt+0x36a8c>
   47bb8:	pop	{r4, lr}
   47bbc:	b	2c8a8 <fputs@plt+0x1b760>
   47bc0:	ldrb	r3, [r4, #69]	; 0x45
   47bc4:	cmp	r3, #0
   47bc8:	bne	47ba0 <fputs@plt+0x36a58>
   47bcc:	ldr	r0, [r4, #52]	; 0x34
   47bd0:	pop	{r4, pc}
   47bd4:	andeq	r1, r2, r6, lsl #2
   47bd8:	cmp	r0, #0
   47bdc:	ldrne	r0, [r0, #60]	; 0x3c
   47be0:	bx	lr
   47be4:	b	1ad5c <fputs@plt+0x9c14>
   47be8:	cmp	r1, #11
   47bec:	bhi	47c20 <fputs@plt+0x36ad8>
   47bf0:	lsl	r1, r1, #2
   47bf4:	cmp	r2, #0
   47bf8:	add	r3, r0, r1
   47bfc:	ldr	r0, [r3, #92]	; 0x5c
   47c00:	bxlt	lr
   47c04:	ldr	ip, [pc, #28]	; 47c28 <fputs@plt+0x36ae0>
   47c08:	add	r1, ip, r1
   47c0c:	ldr	r1, [r1, #3852]	; 0xf0c
   47c10:	cmp	r1, r2
   47c14:	strle	r1, [r3, #92]	; 0x5c
   47c18:	strgt	r2, [r3, #92]	; 0x5c
   47c1c:	bx	lr
   47c20:	mvn	r0, #0
   47c24:	bx	lr
   47c28:			; <UNDEFINED> instruction: 0x00072ab0
   47c2c:	push	{r0, r1, r4, lr}
   47c30:	uxtb	r2, r2
   47c34:	mov	r4, r0
   47c38:	ldr	ip, [sp, #20]
   47c3c:	str	ip, [sp, #4]
   47c40:	ldr	ip, [sp, #16]
   47c44:	str	ip, [sp]
   47c48:	bl	2fc5c <fputs@plt+0x1eb14>
   47c4c:	mov	r1, r0
   47c50:	mov	r0, r4
   47c54:	add	sp, sp, #8
   47c58:	pop	{r4, lr}
   47c5c:	b	1cabc <fputs@plt+0xb974>
   47c60:	mov	ip, #0
   47c64:	push	{r0, r1, r2, lr}
   47c68:	str	ip, [sp, #4]
   47c6c:	ldr	ip, [sp, #16]
   47c70:	str	ip, [sp]
   47c74:	bl	47c2c <fputs@plt+0x36ae4>
   47c78:	add	sp, sp, #12
   47c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   47c80:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   47c84:	mov	r6, r2
   47c88:	mvn	r2, #0
   47c8c:	mov	r4, r0
   47c90:	mov	r7, r3
   47c94:	ldr	r8, [sp, #32]
   47c98:	bl	26d58 <fputs@plt+0x15c10>
   47c9c:	subs	r5, r0, #0
   47ca0:	moveq	r6, r5
   47ca4:	beq	47cd8 <fputs@plt+0x36b90>
   47ca8:	mov	r3, #0
   47cac:	uxtb	r2, r6
   47cb0:	str	r8, [sp]
   47cb4:	mov	r1, r5
   47cb8:	mov	r0, r4
   47cbc:	str	r3, [sp, #4]
   47cc0:	mov	r3, r7
   47cc4:	bl	2fc5c <fputs@plt+0x1eb14>
   47cc8:	mov	r6, r0
   47ccc:	mov	r1, r5
   47cd0:	mov	r0, r4
   47cd4:	bl	1c334 <fputs@plt+0xb1ec>
   47cd8:	mov	r1, r6
   47cdc:	mov	r0, r4
   47ce0:	add	sp, sp, #8
   47ce4:	pop	{r4, r5, r6, r7, r8, lr}
   47ce8:	b	1cabc <fputs@plt+0xb974>
   47cec:	mov	r3, r0
   47cf0:	mov	r0, #0
   47cf4:	str	r2, [r3, #228]	; 0xe4
   47cf8:	strd	r0, [r3, #232]	; 0xe8
   47cfc:	bx	lr
   47d00:	mov	r3, r0
   47d04:	mov	r0, #0
   47d08:	str	r0, [r3, #228]	; 0xe4
   47d0c:	str	r2, [r3, #232]	; 0xe8
   47d10:	str	r1, [r3, #236]	; 0xec
   47d14:	bx	lr
   47d18:	mov	r0, #0
   47d1c:	bx	lr
   47d20:	ldrb	r0, [r0, #67]	; 0x43
   47d24:	bx	lr
   47d28:	bx	lr
   47d2c:	push	{r4, r5, r6, lr}
   47d30:	mov	r5, r0
   47d34:	mov	r0, #0
   47d38:	bl	252c4 <fputs@plt+0x1417c>
   47d3c:	subs	r4, r0, #0
   47d40:	beq	47d58 <fputs@plt+0x36c10>
   47d44:	mov	r4, #1000	; 0x3e8
   47d48:	mul	r1, r4, r5
   47d4c:	bl	12ca4 <fputs@plt+0x1b5c>
   47d50:	sdiv	r0, r0, r4
   47d54:	pop	{r4, r5, r6, pc}
   47d58:	mov	r0, r4
   47d5c:	pop	{r4, r5, r6, pc}
   47d60:	cmp	r1, #0
   47d64:	mvnne	r3, #0
   47d68:	moveq	r3, #255	; 0xff
   47d6c:	str	r3, [r0, #56]	; 0x38
   47d70:	mov	r0, #0
   47d74:	bx	lr
   47d78:	push	{r4, r5, r6, lr}
   47d7c:	mov	r4, r2
   47d80:	mov	r5, r3
   47d84:	bl	16814 <fputs@plt+0x56cc>
   47d88:	cmp	r0, #0
   47d8c:	beq	47dfc <fputs@plt+0x36cb4>
   47d90:	ldrd	r2, [r0]
   47d94:	cmp	r4, #7
   47d98:	str	r2, [r3, #4]
   47d9c:	ldr	r3, [r3]
   47da0:	ldr	r0, [r3, #64]	; 0x40
   47da4:	streq	r0, [r5]
   47da8:	beq	47dbc <fputs@plt+0x36c74>
   47dac:	cmp	r4, #27
   47db0:	bne	47dc4 <fputs@plt+0x36c7c>
   47db4:	ldr	r3, [r3]
   47db8:	str	r3, [r5]
   47dbc:	mov	r0, #0
   47dc0:	pop	{r4, r5, r6, pc}
   47dc4:	cmp	r4, #28
   47dc8:	bne	47de0 <fputs@plt+0x36c98>
   47dcc:	ldr	r2, [r3, #216]	; 0xd8
   47dd0:	cmp	r2, #0
   47dd4:	ldrne	r3, [r2, #8]
   47dd8:	ldreq	r3, [r3, #68]	; 0x44
   47ddc:	b	47db8 <fputs@plt+0x36c70>
   47de0:	ldr	r3, [r0]
   47de4:	cmp	r3, #0
   47de8:	beq	47e04 <fputs@plt+0x36cbc>
   47dec:	mov	r2, r5
   47df0:	mov	r1, r4
   47df4:	pop	{r4, r5, r6, lr}
   47df8:	b	12c34 <fputs@plt+0x1aec>
   47dfc:	mov	r0, #1
   47e00:	pop	{r4, r5, r6, pc}
   47e04:	mov	r0, #12
   47e08:	pop	{r4, r5, r6, pc}
   47e0c:	push	{r0, r1, r2, r3}
   47e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e14:	sub	sp, sp, #20
   47e18:	add	r3, sp, #60	; 0x3c
   47e1c:	str	r3, [sp, #8]
   47e20:	ldr	r3, [sp, #56]	; 0x38
   47e24:	sub	r3, r3, #5
   47e28:	cmp	r3, #20
   47e2c:	ldrls	pc, [pc, r3, lsl #2]
   47e30:	b	47eb0 <fputs@plt+0x36d68>
   47e34:	andeq	r7, r4, r0, lsr #29
   47e38:			; <UNDEFINED> instruction: 0x00047eb8
   47e3c:	andeq	r7, r4, r8, asr #29
   47e40:	ldrdeq	r7, [r4], -r8
   47e44:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   47e48:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   47e4c:	andeq	r8, r4, r4, lsl r1
   47e50:	andeq	r8, r4, r8, lsr r1
   47e54:	andeq	r8, r4, r8, asr #2
   47e58:	andeq	r8, r4, r4, asr r1
   47e5c:	andeq	r8, r4, r8, ror r1
   47e60:	andeq	r8, r4, r8, lsl #3
   47e64:	ldrdeq	r8, [r4], -r4
   47e68:	andeq	r8, r4, r4, lsl #4
   47e6c:			; <UNDEFINED> instruction: 0x00047eb0
   47e70:	andeq	r8, r4, r8, lsl r2
   47e74:			; <UNDEFINED> instruction: 0x00047eb0
   47e78:	andeq	r7, r4, r8, lsl #29
   47e7c:	andeq	r8, r4, r0, asr #4
   47e80:	andeq	r8, r4, ip, lsr #4
   47e84:	andeq	r8, r4, r4, asr r2
   47e88:	ldr	r4, [pc, #1056]	; 482b0 <fputs@plt+0x37168>
   47e8c:	mov	r0, r4
   47e90:	add	sp, sp, #20
   47e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e98:	add	sp, sp, #16
   47e9c:	bx	lr
   47ea0:	ldr	r1, [pc, #1036]	; 482b4 <fputs@plt+0x3716c>
   47ea4:	movw	r2, #259	; 0x103
   47ea8:	add	r0, r1, #272	; 0x110
   47eac:	bl	10fbc <memcpy@plt>
   47eb0:	mov	r4, #0
   47eb4:	b	47e8c <fputs@plt+0x36d44>
   47eb8:	ldr	r1, [pc, #1016]	; 482b8 <fputs@plt+0x37170>
   47ebc:	movw	r2, #259	; 0x103
   47ec0:	sub	r0, r1, #272	; 0x110
   47ec4:	b	47eac <fputs@plt+0x36d64>
   47ec8:	mov	r1, #0
   47ecc:	mov	r0, r1
   47ed0:	bl	3a31c <fputs@plt+0x291d4>
   47ed4:	b	47eb0 <fputs@plt+0x36d68>
   47ed8:	ldr	r2, [sp, #8]
   47edc:	mov	r3, r2
   47ee0:	ldr	r4, [r2, #4]
   47ee4:	ldr	r6, [r3], #8
   47ee8:	mov	r0, r6
   47eec:	str	r3, [sp, #8]
   47ef0:	bl	1eb8c <fputs@plt+0xda44>
   47ef4:	mov	r7, r0
   47ef8:	adds	r0, r6, #7
   47efc:	addmi	r0, r6, #14
   47f00:	asr	r0, r0, #3
   47f04:	add	r0, r0, #1
   47f08:	asr	r1, r0, #31
   47f0c:	bl	1eb64 <fputs@plt+0xda1c>
   47f10:	mov	r8, r0
   47f14:	mov	r1, #0
   47f18:	mov	r0, #512	; 0x200
   47f1c:	clz	r5, r8
   47f20:	bl	255cc <fputs@plt+0x14484>
   47f24:	cmp	r7, #0
   47f28:	lsr	r5, r5, #5
   47f2c:	mov	r9, r0
   47f30:	moveq	r5, #1
   47f34:	cmp	r0, #0
   47f38:	moveq	r5, #1
   47f3c:	cmp	r5, #0
   47f40:	moveq	sl, #1
   47f44:	beq	48014 <fputs@plt+0x36ecc>
   47f48:	mvn	r4, #0
   47f4c:	mov	r0, r9
   47f50:	bl	183dc <fputs@plt+0x7294>
   47f54:	mov	r0, r8
   47f58:	bl	183dc <fputs@plt+0x7294>
   47f5c:	mov	r0, r7
   47f60:	bl	1849c <fputs@plt+0x7354>
   47f64:	b	47e8c <fputs@plt+0x36d44>
   47f68:	cmp	fp, #5
   47f6c:	bhi	4806c <fputs@plt+0x36f24>
   47f70:	lsl	r2, sl, fp
   47f74:	tst	r2, #38	; 0x26
   47f78:	beq	4806c <fputs@plt+0x36f24>
   47f7c:	add	r1, r3, #8
   47f80:	ldr	r0, [r4, r1]
   47f84:	sub	r2, r0, #1
   47f88:	str	r2, [sp, #12]
   47f8c:	add	r2, r4, r3
   47f90:	ldr	r2, [r2, #12]
   47f94:	add	r2, r2, r0
   47f98:	str	r2, [r4, r1]
   47f9c:	mov	r2, #4
   47fa0:	add	r3, r3, #4
   47fa4:	ldr	r1, [r4, r3]
   47fa8:	sub	r1, r1, #1
   47fac:	cmp	r1, #0
   47fb0:	str	r1, [r4, r3]
   47fb4:	movgt	r2, #0
   47fb8:	tst	fp, #1
   47fbc:	ldr	r3, [sp, #12]
   47fc0:	add	r5, r5, r2
   47fc4:	bic	r2, r3, #-2147483648	; 0x80000000
   47fc8:	sdiv	r3, r2, r6
   47fcc:	mls	r3, r6, r3, r2
   47fd0:	str	r3, [sp, #12]
   47fd4:	add	r3, r3, #1
   47fd8:	and	r2, r3, #7
   47fdc:	ldrb	r1, [r8, r3, asr #3]
   47fe0:	lsl	r2, sl, r2
   47fe4:	sxtb	r2, r2
   47fe8:	beq	48088 <fputs@plt+0x36f40>
   47fec:	orr	r2, r2, r1
   47ff0:	cmp	fp, #5
   47ff4:	strb	r2, [r8, r3, asr #3]
   47ff8:	beq	48014 <fputs@plt+0x36ecc>
   47ffc:	ldr	r1, [sp, #12]
   48000:	mov	r0, r7
   48004:	add	r1, r1, #1
   48008:	bl	1eefc <fputs@plt+0xddb4>
   4800c:	cmp	r0, #0
   48010:	bne	47f48 <fputs@plt+0x36e00>
   48014:	ldr	fp, [r4, r5, lsl #2]
   48018:	lsl	r3, r5, #2
   4801c:	cmp	fp, #0
   48020:	bne	47f68 <fputs@plt+0x36e20>
   48024:	add	r1, r6, #1
   48028:	mov	r0, r7
   4802c:	bl	18b1c <fputs@plt+0x79d4>
   48030:	mov	r5, r0
   48034:	mov	r1, fp
   48038:	mov	r0, r7
   4803c:	bl	18b1c <fputs@plt+0x79d4>
   48040:	mov	fp, r0
   48044:	mov	r3, #1
   48048:	ldr	sl, [r7]
   4804c:	str	r3, [sp, #12]
   48050:	ldr	r4, [sp, #12]
   48054:	cmp	r6, r4
   48058:	bge	480a8 <fputs@plt+0x36f60>
   4805c:	add	r4, r5, fp
   48060:	sub	r6, sl, r6
   48064:	add	r4, r4, r6
   48068:	b	47f4c <fputs@plt+0x36e04>
   4806c:	add	r1, sp, #12
   48070:	mov	r0, #4
   48074:	str	r3, [sp, #4]
   48078:	bl	3a31c <fputs@plt+0x291d4>
   4807c:	mov	r2, #2
   48080:	ldr	r3, [sp, #4]
   48084:	b	47fa0 <fputs@plt+0x36e58>
   48088:	bic	r2, r1, r2
   4808c:	mov	r0, r7
   48090:	strb	r2, [r8, r3, asr #3]
   48094:	mov	r2, r9
   48098:	ldr	r1, [sp, #12]
   4809c:	add	r1, r1, #1
   480a0:	bl	16e9c <fputs@plt+0x5d54>
   480a4:	b	48014 <fputs@plt+0x36ecc>
   480a8:	mov	r1, r4
   480ac:	mov	r0, r7
   480b0:	bl	18b1c <fputs@plt+0x79d4>
   480b4:	ldrb	r3, [r8, r4, asr #3]
   480b8:	and	r2, r4, #7
   480bc:	asr	r3, r3, r2
   480c0:	and	r3, r3, #1
   480c4:	cmp	r0, r3
   480c8:	bne	47f4c <fputs@plt+0x36e04>
   480cc:	add	r4, r4, #1
   480d0:	str	r4, [sp, #12]
   480d4:	b	48050 <fputs@plt+0x36f08>
   480d8:	ldr	r3, [sp, #8]
   480dc:	mov	r0, #0
   480e0:	ldr	r2, [r3]
   480e4:	ldr	r3, [pc, #464]	; 482bc <fputs@plt+0x37174>
   480e8:	str	r2, [r3, #264]	; 0x108
   480ec:	bl	12e4c <fputs@plt+0x1d04>
   480f0:	mov	r4, r0
   480f4:	b	47e8c <fputs@plt+0x36d44>
   480f8:	ldr	r2, [sp, #8]
   480fc:	ldr	r3, [pc, #444]	; 482c0 <fputs@plt+0x37178>
   48100:	ldr	r1, [r2, #4]
   48104:	ldr	r2, [r2]
   48108:	str	r2, [r3, #84]	; 0x54
   4810c:	str	r1, [r3, #88]	; 0x58
   48110:	b	47eb0 <fputs@plt+0x36d68>
   48114:	ldr	r2, [sp, #8]
   48118:	ldr	r3, [pc, #412]	; 482bc <fputs@plt+0x37174>
   4811c:	add	r1, r2, #4
   48120:	ldr	r2, [r2]
   48124:	str	r1, [sp, #8]
   48128:	ldr	r4, [r3, #608]	; 0x260
   4812c:	cmp	r2, #0
   48130:	strne	r2, [r3, #608]	; 0x260
   48134:	b	47e8c <fputs@plt+0x36d44>
   48138:	mov	r3, #0
   4813c:	str	r3, [sp, #12]
   48140:	ldr	r4, [sp, #12]
   48144:	b	47e8c <fputs@plt+0x36d44>
   48148:	ldr	r3, [sp, #8]
   4814c:	ldr	r4, [r3]
   48150:	b	47e8c <fputs@plt+0x36d44>
   48154:	ldr	r2, [sp, #8]
   48158:	ldr	r3, [r2]
   4815c:	ldr	r2, [r2, #4]
   48160:	ldr	r0, [r3, #16]
   48164:	mov	r3, #0
   48168:	mov	r1, r3
   4816c:	ldr	r0, [r0, #4]
   48170:	bl	1fe80 <fputs@plt+0xed38>
   48174:	b	47eb0 <fputs@plt+0x36d68>
   48178:	ldr	r3, [sp, #8]
   4817c:	ldrd	r2, [r3]
   48180:	strh	r3, [r2, #64]	; 0x40
   48184:	b	47eb0 <fputs@plt+0x36d68>
   48188:	ldr	r3, [sp, #8]
   4818c:	ldr	r4, [r3]
   48190:	add	r2, r3, #4
   48194:	str	r2, [sp, #8]
   48198:	mov	r0, r4
   4819c:	bl	16878 <fputs@plt+0x5730>
   481a0:	mov	r3, #27
   481a4:	cmp	r0, #1
   481a8:	mov	r1, r0
   481ac:	str	r3, [sp, #12]
   481b0:	ble	481c0 <fputs@plt+0x37078>
   481b4:	add	r2, sp, #12
   481b8:	mov	r0, r4
   481bc:	bl	1a668 <fputs@plt+0x9520>
   481c0:	ldr	r3, [sp, #12]
   481c4:	cmp	r3, #27
   481c8:	movne	r4, #124	; 0x7c
   481cc:	bne	47e8c <fputs@plt+0x36d44>
   481d0:	b	47eb0 <fputs@plt+0x36d68>
   481d4:	ldr	r3, [sp, #8]
   481d8:	ldm	r3, {r0, r5}
   481dc:	add	r2, r3, #12
   481e0:	str	r2, [sp, #8]
   481e4:	ldr	r4, [r3, #8]
   481e8:	cmp	r0, #0
   481ec:	beq	481f8 <fputs@plt+0x370b0>
   481f0:	bl	1f2ec <fputs@plt+0xe1a4>
   481f4:	str	r0, [r5]
   481f8:	mov	r0, r4
   481fc:	bl	18330 <fputs@plt+0x71e8>
   48200:	b	47eb0 <fputs@plt+0x36d68>
   48204:	ldr	r3, [sp, #8]
   48208:	ldr	r2, [r3]
   4820c:	ldr	r3, [pc, #168]	; 482bc <fputs@plt+0x37174>
   48210:	str	r2, [r3, #268]	; 0x10c
   48214:	b	47eb0 <fputs@plt+0x36d68>
   48218:	ldr	r3, [sp, #8]
   4821c:	ldr	r2, [r3]
   48220:	ldr	r3, [pc, #148]	; 482bc <fputs@plt+0x37174>
   48224:	str	r2, [r3, #24]
   48228:	b	47eb0 <fputs@plt+0x36d68>
   4822c:	ldr	r3, [sp, #8]
   48230:	ldr	r2, [r3, #4]
   48234:	ldr	r3, [r3]
   48238:	str	r2, [r3, #140]	; 0x8c
   4823c:	b	47eb0 <fputs@plt+0x36d68>
   48240:	ldr	r3, [pc, #116]	; 482bc <fputs@plt+0x37174>
   48244:	ldr	r4, [r3, #228]	; 0xe4
   48248:	clz	r4, r4
   4824c:	lsr	r4, r4, #5
   48250:	b	47e8c <fputs@plt+0x36d44>
   48254:	ldr	r5, [sp, #8]
   48258:	ldr	r4, [r5]
   4825c:	ldr	r1, [r5, #4]
   48260:	mov	r0, r4
   48264:	bl	15724 <fputs@plt+0x45dc>
   48268:	strb	r0, [r4, #148]	; 0x94
   4826c:	add	r3, r5, #16
   48270:	ldrb	r2, [r5, #8]
   48274:	str	r3, [sp, #8]
   48278:	strb	r2, [r4, #149]	; 0x95
   4827c:	strb	r2, [r4, #151]	; 0x97
   48280:	ldr	r3, [r5, #12]
   48284:	cmp	r3, #0
   48288:	str	r3, [r4, #144]	; 0x90
   4828c:	movle	r3, #0
   48290:	movgt	r3, #1
   48294:	cmp	r2, #0
   48298:	movne	r3, #0
   4829c:	cmp	r3, #0
   482a0:	beq	47eb0 <fputs@plt+0x36d68>
   482a4:	mov	r0, r4
   482a8:	bl	20b50 <fputs@plt+0xfa08>
   482ac:	b	47eb0 <fputs@plt+0x36d68>
   482b0:	andeq	lr, r1, r2, lsl r2
   482b4:	andeq	pc, r8, r4, lsr r9	; <UNPREDICTABLE>
   482b8:	andeq	pc, r8, r4, asr #20
   482bc:	andeq	fp, r8, r0, lsr r1
   482c0:	ldrdeq	pc, [r8], -r0
   482c4:	cmp	r1, #0
   482c8:	cmpne	r0, #0
   482cc:	push	{r4, r5, r6, lr}
   482d0:	movne	r4, r0
   482d4:	movne	r5, r1
   482d8:	bne	48314 <fputs@plt+0x371cc>
   482dc:	mov	r4, #0
   482e0:	mov	r0, r4
   482e4:	pop	{r4, r5, r6, pc}
   482e8:	mov	r1, r5
   482ec:	mov	r0, r4
   482f0:	bl	11124 <strcmp@plt>
   482f4:	mov	r6, r0
   482f8:	mov	r0, r4
   482fc:	bl	16878 <fputs@plt+0x5730>
   48300:	add	r0, r0, #1
   48304:	cmp	r6, #0
   48308:	add	r4, r4, r0
   4830c:	beq	482e0 <fputs@plt+0x37198>
   48310:	mov	r0, r4
   48314:	bl	16878 <fputs@plt+0x5730>
   48318:	add	r0, r0, #1
   4831c:	add	r4, r4, r0
   48320:	ldrb	r0, [r4]
   48324:	cmp	r0, #0
   48328:	bne	482e8 <fputs@plt+0x371a0>
   4832c:	b	482dc <fputs@plt+0x37194>
   48330:	push	{r4, lr}
   48334:	mov	r4, r2
   48338:	bl	482c4 <fputs@plt+0x3717c>
   4833c:	adds	r1, r4, #0
   48340:	movne	r1, #1
   48344:	cmp	r0, #0
   48348:	bne	48354 <fputs@plt+0x3720c>
   4834c:	mov	r0, r1
   48350:	pop	{r4, pc}
   48354:	bl	23fd4 <fputs@plt+0x12e8c>
   48358:	pop	{r4, pc}
   4835c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48360:	sub	sp, sp, #1184	; 0x4a0
   48364:	mov	r6, r3
   48368:	sub	sp, sp, #4
   4836c:	bic	r3, r3, #255	; 0xff
   48370:	ands	sl, r6, #4
   48374:	mov	fp, r1
   48378:	mov	r4, r2
   4837c:	and	r5, r6, #8
   48380:	str	r0, [sp]
   48384:	str	r3, [sp, #28]
   48388:	and	r3, r6, #16
   4838c:	streq	sl, [sp, #20]
   48390:	str	r3, [sp, #4]
   48394:	and	r3, r6, #1
   48398:	str	r3, [sp, #16]
   4839c:	and	r3, r6, #2
   483a0:	str	r3, [sp, #24]
   483a4:	beq	483cc <fputs@plt+0x37284>
   483a8:	bic	r3, r6, #255	; 0xff
   483ac:	bic	r2, r6, #255	; 0xff
   483b0:	cmp	r3, #2048	; 0x800
   483b4:	cmpne	r3, #16384	; 0x4000
   483b8:	moveq	r3, #1
   483bc:	movne	r3, #0
   483c0:	cmp	r2, #524288	; 0x80000
   483c4:	orreq	r3, r3, #1
   483c8:	str	r3, [sp, #20]
   483cc:	ldr	r7, [pc, #1368]	; 4892c <fputs@plt+0x377e4>
   483d0:	bl	11094 <getpid@plt>
   483d4:	ldr	r3, [r7, #348]	; 0x15c
   483d8:	cmp	r0, r3
   483dc:	beq	483f4 <fputs@plt+0x372ac>
   483e0:	bl	11094 <getpid@plt>
   483e4:	mov	r1, #0
   483e8:	str	r0, [r7, #348]	; 0x15c
   483ec:	mov	r0, r1
   483f0:	bl	3a31c <fputs@plt+0x291d4>
   483f4:	mov	r2, #80	; 0x50
   483f8:	mov	r1, #0
   483fc:	mov	r0, r4
   48400:	bl	10f20 <memset@plt>
   48404:	bic	r3, r6, #255	; 0xff
   48408:	cmp	r3, #256	; 0x100
   4840c:	bne	485d8 <fputs@plt+0x37490>
   48410:	ldr	r3, [pc, #1304]	; 48930 <fputs@plt+0x377e8>
   48414:	add	r1, sp, #664	; 0x298
   48418:	mov	r0, fp
   4841c:	ldr	r3, [r3, #324]	; 0x144
   48420:	blx	r3
   48424:	cmp	r0, #0
   48428:	beq	4844c <fputs@plt+0x37304>
   4842c:	mov	r0, #12
   48430:	mov	r1, #0
   48434:	bl	255cc <fputs@plt+0x14484>
   48438:	cmp	r0, #0
   4843c:	mvnne	r7, #0
   48440:	bne	484cc <fputs@plt+0x37384>
   48444:	mov	r8, #7
   48448:	b	48600 <fputs@plt+0x374b8>
   4844c:	ldr	r3, [pc, #1240]	; 4892c <fputs@plt+0x377e4>
   48450:	ldr	r1, [r3, #352]	; 0x160
   48454:	add	r3, sp, #672	; 0x2a0
   48458:	ldrd	r8, [r3, #-8]
   4845c:	ldrd	r2, [r3, #88]	; 0x58
   48460:	strd	r8, [sp, #8]
   48464:	strd	r2, [sp, #32]
   48468:	cmp	r1, #0
   4846c:	beq	4842c <fputs@plt+0x372e4>
   48470:	ldrd	r2, [r1]
   48474:	ldrd	r8, [sp, #8]
   48478:	cmp	r3, r9
   4847c:	cmpeq	r2, r8
   48480:	bne	484a0 <fputs@plt+0x37358>
   48484:	ldrd	r2, [r1, #8]
   48488:	ldrd	r8, [sp, #32]
   4848c:	cmp	r3, r9
   48490:	cmpeq	r2, r8
   48494:	addeq	r3, r1, #36	; 0x24
   48498:	ldreq	r0, [r1, #36]	; 0x24
   4849c:	beq	484b0 <fputs@plt+0x37368>
   484a0:	ldr	r1, [r1, #40]	; 0x28
   484a4:	b	48468 <fputs@plt+0x37320>
   484a8:	add	r3, r0, #8
   484ac:	mov	r0, r2
   484b0:	cmp	r0, #0
   484b4:	beq	4842c <fputs@plt+0x372e4>
   484b8:	ldmib	r0, {r1, r2}
   484bc:	cmp	r6, r1
   484c0:	bne	484a8 <fputs@plt+0x37360>
   484c4:	ldr	r7, [r0]
   484c8:	str	r2, [r3]
   484cc:	mov	r8, fp
   484d0:	str	r0, [r4, #28]
   484d4:	ldr	r3, [sp, #4]
   484d8:	cmp	sl, #0
   484dc:	ldr	r9, [sp, #24]
   484e0:	orrne	r9, r9, #64	; 0x40
   484e4:	cmp	r3, #0
   484e8:	orrne	r9, r9, #32768	; 0x8000
   484ec:	orrne	r9, r9, #128	; 0x80
   484f0:	cmp	r7, #0
   484f4:	bge	4868c <fputs@plt+0x37544>
   484f8:	ldr	r3, [pc, #1076]	; 48934 <fputs@plt+0x377ec>
   484fc:	ands	r3, r6, r3
   48500:	str	r3, [sp, #4]
   48504:	beq	48620 <fputs@plt+0x374d8>
   48508:	mov	r0, r8
   4850c:	bl	16878 <fputs@plt+0x5730>
   48510:	sub	r7, r0, #1
   48514:	ldrb	r3, [r8, r7]
   48518:	cmp	r3, #45	; 0x2d
   4851c:	bne	48618 <fputs@plt+0x374d0>
   48520:	mov	r2, r7
   48524:	mov	r1, r8
   48528:	add	r0, sp, #144	; 0x90
   4852c:	bl	10fbc <memcpy@plt>
   48530:	add	r3, sp, #1184	; 0x4a0
   48534:	add	r1, sp, #40	; 0x28
   48538:	add	r7, r3, r7
   4853c:	mov	r3, #0
   48540:	add	r0, sp, #144	; 0x90
   48544:	strb	r3, [r7, #-1040]	; 0xfffffbf0
   48548:	ldr	r3, [pc, #992]	; 48930 <fputs@plt+0x377e8>
   4854c:	ldr	r3, [r3, #324]	; 0x144
   48550:	blx	r3
   48554:	cmp	r0, #0
   48558:	movwne	r8, #1802	; 0x70a
   4855c:	bne	48600 <fputs@plt+0x374b8>
   48560:	ldr	r3, [sp, #56]	; 0x38
   48564:	ldr	sl, [sp, #64]	; 0x40
   48568:	ldr	r2, [sp, #68]	; 0x44
   4856c:	ubfx	r3, r3, #0, #9
   48570:	str	r2, [sp, #8]
   48574:	mov	r2, r3
   48578:	orr	r1, r9, #131072	; 0x20000
   4857c:	str	r3, [sp, #32]
   48580:	mov	r0, r8
   48584:	bl	2cb38 <fputs@plt+0x1b9f0>
   48588:	subs	r7, r0, #0
   4858c:	bge	48670 <fputs@plt+0x37528>
   48590:	bl	1113c <__errno_location@plt>
   48594:	ldr	r2, [r0]
   48598:	ldr	r3, [sp, #24]
   4859c:	cmp	r2, #21
   485a0:	cmpne	r3, #0
   485a4:	ldr	r3, [sp, #32]
   485a8:	bne	48644 <fputs@plt+0x374fc>
   485ac:	movw	r0, #33278	; 0x81fe
   485b0:	bl	2dcd0 <fputs@plt+0x1cb88>
   485b4:	mov	r2, r8
   485b8:	movw	r3, #33278	; 0x81fe
   485bc:	ldr	r1, [pc, #884]	; 48938 <fputs@plt+0x377f0>
   485c0:	bl	2cc38 <fputs@plt+0x1baf0>
   485c4:	subs	r8, r0, #0
   485c8:	beq	48600 <fputs@plt+0x374b8>
   485cc:	ldr	r0, [r4, #28]
   485d0:	bl	183dc <fputs@plt+0x7294>
   485d4:	b	48600 <fputs@plt+0x374b8>
   485d8:	cmp	fp, #0
   485dc:	movne	r8, fp
   485e0:	bne	48610 <fputs@plt+0x374c8>
   485e4:	ldr	r3, [sp]
   485e8:	add	r1, sp, #664	; 0x298
   485ec:	ldr	r0, [r3, #8]
   485f0:	bl	3a444 <fputs@plt+0x292fc>
   485f4:	subs	r8, r0, #0
   485f8:	addeq	r8, sp, #664	; 0x298
   485fc:	beq	48610 <fputs@plt+0x374c8>
   48600:	mov	r0, r8
   48604:	add	sp, sp, #1184	; 0x4a0
   48608:	add	sp, sp, #4
   4860c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48610:	mvn	r7, #0
   48614:	b	484d4 <fputs@plt+0x3738c>
   48618:	sub	r7, r7, #1
   4861c:	b	48514 <fputs@plt+0x373cc>
   48620:	cmp	r5, #0
   48624:	ldrne	r3, [sp, #4]
   48628:	moveq	sl, r5
   4862c:	moveq	r3, r5
   48630:	streq	r5, [sp, #8]
   48634:	movne	sl, r3
   48638:	strne	r3, [sp, #8]
   4863c:	movne	r3, #384	; 0x180
   48640:	b	48574 <fputs@plt+0x3742c>
   48644:	bic	r1, r9, #66	; 0x42
   48648:	mov	r2, r3
   4864c:	orr	r1, r1, #131072	; 0x20000
   48650:	mov	r0, r8
   48654:	bl	2cb38 <fputs@plt+0x1b9f0>
   48658:	bic	r6, r6, #6
   4865c:	subs	r7, r0, #0
   48660:	orr	r6, r6, #1
   48664:	blt	485ac <fputs@plt+0x37464>
   48668:	mov	r3, #1
   4866c:	str	r3, [sp, #16]
   48670:	ldr	r3, [sp, #4]
   48674:	cmp	r3, #0
   48678:	beq	4868c <fputs@plt+0x37544>
   4867c:	mov	r1, sl
   48680:	mov	r0, r7
   48684:	ldr	r2, [sp, #8]
   48688:	bl	189bc <fputs@plt+0x7874>
   4868c:	ldr	r3, [sp, #1224]	; 0x4c8
   48690:	ldr	r9, [pc, #664]	; 48930 <fputs@plt+0x377e8>
   48694:	cmp	r3, #0
   48698:	strne	r6, [r3]
   4869c:	ldr	r3, [r4, #28]
   486a0:	cmp	r3, #0
   486a4:	strne	r7, [r3]
   486a8:	strne	r6, [r3, #4]
   486ac:	cmp	r5, #0
   486b0:	beq	486c4 <fputs@plt+0x3757c>
   486b4:	mov	r0, r8
   486b8:	ldr	r3, [r9, #468]	; 0x1d4
   486bc:	mov	r5, #32
   486c0:	blx	r3
   486c4:	ldr	r3, [sp, #16]
   486c8:	str	r7, [r4, #12]
   486cc:	ldr	r1, [pc, #616]	; 4893c <fputs@plt+0x377f4>
   486d0:	str	fp, [r4, #32]
   486d4:	cmp	r3, #0
   486d8:	ldr	r3, [sp, #28]
   486dc:	orrne	r5, r5, #2
   486e0:	cmp	r3, #256	; 0x100
   486e4:	ldr	r3, [sp, #20]
   486e8:	orrne	r5, r5, #128	; 0x80
   486ec:	cmp	r3, #0
   486f0:	ldr	r3, [sp]
   486f4:	orrne	r5, r5, #8
   486f8:	tst	r6, #64	; 0x40
   486fc:	orrne	r5, r5, #64	; 0x40
   48700:	tst	r5, #64	; 0x40
   48704:	movne	r0, fp
   48708:	moveq	r0, #0
   4870c:	str	r3, [r4, #4]
   48710:	ldrd	r2, [r9, #176]	; 0xb0
   48714:	strh	r5, [r4, #18]
   48718:	strd	r2, [r4, #64]	; 0x40
   4871c:	mov	r2, #1
   48720:	bl	48330 <fputs@plt+0x371e8>
   48724:	cmp	r0, #0
   48728:	ldr	r1, [pc, #528]	; 48940 <fputs@plt+0x377f8>
   4872c:	ldrhne	r3, [r4, #18]
   48730:	orrne	r3, r3, #16
   48734:	strhne	r3, [r4, #18]
   48738:	ldr	r3, [sp]
   4873c:	ldr	r0, [r3, #16]
   48740:	bl	11124 <strcmp@plt>
   48744:	cmp	r0, #0
   48748:	ldrheq	r3, [r4, #18]
   4874c:	orreq	r3, r3, #1
   48750:	strheq	r3, [r4, #18]
   48754:	ands	r8, r5, #128	; 0x80
   48758:	ldrne	sl, [pc, #484]	; 48944 <fputs@plt+0x377fc>
   4875c:	movne	r8, #0
   48760:	bne	48888 <fputs@plt+0x37740>
   48764:	mov	r1, r4
   48768:	mov	r0, fp
   4876c:	ldr	r3, [sp]
   48770:	ldr	r3, [r3, #20]
   48774:	ldr	r3, [r3]
   48778:	blx	r3
   4877c:	ldr	r3, [pc, #452]	; 48948 <fputs@plt+0x37800>
   48780:	mov	sl, r0
   48784:	cmp	r0, r3
   48788:	bne	488b4 <fputs@plt+0x3776c>
   4878c:	add	r1, sp, #144	; 0x90
   48790:	ldr	r0, [r4, #12]
   48794:	ldr	r3, [r9, #336]	; 0x150
   48798:	blx	r3
   4879c:	subs	r8, r0, #0
   487a0:	beq	487cc <fputs@plt+0x37684>
   487a4:	bl	1113c <__errno_location@plt>
   487a8:	ldr	r3, [r0]
   487ac:	mov	r8, #10
   487b0:	str	r3, [r4, #20]
   487b4:	mov	r1, r7
   487b8:	movw	r2, #32813	; 0x802d
   487bc:	mov	r0, r4
   487c0:	mvn	r7, #0
   487c4:	bl	2cea4 <fputs@plt+0x1bd5c>
   487c8:	b	48888 <fputs@plt+0x37740>
   487cc:	ldr	r6, [pc, #344]	; 4892c <fputs@plt+0x377e4>
   487d0:	add	r9, sp, #48	; 0x30
   487d4:	ldrd	r2, [sp, #144]	; 0x90
   487d8:	ldr	r5, [r6, #352]	; 0x160
   487dc:	strd	r2, [sp, #40]	; 0x28
   487e0:	ldrd	r2, [sp, #240]	; 0xf0
   487e4:	strd	r2, [r9], #-8
   487e8:	cmp	r5, #0
   487ec:	beq	48910 <fputs@plt+0x377c8>
   487f0:	mov	r2, #16
   487f4:	mov	r1, r5
   487f8:	mov	r0, r9
   487fc:	bl	10e84 <memcmp@plt>
   48800:	cmp	r0, #0
   48804:	bne	48818 <fputs@plt+0x376d0>
   48808:	ldr	r3, [r5, #24]
   4880c:	add	r3, r3, #1
   48810:	str	r3, [r5, #24]
   48814:	b	48884 <fputs@plt+0x3773c>
   48818:	ldr	r5, [r5, #40]	; 0x28
   4881c:	b	487e8 <fputs@plt+0x376a0>
   48820:	mov	r2, #24
   48824:	mov	r1, #0
   48828:	add	r0, r5, #16
   4882c:	bl	10f20 <memset@plt>
   48830:	add	r3, sp, #48	; 0x30
   48834:	add	ip, sp, #40	; 0x28
   48838:	mov	r2, r5
   4883c:	add	lr, r3, #8
   48840:	mov	r3, ip
   48844:	add	r2, r2, #8
   48848:	ldm	r3!, {r0, r1}
   4884c:	cmp	r3, lr
   48850:	mov	ip, r3
   48854:	str	r0, [r2, #-8]
   48858:	str	r1, [r2, #-4]
   4885c:	bne	48840 <fputs@plt+0x376f8>
   48860:	mov	r3, #1
   48864:	mov	r2, #0
   48868:	str	r3, [r5, #24]
   4886c:	ldr	r3, [r6, #352]	; 0x160
   48870:	str	r5, [r6, #352]	; 0x160
   48874:	cmp	r3, r2
   48878:	str	r3, [r5, #40]	; 0x28
   4887c:	str	r2, [r5, #44]	; 0x2c
   48880:	strne	r5, [r3, #44]	; 0x2c
   48884:	str	r5, [r4, #8]
   48888:	mov	r3, #0
   4888c:	cmp	r8, r3
   48890:	str	r3, [r4, #20]
   48894:	beq	48900 <fputs@plt+0x377b8>
   48898:	cmn	r7, #1
   4889c:	beq	485cc <fputs@plt+0x37484>
   488a0:	movw	r2, #32898	; 0x8082
   488a4:	mov	r1, r7
   488a8:	mov	r0, r4
   488ac:	bl	2cea4 <fputs@plt+0x1bd5c>
   488b0:	b	485cc <fputs@plt+0x37484>
   488b4:	add	r3, r3, #152	; 0x98
   488b8:	cmp	r0, r3
   488bc:	bne	48888 <fputs@plt+0x37740>
   488c0:	mov	r0, fp
   488c4:	bl	10f98 <strlen@plt>
   488c8:	add	r6, r0, #6
   488cc:	mov	r0, r6
   488d0:	asr	r1, r6, #31
   488d4:	bl	255cc <fputs@plt+0x14484>
   488d8:	subs	r5, r0, #0
   488dc:	moveq	r8, #7
   488e0:	beq	488f8 <fputs@plt+0x377b0>
   488e4:	mov	r3, fp
   488e8:	ldr	r2, [pc, #92]	; 4894c <fputs@plt+0x37804>
   488ec:	mov	r1, r5
   488f0:	mov	r0, r6
   488f4:	bl	2a044 <fputs@plt+0x18efc>
   488f8:	str	r5, [r4, #24]
   488fc:	b	48888 <fputs@plt+0x37740>
   48900:	mov	r0, r4
   48904:	str	sl, [r4]
   48908:	bl	2d534 <fputs@plt+0x1c3ec>
   4890c:	b	48600 <fputs@plt+0x374b8>
   48910:	mov	r0, #48	; 0x30
   48914:	mov	r1, #0
   48918:	bl	255cc <fputs@plt+0x14484>
   4891c:	subs	r5, r0, #0
   48920:	bne	48820 <fputs@plt+0x376d8>
   48924:	mov	r8, #7
   48928:	b	487b4 <fputs@plt+0x3766c>
   4892c:	ldrdeq	pc, [r8], -r0
   48930:	andeq	fp, r8, r0, lsr r1
   48934:	andeq	r0, r8, r0, lsl #16
   48938:	andeq	r7, r7, r7, ror r7
   4893c:	andeq	r7, r7, ip, ror r7
   48940:	andeq	r7, r7, r1, lsl #15
   48944:	andeq	r2, r7, ip, asr #26
   48948:	andeq	r2, r7, r0, lsl #26
   4894c:	andeq	r7, r7, fp, lsl #15
   48950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48954:	sub	sp, sp, #148	; 0x94
   48958:	mov	r5, r0
   4895c:	mov	r6, r3
   48960:	str	r2, [sp, #16]
   48964:	str	r1, [sp, #24]
   48968:	bl	13eb0 <fputs@plt+0x2d68>
   4896c:	ldr	r4, [r5, #36]	; 0x24
   48970:	str	r0, [sp, #20]
   48974:	cmp	r4, #0
   48978:	bne	48b34 <fputs@plt+0x379ec>
   4897c:	mov	r0, #16
   48980:	mov	r1, #0
   48984:	bl	255cc <fputs@plt+0x14484>
   48988:	subs	r7, r0, #0
   4898c:	moveq	r8, #7
   48990:	beq	48ac4 <fputs@plt+0x3797c>
   48994:	mov	r1, r4
   48998:	mov	r2, #16
   4899c:	bl	10f20 <memset@plt>
   489a0:	ldr	r3, [r5, #8]
   489a4:	ldr	r4, [r3, #28]
   489a8:	str	r3, [sp, #28]
   489ac:	cmp	r4, #0
   489b0:	bne	48b14 <fputs@plt+0x379cc>
   489b4:	ldr	r3, [pc, #1072]	; 48dec <fputs@plt+0x37ca4>
   489b8:	add	r1, sp, #40	; 0x28
   489bc:	ldr	r0, [r5, #12]
   489c0:	ldr	fp, [r5, #32]
   489c4:	ldr	r3, [r3, #336]	; 0x150
   489c8:	blx	r3
   489cc:	subs	r9, r0, #0
   489d0:	movwne	r8, #1802	; 0x70a
   489d4:	bne	48aac <fputs@plt+0x37964>
   489d8:	mov	r0, fp
   489dc:	bl	10f98 <strlen@plt>
   489e0:	add	r8, r0, #42	; 0x2a
   489e4:	mov	sl, r0
   489e8:	mov	r1, r9
   489ec:	mov	r0, r8
   489f0:	bl	255cc <fputs@plt+0x14484>
   489f4:	subs	r4, r0, #0
   489f8:	beq	48bc4 <fputs@plt+0x37a7c>
   489fc:	mov	r2, r8
   48a00:	add	r8, r4, #36	; 0x24
   48a04:	mov	r1, r9
   48a08:	bl	10f20 <memset@plt>
   48a0c:	mov	r3, fp
   48a10:	ldr	r2, [pc, #984]	; 48df0 <fputs@plt+0x37ca8>
   48a14:	mov	r1, r8
   48a18:	add	r0, sl, #6
   48a1c:	str	r8, [r4, #8]
   48a20:	bl	2a044 <fputs@plt+0x18efc>
   48a24:	mvn	r3, #0
   48a28:	str	r3, [r4, #12]
   48a2c:	ldr	r3, [r5, #8]
   48a30:	str	r4, [r3, #28]
   48a34:	str	r3, [r4]
   48a38:	mov	r3, #8
   48a3c:	str	r3, [r4, #4]
   48a40:	ldr	r3, [sp, #28]
   48a44:	ldrb	r3, [r3, #21]
   48a48:	cmp	r3, #0
   48a4c:	bne	48b14 <fputs@plt+0x379cc>
   48a50:	mov	r2, r9
   48a54:	ldr	r1, [pc, #920]	; 48df4 <fputs@plt+0x37cac>
   48a58:	ldr	r0, [r5, #32]
   48a5c:	bl	48330 <fputs@plt+0x371e8>
   48a60:	cmp	r0, #0
   48a64:	mov	r0, r8
   48a68:	movne	r3, #1
   48a6c:	moveq	r9, #66	; 0x42
   48a70:	mov	r1, r9
   48a74:	strbne	r3, [r4, #22]
   48a78:	ldr	r2, [sp, #56]	; 0x38
   48a7c:	ubfx	r2, r2, #0, #9
   48a80:	bl	2cb38 <fputs@plt+0x1b9f0>
   48a84:	cmp	r0, #0
   48a88:	str	r0, [r4, #12]
   48a8c:	bge	48ad0 <fputs@plt+0x37988>
   48a90:	movw	r0, #31812	; 0x7c44
   48a94:	bl	2dcd0 <fputs@plt+0x1cb88>
   48a98:	mov	r2, r8
   48a9c:	movw	r3, #31812	; 0x7c44
   48aa0:	ldr	r1, [pc, #848]	; 48df8 <fputs@plt+0x37cb0>
   48aa4:	bl	2cc38 <fputs@plt+0x1baf0>
   48aa8:	mov	r8, r0
   48aac:	mov	r0, r5
   48ab0:	bl	2cef0 <fputs@plt+0x1bda8>
   48ab4:	mov	r0, r7
   48ab8:	bl	183dc <fputs@plt+0x7294>
   48abc:	cmp	r8, #0
   48ac0:	beq	48b34 <fputs@plt+0x379ec>
   48ac4:	mov	r0, r8
   48ac8:	add	sp, sp, #148	; 0x94
   48acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48ad0:	ldr	r1, [sp, #64]	; 0x40
   48ad4:	ldr	r2, [sp, #68]	; 0x44
   48ad8:	bl	189bc <fputs@plt+0x7874>
   48adc:	mov	r3, #1
   48ae0:	mov	r2, #128	; 0x80
   48ae4:	ldr	r0, [r5, #8]
   48ae8:	mov	r1, r3
   48aec:	bl	1af94 <fputs@plt+0x9e4c>
   48af0:	cmp	r0, #0
   48af4:	beq	48b8c <fputs@plt+0x37a44>
   48af8:	mov	r3, #1
   48afc:	mov	r2, #128	; 0x80
   48b00:	ldr	r0, [r5, #8]
   48b04:	mov	r1, #0
   48b08:	bl	1af94 <fputs@plt+0x9e4c>
   48b0c:	subs	r8, r0, #0
   48b10:	bne	48aac <fputs@plt+0x37964>
   48b14:	ldr	r3, [r4, #28]
   48b18:	str	r4, [r7]
   48b1c:	add	r3, r3, #1
   48b20:	str	r3, [r4, #28]
   48b24:	ldr	r3, [r4, #32]
   48b28:	str	r7, [r5, #36]	; 0x24
   48b2c:	str	r3, [r7, #4]
   48b30:	str	r7, [r4, #32]
   48b34:	ldr	r3, [r5, #36]	; 0x24
   48b38:	ldr	r2, [sp, #24]
   48b3c:	ldr	r4, [r3]
   48b40:	ldr	r3, [sp, #20]
   48b44:	add	r7, r3, r2
   48b48:	sdiv	r7, r7, r3
   48b4c:	mul	r7, r3, r7
   48b50:	ldrh	r3, [r4, #20]
   48b54:	cmp	r3, r7
   48b58:	bge	48d1c <fputs@plt+0x37bd4>
   48b5c:	ldr	r0, [r4, #12]
   48b60:	ldr	r3, [sp, #16]
   48b64:	cmp	r0, #0
   48b68:	str	r3, [r4, #16]
   48b6c:	bge	48bcc <fputs@plt+0x37a84>
   48b70:	lsl	r1, r7, #2
   48b74:	ldr	r0, [r4, #24]
   48b78:	bl	255fc <fputs@plt+0x144b4>
   48b7c:	cmp	r0, #0
   48b80:	bne	48cf4 <fputs@plt+0x37bac>
   48b84:	movw	r6, #3082	; 0xc0a
   48b88:	b	48cb0 <fputs@plt+0x37b68>
   48b8c:	mov	r2, #0
   48b90:	mov	r3, #0
   48b94:	ldr	r0, [r4, #12]
   48b98:	bl	17698 <fputs@plt+0x6550>
   48b9c:	cmp	r0, #0
   48ba0:	beq	48af8 <fputs@plt+0x379b0>
   48ba4:	mov	r2, r8
   48ba8:	movw	r3, #31828	; 0x7c54
   48bac:	ldr	r1, [pc, #584]	; 48dfc <fputs@plt+0x37cb4>
   48bb0:	movw	r0, #4618	; 0x120a
   48bb4:	bl	2cc38 <fputs@plt+0x1baf0>
   48bb8:	subs	r8, r0, #0
   48bbc:	beq	48af8 <fputs@plt+0x379b0>
   48bc0:	b	48aac <fputs@plt+0x37964>
   48bc4:	mov	r8, #7
   48bc8:	b	48aac <fputs@plt+0x37964>
   48bcc:	ldr	r3, [pc, #536]	; 48dec <fputs@plt+0x37ca4>
   48bd0:	add	r1, sp, #40	; 0x28
   48bd4:	ldr	r3, [r3, #336]	; 0x150
   48bd8:	blx	r3
   48bdc:	cmp	r0, #0
   48be0:	bne	48ddc <fputs@plt+0x37c94>
   48be4:	ldr	r3, [sp, #16]
   48be8:	mul	r1, r3, r7
   48bec:	ldrd	r2, [sp, #88]	; 0x58
   48bf0:	asr	r9, r1, #31
   48bf4:	cmp	r2, r1
   48bf8:	sbcs	ip, r3, r9
   48bfc:	bge	48b70 <fputs@plt+0x37a28>
   48c00:	cmp	r6, #0
   48c04:	beq	48cb0 <fputs@plt+0x37b68>
   48c08:	asr	ip, r3, #31
   48c0c:	ldr	sl, [pc, #492]	; 48e00 <fputs@plt+0x37cb8>
   48c10:	mov	fp, r0
   48c14:	add	r9, sp, #36	; 0x24
   48c18:	ubfx	r5, ip, #0, #12
   48c1c:	adds	r5, r5, r2
   48c20:	lsr	r5, r5, #12
   48c24:	adc	r3, r0, r3
   48c28:	cmp	r1, #0
   48c2c:	orr	r5, r5, r3, lsl #20
   48c30:	add	r3, r1, #4080	; 0xff0
   48c34:	add	r3, r3, #15
   48c38:	add	r2, r5, #1
   48c3c:	movlt	r1, r3
   48c40:	lsl	r2, r2, #12
   48c44:	asr	r1, r1, #12
   48c48:	asr	r3, r2, #31
   48c4c:	subs	r6, r2, #1
   48c50:	sbc	r8, r3, #0
   48c54:	cmp	r1, r5
   48c58:	ble	48b70 <fputs@plt+0x37a28>
   48c5c:	mov	r3, #1
   48c60:	mov	r2, r6
   48c64:	str	sl, [sp]
   48c68:	add	r5, r5, #1
   48c6c:	stmib	sp, {r3, r9}
   48c70:	mov	r3, r8
   48c74:	ldr	r0, [r4, #12]
   48c78:	str	r1, [sp, #28]
   48c7c:	str	fp, [sp, #36]	; 0x24
   48c80:	bl	1ba2c <fputs@plt+0xa8e4>
   48c84:	adds	r6, r6, #4096	; 0x1000
   48c88:	ldr	r1, [sp, #28]
   48c8c:	adc	r8, r8, #0
   48c90:	cmp	r0, #1
   48c94:	beq	48c54 <fputs@plt+0x37b0c>
   48c98:	ldr	r1, [pc, #356]	; 48e04 <fputs@plt+0x37cbc>
   48c9c:	movw	r3, #31960	; 0x7cd8
   48ca0:	movw	r0, #4874	; 0x130a
   48ca4:	ldr	r2, [r4, #8]
   48ca8:	bl	2cc38 <fputs@plt+0x1baf0>
   48cac:	mov	r6, r0
   48cb0:	mov	r8, r6
   48cb4:	ldrh	r3, [r4, #20]
   48cb8:	ldr	r2, [sp, #24]
   48cbc:	cmp	r3, r2
   48cc0:	ldrgt	r3, [r4, #24]
   48cc4:	movle	r3, #0
   48cc8:	ldrgt	r3, [r3, r2, lsl #2]
   48ccc:	ldr	r2, [sp, #184]	; 0xb8
   48cd0:	str	r3, [r2]
   48cd4:	clz	r3, r8
   48cd8:	ldrb	r2, [r4, #22]
   48cdc:	lsr	r3, r3, #5
   48ce0:	cmp	r2, #0
   48ce4:	moveq	r3, #0
   48ce8:	cmp	r3, #0
   48cec:	movne	r8, #8
   48cf0:	b	48ac4 <fputs@plt+0x3797c>
   48cf4:	ldr	r3, [sp, #16]
   48cf8:	str	r0, [r4, #24]
   48cfc:	ldr	r2, [sp, #20]
   48d00:	ldr	r6, [pc, #228]	; 48dec <fputs@plt+0x37ca4>
   48d04:	asr	r9, r3, #31
   48d08:	mov	r8, r3
   48d0c:	mul	r5, r3, r2
   48d10:	ldrh	r2, [r4, #20]
   48d14:	cmp	r2, r7
   48d18:	blt	48d24 <fputs@plt+0x37bdc>
   48d1c:	mov	r8, #0
   48d20:	b	48cb4 <fputs@plt+0x37b6c>
   48d24:	ldr	r1, [r4, #12]
   48d28:	cmp	r1, #0
   48d2c:	blt	48d84 <fputs@plt+0x37c3c>
   48d30:	ldrb	r3, [r4, #22]
   48d34:	mov	r0, #0
   48d38:	ldr	sl, [r6, #540]	; 0x21c
   48d3c:	str	r1, [sp]
   48d40:	mov	r1, r5
   48d44:	cmp	r3, #0
   48d48:	ldr	r3, [sp, #16]
   48d4c:	smull	r2, r3, r2, r3
   48d50:	strd	r2, [sp, #8]
   48d54:	mov	r3, #1
   48d58:	moveq	r2, #3
   48d5c:	movne	r2, r3
   48d60:	blx	sl
   48d64:	cmn	r0, #1
   48d68:	mov	sl, r0
   48d6c:	bne	48da4 <fputs@plt+0x37c5c>
   48d70:	movw	r3, #31987	; 0x7cf3
   48d74:	ldr	r1, [pc, #140]	; 48e08 <fputs@plt+0x37cc0>
   48d78:	movw	r0, #5386	; 0x150a
   48d7c:	ldr	r2, [r4, #8]
   48d80:	b	48ca8 <fputs@plt+0x37b60>
   48d84:	mov	r0, r8
   48d88:	mov	r1, r9
   48d8c:	bl	255cc <fputs@plt+0x14484>
   48d90:	subs	sl, r0, #0
   48d94:	beq	48de4 <fputs@plt+0x37c9c>
   48d98:	mov	r1, #0
   48d9c:	ldr	r2, [sp, #16]
   48da0:	bl	10f20 <memset@plt>
   48da4:	ldrh	r3, [r4, #20]
   48da8:	mov	r2, #0
   48dac:	ldr	r1, [sp, #20]
   48db0:	cmp	r2, r1
   48db4:	addge	r3, r3, r1
   48db8:	strhge	r3, [r4, #20]
   48dbc:	bge	48d10 <fputs@plt+0x37bc8>
   48dc0:	ldr	r1, [r4, #24]
   48dc4:	add	r0, r3, r2
   48dc8:	add	r2, r2, #1
   48dcc:	str	sl, [r1, r0, lsl #2]
   48dd0:	ldr	r1, [sp, #16]
   48dd4:	add	sl, sl, r1
   48dd8:	b	48dac <fputs@plt+0x37c64>
   48ddc:	movw	r6, #4874	; 0x130a
   48de0:	b	48cb0 <fputs@plt+0x37b68>
   48de4:	mov	r6, #7
   48de8:	b	48cb0 <fputs@plt+0x37b68>
   48dec:	andeq	fp, r8, r0, lsr r1
   48df0:	muleq	r7, r3, r7
   48df4:	muleq	r7, sl, r7
   48df8:	andeq	r7, r7, r7, ror r7
   48dfc:	andeq	r6, r7, r9, ror r5
   48e00:	ldrdeq	pc, [r6], -ip
   48e04:	andeq	sl, r7, r6, ror r6
   48e08:	andeq	r6, r7, pc, asr #10
   48e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48e10:	sub	sp, sp, #148	; 0x94
   48e14:	subs	r5, r1, #0
   48e18:	mov	fp, r0
   48e1c:	str	r2, [sp, #24]
   48e20:	str	r3, [sp, #36]	; 0x24
   48e24:	beq	48e54 <fputs@plt+0x37d0c>
   48e28:	ldrb	r6, [r5]
   48e2c:	mov	r0, r5
   48e30:	ldr	r1, [pc, #2628]	; 4987c <fputs@plt+0x38734>
   48e34:	bl	11124 <strcmp@plt>
   48e38:	cmp	r0, #0
   48e3c:	clz	r4, r6
   48e40:	lsr	r4, r4, #5
   48e44:	beq	48e78 <fputs@plt+0x37d30>
   48e48:	cmp	r6, #0
   48e4c:	movne	r4, #0
   48e50:	bne	48e68 <fputs@plt+0x37d20>
   48e54:	ldr	r3, [sp, #24]
   48e58:	mov	r4, #1
   48e5c:	ldrb	r3, [r3, #68]	; 0x44
   48e60:	cmp	r3, #2
   48e64:	beq	48e78 <fputs@plt+0x37d30>
   48e68:	ldr	r3, [sp, #188]	; 0xbc
   48e6c:	ands	r3, r3, #128	; 0x80
   48e70:	str	r3, [sp, #28]
   48e74:	beq	48e8c <fputs@plt+0x37d44>
   48e78:	ldr	r3, [sp, #184]	; 0xb8
   48e7c:	orr	r3, r3, #2
   48e80:	str	r3, [sp, #184]	; 0xb8
   48e84:	mov	r3, #1
   48e88:	str	r3, [sp, #28]
   48e8c:	ldr	r3, [sp, #188]	; 0xbc
   48e90:	tst	r3, #256	; 0x100
   48e94:	beq	48eb0 <fputs@plt+0x37d68>
   48e98:	ldr	r3, [sp, #28]
   48e9c:	orrs	r3, r3, r4
   48ea0:	ldrne	r3, [sp, #188]	; 0xbc
   48ea4:	bicne	r3, r3, #768	; 0x300
   48ea8:	orrne	r3, r3, #512	; 0x200
   48eac:	strne	r3, [sp, #188]	; 0xbc
   48eb0:	mov	r0, #48	; 0x30
   48eb4:	mov	r1, #0
   48eb8:	bl	1eb64 <fputs@plt+0xda1c>
   48ebc:	subs	r9, r0, #0
   48ec0:	beq	48f68 <fputs@plt+0x37e20>
   48ec4:	mov	r3, #0
   48ec8:	cmp	r4, #0
   48ecc:	strb	r3, [r9, #8]
   48ed0:	ldr	r3, [sp, #24]
   48ed4:	str	r3, [r9]
   48ed8:	mov	r3, #1
   48edc:	str	r9, [r9, #32]
   48ee0:	str	r3, [r9, #36]	; 0x24
   48ee4:	beq	48f04 <fputs@plt+0x37dbc>
   48ee8:	mov	r0, #84	; 0x54
   48eec:	mov	r1, #0
   48ef0:	bl	1eb64 <fputs@plt+0xda1c>
   48ef4:	subs	r7, r0, #0
   48ef8:	bne	490d8 <fputs@plt+0x37f90>
   48efc:	mov	r6, #7
   48f00:	b	49268 <fputs@plt+0x38120>
   48f04:	ldr	r3, [sp, #28]
   48f08:	cmp	r3, #0
   48f0c:	beq	48f1c <fputs@plt+0x37dd4>
   48f10:	ldr	r3, [sp, #188]	; 0xbc
   48f14:	tst	r3, #64	; 0x40
   48f18:	beq	48ee8 <fputs@plt+0x37da0>
   48f1c:	ldr	r3, [sp, #188]	; 0xbc
   48f20:	tst	r3, #131072	; 0x20000
   48f24:	beq	48ee8 <fputs@plt+0x37da0>
   48f28:	mov	r0, r5
   48f2c:	bl	16878 <fputs@plt+0x5730>
   48f30:	ldr	r7, [fp, #8]
   48f34:	add	r6, r0, #1
   48f38:	add	r7, r7, #1
   48f3c:	cmp	r6, r7
   48f40:	movge	r0, r6
   48f44:	movlt	r0, r7
   48f48:	asr	r1, r0, #31
   48f4c:	bl	1d128 <fputs@plt+0xbfe0>
   48f50:	mov	r3, #1
   48f54:	subs	r4, r0, #0
   48f58:	strb	r3, [r9, #9]
   48f5c:	bne	48f70 <fputs@plt+0x37e28>
   48f60:	mov	r0, r9
   48f64:	bl	183dc <fputs@plt+0x7294>
   48f68:	mov	r6, #7
   48f6c:	b	49088 <fputs@plt+0x37f40>
   48f70:	ldr	r3, [sp, #28]
   48f74:	cmp	r3, #0
   48f78:	beq	49050 <fputs@plt+0x37f08>
   48f7c:	mov	r2, r6
   48f80:	mov	r1, r5
   48f84:	bl	10fbc <memcpy@plt>
   48f88:	ldr	r3, [pc, #2288]	; 49880 <fputs@plt+0x38738>
   48f8c:	ldr	r6, [r3, #620]	; 0x26c
   48f90:	cmp	r6, #0
   48f94:	beq	48fe0 <fputs@plt+0x37e98>
   48f98:	ldr	r7, [r6]
   48f9c:	mov	r0, r4
   48fa0:	ldr	r1, [r7, #176]	; 0xb0
   48fa4:	bl	11124 <strcmp@plt>
   48fa8:	cmp	r0, #0
   48fac:	bne	490d0 <fputs@plt+0x37f88>
   48fb0:	ldr	r3, [r7]
   48fb4:	cmp	fp, r3
   48fb8:	bne	490d0 <fputs@plt+0x37f88>
   48fbc:	ldr	r3, [sp, #24]
   48fc0:	ldr	r3, [r3, #20]
   48fc4:	sub	r3, r3, #1
   48fc8:	cmp	r3, #0
   48fcc:	bge	49094 <fputs@plt+0x37f4c>
   48fd0:	ldr	r3, [r6, #64]	; 0x40
   48fd4:	str	r6, [r9, #4]
   48fd8:	add	r3, r3, #1
   48fdc:	str	r3, [r6, #64]	; 0x40
   48fe0:	mov	r0, r4
   48fe4:	bl	183dc <fputs@plt+0x7294>
   48fe8:	cmp	r6, #0
   48fec:	beq	48ee8 <fputs@plt+0x37da0>
   48ff0:	ldrb	r3, [r9, #9]
   48ff4:	cmp	r3, #0
   48ff8:	bne	49764 <fputs@plt+0x3861c>
   48ffc:	ldr	r3, [sp, #36]	; 0x24
   49000:	ldr	r2, [r9]
   49004:	str	r9, [r3]
   49008:	ldr	r3, [r9, #4]
   4900c:	ldr	r6, [r3, #48]	; 0x30
   49010:	str	r2, [r3, #4]
   49014:	cmp	r6, #0
   49018:	movne	r6, #0
   4901c:	bne	49088 <fputs@plt+0x37f40>
   49020:	ldr	r3, [r3]
   49024:	ldr	r4, [r3, #212]	; 0xd4
   49028:	ldr	r3, [pc, #2132]	; 49884 <fputs@plt+0x3873c>
   4902c:	mov	r0, r4
   49030:	str	r3, [r4, #16]
   49034:	ldr	r3, [pc, #2124]	; 49888 <fputs@plt+0x38740>
   49038:	ldr	r5, [r3, #128]	; 0x80
   4903c:	bl	141b8 <fputs@plt+0x3070>
   49040:	mov	r1, r0
   49044:	ldr	r0, [r4, #44]	; 0x2c
   49048:	blx	r5
   4904c:	b	49088 <fputs@plt+0x37f40>
   49050:	ldr	r3, [sp, #28]
   49054:	mov	r2, r7
   49058:	mov	r1, r5
   4905c:	mov	r0, fp
   49060:	strb	r3, [r4]
   49064:	mov	r3, r4
   49068:	ldr	r6, [fp, #36]	; 0x24
   4906c:	blx	r6
   49070:	subs	r6, r0, #0
   49074:	beq	48f88 <fputs@plt+0x37e40>
   49078:	mov	r0, r4
   4907c:	bl	183dc <fputs@plt+0x7294>
   49080:	mov	r0, r9
   49084:	bl	183dc <fputs@plt+0x7294>
   49088:	mov	r0, r6
   4908c:	add	sp, sp, #148	; 0x94
   49090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49094:	ldr	r2, [sp, #24]
   49098:	ldr	r2, [r2, #16]
   4909c:	add	r2, r2, r3, lsl #4
   490a0:	ldr	r2, [r2, #4]
   490a4:	cmp	r2, #0
   490a8:	beq	48fc4 <fputs@plt+0x37e7c>
   490ac:	ldr	r2, [r2, #4]
   490b0:	cmp	r2, r6
   490b4:	bne	48fc4 <fputs@plt+0x37e7c>
   490b8:	mov	r0, r4
   490bc:	mov	r6, #19
   490c0:	bl	183dc <fputs@plt+0x7294>
   490c4:	mov	r0, r9
   490c8:	bl	183dc <fputs@plt+0x7294>
   490cc:	b	49088 <fputs@plt+0x37f40>
   490d0:	ldr	r6, [r6, #68]	; 0x44
   490d4:	b	48f90 <fputs@plt+0x37e48>
   490d8:	ldr	r0, [fp, #4]
   490dc:	mov	r3, #4096	; 0x1000
   490e0:	mov	r4, #0
   490e4:	str	r3, [sp, #40]	; 0x28
   490e8:	str	r4, [r7]
   490ec:	cmp	r0, #72	; 0x48
   490f0:	movlt	r0, #72	; 0x48
   490f4:	add	r0, r0, #7
   490f8:	bic	r3, r0, #7
   490fc:	str	r3, [sp, #32]
   49100:	ldr	r3, [sp, #184]	; 0xb8
   49104:	ands	sl, r3, #2
   49108:	beq	49198 <fputs@plt+0x38050>
   4910c:	cmp	r5, r4
   49110:	beq	492ac <fputs@plt+0x38164>
   49114:	ldrb	r8, [r5]
   49118:	cmp	r8, r4
   4911c:	beq	492c8 <fputs@plt+0x38180>
   49120:	mov	r1, r5
   49124:	mov	r0, r4
   49128:	bl	1e740 <fputs@plt+0xd5f8>
   4912c:	subs	r3, r0, #0
   49130:	str	r3, [sp, #12]
   49134:	beq	49190 <fputs@plt+0x38048>
   49138:	bl	16878 <fputs@plt+0x5730>
   4913c:	mov	sl, r0
   49140:	mov	r6, #1
   49144:	str	r4, [sp, #16]
   49148:	mov	r8, r4
   4914c:	str	r4, [sp, #20]
   49150:	ldr	r0, [fp, #4]
   49154:	mov	r1, #0
   49158:	ldr	r3, [sp, #32]
   4915c:	add	r0, r0, #7
   49160:	bic	r0, r0, #7
   49164:	add	r0, r0, #288	; 0x120
   49168:	add	r0, r0, #1
   4916c:	add	r0, r0, r3, lsl #1
   49170:	add	r3, sl, sl, lsl #1
   49174:	add	r0, r0, r8
   49178:	add	r0, r0, r3
   4917c:	bl	1eb64 <fputs@plt+0xda1c>
   49180:	subs	r4, r0, #0
   49184:	bne	49318 <fputs@plt+0x381d0>
   49188:	ldr	r1, [sp, #12]
   4918c:	bl	1c334 <fputs@plt+0xb1ec>
   49190:	mov	r6, #7
   49194:	b	49258 <fputs@plt+0x38110>
   49198:	cmp	r5, #0
   4919c:	beq	492e0 <fputs@plt+0x38198>
   491a0:	ldrb	r3, [r5]
   491a4:	cmp	r3, #0
   491a8:	beq	492f8 <fputs@plt+0x381b0>
   491ac:	ldr	r6, [fp, #8]
   491b0:	add	r6, r6, #1
   491b4:	lsl	r0, r6, #1
   491b8:	asr	r1, r0, #31
   491bc:	bl	1d128 <fputs@plt+0xbfe0>
   491c0:	subs	r3, r0, #0
   491c4:	str	r3, [sp, #12]
   491c8:	beq	49190 <fputs@plt+0x38048>
   491cc:	strb	sl, [r3]
   491d0:	mov	r2, r6
   491d4:	mov	r1, r5
   491d8:	mov	r0, fp
   491dc:	ldr	r4, [fp, #36]	; 0x24
   491e0:	blx	r4
   491e4:	mov	r6, r0
   491e8:	mov	r0, r5
   491ec:	bl	16878 <fputs@plt+0x5730>
   491f0:	add	r0, r0, #1
   491f4:	add	r3, r5, r0
   491f8:	mov	r8, r3
   491fc:	str	r3, [sp, #20]
   49200:	ldrb	r3, [r8]
   49204:	cmp	r3, #0
   49208:	bne	49288 <fputs@plt+0x38140>
   4920c:	ldr	r3, [sp, #20]
   49210:	add	r8, r8, #1
   49214:	cmp	r6, #0
   49218:	sub	r8, r8, r3
   4921c:	bne	4924c <fputs@plt+0x38104>
   49220:	ldr	r0, [sp, #12]
   49224:	bl	16878 <fputs@plt+0x5730>
   49228:	ldr	r3, [fp, #8]
   4922c:	add	r2, r0, #7
   49230:	mov	sl, r0
   49234:	cmp	r2, r3
   49238:	blt	49310 <fputs@plt+0x381c8>
   4923c:	movw	r0, #48619	; 0xbdeb
   49240:	bl	2dcd0 <fputs@plt+0x1cb88>
   49244:	subs	r6, r0, #0
   49248:	beq	49310 <fputs@plt+0x381c8>
   4924c:	mov	r0, #0
   49250:	ldr	r1, [sp, #12]
   49254:	bl	1c334 <fputs@plt+0xb1ec>
   49258:	ldr	r0, [r7]
   4925c:	cmp	r0, #0
   49260:	beq	49268 <fputs@plt+0x38120>
   49264:	bl	45518 <fputs@plt+0x343d0>
   49268:	mov	r0, r7
   4926c:	bl	183dc <fputs@plt+0x7294>
   49270:	mov	r0, r9
   49274:	bl	183dc <fputs@plt+0x7294>
   49278:	ldr	r2, [sp, #36]	; 0x24
   4927c:	mov	r3, #0
   49280:	str	r3, [r2]
   49284:	b	49088 <fputs@plt+0x37f40>
   49288:	mov	r0, r8
   4928c:	bl	16878 <fputs@plt+0x5730>
   49290:	add	r0, r0, #1
   49294:	add	r8, r8, r0
   49298:	mov	r0, r8
   4929c:	bl	16878 <fputs@plt+0x5730>
   492a0:	add	r0, r0, #1
   492a4:	add	r8, r8, r0
   492a8:	b	49200 <fputs@plt+0x380b8>
   492ac:	mov	r6, #1
   492b0:	mov	r8, r5
   492b4:	str	r5, [sp, #12]
   492b8:	mov	sl, r5
   492bc:	str	r5, [sp, #16]
   492c0:	str	r5, [sp, #20]
   492c4:	b	49150 <fputs@plt+0x38008>
   492c8:	mov	r6, #1
   492cc:	mov	sl, r8
   492d0:	str	r8, [sp, #12]
   492d4:	str	r5, [sp, #16]
   492d8:	str	r8, [sp, #20]
   492dc:	b	49150 <fputs@plt+0x38008>
   492e0:	mov	r6, r5
   492e4:	mov	r8, r5
   492e8:	str	r5, [sp, #12]
   492ec:	str	r5, [sp, #16]
   492f0:	str	r5, [sp, #20]
   492f4:	b	49150 <fputs@plt+0x38008>
   492f8:	mov	r6, sl
   492fc:	mov	r8, sl
   49300:	str	sl, [sp, #12]
   49304:	str	r5, [sp, #16]
   49308:	str	sl, [sp, #20]
   4930c:	b	49150 <fputs@plt+0x38008>
   49310:	str	r5, [sp, #16]
   49314:	b	49150 <fputs@plt+0x38008>
   49318:	add	r3, r4, #224	; 0xe0
   4931c:	add	r0, r4, #272	; 0x110
   49320:	str	r0, [r4, #64]	; 0x40
   49324:	str	r3, [r4, #212]	; 0xd4
   49328:	ldr	r3, [fp, #4]
   4932c:	add	r3, r3, #7
   49330:	bic	r3, r3, #7
   49334:	add	r0, r0, r3
   49338:	ldr	r3, [sp, #32]
   4933c:	str	r0, [r4, #72]	; 0x48
   49340:	add	r0, r0, r3
   49344:	str	r0, [r4, #68]	; 0x44
   49348:	add	r0, r0, r3
   4934c:	ldr	r3, [sp, #12]
   49350:	str	r0, [r4, #176]	; 0xb0
   49354:	cmp	r3, #0
   49358:	beq	49410 <fputs@plt+0x382c8>
   4935c:	add	r3, sl, #1
   49360:	ldr	r1, [sp, #12]
   49364:	add	r2, r3, r8
   49368:	add	r2, r0, r2
   4936c:	str	r3, [sp, #32]
   49370:	str	r2, [r4, #180]	; 0xb4
   49374:	mov	r2, sl
   49378:	bl	10fbc <memcpy@plt>
   4937c:	cmp	r8, #0
   49380:	ldr	r3, [sp, #32]
   49384:	beq	4939c <fputs@plt+0x38254>
   49388:	ldr	r0, [r4, #176]	; 0xb0
   4938c:	mov	r2, r8
   49390:	ldr	r1, [sp, #20]
   49394:	add	r0, r0, r3
   49398:	bl	10fbc <memcpy@plt>
   4939c:	ldr	r8, [pc, #1256]	; 4988c <fputs@plt+0x38744>
   493a0:	mov	r2, sl
   493a4:	ldr	r1, [sp, #12]
   493a8:	ldr	r0, [r4, #180]	; 0xb4
   493ac:	bl	10fbc <memcpy@plt>
   493b0:	ldr	r3, [r8]
   493b4:	ldr	r1, [r4, #180]	; 0xb4
   493b8:	str	r3, [r1, sl]
   493bc:	add	r2, r1, sl
   493c0:	ldr	r3, [r8, #4]
   493c4:	ldr	r1, [sp, #12]
   493c8:	str	r3, [r2, #4]
   493cc:	ldrh	r3, [r8, #8]
   493d0:	strh	r3, [r2, #8]
   493d4:	add	r3, sl, #9
   493d8:	mov	r2, sl
   493dc:	ldr	r0, [r4, #180]	; 0xb4
   493e0:	add	r0, r0, r3
   493e4:	str	r0, [r4, #220]	; 0xdc
   493e8:	bl	10fbc <memcpy@plt>
   493ec:	ldr	r1, [r8, #10]!
   493f0:	mov	r0, #0
   493f4:	ldr	r3, [r4, #220]	; 0xdc
   493f8:	add	r2, r3, sl
   493fc:	str	r1, [r3, sl]
   49400:	ldrb	r3, [r8, #4]
   49404:	ldr	r1, [sp, #12]
   49408:	strb	r3, [r2, #4]
   4940c:	bl	1c334 <fputs@plt+0xb1ec>
   49410:	ldr	r3, [sp, #188]	; 0xbc
   49414:	str	fp, [r4]
   49418:	str	r3, [r4, #152]	; 0x98
   4941c:	ldr	r3, [sp, #16]
   49420:	cmp	r3, #0
   49424:	beq	494c8 <fputs@plt+0x38380>
   49428:	ldrb	r3, [r3]
   4942c:	cmp	r3, #0
   49430:	beq	494c8 <fputs@plt+0x38380>
   49434:	mov	r3, #0
   49438:	mov	r0, fp
   4943c:	str	r3, [sp, #44]	; 0x2c
   49440:	add	r3, sp, #44	; 0x2c
   49444:	str	r3, [sp]
   49448:	ldr	r2, [r4, #64]	; 0x40
   4944c:	ldr	r1, [r4, #176]	; 0xb0
   49450:	ldr	r3, [sp, #188]	; 0xbc
   49454:	bl	12c7c <fputs@plt+0x1b34>
   49458:	subs	r1, r0, #0
   4945c:	bne	49584 <fputs@plt+0x3843c>
   49460:	ldr	r8, [sp, #44]	; 0x2c
   49464:	ldr	r0, [r4, #64]	; 0x40
   49468:	bl	12c4c <fputs@plt+0x1b04>
   4946c:	mov	sl, r0
   49470:	and	r8, r8, #1
   49474:	cmp	r8, #0
   49478:	bne	494a0 <fputs@plt+0x38358>
   4947c:	mov	r0, r4
   49480:	bl	1ff10 <fputs@plt+0xedc8>
   49484:	ldr	r2, [sp, #40]	; 0x28
   49488:	ldr	r3, [r4, #156]	; 0x9c
   4948c:	cmp	r3, r2
   49490:	bls	494a0 <fputs@plt+0x38358>
   49494:	cmp	r3, #8192	; 0x2000
   49498:	movhi	r3, #8192	; 0x2000
   4949c:	str	r3, [sp, #40]	; 0x28
   494a0:	mov	r2, #0
   494a4:	ldr	r1, [pc, #996]	; 49890 <fputs@plt+0x38748>
   494a8:	ldr	r0, [sp, #16]
   494ac:	bl	48330 <fputs@plt+0x371e8>
   494b0:	ands	r2, sl, #8192	; 0x2000
   494b4:	strb	r0, [r4, #14]
   494b8:	beq	494e8 <fputs@plt+0x383a0>
   494bc:	ldr	r3, [sp, #188]	; 0xbc
   494c0:	orr	r3, r3, #1
   494c4:	str	r3, [sp, #188]	; 0xbc
   494c8:	mov	r3, #4
   494cc:	mov	sl, #1
   494d0:	strb	sl, [r4, #14]
   494d4:	strb	r3, [r4, #18]
   494d8:	ldr	r3, [sp, #188]	; 0xbc
   494dc:	strb	sl, [r4, #17]
   494e0:	and	r8, r3, sl
   494e4:	b	494fc <fputs@plt+0x383b4>
   494e8:	ldr	r1, [pc, #932]	; 49894 <fputs@plt+0x3874c>
   494ec:	ldr	r0, [sp, #16]
   494f0:	bl	48330 <fputs@plt+0x371e8>
   494f4:	subs	sl, r0, #0
   494f8:	bne	494bc <fputs@plt+0x38374>
   494fc:	add	r1, sp, #40	; 0x28
   49500:	mvn	r2, #0
   49504:	mov	r0, r4
   49508:	bl	1fb70 <fputs@plt+0xea28>
   4950c:	subs	r1, r0, #0
   49510:	bne	49584 <fputs@plt+0x3843c>
   49514:	ldr	r3, [sp, #40]	; 0x28
   49518:	cmp	r6, #0
   4951c:	mov	r2, #48	; 0x30
   49520:	eor	fp, r6, #1
   49524:	str	r3, [sp, #12]
   49528:	ldr	r3, [pc, #872]	; 49898 <fputs@plt+0x38750>
   4952c:	movne	r3, #0
   49530:	str	r3, [sp, #16]
   49534:	ldr	r3, [r4, #212]	; 0xd4
   49538:	mov	r0, r3
   4953c:	bl	10f20 <memset@plt>
   49540:	mov	r1, #88	; 0x58
   49544:	mov	r2, #1
   49548:	str	r2, [r0, #20]
   4954c:	str	r1, [r0, #28]
   49550:	ldr	r1, [sp, #16]
   49554:	strb	fp, [r0, #32]
   49558:	mov	fp, #2
   4955c:	str	r2, [r0, #24]
   49560:	strb	fp, [r0, #33]	; 0x21
   49564:	str	r1, [r0, #36]	; 0x24
   49568:	mov	r1, #100	; 0x64
   4956c:	str	r4, [r0, #40]	; 0x28
   49570:	str	r1, [r0, #16]
   49574:	ldr	r1, [sp, #12]
   49578:	bl	18b40 <fputs@plt+0x79f8>
   4957c:	subs	r1, r0, #0
   49580:	beq	495ac <fputs@plt+0x38464>
   49584:	ldr	r0, [r4, #64]	; 0x40
   49588:	str	r1, [sp, #12]
   4958c:	bl	12bc8 <fputs@plt+0x1a80>
   49590:	ldr	r0, [r4, #208]	; 0xd0
   49594:	bl	18c14 <fputs@plt+0x7acc>
   49598:	mov	r0, r4
   4959c:	bl	183dc <fputs@plt+0x7294>
   495a0:	ldr	r1, [sp, #12]
   495a4:	mov	r6, r1
   495a8:	b	49258 <fputs@plt+0x38110>
   495ac:	ldr	r3, [sp, #184]	; 0xb8
   495b0:	cmp	sl, #0
   495b4:	mvn	r2, #0
   495b8:	mov	r0, r4
   495bc:	strb	r8, [r4, #15]
   495c0:	strbeq	fp, [r4, #12]
   495c4:	strb	r6, [r4, #16]
   495c8:	mvn	r3, r3
   495cc:	and	r3, r3, #1
   495d0:	strb	r3, [r4, #6]
   495d4:	mvn	r3, #-1073741824	; 0xc0000000
   495d8:	str	r3, [r4, #164]	; 0xa4
   495dc:	uxtb	r3, sl
   495e0:	strb	r3, [r4, #4]
   495e4:	strb	r3, [r4, #7]
   495e8:	strb	r3, [r4, #13]
   495ec:	strb	r3, [r4, #19]
   495f0:	ldreq	r3, [pc, #676]	; 4989c <fputs@plt+0x38754>
   495f4:	streq	r3, [r4, #8]
   495f8:	mov	r3, #88	; 0x58
   495fc:	strh	r3, [r4, #148]	; 0x94
   49600:	mvn	r3, #0
   49604:	strd	r2, [r4, #168]	; 0xa8
   49608:	bl	1ff10 <fputs@plt+0xedc8>
   4960c:	ldr	r3, [sp, #184]	; 0xb8
   49610:	tst	r3, #1
   49614:	movne	r3, #2
   49618:	bne	49628 <fputs@plt+0x384e0>
   4961c:	cmp	r6, #0
   49620:	beq	4962c <fputs@plt+0x384e4>
   49624:	mov	r3, #4
   49628:	strb	r3, [r4, #5]
   4962c:	ldr	r3, [pc, #620]	; 498a0 <fputs@plt+0x38758>
   49630:	mov	r0, r4
   49634:	str	r3, [r4, #204]	; 0xcc
   49638:	ldr	r3, [sp, #24]
   4963c:	str	r4, [r7]
   49640:	ldrd	r2, [r3, #40]	; 0x28
   49644:	strd	r2, [r4, #136]	; 0x88
   49648:	bl	14648 <fputs@plt+0x3500>
   4964c:	ldr	r4, [r7]
   49650:	mov	r2, #100	; 0x64
   49654:	mov	r1, #0
   49658:	add	r0, sp, #44	; 0x2c
   4965c:	bl	10f20 <memset@plt>
   49660:	ldr	r0, [r4, #64]	; 0x40
   49664:	ldr	r3, [r0]
   49668:	cmp	r3, #0
   4966c:	bne	49774 <fputs@plt+0x3862c>
   49670:	ldr	r3, [sp, #184]	; 0xb8
   49674:	ldr	r2, [r7]
   49678:	strb	r3, [r7, #16]
   4967c:	ldr	r3, [sp, #24]
   49680:	ldr	r0, [r2, #64]	; 0x40
   49684:	str	r3, [r7, #4]
   49688:	ldr	r3, [pc, #532]	; 498a4 <fputs@plt+0x3875c>
   4968c:	str	r3, [r2, #184]	; 0xb8
   49690:	ldr	r3, [r0]
   49694:	str	r7, [r2, #188]	; 0xbc
   49698:	cmp	r3, #0
   4969c:	bne	497a4 <fputs@plt+0x3865c>
   496a0:	ldr	r0, [r7]
   496a4:	mov	r3, #0
   496a8:	str	r7, [r9, #4]
   496ac:	str	r3, [r7, #8]
   496b0:	str	r3, [r7, #12]
   496b4:	ldrb	r3, [r0, #15]
   496b8:	cmp	r3, #0
   496bc:	ldrhne	r3, [r7, #22]
   496c0:	orrne	r3, r3, #1
   496c4:	strhne	r3, [r7, #22]
   496c8:	ldrb	r3, [sp, #61]	; 0x3d
   496cc:	ldrb	r2, [sp, #60]	; 0x3c
   496d0:	lsl	r3, r3, #16
   496d4:	orr	r3, r3, r2, lsl #8
   496d8:	sub	r2, r3, #512	; 0x200
   496dc:	cmp	r2, #65024	; 0xfe00
   496e0:	str	r3, [r7, #32]
   496e4:	bhi	496f4 <fputs@plt+0x385ac>
   496e8:	sub	r2, r3, #1
   496ec:	tst	r2, r3
   496f0:	beq	497b4 <fputs@plt+0x3866c>
   496f4:	ldr	r3, [sp, #28]
   496f8:	mov	r2, #0
   496fc:	cmp	r5, r2
   49700:	moveq	r5, #0
   49704:	str	r2, [r7, #32]
   49708:	eor	r3, r3, #1
   4970c:	andne	r5, r3, #1
   49710:	cmp	r5, r2
   49714:	movne	r5, r2
   49718:	strbne	r2, [r7, #17]
   4971c:	strbne	r2, [r7, #18]
   49720:	mov	r2, r5
   49724:	add	r1, r7, #32
   49728:	bl	1fb70 <fputs@plt+0xea28>
   4972c:	subs	r6, r0, #0
   49730:	bne	49258 <fputs@plt+0x38110>
   49734:	ldr	r3, [r7, #32]
   49738:	sub	r5, r3, r5
   4973c:	str	r5, [r7, #36]	; 0x24
   49740:	ldrb	r3, [r9, #9]
   49744:	cmp	r3, #0
   49748:	beq	48ffc <fputs@plt+0x37eb4>
   4974c:	mov	r3, #1
   49750:	str	r3, [r7, #64]	; 0x40
   49754:	ldr	r3, [pc, #292]	; 49880 <fputs@plt+0x38738>
   49758:	ldr	r2, [r3, #620]	; 0x26c
   4975c:	str	r7, [r3, #620]	; 0x26c
   49760:	str	r2, [r7, #68]	; 0x44
   49764:	ldr	r3, [sp, #24]
   49768:	mov	r2, #0
   4976c:	ldr	r1, [r3, #20]
   49770:	b	497fc <fputs@plt+0x386b4>
   49774:	mov	r3, #0
   49778:	mov	r2, #0
   4977c:	add	r1, sp, #44	; 0x2c
   49780:	strd	r2, [sp]
   49784:	mov	r2, #100	; 0x64
   49788:	bl	12bf8 <fputs@plt+0x1ab0>
   4978c:	movw	r3, #522	; 0x20a
   49790:	mov	r6, r0
   49794:	cmp	r0, r3
   49798:	cmpne	r0, #0
   4979c:	beq	49670 <fputs@plt+0x38528>
   497a0:	b	49258 <fputs@plt+0x38110>
   497a4:	add	r2, r2, #184	; 0xb8
   497a8:	mov	r1, #15
   497ac:	bl	12c40 <fputs@plt+0x1af8>
   497b0:	b	496a0 <fputs@plt+0x38558>
   497b4:	ldrh	r3, [r7, #22]
   497b8:	ldrb	r5, [sp, #64]	; 0x40
   497bc:	orr	r3, r3, #2
   497c0:	strh	r3, [r7, #22]
   497c4:	ldr	r3, [sp, #96]	; 0x60
   497c8:	adds	r3, r3, #0
   497cc:	movne	r3, #1
   497d0:	strb	r3, [r7, #17]
   497d4:	ldr	r3, [sp, #108]	; 0x6c
   497d8:	adds	r3, r3, #0
   497dc:	movne	r3, #1
   497e0:	strb	r3, [r7, #18]
   497e4:	b	49720 <fputs@plt+0x385d8>
   497e8:	mov	r3, r2
   497ec:	b	49828 <fputs@plt+0x386e0>
   497f0:	mov	r3, r2
   497f4:	b	49850 <fputs@plt+0x38708>
   497f8:	add	r2, r2, #1
   497fc:	cmp	r1, r2
   49800:	ble	48ffc <fputs@plt+0x37eb4>
   49804:	ldr	r3, [sp, #24]
   49808:	ldr	r3, [r3, #16]
   4980c:	add	r3, r3, r2, lsl #4
   49810:	ldr	r3, [r3, #4]
   49814:	cmp	r3, #0
   49818:	beq	497f8 <fputs@plt+0x386b0>
   4981c:	ldrb	r0, [r3, #9]
   49820:	cmp	r0, #0
   49824:	beq	497f8 <fputs@plt+0x386b0>
   49828:	ldr	r2, [r3, #28]
   4982c:	cmp	r2, #0
   49830:	bne	497e8 <fputs@plt+0x386a0>
   49834:	ldr	r0, [r3, #4]
   49838:	ldr	r1, [r9, #4]
   4983c:	cmp	r0, r1
   49840:	strhi	r3, [r9, #24]
   49844:	strhi	r2, [r9, #28]
   49848:	strhi	r9, [r3, #28]
   4984c:	bhi	48ffc <fputs@plt+0x37eb4>
   49850:	ldr	r2, [r3, #24]
   49854:	cmp	r2, #0
   49858:	beq	49868 <fputs@plt+0x38720>
   4985c:	ldr	r0, [r2, #4]
   49860:	cmp	r1, r0
   49864:	bhi	497f0 <fputs@plt+0x386a8>
   49868:	cmp	r2, #0
   4986c:	strd	r2, [r9, #24]
   49870:	strne	r9, [r2, #28]
   49874:	str	r9, [r3, #24]
   49878:	b	48ffc <fputs@plt+0x37eb4>
   4987c:	andeq	r7, r7, r7, lsr #15
   49880:	ldrdeq	pc, [r8], -r0
   49884:			; <UNDEFINED> instruction: 0xfffff830
   49888:	andeq	fp, r8, r0, lsr r1
   4988c:	andeq	r3, r7, ip, ror #19
   49890:			; <UNDEFINED> instruction: 0x000777b0
   49894:			; <UNDEFINED> instruction: 0x000777b7
   49898:	strdeq	r3, [r4], -r8
   4989c:	andcs	r0, r2, #1
   498a0:	andeq	lr, r2, r0, asr r4
   498a4:	andeq	r6, r1, r4, asr #15
   498a8:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   498ac:	ldr	r5, [r0]
   498b0:	ldr	r3, [r5, #16]
   498b4:	ldr	r4, [r3, #20]
   498b8:	cmp	r4, #0
   498bc:	movne	r4, #0
   498c0:	bne	49908 <fputs@plt+0x387c0>
   498c4:	ldrb	r1, [r0, #453]	; 0x1c5
   498c8:	cmp	r1, #0
   498cc:	bne	49908 <fputs@plt+0x387c0>
   498d0:	movw	r3, #542	; 0x21e
   498d4:	mov	r6, r0
   498d8:	mov	r2, r5
   498dc:	stm	sp, {r1, r3}
   498e0:	add	r3, sp, #12
   498e4:	ldr	r0, [r5]
   498e8:	bl	48e0c <fputs@plt+0x37cc4>
   498ec:	subs	r4, r0, #0
   498f0:	beq	49914 <fputs@plt+0x387cc>
   498f4:	ldr	r1, [pc, #72]	; 49944 <fputs@plt+0x387fc>
   498f8:	mov	r0, r6
   498fc:	bl	2fdcc <fputs@plt+0x1ec84>
   49900:	str	r4, [r6, #12]
   49904:	mov	r4, #1
   49908:	mov	r0, r4
   4990c:	add	sp, sp, #16
   49910:	pop	{r4, r5, r6, pc}
   49914:	ldr	r0, [sp, #12]
   49918:	mvn	r2, #0
   4991c:	ldr	r3, [r5, #16]
   49920:	ldr	r1, [r5, #76]	; 0x4c
   49924:	str	r0, [r3, #20]
   49928:	mov	r3, r4
   4992c:	bl	1fe80 <fputs@plt+0xed38>
   49930:	cmp	r0, #7
   49934:	bne	49908 <fputs@plt+0x387c0>
   49938:	mov	r0, r5
   4993c:	bl	185e4 <fputs@plt+0x749c>
   49940:	b	49904 <fputs@plt+0x387bc>
   49944:	andeq	r7, r7, r1, asr #15
   49948:	push	{r4, r5, r6, r7, r8, lr}
   4994c:	mov	r7, r1
   49950:	mov	r5, r0
   49954:	mov	r1, r2
   49958:	mov	r0, r7
   4995c:	mov	r4, r2
   49960:	bl	15724 <fputs@plt+0x45dc>
   49964:	cmp	r0, #1
   49968:	mov	r6, r0
   4996c:	bne	499f8 <fputs@plt+0x388b0>
   49970:	mov	r2, #544	; 0x220
   49974:	mov	r3, #0
   49978:	mov	r0, r5
   4997c:	bl	1def8 <fputs@plt+0xcdb0>
   49980:	subs	r4, r0, #0
   49984:	bne	499a0 <fputs@plt+0x38858>
   49988:	ldr	r2, [pc, #152]	; 49a28 <fputs@plt+0x388e0>
   4998c:	mov	r1, #7
   49990:	mov	r0, r5
   49994:	bl	2f9a0 <fputs@plt+0x1e858>
   49998:	mov	r0, r4
   4999c:	pop	{r4, r5, r6, r7, r8, pc}
   499a0:	str	r7, [r4]
   499a4:	bl	498a8 <fputs@plt+0x38760>
   499a8:	subs	r8, r0, #0
   499ac:	beq	499c8 <fputs@plt+0x38880>
   499b0:	ldr	r2, [pc, #116]	; 49a2c <fputs@plt+0x388e4>
   499b4:	mov	r0, r5
   499b8:	mov	r8, r6
   499bc:	ldr	r3, [r4, #4]
   499c0:	ldr	r1, [r4, #12]
   499c4:	bl	2f9a0 <fputs@plt+0x1e858>
   499c8:	mov	r0, r5
   499cc:	ldr	r1, [r4, #4]
   499d0:	bl	1c334 <fputs@plt+0xb1ec>
   499d4:	mov	r0, r4
   499d8:	bl	20194 <fputs@plt+0xf04c>
   499dc:	mov	r1, r4
   499e0:	mov	r0, r5
   499e4:	bl	1c334 <fputs@plt+0xb1ec>
   499e8:	cmp	r8, #0
   499ec:	beq	49a18 <fputs@plt+0x388d0>
   499f0:	mov	r4, #0
   499f4:	b	49998 <fputs@plt+0x38850>
   499f8:	cmp	r0, #0
   499fc:	bge	49a18 <fputs@plt+0x388d0>
   49a00:	mov	r3, r4
   49a04:	ldr	r2, [pc, #36]	; 49a30 <fputs@plt+0x388e8>
   49a08:	mov	r1, #1
   49a0c:	mov	r0, r5
   49a10:	bl	2f9a0 <fputs@plt+0x1e858>
   49a14:	b	499f0 <fputs@plt+0x388a8>
   49a18:	ldr	r3, [r7, #16]
   49a1c:	add	r6, r3, r6, lsl #4
   49a20:	ldr	r4, [r6, #4]
   49a24:	b	49998 <fputs@plt+0x38850>
   49a28:	andeq	r6, r7, r2, ror #20
   49a2c:	andeq	r6, r7, ip, asr #10
   49a30:	andeq	r7, r7, r7, lsl #16
   49a34:	cmp	r2, r0
   49a38:	push	{r4, r5, r6, r7, r8, lr}
   49a3c:	bne	49a54 <fputs@plt+0x3890c>
   49a40:	mov	r1, #1
   49a44:	ldr	r2, [pc, #244]	; 49b40 <fputs@plt+0x389f8>
   49a48:	bl	2f9a0 <fputs@plt+0x1e858>
   49a4c:	mov	r4, #0
   49a50:	b	49a84 <fputs@plt+0x3893c>
   49a54:	mov	r5, r0
   49a58:	mov	r7, r1
   49a5c:	mov	r0, #48	; 0x30
   49a60:	mov	r1, #0
   49a64:	mov	r6, r2
   49a68:	mov	r8, r3
   49a6c:	bl	1eb64 <fputs@plt+0xda1c>
   49a70:	subs	r4, r0, #0
   49a74:	bne	49aa8 <fputs@plt+0x38960>
   49a78:	mov	r1, #7
   49a7c:	mov	r0, r5
   49a80:	bl	1ca88 <fputs@plt+0xb940>
   49a84:	mov	r0, r4
   49a88:	pop	{r4, r5, r6, r7, r8, pc}
   49a8c:	ldr	r2, [pc, #176]	; 49b44 <fputs@plt+0x389fc>
   49a90:	mov	r1, r6
   49a94:	mov	r0, r5
   49a98:	bl	2f9a0 <fputs@plt+0x1e858>
   49a9c:	mov	r0, r4
   49aa0:	bl	183dc <fputs@plt+0x7294>
   49aa4:	b	49a4c <fputs@plt+0x38904>
   49aa8:	mov	r1, r6
   49aac:	mov	r2, r8
   49ab0:	mov	r0, r5
   49ab4:	bl	49948 <fputs@plt+0x38800>
   49ab8:	mov	r2, r7
   49abc:	mov	r1, r5
   49ac0:	str	r0, [r4, #24]
   49ac4:	mov	r0, r5
   49ac8:	bl	49948 <fputs@plt+0x38800>
   49acc:	mov	r2, #0
   49ad0:	clz	r3, r0
   49ad4:	str	r5, [r4]
   49ad8:	lsr	r3, r3, #5
   49adc:	str	r6, [r4, #20]
   49ae0:	mov	r6, #1
   49ae4:	str	r0, [r4, #4]
   49ae8:	str	r2, [r4, #40]	; 0x28
   49aec:	ldr	r2, [r4, #24]
   49af0:	str	r6, [r4, #16]
   49af4:	cmp	r2, #0
   49af8:	moveq	r3, r6
   49afc:	cmp	r3, #0
   49b00:	bne	49a9c <fputs@plt+0x38954>
   49b04:	ldr	r1, [r2, #4]
   49b08:	mvn	r2, #0
   49b0c:	ldr	r1, [r1, #32]
   49b10:	bl	1fe80 <fputs@plt+0xed38>
   49b14:	cmp	r0, #7
   49b18:	beq	49a9c <fputs@plt+0x38954>
   49b1c:	ldr	r3, [r4, #4]
   49b20:	ldrb	r3, [r3, #8]
   49b24:	cmp	r3, #0
   49b28:	bne	49a8c <fputs@plt+0x38944>
   49b2c:	ldr	r2, [r4, #24]
   49b30:	ldr	r3, [r2, #16]
   49b34:	add	r3, r3, #1
   49b38:	str	r3, [r2, #16]
   49b3c:	b	49a84 <fputs@plt+0x3893c>
   49b40:	andeq	r7, r7, fp, lsl r8
   49b44:	andeq	r7, r7, r3, asr #16
   49b48:	ldr	r3, [r0, #416]	; 0x1a0
   49b4c:	mov	r2, #1
   49b50:	lsl	r2, r2, r1
   49b54:	cmp	r3, #0
   49b58:	movne	r0, r3
   49b5c:	ldr	r3, [r0, #340]	; 0x154
   49b60:	tst	r3, r2
   49b64:	bxne	lr
   49b68:	orr	r3, r3, r2
   49b6c:	add	r2, r1, #86	; 0x56
   49b70:	ldr	ip, [r0]
   49b74:	cmp	r1, #1
   49b78:	str	r3, [r0, #340]	; 0x154
   49b7c:	ldr	r3, [ip, #16]
   49b80:	add	r3, r3, r1, lsl #4
   49b84:	ldr	r3, [r3, #12]
   49b88:	ldr	r3, [r3]
   49b8c:	str	r3, [r0, r2, lsl #2]
   49b90:	bxne	lr
   49b94:	b	498a8 <fputs@plt+0x38760>
   49b98:	push	{r4, r5, r6, lr}
   49b9c:	mov	r6, r1
   49ba0:	mov	r1, r2
   49ba4:	mov	r5, r2
   49ba8:	ldr	r4, [r0, #416]	; 0x1a0
   49bac:	cmp	r4, #0
   49bb0:	moveq	r4, r0
   49bb4:	bl	49b48 <fputs@plt+0x38a00>
   49bb8:	ldr	r3, [r4, #336]	; 0x150
   49bbc:	mov	r2, #1
   49bc0:	ldrb	r1, [r4, #20]
   49bc4:	orr	r3, r3, r2, lsl r5
   49bc8:	orr	r1, r1, r6
   49bcc:	strb	r1, [r4, #20]
   49bd0:	str	r3, [r4, #336]	; 0x150
   49bd4:	pop	{r4, r5, r6, pc}
   49bd8:	push	{r4, r5, r6, r7, r8, lr}
   49bdc:	mov	r6, r0
   49be0:	mov	r7, r1
   49be4:	mov	r4, #0
   49be8:	ldr	r5, [r0]
   49bec:	ldr	r3, [r5, #20]
   49bf0:	cmp	r3, r4
   49bf4:	pople	{r4, r5, r6, r7, r8, pc}
   49bf8:	lsl	r3, r4, #4
   49bfc:	ldr	r2, [r5, #16]
   49c00:	add	r1, r2, r3
   49c04:	ldr	r1, [r1, #4]
   49c08:	cmp	r1, #0
   49c0c:	beq	49c38 <fputs@plt+0x38af0>
   49c10:	cmp	r7, #0
   49c14:	beq	49c2c <fputs@plt+0x38ae4>
   49c18:	mov	r0, r7
   49c1c:	ldr	r1, [r2, r3]
   49c20:	bl	12f2c <fputs@plt+0x1de4>
   49c24:	cmp	r0, #0
   49c28:	bne	49c38 <fputs@plt+0x38af0>
   49c2c:	mov	r1, r4
   49c30:	mov	r0, r6
   49c34:	bl	49b48 <fputs@plt+0x38a00>
   49c38:	add	r4, r4, #1
   49c3c:	b	49bec <fputs@plt+0x38aa4>
   49c40:	ldr	r3, [r0, #468]	; 0x1d4
   49c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49c48:	sub	sp, sp, #244	; 0xf4
   49c4c:	subs	r9, r1, #0
   49c50:	str	r3, [sp, #96]	; 0x60
   49c54:	ldr	r3, [r0, #472]	; 0x1d8
   49c58:	add	ip, r3, #1
   49c5c:	str	r3, [r0, #468]	; 0x1d4
   49c60:	str	ip, [r0, #472]	; 0x1d8
   49c64:	bne	49c78 <fputs@plt+0x38b30>
   49c68:	mov	r5, #1
   49c6c:	mov	r0, r5
   49c70:	add	sp, sp, #244	; 0xf4
   49c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49c78:	ldr	r3, [r0]
   49c7c:	mov	r4, r0
   49c80:	str	r3, [sp, #36]	; 0x24
   49c84:	ldrb	r3, [r3, #69]	; 0x45
   49c88:	cmp	r3, #0
   49c8c:	bne	49c68 <fputs@plt+0x38b20>
   49c90:	ldr	r3, [r0, #68]	; 0x44
   49c94:	cmp	r3, #0
   49c98:	bne	49c68 <fputs@plt+0x38b20>
   49c9c:	mov	r1, #21
   49ca0:	str	r3, [sp]
   49ca4:	str	r2, [sp, #32]
   49ca8:	mov	r2, r3
   49cac:	bl	2fe88 <fputs@plt+0x1ed40>
   49cb0:	subs	r5, r0, #0
   49cb4:	bne	49c68 <fputs@plt+0x38b20>
   49cb8:	mov	r2, #48	; 0x30
   49cbc:	mov	r1, r5
   49cc0:	add	r0, sp, #192	; 0xc0
   49cc4:	bl	10f20 <memset@plt>
   49cc8:	ldr	r3, [sp, #32]
   49ccc:	ldrb	r3, [r3]
   49cd0:	cmp	r3, #8
   49cd4:	bhi	49cf4 <fputs@plt+0x38bac>
   49cd8:	ldr	r0, [sp, #36]	; 0x24
   49cdc:	ldr	r1, [r9, #44]	; 0x2c
   49ce0:	bl	20124 <fputs@plt+0xefdc>
   49ce4:	ldr	r3, [r9, #8]
   49ce8:	str	r5, [r9, #44]	; 0x2c
   49cec:	bic	r3, r3, #1
   49cf0:	str	r3, [r9, #8]
   49cf4:	mov	r2, #0
   49cf8:	mov	r1, r9
   49cfc:	mov	r0, r4
   49d00:	bl	19980 <fputs@plt+0x8838>
   49d04:	mov	r2, #28
   49d08:	mov	r1, #0
   49d0c:	add	r0, sp, #132	; 0x84
   49d10:	bl	10f20 <memset@plt>
   49d14:	ldr	r3, [r9, #44]	; 0x2c
   49d18:	str	r3, [sp, #128]	; 0x80
   49d1c:	ldr	r3, [r9, #28]
   49d20:	str	r3, [sp, #24]
   49d24:	ldr	r3, [r4, #68]	; 0x44
   49d28:	cmp	r3, #0
   49d2c:	str	r3, [sp, #40]	; 0x28
   49d30:	bne	4ba50 <fputs@plt+0x3a908>
   49d34:	ldr	r3, [sp, #36]	; 0x24
   49d38:	ldrb	r6, [r3, #69]	; 0x45
   49d3c:	cmp	r6, #0
   49d40:	movne	r5, #1
   49d44:	ldrne	r3, [sp, #40]	; 0x28
   49d48:	bne	4ba58 <fputs@plt+0x3a910>
   49d4c:	ldr	r3, [r9, #8]
   49d50:	ubfx	r3, r3, #3, #1
   49d54:	str	r3, [sp, #44]	; 0x2c
   49d58:	ldr	r3, [r9]
   49d5c:	ldr	r3, [r3]
   49d60:	cmp	r3, #1
   49d64:	ble	4a51c <fputs@plt+0x393d4>
   49d68:	ldr	r3, [sp, #32]
   49d6c:	ldrb	r3, [r3]
   49d70:	sub	r3, r3, #10
   49d74:	cmp	r3, #1
   49d78:	bhi	4a51c <fputs@plt+0x393d4>
   49d7c:	mov	r5, #1
   49d80:	ldr	r1, [pc, #3904]	; 4acc8 <fputs@plt+0x39b80>
   49d84:	mov	r0, r4
   49d88:	bl	2fdcc <fputs@plt+0x1ec84>
   49d8c:	str	r6, [sp, #28]
   49d90:	ldr	r3, [sp, #96]	; 0x60
   49d94:	cmp	r5, #0
   49d98:	str	r3, [r4, #468]	; 0x1d4
   49d9c:	bne	49dc0 <fputs@plt+0x38c78>
   49da0:	ldr	r3, [sp, #32]
   49da4:	ldrb	r3, [r3]
   49da8:	cmp	r3, #9
   49dac:	bne	49dc0 <fputs@plt+0x38c78>
   49db0:	mov	r0, r4
   49db4:	ldr	r1, [sp, #24]
   49db8:	ldr	r2, [sp, #28]
   49dbc:	bl	3765c <fputs@plt+0x26514>
   49dc0:	ldr	r0, [sp, #36]	; 0x24
   49dc4:	ldr	r1, [sp, #220]	; 0xdc
   49dc8:	bl	1c334 <fputs@plt+0xb1ec>
   49dcc:	ldr	r0, [sp, #36]	; 0x24
   49dd0:	ldr	r1, [sp, #232]	; 0xe8
   49dd4:	bl	1c334 <fputs@plt+0xb1ec>
   49dd8:	b	49c6c <fputs@plt+0x38b24>
   49ddc:	ldr	r2, [sp, #24]
   49de0:	mov	r3, #72	; 0x48
   49de4:	mla	r2, r3, sl, r2
   49de8:	ldr	r1, [r2, #24]
   49dec:	ldr	r3, [r2, #28]
   49df0:	cmp	r3, #0
   49df4:	beq	49f7c <fputs@plt+0x38e34>
   49df8:	ldr	r0, [r3]
   49dfc:	ldrsh	r2, [r1, #34]	; 0x22
   49e00:	ldr	r0, [r0]
   49e04:	cmp	r2, r0
   49e08:	beq	49e28 <fputs@plt+0x38ce0>
   49e0c:	str	r0, [sp]
   49e10:	mov	r0, r4
   49e14:	ldr	r3, [r1]
   49e18:	ldr	r1, [pc, #3756]	; 4accc <fputs@plt+0x39b84>
   49e1c:	bl	2fdcc <fputs@plt+0x1ec84>
   49e20:	mov	r5, #1
   49e24:	b	49d90 <fputs@plt+0x38c48>
   49e28:	ldr	fp, [r4]
   49e2c:	ldrh	r2, [fp, #64]	; 0x40
   49e30:	tst	r2, #1
   49e34:	bne	49f50 <fputs@plt+0x38e08>
   49e38:	ldr	r3, [r3, #8]
   49e3c:	ldr	r7, [r9, #28]
   49e40:	ands	r3, r3, #8
   49e44:	str	r3, [sp, #48]	; 0x30
   49e48:	beq	49e9c <fputs@plt+0x38d54>
   49e4c:	ldr	r3, [sp, #44]	; 0x2c
   49e50:	cmp	r3, #0
   49e54:	bne	49f50 <fputs@plt+0x38e08>
   49e58:	ldr	r3, [r7]
   49e5c:	cmp	r3, #1
   49e60:	bgt	49f50 <fputs@plt+0x38e08>
   49e64:	ldr	r3, [r9, #32]
   49e68:	cmp	r3, #0
   49e6c:	beq	49e7c <fputs@plt+0x38d34>
   49e70:	ldr	r3, [r3, #4]
   49e74:	tst	r3, #2097152	; 0x200000
   49e78:	bne	49f50 <fputs@plt+0x38e08>
   49e7c:	ldr	r0, [r9]
   49e80:	bl	19b84 <fputs@plt+0x8a3c>
   49e84:	tst	r0, #2097152	; 0x200000
   49e88:	bne	49f50 <fputs@plt+0x38e08>
   49e8c:	ldr	r0, [r9, #44]	; 0x2c
   49e90:	bl	19b84 <fputs@plt+0x8a3c>
   49e94:	tst	r0, #2097152	; 0x200000
   49e98:	bne	49f50 <fputs@plt+0x38e08>
   49e9c:	mov	r3, #72	; 0x48
   49ea0:	mla	r3, r3, sl, r7
   49ea4:	ldr	r5, [r3, #28]
   49ea8:	ldr	r3, [r5, #56]	; 0x38
   49eac:	cmp	r3, #0
   49eb0:	beq	49ec0 <fputs@plt+0x38d78>
   49eb4:	ldr	r2, [r9, #56]	; 0x38
   49eb8:	cmp	r2, #0
   49ebc:	bne	49f50 <fputs@plt+0x38e08>
   49ec0:	ldr	r2, [r5, #60]	; 0x3c
   49ec4:	cmp	r2, #0
   49ec8:	bne	49f50 <fputs@plt+0x38e08>
   49ecc:	ldr	r0, [r9, #8]
   49ed0:	adds	r2, r3, #0
   49ed4:	movne	r2, #1
   49ed8:	ands	r2, r2, r0, lsr #7
   49edc:	bne	49f50 <fputs@plt+0x38e08>
   49ee0:	ldr	r2, [r5, #28]
   49ee4:	ldr	r2, [r2]
   49ee8:	cmp	r2, #0
   49eec:	beq	49f50 <fputs@plt+0x38e08>
   49ef0:	ldr	ip, [r5, #8]
   49ef4:	tst	ip, #1
   49ef8:	bne	49f50 <fputs@plt+0x38e08>
   49efc:	cmp	r3, #0
   49f00:	beq	49f1c <fputs@plt+0x38dd4>
   49f04:	ldr	r2, [r7]
   49f08:	cmp	r2, #1
   49f0c:	bgt	49f50 <fputs@plt+0x38e08>
   49f10:	ldr	r2, [sp, #44]	; 0x2c
   49f14:	cmp	r2, #0
   49f18:	bne	49f50 <fputs@plt+0x38e08>
   49f1c:	ldr	r1, [sp, #48]	; 0x30
   49f20:	and	r2, r0, #1
   49f24:	cmp	r1, #0
   49f28:	movne	r1, r2
   49f2c:	moveq	r1, #0
   49f30:	cmp	r1, #0
   49f34:	bne	49f50 <fputs@plt+0x38e08>
   49f38:	ldr	r1, [r9, #44]	; 0x2c
   49f3c:	cmp	r1, #0
   49f40:	beq	49fe8 <fputs@plt+0x38ea0>
   49f44:	ldr	lr, [r5, #44]	; 0x2c
   49f48:	cmp	lr, #0
   49f4c:	beq	49ff4 <fputs@plt+0x38eac>
   49f50:	ldr	r3, [r9, #28]
   49f54:	str	r3, [sp, #24]
   49f58:	ldr	r3, [sp, #36]	; 0x24
   49f5c:	ldrb	r3, [r3, #69]	; 0x45
   49f60:	cmp	r3, #0
   49f64:	bne	49e20 <fputs@plt+0x38cd8>
   49f68:	ldr	r3, [sp, #32]
   49f6c:	ldrb	r3, [r3]
   49f70:	cmp	r3, #8
   49f74:	ldrhi	r3, [r9, #44]	; 0x2c
   49f78:	strhi	r3, [sp, #128]	; 0x80
   49f7c:	add	sl, sl, #1
   49f80:	ldr	r3, [r9, #48]	; 0x30
   49f84:	cmp	r3, #0
   49f88:	str	r3, [sp, #28]
   49f8c:	bne	49fa0 <fputs@plt+0x38e58>
   49f90:	ldr	r3, [sp, #24]
   49f94:	ldr	r3, [r3]
   49f98:	cmp	r3, sl
   49f9c:	bgt	49ddc <fputs@plt+0x38c94>
   49fa0:	mov	r0, r4
   49fa4:	bl	271cc <fputs@plt+0x16084>
   49fa8:	subs	fp, r0, #0
   49fac:	beq	4ba60 <fputs@plt+0x3a918>
   49fb0:	ldr	r3, [r9, #48]	; 0x30
   49fb4:	cmp	r3, #0
   49fb8:	str	r3, [sp, #28]
   49fbc:	moveq	sl, r3
   49fc0:	ldreq	r5, [sp, #24]
   49fc4:	beq	4a570 <fputs@plt+0x39428>
   49fc8:	mov	r1, r9
   49fcc:	mov	r0, r4
   49fd0:	ldr	r2, [sp, #32]
   49fd4:	bl	539fc <fputs@plt+0x428b4>
   49fd8:	ldr	r3, [sp, #96]	; 0x60
   49fdc:	mov	r5, r0
   49fe0:	str	r3, [r4, #468]	; 0x1d4
   49fe4:	b	49c6c <fputs@plt+0x38b24>
   49fe8:	ldr	lr, [sp, #44]	; 0x2c
   49fec:	cmp	lr, #0
   49ff0:	bne	49f44 <fputs@plt+0x38dfc>
   49ff4:	cmp	r3, #0
   49ff8:	beq	4a008 <fputs@plt+0x38ec0>
   49ffc:	ldr	r3, [r9, #32]
   4a000:	orrs	r3, r3, r2
   4a004:	bne	49f50 <fputs@plt+0x38e08>
   4a008:	tst	ip, #12288	; 0x3000
   4a00c:	bne	49f50 <fputs@plt+0x38e08>
   4a010:	tst	r0, #8192	; 0x2000
   4a014:	beq	4a024 <fputs@plt+0x38edc>
   4a018:	ldr	r3, [r5, #48]	; 0x30
   4a01c:	cmp	r3, #0
   4a020:	bne	49f50 <fputs@plt+0x38e08>
   4a024:	mov	r3, #72	; 0x48
   4a028:	mla	r3, r3, sl, r7
   4a02c:	ldrb	r3, [r3, #44]	; 0x2c
   4a030:	tst	r3, #32
   4a034:	bne	49f50 <fputs@plt+0x38e08>
   4a038:	ldr	r3, [r5, #48]	; 0x30
   4a03c:	cmp	r3, #0
   4a040:	beq	4a0c0 <fputs@plt+0x38f78>
   4a044:	ldr	r3, [r5, #44]	; 0x2c
   4a048:	cmp	r3, #0
   4a04c:	bne	49f50 <fputs@plt+0x38e08>
   4a050:	ldr	r3, [sp, #44]	; 0x2c
   4a054:	cmp	r3, #0
   4a058:	bne	49f50 <fputs@plt+0x38e08>
   4a05c:	cmp	r2, #0
   4a060:	bne	49f50 <fputs@plt+0x38e08>
   4a064:	ldr	r3, [r7]
   4a068:	cmp	r3, #1
   4a06c:	bne	49f50 <fputs@plt+0x38e08>
   4a070:	mov	r2, r5
   4a074:	ldr	r3, [r2, #8]
   4a078:	tst	r3, #9
   4a07c:	bne	49f50 <fputs@plt+0x38e08>
   4a080:	ldr	r3, [r2, #48]	; 0x30
   4a084:	cmp	r3, #0
   4a088:	beq	4a098 <fputs@plt+0x38f50>
   4a08c:	ldrb	r0, [r2, #4]
   4a090:	cmp	r0, #116	; 0x74
   4a094:	bne	49f50 <fputs@plt+0x38e08>
   4a098:	ldr	r2, [r2, #28]
   4a09c:	ldr	r2, [r2]
   4a0a0:	cmp	r2, #0
   4a0a4:	ble	49f50 <fputs@plt+0x38e08>
   4a0a8:	subs	r2, r3, #0
   4a0ac:	bne	4a074 <fputs@plt+0x38f2c>
   4a0b0:	cmp	r1, #0
   4a0b4:	movne	ip, #20
   4a0b8:	ldrne	r0, [r1]
   4a0bc:	bne	4a21c <fputs@plt+0x390d4>
   4a0c0:	mov	r3, #72	; 0x48
   4a0c4:	mov	r1, #21
   4a0c8:	ldr	r6, [r4, #496]	; 0x1f0
   4a0cc:	mov	r0, r4
   4a0d0:	mla	r3, r3, sl, r7
   4a0d4:	ldr	r2, [r3, #52]	; 0x34
   4a0d8:	ldr	r3, [r3, #16]
   4a0dc:	str	r2, [sp, #72]	; 0x48
   4a0e0:	str	r3, [r4, #496]	; 0x1f0
   4a0e4:	mov	r3, #0
   4a0e8:	mov	r2, r3
   4a0ec:	str	r3, [sp]
   4a0f0:	bl	2fe88 <fputs@plt+0x1ed40>
   4a0f4:	str	r6, [r4, #496]	; 0x1f0
   4a0f8:	ldr	r5, [r5, #48]	; 0x30
   4a0fc:	cmp	r5, #0
   4a100:	bne	4a228 <fputs@plt+0x390e0>
   4a104:	mov	r3, #72	; 0x48
   4a108:	mov	r0, fp
   4a10c:	mla	r6, r3, sl, r7
   4a110:	ldr	r1, [r6, #12]
   4a114:	ldr	r3, [r6, #28]
   4a118:	str	r3, [sp, #60]	; 0x3c
   4a11c:	bl	1c334 <fputs@plt+0xb1ec>
   4a120:	mov	r0, fp
   4a124:	ldr	r1, [r6, #16]
   4a128:	bl	1c334 <fputs@plt+0xb1ec>
   4a12c:	mov	r0, fp
   4a130:	ldr	r1, [r6, #20]
   4a134:	bl	1c334 <fputs@plt+0xb1ec>
   4a138:	ldr	r3, [r6, #24]
   4a13c:	str	r5, [r6, #12]
   4a140:	str	r5, [r6, #16]
   4a144:	str	r5, [r6, #20]
   4a148:	str	r5, [r6, #28]
   4a14c:	cmp	r3, #0
   4a150:	beq	4a190 <fputs@plt+0x39048>
   4a154:	ldrh	r2, [r3, #36]	; 0x24
   4a158:	cmp	r2, #1
   4a15c:	subne	r2, r2, #1
   4a160:	strhne	r2, [r3, #36]	; 0x24
   4a164:	bne	4a180 <fputs@plt+0x39038>
   4a168:	ldr	r2, [r4, #416]	; 0x1a0
   4a16c:	cmp	r2, #0
   4a170:	moveq	r2, r4
   4a174:	ldr	r1, [r2, #528]	; 0x210
   4a178:	str	r1, [r3, #68]	; 0x44
   4a17c:	str	r3, [r2, #528]	; 0x210
   4a180:	mov	r3, #72	; 0x48
   4a184:	mov	r2, #0
   4a188:	mla	r3, r3, sl, r7
   4a18c:	str	r2, [r3, #24]
   4a190:	mov	r3, #72	; 0x48
   4a194:	ldr	r6, [sp, #60]	; 0x3c
   4a198:	mov	r5, r9
   4a19c:	mul	r3, r3, sl
   4a1a0:	str	r3, [sp, #56]	; 0x38
   4a1a4:	str	r3, [sp, #76]	; 0x4c
   4a1a8:	add	r3, r7, r3
   4a1ac:	str	r3, [sp, #80]	; 0x50
   4a1b0:	ldr	r8, [r6, #28]
   4a1b4:	ldr	r7, [r5, #28]
   4a1b8:	ldr	r3, [r8]
   4a1bc:	cmp	r7, #0
   4a1c0:	str	r3, [sp, #52]	; 0x34
   4a1c4:	ldrne	r3, [sp, #80]	; 0x50
   4a1c8:	ldrbne	r3, [r3, #44]	; 0x2c
   4a1cc:	bne	4a2e0 <fputs@plt+0x39198>
   4a1d0:	mov	r3, r7
   4a1d4:	mov	r2, r7
   4a1d8:	mov	r1, r7
   4a1dc:	mov	r0, fp
   4a1e0:	bl	284e4 <fputs@plt+0x1739c>
   4a1e4:	cmp	r0, #0
   4a1e8:	mov	r7, r0
   4a1ec:	str	r0, [r5, #28]
   4a1f0:	bne	4a2dc <fputs@plt+0x39194>
   4a1f4:	mov	r0, fp
   4a1f8:	ldr	r1, [sp, #60]	; 0x3c
   4a1fc:	bl	20098 <fputs@plt+0xef50>
   4a200:	b	4a2b4 <fputs@plt+0x3916c>
   4a204:	ldr	r2, [r1, #4]
   4a208:	mla	r2, ip, r3, r2
   4a20c:	ldrh	r2, [r2, #16]
   4a210:	cmp	r2, #0
   4a214:	beq	49f50 <fputs@plt+0x38e08>
   4a218:	add	r3, r3, #1
   4a21c:	cmp	r3, r0
   4a220:	blt	4a204 <fputs@plt+0x390bc>
   4a224:	b	4a0c0 <fputs@plt+0x38f78>
   4a228:	mov	r1, r9
   4a22c:	mov	r0, fp
   4a230:	ldr	r8, [r9, #44]	; 0x2c
   4a234:	ldr	r3, [r9, #56]	; 0x38
   4a238:	ldr	r6, [r9, #48]	; 0x30
   4a23c:	str	r3, [sp, #52]	; 0x34
   4a240:	ldr	r3, [r9, #60]	; 0x3c
   4a244:	str	r3, [sp, #24]
   4a248:	mov	r3, #0
   4a24c:	mov	r2, r3
   4a250:	str	r3, [r9, #28]
   4a254:	str	r3, [r9, #44]	; 0x2c
   4a258:	str	r3, [r9, #48]	; 0x30
   4a25c:	str	r3, [r9, #56]	; 0x38
   4a260:	str	r3, [r9, #60]	; 0x3c
   4a264:	bl	2102c <fputs@plt+0xfee4>
   4a268:	ldr	r3, [sp, #24]
   4a26c:	cmp	r0, #0
   4a270:	str	r7, [r9, #28]
   4a274:	streq	r6, [r9, #48]	; 0x30
   4a278:	str	r8, [r9, #44]	; 0x2c
   4a27c:	str	r3, [r9, #60]	; 0x3c
   4a280:	ldr	r3, [sp, #52]	; 0x34
   4a284:	str	r3, [r9, #56]	; 0x38
   4a288:	mov	r3, #116	; 0x74
   4a28c:	strb	r3, [r9, #4]
   4a290:	beq	4a2a8 <fputs@plt+0x39160>
   4a294:	cmp	r6, #0
   4a298:	str	r6, [r0, #48]	; 0x30
   4a29c:	strne	r0, [r6, #52]	; 0x34
   4a2a0:	str	r9, [r0, #52]	; 0x34
   4a2a4:	str	r0, [r9, #48]	; 0x30
   4a2a8:	ldrb	r3, [fp, #69]	; 0x45
   4a2ac:	cmp	r3, #0
   4a2b0:	beq	4a0f8 <fputs@plt+0x38fb0>
   4a2b4:	ldr	r3, [sp, #48]	; 0x30
   4a2b8:	cmp	r3, #0
   4a2bc:	beq	4a2d4 <fputs@plt+0x3918c>
   4a2c0:	ldr	r3, [r9, #8]
   4a2c4:	orr	r3, r3, #8
   4a2c8:	str	r3, [r9, #8]
   4a2cc:	mov	r3, #1
   4a2d0:	str	r3, [sp, #44]	; 0x2c
   4a2d4:	mvn	sl, #0
   4a2d8:	b	49f50 <fputs@plt+0x38e08>
   4a2dc:	mov	r3, #0
   4a2e0:	str	r3, [sp, #64]	; 0x40
   4a2e4:	ldr	r3, [sp, #52]	; 0x34
   4a2e8:	cmp	r3, #1
   4a2ec:	ble	4a31c <fputs@plt+0x391d4>
   4a2f0:	ldr	r2, [sp, #52]	; 0x34
   4a2f4:	add	r3, sl, #1
   4a2f8:	mov	r1, r7
   4a2fc:	mov	r0, fp
   4a300:	sub	r2, r2, #1
   4a304:	bl	283f0 <fputs@plt+0x172a8>
   4a308:	str	r0, [r5, #28]
   4a30c:	mov	r7, r0
   4a310:	ldrb	r3, [fp, #69]	; 0x45
   4a314:	cmp	r3, #0
   4a318:	bne	4a1f4 <fputs@plt+0x390ac>
   4a31c:	ldr	r3, [sp, #56]	; 0x38
   4a320:	add	r8, r8, #8
   4a324:	add	r3, r7, r3
   4a328:	str	r3, [sp, #24]
   4a32c:	mov	r3, #0
   4a330:	ldr	r2, [sp, #24]
   4a334:	add	r2, r2, #72	; 0x48
   4a338:	str	r2, [sp, #24]
   4a33c:	add	r2, r8, #72	; 0x48
   4a340:	str	r2, [sp, #68]	; 0x44
   4a344:	ldr	r2, [sp, #52]	; 0x34
   4a348:	cmp	r2, r3
   4a34c:	bgt	4a444 <fputs@plt+0x392fc>
   4a350:	ldr	r3, [sp, #76]	; 0x4c
   4a354:	add	r7, r7, r3
   4a358:	ldr	r3, [sp, #64]	; 0x40
   4a35c:	strb	r3, [r7, #44]	; 0x2c
   4a360:	mov	r7, #0
   4a364:	ldr	r8, [r5]
   4a368:	ldr	r3, [r8]
   4a36c:	cmp	r7, r3
   4a370:	blt	4a48c <fputs@plt+0x39344>
   4a374:	ldr	r3, [r6, #44]	; 0x2c
   4a378:	cmp	r3, #0
   4a37c:	movne	r2, #0
   4a380:	movne	ip, #20
   4a384:	ldrne	r0, [r3]
   4a388:	bne	4a4f0 <fputs@plt+0x393a8>
   4a38c:	mov	r2, #0
   4a390:	mov	r0, fp
   4a394:	ldr	r1, [r6, #32]
   4a398:	bl	20ef8 <fputs@plt+0xfdb0>
   4a39c:	ldr	r3, [sp, #48]	; 0x30
   4a3a0:	mov	r2, r0
   4a3a4:	cmp	r3, #0
   4a3a8:	beq	4a508 <fputs@plt+0x393c0>
   4a3ac:	ldr	r7, [r5, #32]
   4a3b0:	mov	r0, fp
   4a3b4:	str	r2, [r5, #32]
   4a3b8:	mov	r2, #0
   4a3bc:	str	r7, [r5, #40]	; 0x28
   4a3c0:	ldr	r1, [r6, #40]	; 0x28
   4a3c4:	bl	20ef8 <fputs@plt+0xfdb0>
   4a3c8:	mov	r2, r0
   4a3cc:	mov	r1, r7
   4a3d0:	mov	r0, fp
   4a3d4:	bl	20490 <fputs@plt+0xf348>
   4a3d8:	mov	r2, #0
   4a3dc:	ldr	r1, [r6, #36]	; 0x24
   4a3e0:	str	r0, [r5, #40]	; 0x28
   4a3e4:	mov	r0, fp
   4a3e8:	bl	20f00 <fputs@plt+0xfdb8>
   4a3ec:	str	r0, [r5, #36]	; 0x24
   4a3f0:	mov	r7, #0
   4a3f4:	mov	r1, r5
   4a3f8:	ldr	r2, [sp, #72]	; 0x48
   4a3fc:	mov	r0, fp
   4a400:	str	r7, [sp]
   4a404:	ldr	r3, [r6]
   4a408:	bl	22c64 <fputs@plt+0x11b1c>
   4a40c:	ldr	r3, [r6, #8]
   4a410:	and	r2, r3, #1
   4a414:	ldr	r3, [r5, #8]
   4a418:	orr	r3, r3, r2
   4a41c:	str	r3, [r5, #8]
   4a420:	ldr	r3, [r6, #56]	; 0x38
   4a424:	cmp	r3, r7
   4a428:	strne	r3, [r5, #56]	; 0x38
   4a42c:	ldr	r5, [r5, #48]	; 0x30
   4a430:	strne	r7, [r6, #56]	; 0x38
   4a434:	ldr	r6, [r6, #48]	; 0x30
   4a438:	cmp	r5, #0
   4a43c:	bne	4a1b0 <fputs@plt+0x39068>
   4a440:	b	4a1f4 <fputs@plt+0x390ac>
   4a444:	str	r3, [sp, #84]	; 0x54
   4a448:	mov	r0, fp
   4a44c:	ldr	r3, [sp, #24]
   4a450:	ldr	r1, [r3, #-12]
   4a454:	bl	1c598 <fputs@plt+0xb450>
   4a458:	ldr	r3, [sp, #24]
   4a45c:	mov	r1, r8
   4a460:	mov	r2, #72	; 0x48
   4a464:	sub	r0, r3, #64	; 0x40
   4a468:	bl	10fbc <memcpy@plt>
   4a46c:	mov	r0, r8
   4a470:	mov	r2, #72	; 0x48
   4a474:	mov	r1, #0
   4a478:	bl	10f20 <memset@plt>
   4a47c:	ldr	r8, [sp, #68]	; 0x44
   4a480:	ldr	r3, [sp, #84]	; 0x54
   4a484:	add	r3, r3, #1
   4a488:	b	4a330 <fputs@plt+0x391e8>
   4a48c:	mov	r3, #20
   4a490:	mul	r2, r3, r7
   4a494:	ldr	r3, [r8, #4]
   4a498:	add	r3, r3, r2
   4a49c:	ldr	r1, [r3, #4]
   4a4a0:	cmp	r1, #0
   4a4a4:	bne	4a4d4 <fputs@plt+0x3938c>
   4a4a8:	mov	r0, fp
   4a4ac:	ldr	r1, [r3, #8]
   4a4b0:	str	r2, [sp, #52]	; 0x34
   4a4b4:	bl	1e740 <fputs@plt+0xd5f8>
   4a4b8:	str	r0, [sp, #24]
   4a4bc:	bl	12e9c <fputs@plt+0x1d54>
   4a4c0:	ldr	r3, [r8, #4]
   4a4c4:	ldr	r1, [sp, #24]
   4a4c8:	ldr	r2, [sp, #52]	; 0x34
   4a4cc:	add	r3, r3, r2
   4a4d0:	str	r1, [r3, #4]
   4a4d4:	add	r7, r7, #1
   4a4d8:	b	4a368 <fputs@plt+0x39220>
   4a4dc:	ldr	r1, [r3, #4]
   4a4e0:	mov	lr, #0
   4a4e4:	mla	r1, ip, r2, r1
   4a4e8:	add	r2, r2, #1
   4a4ec:	strh	lr, [r1, #16]
   4a4f0:	cmp	r2, r0
   4a4f4:	blt	4a4dc <fputs@plt+0x39394>
   4a4f8:	str	r3, [r5, #44]	; 0x2c
   4a4fc:	mov	r3, #0
   4a500:	str	r3, [r6, #44]	; 0x2c
   4a504:	b	4a38c <fputs@plt+0x39244>
   4a508:	mov	r0, fp
   4a50c:	ldr	r1, [r5, #32]
   4a510:	bl	20490 <fputs@plt+0xf348>
   4a514:	str	r0, [r5, #32]
   4a518:	b	4a3f0 <fputs@plt+0x392a8>
   4a51c:	ldr	sl, [sp, #40]	; 0x28
   4a520:	b	49f80 <fputs@plt+0x38e38>
   4a524:	ldr	r7, [r5, #28]
   4a528:	cmp	r7, #0
   4a52c:	beq	4a568 <fputs@plt+0x39420>
   4a530:	ldr	r8, [r5, #32]
   4a534:	cmp	r8, #0
   4a538:	beq	4aa5c <fputs@plt+0x39914>
   4a53c:	ldr	r2, [sp, #24]
   4a540:	mov	r3, #72	; 0x48
   4a544:	mla	r3, r3, sl, r2
   4a548:	ldrb	r3, [r3, #45]	; 0x2d
   4a54c:	tst	r3, #16
   4a550:	bne	4a568 <fputs@plt+0x39420>
   4a554:	mov	r3, r8
   4a558:	mov	r1, #14
   4a55c:	ldr	r2, [r5, #36]	; 0x24
   4a560:	mov	r0, fp
   4a564:	bl	276a4 <fputs@plt+0x1655c>
   4a568:	add	sl, sl, #1
   4a56c:	add	r5, r5, #72	; 0x48
   4a570:	ldr	r3, [sp, #24]
   4a574:	ldr	r3, [r3]
   4a578:	cmp	r3, sl
   4a57c:	bgt	4a524 <fputs@plt+0x393dc>
   4a580:	ldr	r3, [r9]
   4a584:	ldr	r5, [r9, #8]
   4a588:	ldr	sl, [r9, #36]	; 0x24
   4a58c:	str	r3, [sp, #28]
   4a590:	ldr	r3, [r9, #32]
   4a594:	str	r3, [sp, #68]	; 0x44
   4a598:	ldr	r3, [r9, #40]	; 0x28
   4a59c:	str	r3, [sp, #60]	; 0x3c
   4a5a0:	and	r3, r5, #1
   4a5a4:	strb	r3, [sp, #116]	; 0x74
   4a5a8:	and	r3, r5, #9
   4a5ac:	cmp	r3, #1
   4a5b0:	bne	4a5e8 <fputs@plt+0x394a0>
   4a5b4:	mvn	r2, #0
   4a5b8:	ldr	r1, [sp, #28]
   4a5bc:	ldr	r0, [sp, #128]	; 0x80
   4a5c0:	bl	1b48c <fputs@plt+0xa344>
   4a5c4:	subs	r2, r0, #0
   4a5c8:	bne	4a5e8 <fputs@plt+0x394a0>
   4a5cc:	bic	r3, r5, #1
   4a5d0:	ldr	r1, [sp, #28]
   4a5d4:	str	r3, [r9, #8]
   4a5d8:	ldr	r0, [sp, #36]	; 0x24
   4a5dc:	bl	20f00 <fputs@plt+0xfdb8>
   4a5e0:	mov	sl, r0
   4a5e4:	str	r0, [r9, #36]	; 0x24
   4a5e8:	ldr	r1, [sp, #128]	; 0x80
   4a5ec:	cmp	r1, #0
   4a5f0:	mvneq	r3, #0
   4a5f4:	streq	r3, [sp, #148]	; 0x94
   4a5f8:	beq	4a658 <fputs@plt+0x39510>
   4a5fc:	ldr	r3, [sp, #28]
   4a600:	mov	r2, #0
   4a604:	mov	r0, r4
   4a608:	ldr	r3, [r3]
   4a60c:	bl	3437c <fputs@plt+0x23234>
   4a610:	ldr	r2, [r4, #72]	; 0x48
   4a614:	mvn	ip, #5
   4a618:	ldr	r1, [sp, #28]
   4a61c:	add	r3, r2, #1
   4a620:	ldr	r1, [r1]
   4a624:	str	r3, [r4, #72]	; 0x48
   4a628:	ldr	r3, [sp, #128]	; 0x80
   4a62c:	str	r2, [sp, #136]	; 0x88
   4a630:	ldr	r3, [r3]
   4a634:	stmib	sp, {r0, ip}
   4a638:	mov	r0, #0
   4a63c:	str	r0, [sp]
   4a640:	mov	r0, fp
   4a644:	add	r3, r3, #1
   4a648:	add	r3, r3, r1
   4a64c:	mov	r1, #57	; 0x39
   4a650:	bl	2725c <fputs@plt+0x16114>
   4a654:	str	r0, [sp, #148]	; 0x94
   4a658:	ldr	r3, [sp, #32]
   4a65c:	ldrb	r3, [r3]
   4a660:	cmp	r3, #12
   4a664:	bne	4a684 <fputs@plt+0x3953c>
   4a668:	ldr	r3, [sp, #28]
   4a66c:	mov	r1, #57	; 0x39
   4a670:	mov	r0, fp
   4a674:	ldr	r2, [sp, #32]
   4a678:	ldr	r3, [r3]
   4a67c:	ldr	r2, [r2, #4]
   4a680:	bl	276a4 <fputs@plt+0x1655c>
   4a684:	ldr	r0, [fp, #24]
   4a688:	bl	2703c <fputs@plt+0x15ef4>
   4a68c:	mov	r3, #320	; 0x140
   4a690:	mov	r2, r0
   4a694:	str	r0, [sp, #100]	; 0x64
   4a698:	mov	r1, r9
   4a69c:	mov	r0, r4
   4a6a0:	strh	r3, [r9, #6]
   4a6a4:	bl	4d100 <fputs@plt+0x3bfb8>
   4a6a8:	ldr	r3, [r9, #12]
   4a6ac:	cmp	r3, #0
   4a6b0:	bne	4a6dc <fputs@plt+0x39594>
   4a6b4:	ldr	r1, [sp, #148]	; 0x94
   4a6b8:	cmp	r1, #0
   4a6bc:	blt	4a6dc <fputs@plt+0x39594>
   4a6c0:	mov	r0, fp
   4a6c4:	bl	1516c <fputs@plt+0x4024>
   4a6c8:	mov	r3, #58	; 0x3a
   4a6cc:	strb	r3, [r0]
   4a6d0:	ldrb	r3, [sp, #156]	; 0x9c
   4a6d4:	orr	r3, r3, #1
   4a6d8:	strb	r3, [sp, #156]	; 0x9c
   4a6dc:	ldr	r3, [r9, #8]
   4a6e0:	ands	r3, r3, #1
   4a6e4:	beq	4a740 <fputs@plt+0x395f8>
   4a6e8:	ldr	r5, [r4, #72]	; 0x48
   4a6ec:	mov	r0, r4
   4a6f0:	ldr	r1, [r9]
   4a6f4:	add	r3, r5, #1
   4a6f8:	str	r5, [sp, #120]	; 0x78
   4a6fc:	str	r3, [r4, #72]	; 0x48
   4a700:	mov	r3, #0
   4a704:	mov	r2, r3
   4a708:	bl	3437c <fputs@plt+0x23234>
   4a70c:	mvn	r3, #5
   4a710:	mov	r2, r5
   4a714:	mov	r1, #57	; 0x39
   4a718:	stmib	sp, {r0, r3}
   4a71c:	mov	r3, #0
   4a720:	mov	r0, fp
   4a724:	str	r3, [sp]
   4a728:	bl	2725c <fputs@plt+0x16114>
   4a72c:	mov	r1, #8
   4a730:	str	r0, [sp, #124]	; 0x7c
   4a734:	mov	r0, fp
   4a738:	bl	19404 <fputs@plt+0x82bc>
   4a73c:	mov	r3, #3
   4a740:	strb	r3, [sp, #117]	; 0x75
   4a744:	cmp	sl, #0
   4a748:	ldr	r3, [sp, #44]	; 0x2c
   4a74c:	movne	r3, #0
   4a750:	eoreq	r3, r3, #1
   4a754:	cmp	r3, #0
   4a758:	beq	4acac <fputs@plt+0x39b64>
   4a75c:	ldrsh	r2, [r9, #6]
   4a760:	mov	r0, r4
   4a764:	ldrb	r3, [sp, #116]	; 0x74
   4a768:	ldr	r1, [sp, #24]
   4a76c:	str	r2, [sp, #8]
   4a770:	ldr	r2, [r9, #8]
   4a774:	cmp	r3, #0
   4a778:	movne	r3, #1024	; 0x400
   4a77c:	moveq	r3, #0
   4a780:	and	r2, r2, #16384	; 0x4000
   4a784:	orr	r3, r3, r2
   4a788:	ldr	r2, [sp, #68]	; 0x44
   4a78c:	str	r3, [sp, #4]
   4a790:	ldr	r3, [r9]
   4a794:	str	r3, [sp]
   4a798:	ldr	r3, [sp, #128]	; 0x80
   4a79c:	bl	50750 <fputs@plt+0x3f608>
   4a7a0:	subs	r5, r0, #0
   4a7a4:	beq	49e20 <fputs@plt+0x38cd8>
   4a7a8:	ldrsh	r3, [r5, #32]
   4a7ac:	ldrsh	r2, [r9, #6]
   4a7b0:	cmp	r2, r3
   4a7b4:	strhgt	r3, [r9, #6]
   4a7b8:	ldrb	r3, [sp, #116]	; 0x74
   4a7bc:	cmp	r3, #0
   4a7c0:	beq	4a7d0 <fputs@plt+0x39688>
   4a7c4:	ldrb	r3, [r5, #42]	; 0x2a
   4a7c8:	cmp	r3, #0
   4a7cc:	strbne	r3, [sp, #117]	; 0x75
   4a7d0:	ldr	r2, [sp, #128]	; 0x80
   4a7d4:	cmp	r2, #0
   4a7d8:	beq	4a7f4 <fputs@plt+0x396ac>
   4a7dc:	ldrsb	r3, [r5, #38]	; 0x26
   4a7e0:	ldr	r2, [r2]
   4a7e4:	str	r3, [sp, #132]	; 0x84
   4a7e8:	cmp	r2, r3
   4a7ec:	moveq	r3, #0
   4a7f0:	streq	r3, [sp, #128]	; 0x80
   4a7f4:	ldr	r1, [sp, #148]	; 0x94
   4a7f8:	cmp	r1, #0
   4a7fc:	blt	4a814 <fputs@plt+0x396cc>
   4a800:	ldr	r3, [sp, #128]	; 0x80
   4a804:	cmp	r3, #0
   4a808:	bne	4a814 <fputs@plt+0x396cc>
   4a80c:	mov	r0, fp
   4a810:	bl	23464 <fputs@plt+0x1231c>
   4a814:	ldr	r3, [r5, #52]	; 0x34
   4a818:	mov	r0, r4
   4a81c:	mov	r1, r9
   4a820:	ldr	r2, [sp, #28]
   4a824:	str	r3, [sp, #16]
   4a828:	ldr	r3, [r5, #48]	; 0x30
   4a82c:	str	r3, [sp, #12]
   4a830:	ldr	r3, [sp, #32]
   4a834:	str	r3, [sp, #8]
   4a838:	add	r3, sp, #116	; 0x74
   4a83c:	str	r3, [sp, #4]
   4a840:	add	r3, sp, #128	; 0x80
   4a844:	str	r3, [sp]
   4a848:	mvn	r3, #0
   4a84c:	bl	4db20 <fputs@plt+0x3c9d8>
   4a850:	mov	r0, r5
   4a854:	bl	27c80 <fputs@plt+0x16b38>
   4a858:	ldrb	r3, [sp, #117]	; 0x75
   4a85c:	cmp	r3, #3
   4a860:	bne	4a870 <fputs@plt+0x39728>
   4a864:	ldr	r1, [pc, #1136]	; 4acdc <fputs@plt+0x39b94>
   4a868:	mov	r0, r4
   4a86c:	bl	37dac <fputs@plt+0x26c64>
   4a870:	ldr	r3, [sp, #128]	; 0x80
   4a874:	cmp	r3, #0
   4a878:	beq	4b98c <fputs@plt+0x3a844>
   4a87c:	ldr	r1, [sp, #132]	; 0x84
   4a880:	mov	r0, r4
   4a884:	ldr	r2, [pc, #1092]	; 4acd0 <fputs@plt+0x39b88>
   4a888:	ldr	r3, [pc, #1092]	; 4acd4 <fputs@plt+0x39b8c>
   4a88c:	cmp	r1, #0
   4a890:	movgt	r1, r2
   4a894:	movle	r1, r3
   4a898:	bl	37dac <fputs@plt+0x26c64>
   4a89c:	ldr	r3, [sp, #28]
   4a8a0:	ldr	r5, [r4, #8]
   4a8a4:	ldr	r3, [r3]
   4a8a8:	ldr	r0, [r5, #24]
   4a8ac:	str	r3, [sp, #60]	; 0x3c
   4a8b0:	ldr	r3, [sp, #152]	; 0x98
   4a8b4:	str	r3, [sp, #52]	; 0x34
   4a8b8:	bl	2703c <fputs@plt+0x15ef4>
   4a8bc:	ldr	r3, [sp, #32]
   4a8c0:	str	r0, [sp, #64]	; 0x40
   4a8c4:	ldr	r7, [sp, #128]	; 0x80
   4a8c8:	ldrb	r3, [r3]
   4a8cc:	str	r3, [sp, #48]	; 0x30
   4a8d0:	ldr	r3, [sp, #32]
   4a8d4:	ldr	r3, [r3, #4]
   4a8d8:	str	r3, [sp, #56]	; 0x38
   4a8dc:	ldr	r3, [sp, #144]	; 0x90
   4a8e0:	cmp	r3, #0
   4a8e4:	beq	4a910 <fputs@plt+0x397c8>
   4a8e8:	mov	r1, #14
   4a8ec:	mov	r0, r5
   4a8f0:	ldr	r2, [sp, #140]	; 0x8c
   4a8f4:	bl	276a4 <fputs@plt+0x1655c>
   4a8f8:	mov	r0, r5
   4a8fc:	ldr	r1, [sp, #52]	; 0x34
   4a900:	bl	2785c <fputs@plt+0x16714>
   4a904:	mov	r0, r5
   4a908:	ldr	r1, [sp, #144]	; 0x90
   4a90c:	bl	15144 <fputs@plt+0x3ffc>
   4a910:	ldr	r3, [sp, #136]	; 0x88
   4a914:	str	r3, [sp, #44]	; 0x2c
   4a918:	ldr	r3, [sp, #48]	; 0x30
   4a91c:	and	r3, r3, #251	; 0xfb
   4a920:	cmp	r3, #9
   4a924:	bne	4b858 <fputs@plt+0x3a710>
   4a928:	ldr	r3, [sp, #32]
   4a92c:	mov	sl, #0
   4a930:	ldr	r6, [r3, #8]
   4a934:	ldr	r3, [sp, #60]	; 0x3c
   4a938:	str	r3, [sp, #72]	; 0x48
   4a93c:	ldr	r3, [r7]
   4a940:	ldr	r8, [sp, #132]	; 0x84
   4a944:	sub	r3, r3, r8
   4a948:	str	r3, [sp, #80]	; 0x50
   4a94c:	ldrb	r3, [sp, #156]	; 0x9c
   4a950:	tst	r3, #1
   4a954:	beq	4b87c <fputs@plt+0x3a734>
   4a958:	ldr	r7, [r4, #72]	; 0x48
   4a95c:	ldr	r8, [r4, #76]	; 0x4c
   4a960:	add	r3, r8, #1
   4a964:	ldr	r8, [sp, #144]	; 0x90
   4a968:	str	r3, [sp, #68]	; 0x44
   4a96c:	str	r3, [r4, #76]	; 0x4c
   4a970:	add	r3, r7, #1
   4a974:	cmp	r8, #0
   4a978:	str	r3, [r4, #72]	; 0x48
   4a97c:	beq	4a98c <fputs@plt+0x39844>
   4a980:	mov	r0, r4
   4a984:	bl	27658 <fputs@plt+0x16510>
   4a988:	mov	r8, r0
   4a98c:	ldr	r2, [sp, #72]	; 0x48
   4a990:	mov	r1, #60	; 0x3c
   4a994:	mov	r0, r5
   4a998:	ldr	r3, [sp, #80]	; 0x50
   4a99c:	add	r3, r3, #1
   4a9a0:	add	r3, r3, r2
   4a9a4:	mov	r2, r7
   4a9a8:	str	r3, [sp]
   4a9ac:	ldr	r3, [sp, #68]	; 0x44
   4a9b0:	bl	2713c <fputs@plt+0x15ff4>
   4a9b4:	cmp	r8, #0
   4a9b8:	beq	4a9c8 <fputs@plt+0x39880>
   4a9bc:	mov	r1, r8
   4a9c0:	mov	r0, r5
   4a9c4:	bl	1c254 <fputs@plt+0xb10c>
   4a9c8:	mov	r1, #106	; 0x6a
   4a9cc:	mov	r0, r5
   4a9d0:	ldr	r2, [sp, #44]	; 0x2c
   4a9d4:	mov	r8, #0
   4a9d8:	ldr	r3, [sp, #52]	; 0x34
   4a9dc:	bl	276a4 <fputs@plt+0x1655c>
   4a9e0:	add	r3, r0, #1
   4a9e4:	mov	r0, r5
   4a9e8:	ldr	r1, [r9, #16]
   4a9ec:	ldr	r2, [sp, #64]	; 0x40
   4a9f0:	str	r3, [sp, #76]	; 0x4c
   4a9f4:	bl	278b8 <fputs@plt+0x16770>
   4a9f8:	mov	r1, #100	; 0x64
   4a9fc:	mov	r0, r5
   4aa00:	str	r7, [sp]
   4aa04:	ldr	r2, [sp, #44]	; 0x2c
   4aa08:	ldr	r3, [sp, #68]	; 0x44
   4aa0c:	bl	2713c <fputs@plt+0x15ff4>
   4aa10:	ldr	r3, [sp, #80]	; 0x50
   4aa14:	add	r8, r3, r8
   4aa18:	ldr	r2, [sp, #40]	; 0x28
   4aa1c:	ldr	r3, [sp, #72]	; 0x48
   4aa20:	cmp	r3, r2
   4aa24:	bgt	4b8b4 <fputs@plt+0x3a76c>
   4aa28:	ldr	r3, [sp, #48]	; 0x30
   4aa2c:	cmp	r3, #11
   4aa30:	beq	4b9ac <fputs@plt+0x3a864>
   4aa34:	cmp	r3, #12
   4aa38:	beq	4b8e8 <fputs@plt+0x3a7a0>
   4aa3c:	cmp	r3, #10
   4aa40:	bne	4b9fc <fputs@plt+0x3a8b4>
   4aa44:	mov	r3, #1
   4aa48:	mov	r1, r6
   4aa4c:	ldr	r2, [sp, #56]	; 0x38
   4aa50:	mov	r0, r4
   4aa54:	bl	278e4 <fputs@plt+0x1679c>
   4aa58:	b	4b920 <fputs@plt+0x3a7d8>
   4aa5c:	add	r1, sp, #160	; 0xa0
   4aa60:	mov	r0, r9
   4aa64:	str	r8, [sp, #160]	; 0xa0
   4aa68:	bl	1c14c <fputs@plt+0xb004>
   4aa6c:	ldr	r2, [sp, #160]	; 0xa0
   4aa70:	ldr	r3, [r4, #464]	; 0x1d0
   4aa74:	add	r3, r3, r2
   4aa78:	str	r3, [r4, #464]	; 0x1d0
   4aa7c:	ldrb	r3, [r5, #44]	; 0x2c
   4aa80:	tst	r3, #32
   4aa84:	bne	4aa9c <fputs@plt+0x39954>
   4aa88:	mov	r1, r7
   4aa8c:	ldr	r2, [r9, #32]
   4aa90:	ldr	r0, [sp, #36]	; 0x24
   4aa94:	ldr	r3, [r5, #52]	; 0x34
   4aa98:	bl	22d84 <fputs@plt+0x11c3c>
   4aa9c:	cmp	sl, #0
   4aaa0:	bne	4abd0 <fputs@plt+0x39a88>
   4aaa4:	ldr	r3, [sp, #24]
   4aaa8:	ldr	r3, [r3]
   4aaac:	cmp	r3, #1
   4aab0:	beq	4aac4 <fputs@plt+0x3997c>
   4aab4:	ldr	r3, [sp, #24]
   4aab8:	ldrb	r3, [r3, #116]	; 0x74
   4aabc:	tst	r3, #10
   4aac0:	beq	4abd0 <fputs@plt+0x39a88>
   4aac4:	ldr	r3, [r9, #8]
   4aac8:	tst	r3, #2
   4aacc:	bne	4abd0 <fputs@plt+0x39a88>
   4aad0:	ldr	r3, [sp, #36]	; 0x24
   4aad4:	ldrh	r6, [r3, #64]	; 0x40
   4aad8:	ands	r6, r6, #256	; 0x100
   4aadc:	bne	4abd0 <fputs@plt+0x39a88>
   4aae0:	ldr	r2, [r4, #76]	; 0x4c
   4aae4:	mov	r1, #16
   4aae8:	mov	r0, fp
   4aaec:	ldr	r3, [sp, #24]
   4aaf0:	ldr	r8, [fp, #32]
   4aaf4:	add	r2, r2, #1
   4aaf8:	str	r2, [r4, #76]	; 0x4c
   4aafc:	str	r2, [r3, #36]	; 0x24
   4ab00:	add	r3, r8, #1
   4ab04:	str	r3, [sp]
   4ab08:	mov	r3, r6
   4ab0c:	bl	2713c <fputs@plt+0x15ff4>
   4ab10:	ldr	r3, [sp, #24]
   4ab14:	add	r2, r8, #1
   4ab18:	mov	r1, r7
   4ab1c:	mov	r0, r4
   4ab20:	str	r2, [r3, #32]
   4ab24:	ldr	r3, [r3, #36]	; 0x24
   4ab28:	ldr	r2, [sp, #24]
   4ab2c:	str	r3, [sp, #164]	; 0xa4
   4ab30:	mov	r3, #13
   4ab34:	str	r6, [sp, #168]	; 0xa8
   4ab38:	strh	r3, [sp, #160]	; 0xa0
   4ab3c:	ldr	r3, [r4, #472]	; 0x1d8
   4ab40:	str	r6, [sp, #172]	; 0xac
   4ab44:	strb	r3, [r2, #48]	; 0x30
   4ab48:	add	r2, sp, #160	; 0xa0
   4ab4c:	bl	49c40 <fputs@plt+0x38af8>
   4ab50:	ldr	r3, [sp, #24]
   4ab54:	mov	r0, fp
   4ab58:	ldrh	r2, [r7, #6]
   4ab5c:	ldr	r3, [r3, #24]
   4ab60:	strh	r2, [r3, #38]	; 0x26
   4ab64:	ldr	r3, [sp, #24]
   4ab68:	ldr	r2, [sp, #24]
   4ab6c:	ldrb	r3, [r3, #45]	; 0x2d
   4ab70:	ldr	r1, [r2, #36]	; 0x24
   4ab74:	orr	r3, r3, #16
   4ab78:	strb	r3, [r2, #45]	; 0x2d
   4ab7c:	ldr	r3, [sp, #168]	; 0xa8
   4ab80:	str	r3, [r2, #40]	; 0x28
   4ab84:	bl	2767c <fputs@plt+0x16534>
   4ab88:	mov	r1, r8
   4ab8c:	mov	r0, fp
   4ab90:	bl	1c254 <fputs@plt+0xb10c>
   4ab94:	strb	r6, [r4, #19]
   4ab98:	str	r6, [r4, #60]	; 0x3c
   4ab9c:	ldr	r3, [sp, #36]	; 0x24
   4aba0:	ldrb	r3, [r3, #69]	; 0x45
   4aba4:	cmp	r3, #0
   4aba8:	bne	49e20 <fputs@plt+0x38cd8>
   4abac:	add	r1, sp, #116	; 0x74
   4abb0:	mov	r0, r9
   4abb4:	str	r3, [sp, #116]	; 0x74
   4abb8:	bl	1c14c <fputs@plt+0xb004>
   4abbc:	ldr	r2, [sp, #116]	; 0x74
   4abc0:	ldr	r3, [r4, #464]	; 0x1d0
   4abc4:	sub	r3, r3, r2
   4abc8:	str	r3, [r4, #464]	; 0x1d0
   4abcc:	b	4a568 <fputs@plt+0x39420>
   4abd0:	ldr	r3, [r4, #76]	; 0x4c
   4abd4:	mov	r2, #0
   4abd8:	mov	r1, #22
   4abdc:	mov	r0, fp
   4abe0:	add	r3, r3, #1
   4abe4:	str	r3, [r4, #76]	; 0x4c
   4abe8:	str	r3, [r5, #36]	; 0x24
   4abec:	bl	276a4 <fputs@plt+0x1655c>
   4abf0:	ldr	r2, [sp, #24]
   4abf4:	add	r3, r0, #1
   4abf8:	mov	r6, r0
   4abfc:	str	r3, [r5, #32]
   4ac00:	mov	r3, #72	; 0x48
   4ac04:	mla	r3, r3, sl, r2
   4ac08:	ldrb	r3, [r3, #45]	; 0x2d
   4ac0c:	tst	r3, #8
   4ac10:	bne	4ac20 <fputs@plt+0x39ad8>
   4ac14:	mov	r0, r4
   4ac18:	bl	27658 <fputs@plt+0x16510>
   4ac1c:	mov	r8, r0
   4ac20:	ldr	r3, [r5, #52]	; 0x34
   4ac24:	add	r2, sp, #160	; 0xa0
   4ac28:	mov	r1, r7
   4ac2c:	mov	r0, r4
   4ac30:	str	r3, [sp, #164]	; 0xa4
   4ac34:	mov	r3, #12
   4ac38:	strh	r3, [sp, #160]	; 0xa0
   4ac3c:	mov	r3, #0
   4ac40:	str	r3, [sp, #168]	; 0xa8
   4ac44:	str	r3, [sp, #172]	; 0xac
   4ac48:	ldr	r3, [r4, #472]	; 0x1d8
   4ac4c:	strb	r3, [r5, #48]	; 0x30
   4ac50:	bl	49c40 <fputs@plt+0x38af8>
   4ac54:	ldrh	r2, [r7, #6]
   4ac58:	cmp	r8, #0
   4ac5c:	ldr	r3, [r5, #24]
   4ac60:	strh	r2, [r3, #38]	; 0x26
   4ac64:	beq	4ac74 <fputs@plt+0x39b2c>
   4ac68:	mov	r1, r8
   4ac6c:	mov	r0, fp
   4ac70:	bl	1c254 <fputs@plt+0xb10c>
   4ac74:	mov	r1, #15
   4ac78:	mov	r0, fp
   4ac7c:	ldr	r2, [r5, #36]	; 0x24
   4ac80:	bl	27640 <fputs@plt+0x164f8>
   4ac84:	mov	r2, r0
   4ac88:	mov	r1, r6
   4ac8c:	mov	r0, fp
   4ac90:	bl	1516c <fputs@plt+0x4024>
   4ac94:	mov	r3, #0
   4ac98:	str	r2, [r0, #4]
   4ac9c:	strb	r3, [r4, #19]
   4aca0:	mov	r3, #0
   4aca4:	str	r3, [r4, #60]	; 0x3c
   4aca8:	b	4ab9c <fputs@plt+0x39a54>
   4acac:	cmp	sl, #0
   4acb0:	ldrne	r1, [r9]
   4acb4:	ldrne	r2, [r1]
   4acb8:	ldrne	r1, [r1, #4]
   4acbc:	bne	4ad00 <fputs@plt+0x39bb8>
   4acc0:	strh	sl, [r9, #6]
   4acc4:	b	4ad2c <fputs@plt+0x39be4>
   4acc8:	andeq	r7, r7, r2, lsr #17
   4accc:	andeq	r7, r7, sl, ror #17
   4acd0:	andeq	r7, r7, fp, lsl #17
   4acd4:	muleq	r7, r9, r8
   4acd8:	andeq	r7, r7, r2, ror #16
   4acdc:	andeq	r7, r7, fp, ror #16
   4ace0:	ldrdeq	pc, [r6], -ip
   4ace4:	andeq	r7, r7, r4, ror r8
   4ace8:	andeq	r7, r7, r2, lsl r9
   4acec:	andeq	r7, r7, r4, lsr #18
   4acf0:	andeq	r7, r7, r8, lsr #18
   4acf4:	sub	r2, r2, #1
   4acf8:	add	r1, r1, #20
   4acfc:	strh	r3, [r1, #-2]
   4ad00:	cmp	r2, #0
   4ad04:	bgt	4acf4 <fputs@plt+0x39bac>
   4ad08:	ldr	r3, [sl]
   4ad0c:	mov	r1, #0
   4ad10:	ldr	r2, [sl, #4]
   4ad14:	cmp	r3, #0
   4ad18:	bgt	4b144 <fputs@plt+0x39ffc>
   4ad1c:	ldrsh	r3, [r9, #6]
   4ad20:	cmp	r3, #66	; 0x42
   4ad24:	movgt	r3, #66	; 0x42
   4ad28:	strhgt	r3, [r9, #6]
   4ad2c:	mvn	r2, #0
   4ad30:	mov	r0, sl
   4ad34:	ldr	r1, [sp, #128]	; 0x80
   4ad38:	bl	1b48c <fputs@plt+0xa344>
   4ad3c:	str	r0, [sp, #92]	; 0x5c
   4ad40:	ldr	r0, [fp, #24]
   4ad44:	bl	2703c <fputs@plt+0x15ef4>
   4ad48:	mov	r2, #24
   4ad4c:	mov	r1, #0
   4ad50:	str	r0, [sp, #44]	; 0x2c
   4ad54:	add	r0, sp, #168	; 0xa8
   4ad58:	bl	10f20 <memset@plt>
   4ad5c:	ldr	r3, [sp, #24]
   4ad60:	cmp	sl, #0
   4ad64:	add	r0, sp, #160	; 0xa0
   4ad68:	str	r4, [sp, #160]	; 0xa0
   4ad6c:	ldr	r1, [sp, #28]
   4ad70:	str	r3, [sp, #164]	; 0xa4
   4ad74:	add	r3, sp, #192	; 0xc0
   4ad78:	str	r3, [sp, #172]	; 0xac
   4ad7c:	ldr	r3, [r4, #76]	; 0x4c
   4ad80:	add	r3, r3, #1
   4ad84:	str	r3, [sp, #208]	; 0xd0
   4ad88:	moveq	r3, sl
   4ad8c:	ldrne	r3, [sl]
   4ad90:	str	r3, [sp, #204]	; 0xcc
   4ad94:	str	sl, [sp, #216]	; 0xd8
   4ad98:	bl	19940 <fputs@plt+0x87f8>
   4ad9c:	add	r0, sp, #160	; 0xa0
   4ada0:	ldr	r1, [sp, #128]	; 0x80
   4ada4:	bl	19940 <fputs@plt+0x87f8>
   4ada8:	ldr	r3, [sp, #60]	; 0x3c
   4adac:	cmp	r3, #0
   4adb0:	beq	4adc0 <fputs@plt+0x39c78>
   4adb4:	mov	r1, r3
   4adb8:	add	r0, sp, #160	; 0xa0
   4adbc:	bl	198f0 <fputs@plt+0x87a8>
   4adc0:	ldr	r3, [sp, #224]	; 0xe0
   4adc4:	mov	r5, #0
   4adc8:	str	r3, [sp, #228]	; 0xe4
   4adcc:	ldr	r2, [sp, #236]	; 0xec
   4add0:	cmp	r2, r5
   4add4:	bgt	4b154 <fputs@plt+0x3a00c>
   4add8:	ldr	r3, [r4, #76]	; 0x4c
   4addc:	str	r3, [sp, #212]	; 0xd4
   4ade0:	ldr	r3, [sp, #36]	; 0x24
   4ade4:	ldrb	r8, [r3, #69]	; 0x45
   4ade8:	cmp	r8, #0
   4adec:	bne	49e20 <fputs@plt+0x38cd8>
   4adf0:	cmp	sl, #0
   4adf4:	beq	4b460 <fputs@plt+0x3a318>
   4adf8:	ldr	r3, [r4, #72]	; 0x48
   4adfc:	mov	r1, sl
   4ae00:	mov	r0, r4
   4ae04:	add	r2, r3, #1
   4ae08:	str	r3, [sp, #196]	; 0xc4
   4ae0c:	ldr	r3, [sp, #224]	; 0xe0
   4ae10:	str	r2, [r4, #72]	; 0x48
   4ae14:	mov	r2, r8
   4ae18:	bl	3437c <fputs@plt+0x23234>
   4ae1c:	mvn	r3, #5
   4ae20:	mov	r1, #58	; 0x3a
   4ae24:	str	r8, [sp]
   4ae28:	ldr	r2, [sp, #196]	; 0xc4
   4ae2c:	str	r3, [sp, #8]
   4ae30:	mov	r3, r0
   4ae34:	str	r0, [sp, #52]	; 0x34
   4ae38:	mov	r0, fp
   4ae3c:	str	r3, [sp, #4]
   4ae40:	ldr	r3, [sp, #204]	; 0xcc
   4ae44:	bl	2725c <fputs@plt+0x16114>
   4ae48:	ldr	r3, [r4, #76]	; 0x4c
   4ae4c:	str	r0, [sp, #108]	; 0x6c
   4ae50:	ldr	r0, [fp, #24]
   4ae54:	add	r2, r3, #1
   4ae58:	str	r2, [sp, #72]	; 0x48
   4ae5c:	add	r2, r3, #2
   4ae60:	add	r3, r3, #3
   4ae64:	str	r3, [r4, #76]	; 0x4c
   4ae68:	str	r3, [sp, #48]	; 0x30
   4ae6c:	str	r2, [sp, #76]	; 0x4c
   4ae70:	bl	2703c <fputs@plt+0x15ef4>
   4ae74:	ldr	r3, [r4, #76]	; 0x4c
   4ae78:	str	r0, [sp, #84]	; 0x54
   4ae7c:	ldr	r0, [fp, #24]
   4ae80:	add	r3, r3, #1
   4ae84:	str	r3, [r4, #76]	; 0x4c
   4ae88:	str	r3, [sp, #56]	; 0x38
   4ae8c:	bl	2703c <fputs@plt+0x15ef4>
   4ae90:	ldr	r6, [r4, #76]	; 0x4c
   4ae94:	mov	r1, #22
   4ae98:	str	r0, [sp, #88]	; 0x58
   4ae9c:	mov	r0, fp
   4aea0:	add	r3, r6, #1
   4aea4:	str	r3, [sp, #64]	; 0x40
   4aea8:	ldr	r3, [sl]
   4aeac:	add	r2, r6, r3
   4aeb0:	str	r2, [sp, #80]	; 0x50
   4aeb4:	add	r2, r2, #1
   4aeb8:	str	r2, [sp, #104]	; 0x68
   4aebc:	ldr	r2, [sp, #80]	; 0x50
   4aec0:	add	r3, r3, r2
   4aec4:	mov	r2, r8
   4aec8:	str	r3, [r4, #76]	; 0x4c
   4aecc:	ldr	r3, [sp, #76]	; 0x4c
   4aed0:	bl	276a4 <fputs@plt+0x1655c>
   4aed4:	mov	r2, r8
   4aed8:	mov	r1, #22
   4aedc:	ldr	r3, [sp, #72]	; 0x48
   4aee0:	mov	r0, fp
   4aee4:	bl	276a4 <fputs@plt+0x1655c>
   4aee8:	ldr	r3, [sl]
   4aeec:	mov	r1, #25
   4aef0:	mov	r0, fp
   4aef4:	ldr	r2, [sp, #64]	; 0x40
   4aef8:	add	r3, r2, r3
   4aefc:	sub	r3, r3, #1
   4af00:	str	r3, [sp]
   4af04:	mov	r3, r2
   4af08:	mov	r2, r8
   4af0c:	bl	2713c <fputs@plt+0x15ff4>
   4af10:	mov	r1, #14
   4af14:	mov	r0, fp
   4af18:	ldr	r2, [sp, #56]	; 0x38
   4af1c:	ldr	r3, [sp, #88]	; 0x58
   4af20:	bl	276a4 <fputs@plt+0x1655c>
   4af24:	mov	r0, r4
   4af28:	str	r8, [sp]
   4af2c:	ldr	r3, [sp, #92]	; 0x5c
   4af30:	ldr	r1, [sp, #24]
   4af34:	ldr	r2, [sp, #68]	; 0x44
   4af38:	cmp	r3, #0
   4af3c:	moveq	r3, #2304	; 0x900
   4af40:	movne	r3, #256	; 0x100
   4af44:	stmib	sp, {r3, r8}
   4af48:	mov	r3, sl
   4af4c:	bl	50750 <fputs@plt+0x3f608>
   4af50:	subs	r3, r0, #0
   4af54:	str	r3, [sp, #68]	; 0x44
   4af58:	beq	49e20 <fputs@plt+0x38cd8>
   4af5c:	ldrsb	r3, [r3, #38]	; 0x26
   4af60:	ldr	r2, [sl]
   4af64:	cmp	r2, r3
   4af68:	moveq	r7, r8
   4af6c:	moveq	r6, r8
   4af70:	beq	4b0b4 <fputs@plt+0x39f6c>
   4af74:	ldrb	r3, [sp, #116]	; 0x74
   4af78:	cmp	r3, #0
   4af7c:	ldreq	r1, [pc, #-684]	; 4acd8 <fputs@plt+0x39b90>
   4af80:	beq	4af98 <fputs@plt+0x39e50>
   4af84:	ldr	r3, [r9, #8]
   4af88:	ldr	r1, [pc, #-696]	; 4acd8 <fputs@plt+0x39b90>
   4af8c:	tst	r3, #1
   4af90:	ldr	r3, [pc, #-700]	; 4acdc <fputs@plt+0x39b94>
   4af94:	moveq	r1, r3
   4af98:	mov	r0, r4
   4af9c:	bl	37dac <fputs@plt+0x26c64>
   4afa0:	ldr	r7, [sl]
   4afa4:	mov	r3, #0
   4afa8:	mov	r0, #24
   4afac:	ldr	r2, [sp, #220]	; 0xdc
   4afb0:	ldr	r1, [sp, #224]	; 0xe0
   4afb4:	mov	r6, r7
   4afb8:	add	r2, r2, #12
   4afbc:	cmp	r1, r3
   4afc0:	bgt	4b188 <fputs@plt+0x3a040>
   4afc4:	mov	r1, r6
   4afc8:	mov	r0, r4
   4afcc:	bl	155f0 <fputs@plt+0x44a8>
   4afd0:	mov	r5, #0
   4afd4:	mov	r8, r0
   4afd8:	mov	r0, r4
   4afdc:	bl	1cedc <fputs@plt+0xbd94>
   4afe0:	mov	r3, r5
   4afe4:	mov	r2, r8
   4afe8:	str	r5, [sp]
   4afec:	mov	r1, sl
   4aff0:	bl	4d404 <fputs@plt+0x3c2bc>
   4aff4:	ldr	r3, [sp, #224]	; 0xe0
   4aff8:	cmp	r3, r5
   4affc:	bgt	4b1a0 <fputs@plt+0x3a058>
   4b000:	mov	r0, r4
   4b004:	bl	155c0 <fputs@plt+0x4478>
   4b008:	mov	r5, r0
   4b00c:	mov	r3, r6
   4b010:	mov	r2, r8
   4b014:	mov	r1, #49	; 0x31
   4b018:	mov	r0, fp
   4b01c:	str	r5, [sp]
   4b020:	bl	2713c <fputs@plt+0x15ff4>
   4b024:	mov	r3, r5
   4b028:	mov	r1, #109	; 0x6d
   4b02c:	ldr	r2, [sp, #196]	; 0xc4
   4b030:	mov	r0, fp
   4b034:	bl	276a4 <fputs@plt+0x1655c>
   4b038:	mov	r1, r5
   4b03c:	mov	r0, r4
   4b040:	bl	1a120 <fputs@plt+0x8fd8>
   4b044:	mov	r2, r6
   4b048:	mov	r1, r8
   4b04c:	mov	r0, r4
   4b050:	bl	1d100 <fputs@plt+0xbfb8>
   4b054:	ldr	r0, [sp, #68]	; 0x44
   4b058:	bl	27c80 <fputs@plt+0x16b38>
   4b05c:	ldr	r7, [r4, #72]	; 0x48
   4b060:	mov	r0, r4
   4b064:	add	r3, r7, #1
   4b068:	str	r7, [sp, #200]	; 0xc8
   4b06c:	str	r3, [r4, #72]	; 0x48
   4b070:	bl	155c0 <fputs@plt+0x4478>
   4b074:	mov	r3, r0
   4b078:	mov	r2, r7
   4b07c:	str	r6, [sp]
   4b080:	mov	r1, #60	; 0x3c
   4b084:	mov	r8, r0
   4b088:	mov	r0, fp
   4b08c:	mov	r6, #1
   4b090:	bl	2713c <fputs@plt+0x15ff4>
   4b094:	mov	r1, #106	; 0x6a
   4b098:	mov	r0, fp
   4b09c:	ldr	r3, [sp, #44]	; 0x2c
   4b0a0:	ldr	r2, [sp, #196]	; 0xc4
   4b0a4:	bl	276a4 <fputs@plt+0x1655c>
   4b0a8:	mov	r0, r4
   4b0ac:	strb	r6, [sp, #193]	; 0xc1
   4b0b0:	bl	1cedc <fputs@plt+0xbd94>
   4b0b4:	ldr	r3, [sp, #92]	; 0x5c
   4b0b8:	cmp	r3, #0
   4b0bc:	bne	4b0fc <fputs@plt+0x39fb4>
   4b0c0:	ldr	r3, [sp, #36]	; 0x24
   4b0c4:	ldrh	r3, [r3, #64]	; 0x40
   4b0c8:	tst	r3, #4
   4b0cc:	bne	4b0fc <fputs@plt+0x39fb4>
   4b0d0:	cmp	r6, #0
   4b0d4:	bne	4b0e8 <fputs@plt+0x39fa0>
   4b0d8:	ldr	r3, [sp, #68]	; 0x44
   4b0dc:	ldrb	r3, [r3, #39]	; 0x27
   4b0e0:	cmp	r3, #0
   4b0e4:	beq	4b0fc <fputs@plt+0x39fb4>
   4b0e8:	mov	r3, #0
   4b0ec:	mov	r0, fp
   4b0f0:	ldr	r1, [sp, #148]	; 0x94
   4b0f4:	str	r3, [sp, #128]	; 0x80
   4b0f8:	bl	23464 <fputs@plt+0x1231c>
   4b0fc:	ldr	r3, [fp, #32]
   4b100:	mov	r0, r4
   4b104:	str	r3, [sp, #92]	; 0x5c
   4b108:	bl	1cedc <fputs@plt+0xbd94>
   4b10c:	cmp	r6, #0
   4b110:	beq	4b12c <fputs@plt+0x39fe4>
   4b114:	mov	r3, r8
   4b118:	mov	r1, #100	; 0x64
   4b11c:	str	r7, [sp]
   4b120:	mov	r0, fp
   4b124:	ldr	r2, [sp, #196]	; 0xc4
   4b128:	bl	2713c <fputs@plt+0x15ff4>
   4b12c:	ldr	r3, [sp, #80]	; 0x50
   4b130:	mov	r5, #0
   4b134:	mov	r8, #1
   4b138:	add	r3, r3, #1
   4b13c:	str	r3, [sp, #80]	; 0x50
   4b140:	b	4b210 <fputs@plt+0x3a0c8>
   4b144:	sub	r3, r3, #1
   4b148:	add	r2, r2, #20
   4b14c:	strh	r1, [r2, #-2]
   4b150:	b	4ad14 <fputs@plt+0x39bcc>
   4b154:	ldrh	r3, [sp, #188]	; 0xbc
   4b158:	add	r0, sp, #160	; 0xa0
   4b15c:	orr	r3, r3, #8
   4b160:	strh	r3, [sp, #188]	; 0xbc
   4b164:	ldr	r3, [sp, #232]	; 0xe8
   4b168:	ldr	r3, [r3, r5, lsl #4]
   4b16c:	add	r5, r5, #1
   4b170:	ldr	r1, [r3, #20]
   4b174:	bl	19940 <fputs@plt+0x87f8>
   4b178:	ldrh	r3, [sp, #188]	; 0xbc
   4b17c:	bic	r3, r3, #8
   4b180:	strh	r3, [sp, #188]	; 0xbc
   4b184:	b	4adcc <fputs@plt+0x39c84>
   4b188:	mul	ip, r0, r3
   4b18c:	add	r3, r3, #1
   4b190:	ldr	ip, [r2, ip]
   4b194:	cmp	ip, r6
   4b198:	addge	r6, r6, #1
   4b19c:	b	4afbc <fputs@plt+0x39e74>
   4b1a0:	mov	r3, #24
   4b1a4:	ldr	r0, [sp, #220]	; 0xdc
   4b1a8:	mul	r1, r3, r5
   4b1ac:	add	r2, r0, r1
   4b1b0:	ldr	r3, [r2, #12]
   4b1b4:	cmp	r3, r7
   4b1b8:	blt	4b1dc <fputs@plt+0x3a094>
   4b1bc:	add	r3, r7, r8
   4b1c0:	add	r7, r7, #1
   4b1c4:	str	r3, [sp]
   4b1c8:	ldr	r1, [r0, r1]
   4b1cc:	mov	r0, r4
   4b1d0:	ldr	r3, [r2, #4]
   4b1d4:	ldr	r2, [r2, #8]
   4b1d8:	bl	38448 <fputs@plt+0x27300>
   4b1dc:	add	r5, r5, #1
   4b1e0:	b	4aff4 <fputs@plt+0x39eac>
   4b1e4:	ldr	r3, [sp, #80]	; 0x50
   4b1e8:	cmp	r6, #0
   4b1ec:	add	r2, r3, r5
   4b1f0:	beq	4b428 <fputs@plt+0x3a2e0>
   4b1f4:	mov	r3, r5
   4b1f8:	mov	r1, #47	; 0x2f
   4b1fc:	str	r2, [sp]
   4b200:	mov	r0, fp
   4b204:	mov	r2, r7
   4b208:	bl	2713c <fputs@plt+0x15ff4>
   4b20c:	add	r5, r5, #1
   4b210:	ldr	r2, [sl]
   4b214:	cmp	r2, r5
   4b218:	bgt	4b1e4 <fputs@plt+0x3a09c>
   4b21c:	ldr	r3, [sp, #52]	; 0x34
   4b220:	mov	r0, fp
   4b224:	cmp	r3, #0
   4b228:	ldrne	r3, [r3]
   4b22c:	ldrne	r1, [sp, #52]	; 0x34
   4b230:	addne	r3, r3, #1
   4b234:	strne	r3, [r1]
   4b238:	mvn	r3, #5
   4b23c:	mov	r1, #42	; 0x2a
   4b240:	str	r2, [sp]
   4b244:	str	r3, [sp, #8]
   4b248:	ldr	r3, [sp, #52]	; 0x34
   4b24c:	ldr	r2, [sp, #64]	; 0x40
   4b250:	str	r3, [sp, #4]
   4b254:	ldr	r3, [sp, #104]	; 0x68
   4b258:	bl	2725c <fputs@plt+0x16114>
   4b25c:	ldr	r5, [fp, #32]
   4b260:	mov	r3, #0
   4b264:	mov	r1, #43	; 0x2b
   4b268:	mov	r0, fp
   4b26c:	add	r2, r5, #1
   4b270:	str	r2, [sp]
   4b274:	bl	2713c <fputs@plt+0x15ff4>
   4b278:	mov	r0, r4
   4b27c:	ldr	r3, [sl]
   4b280:	ldr	r2, [sp, #64]	; 0x40
   4b284:	ldr	r1, [sp, #104]	; 0x68
   4b288:	bl	278e4 <fputs@plt+0x1679c>
   4b28c:	mov	r1, #14
   4b290:	mov	r0, fp
   4b294:	ldr	r2, [sp, #48]	; 0x30
   4b298:	ldr	r3, [sp, #84]	; 0x54
   4b29c:	bl	276a4 <fputs@plt+0x1655c>
   4b2a0:	mov	r1, #138	; 0x8a
   4b2a4:	mov	r0, fp
   4b2a8:	ldr	r3, [sp, #44]	; 0x2c
   4b2ac:	ldr	r2, [sp, #76]	; 0x4c
   4b2b0:	bl	276a4 <fputs@plt+0x1655c>
   4b2b4:	mov	r1, #14
   4b2b8:	mov	r0, fp
   4b2bc:	ldr	r2, [sp, #56]	; 0x38
   4b2c0:	ldr	r3, [sp, #88]	; 0x58
   4b2c4:	bl	276a4 <fputs@plt+0x1655c>
   4b2c8:	mov	r1, r5
   4b2cc:	mov	r0, fp
   4b2d0:	bl	1c254 <fputs@plt+0xb10c>
   4b2d4:	add	r1, sp, #192	; 0xc0
   4b2d8:	mov	r0, r4
   4b2dc:	bl	4d56c <fputs@plt+0x3c424>
   4b2e0:	mov	r2, #1
   4b2e4:	mov	r1, #22
   4b2e8:	ldr	r3, [sp, #72]	; 0x48
   4b2ec:	mov	r0, fp
   4b2f0:	bl	276a4 <fputs@plt+0x1655c>
   4b2f4:	cmp	r6, #0
   4b2f8:	beq	4b448 <fputs@plt+0x3a300>
   4b2fc:	mov	r1, #3
   4b300:	mov	r0, fp
   4b304:	ldr	r3, [sp, #92]	; 0x5c
   4b308:	ldr	r2, [sp, #196]	; 0xc4
   4b30c:	bl	276a4 <fputs@plt+0x1655c>
   4b310:	mov	r1, #14
   4b314:	mov	r0, fp
   4b318:	ldr	r2, [sp, #48]	; 0x30
   4b31c:	ldr	r3, [sp, #84]	; 0x54
   4b320:	bl	276a4 <fputs@plt+0x1655c>
   4b324:	mov	r0, fp
   4b328:	ldr	r1, [sp, #44]	; 0x2c
   4b32c:	bl	2785c <fputs@plt+0x16714>
   4b330:	mov	r2, #1
   4b334:	mov	r1, #22
   4b338:	ldr	r3, [sp, #76]	; 0x4c
   4b33c:	mov	r0, fp
   4b340:	ldr	r5, [fp, #32]
   4b344:	bl	276a4 <fputs@plt+0x1655c>
   4b348:	mov	r1, #15
   4b34c:	mov	r0, fp
   4b350:	ldr	r2, [sp, #48]	; 0x30
   4b354:	bl	27640 <fputs@plt+0x164f8>
   4b358:	mov	r0, fp
   4b35c:	ldr	r1, [sp, #84]	; 0x54
   4b360:	bl	15144 <fputs@plt+0x3ffc>
   4b364:	ldr	r6, [fp, #32]
   4b368:	mov	r1, #138	; 0x8a
   4b36c:	ldr	r2, [sp, #72]	; 0x48
   4b370:	add	r3, r6, #2
   4b374:	add	r6, r6, #1
   4b378:	bl	276a4 <fputs@plt+0x1655c>
   4b37c:	mov	r1, #15
   4b380:	mov	r0, fp
   4b384:	ldr	r2, [sp, #48]	; 0x30
   4b388:	bl	27640 <fputs@plt+0x164f8>
   4b38c:	add	r1, sp, #192	; 0xc0
   4b390:	ldr	r0, [r4, #8]
   4b394:	bl	274fc <fputs@plt+0x163b4>
   4b398:	mov	r3, #16
   4b39c:	mov	r2, r6
   4b3a0:	ldr	r1, [sp, #60]	; 0x3c
   4b3a4:	mov	r0, r4
   4b3a8:	bl	4ead8 <fputs@plt+0x3d990>
   4b3ac:	ldr	r3, [sp, #32]
   4b3b0:	mov	r1, r9
   4b3b4:	mov	r0, r4
   4b3b8:	str	r3, [sp, #8]
   4b3bc:	add	r3, sp, #116	; 0x74
   4b3c0:	str	r6, [sp, #12]
   4b3c4:	str	r3, [sp, #4]
   4b3c8:	add	r3, sp, #128	; 0x80
   4b3cc:	str	r5, [sp, #16]
   4b3d0:	str	r3, [sp]
   4b3d4:	mvn	r3, #0
   4b3d8:	ldr	r2, [r9]
   4b3dc:	bl	4db20 <fputs@plt+0x3c9d8>
   4b3e0:	mov	r1, #15
   4b3e4:	mov	r0, fp
   4b3e8:	ldr	r2, [sp, #48]	; 0x30
   4b3ec:	bl	27640 <fputs@plt+0x164f8>
   4b3f0:	mov	r0, fp
   4b3f4:	ldr	r1, [sp, #88]	; 0x58
   4b3f8:	bl	15144 <fputs@plt+0x3ffc>
   4b3fc:	add	r1, sp, #192	; 0xc0
   4b400:	mov	r0, r4
   4b404:	bl	3554c <fputs@plt+0x24404>
   4b408:	mov	r1, #15
   4b40c:	mov	r0, fp
   4b410:	ldr	r2, [sp, #56]	; 0x38
   4b414:	bl	27640 <fputs@plt+0x164f8>
   4b418:	mov	r0, fp
   4b41c:	ldr	r1, [sp, #44]	; 0x2c
   4b420:	bl	15144 <fputs@plt+0x3ffc>
   4b424:	b	4a858 <fputs@plt+0x39710>
   4b428:	mov	r3, #20
   4b42c:	ldr	r1, [sl, #4]
   4b430:	mov	r0, r4
   4b434:	strb	r8, [sp, #192]	; 0xc0
   4b438:	mul	r3, r3, r5
   4b43c:	ldr	r1, [r1, r3]
   4b440:	bl	4d0a0 <fputs@plt+0x3bf58>
   4b444:	b	4b20c <fputs@plt+0x3a0c4>
   4b448:	ldr	r0, [sp, #68]	; 0x44
   4b44c:	bl	27c80 <fputs@plt+0x16b38>
   4b450:	mov	r0, fp
   4b454:	ldr	r1, [sp, #108]	; 0x6c
   4b458:	bl	23464 <fputs@plt+0x1231c>
   4b45c:	b	4b310 <fputs@plt+0x3a1c8>
   4b460:	ldr	r3, [r9, #32]
   4b464:	cmp	r3, #0
   4b468:	bne	4b70c <fputs@plt+0x3a5c4>
   4b46c:	ldr	r1, [r9]
   4b470:	ldr	r3, [r1]
   4b474:	cmp	r3, #1
   4b478:	bne	4b70c <fputs@plt+0x3a5c4>
   4b47c:	ldr	r3, [r9, #28]
   4b480:	ldr	sl, [r3]
   4b484:	cmp	sl, #1
   4b488:	bne	4b70c <fputs@plt+0x3a5c4>
   4b48c:	ldr	r6, [r3, #28]
   4b490:	cmp	r6, #0
   4b494:	bne	4b70c <fputs@plt+0x3a5c4>
   4b498:	ldr	r7, [r3, #24]
   4b49c:	ldr	r3, [r1, #4]
   4b4a0:	ldr	r1, [r3]
   4b4a4:	ldrb	r3, [r7, #42]	; 0x2a
   4b4a8:	tst	r3, #16
   4b4ac:	bne	4b70c <fputs@plt+0x3a5c4>
   4b4b0:	ldrb	r0, [r1]
   4b4b4:	clz	r3, r2
   4b4b8:	lsr	r3, r3, #5
   4b4bc:	cmp	r0, #153	; 0x99
   4b4c0:	orrne	r3, r3, #1
   4b4c4:	cmp	r3, #0
   4b4c8:	bne	4b70c <fputs@plt+0x3a5c4>
   4b4cc:	ldr	r3, [sp, #232]	; 0xe8
   4b4d0:	ldr	r3, [r3, #4]
   4b4d4:	ldrh	r3, [r3, #2]
   4b4d8:	tst	r3, #256	; 0x100
   4b4dc:	beq	4b70c <fputs@plt+0x3a5c4>
   4b4e0:	ldr	r3, [r1, #4]
   4b4e4:	ands	r5, r3, #16
   4b4e8:	bne	4b70c <fputs@plt+0x3a5c4>
   4b4ec:	ldr	r0, [r4]
   4b4f0:	ldr	r1, [r7, #64]	; 0x40
   4b4f4:	bl	1a260 <fputs@plt+0x9118>
   4b4f8:	ldr	r8, [r4, #72]	; 0x48
   4b4fc:	mov	r1, r0
   4b500:	str	r0, [sp, #52]	; 0x34
   4b504:	mov	r0, r4
   4b508:	add	r3, r8, #1
   4b50c:	str	r3, [r4, #72]	; 0x48
   4b510:	ldr	r3, [r7, #28]
   4b514:	str	r3, [sp, #56]	; 0x38
   4b518:	bl	49b48 <fputs@plt+0x38a00>
   4b51c:	ldr	r3, [r7]
   4b520:	mov	r0, r4
   4b524:	ldr	r1, [sp, #52]	; 0x34
   4b528:	str	r3, [sp]
   4b52c:	mov	r3, r5
   4b530:	ldr	r2, [r7, #28]
   4b534:	bl	26f74 <fputs@plt+0x15e2c>
   4b538:	ldrb	r3, [r7, #42]	; 0x2a
   4b53c:	tst	r3, #32
   4b540:	beq	4b550 <fputs@plt+0x3a408>
   4b544:	ldr	r0, [r7, #8]
   4b548:	bl	1a178 <fputs@plt+0x9030>
   4b54c:	mov	r6, r0
   4b550:	ldr	r5, [r7, #8]
   4b554:	cmp	r5, #0
   4b558:	bne	4b6c4 <fputs@plt+0x3a57c>
   4b55c:	cmp	r6, #0
   4b560:	streq	r6, [sp, #48]	; 0x30
   4b564:	beq	4b580 <fputs@plt+0x3a438>
   4b568:	ldr	r3, [r6, #44]	; 0x2c
   4b56c:	mov	r1, r6
   4b570:	mov	r0, r4
   4b574:	str	r3, [sp, #56]	; 0x38
   4b578:	bl	31da8 <fputs@plt+0x20c60>
   4b57c:	str	r0, [sp, #48]	; 0x30
   4b580:	mov	r3, #1
   4b584:	mov	r2, r8
   4b588:	mov	r1, #54	; 0x36
   4b58c:	mov	r0, fp
   4b590:	str	r3, [sp, #4]
   4b594:	ldr	r3, [sp, #52]	; 0x34
   4b598:	str	r3, [sp]
   4b59c:	ldr	r3, [sp, #56]	; 0x38
   4b5a0:	bl	27224 <fputs@plt+0x160dc>
   4b5a4:	ldr	r3, [sp, #48]	; 0x30
   4b5a8:	cmp	r3, #0
   4b5ac:	beq	4b5c4 <fputs@plt+0x3a47c>
   4b5b0:	mvn	r3, #5
   4b5b4:	mvn	r1, #0
   4b5b8:	ldr	r2, [sp, #48]	; 0x30
   4b5bc:	mov	r0, fp
   4b5c0:	bl	23500 <fputs@plt+0x123b8>
   4b5c4:	ldr	r3, [sp, #232]	; 0xe8
   4b5c8:	mov	r2, r8
   4b5cc:	mov	r1, #50	; 0x32
   4b5d0:	mov	r0, fp
   4b5d4:	ldr	r3, [r3, #8]
   4b5d8:	bl	276a4 <fputs@plt+0x1655c>
   4b5dc:	mov	r2, r8
   4b5e0:	mov	r1, #61	; 0x3d
   4b5e4:	mov	r0, fp
   4b5e8:	bl	27640 <fputs@plt+0x164f8>
   4b5ec:	ldrb	r3, [r4, #453]	; 0x1c5
   4b5f0:	cmp	r3, #2
   4b5f4:	bne	4b668 <fputs@plt+0x3a520>
   4b5f8:	cmp	r6, #0
   4b5fc:	moveq	sl, r6
   4b600:	beq	4b620 <fputs@plt+0x3a4d8>
   4b604:	ldrb	r3, [r7, #42]	; 0x2a
   4b608:	tst	r3, #32
   4b60c:	beq	4b620 <fputs@plt+0x3a4d8>
   4b610:	ldrb	r3, [r6, #55]	; 0x37
   4b614:	and	r3, r3, #3
   4b618:	subs	sl, r3, #2
   4b61c:	movne	sl, #1
   4b620:	cmp	sl, #0
   4b624:	ldr	r2, [r7]
   4b628:	ldreq	r3, [pc, #-2384]	; 4ace0 <fputs@plt+0x39b98>
   4b62c:	ldrne	r1, [r6]
   4b630:	ldrne	r3, [pc, #-2388]	; 4ace4 <fputs@plt+0x39b9c>
   4b634:	moveq	r1, r3
   4b638:	ldr	r0, [r4]
   4b63c:	str	r1, [sp]
   4b640:	ldr	r1, [pc, #-2400]	; 4ace8 <fputs@plt+0x39ba0>
   4b644:	bl	37250 <fputs@plt+0x26108>
   4b648:	mvn	r3, #0
   4b64c:	mov	r1, #161	; 0xa1
   4b650:	stmib	sp, {r0, r3}
   4b654:	mov	r3, #0
   4b658:	str	r3, [sp]
   4b65c:	ldr	r0, [r4, #8]
   4b660:	ldr	r2, [r4, #468]	; 0x1d4
   4b664:	bl	2725c <fputs@plt+0x16114>
   4b668:	mov	r6, #0
   4b66c:	mov	r0, r4
   4b670:	ldr	r2, [sp, #44]	; 0x2c
   4b674:	mov	r3, #16
   4b678:	ldr	r1, [sp, #60]	; 0x3c
   4b67c:	str	r6, [sp, #128]	; 0x80
   4b680:	bl	4ead8 <fputs@plt+0x3d990>
   4b684:	ldr	r3, [sp, #44]	; 0x2c
   4b688:	mov	r1, r9
   4b68c:	mov	r0, r4
   4b690:	str	r6, [sp]
   4b694:	str	r6, [sp, #4]
   4b698:	str	r3, [sp, #12]
   4b69c:	str	r3, [sp, #16]
   4b6a0:	ldr	r3, [sp, #32]
   4b6a4:	str	r3, [sp, #8]
   4b6a8:	mvn	r3, #0
   4b6ac:	ldr	r2, [r9]
   4b6b0:	bl	4db20 <fputs@plt+0x3c9d8>
   4b6b4:	mov	r1, r5
   4b6b8:	ldr	r0, [sp, #36]	; 0x24
   4b6bc:	bl	20124 <fputs@plt+0xefdc>
   4b6c0:	b	4b418 <fputs@plt+0x3a2d0>
   4b6c4:	ldrb	r3, [r5, #55]	; 0x37
   4b6c8:	tst	r3, #4
   4b6cc:	bne	4b704 <fputs@plt+0x3a5bc>
   4b6d0:	ldrsh	r3, [r5, #48]	; 0x30
   4b6d4:	ldrsh	r2, [r7, #40]	; 0x28
   4b6d8:	cmp	r2, r3
   4b6dc:	ble	4b704 <fputs@plt+0x3a5bc>
   4b6e0:	ldr	r2, [r5, #36]	; 0x24
   4b6e4:	cmp	r2, #0
   4b6e8:	bne	4b704 <fputs@plt+0x3a5bc>
   4b6ec:	cmp	r6, #0
   4b6f0:	moveq	r6, r5
   4b6f4:	beq	4b704 <fputs@plt+0x3a5bc>
   4b6f8:	ldrsh	r2, [r6, #48]	; 0x30
   4b6fc:	cmp	r2, r3
   4b700:	movgt	r6, r5
   4b704:	ldr	r5, [r5, #20]
   4b708:	b	4b554 <fputs@plt+0x3a40c>
   4b70c:	ldr	r5, [r9, #40]	; 0x28
   4b710:	cmp	r5, #0
   4b714:	movne	r5, #0
   4b718:	bne	4b794 <fputs@plt+0x3a64c>
   4b71c:	cmp	r2, #1
   4b720:	bne	4b794 <fputs@plt+0x3a64c>
   4b724:	ldr	r3, [sp, #232]	; 0xe8
   4b728:	ldr	r3, [r3]
   4b72c:	ldr	r6, [r3, #20]
   4b730:	cmp	r6, #0
   4b734:	beq	4b794 <fputs@plt+0x3a64c>
   4b738:	ldr	r1, [r6]
   4b73c:	cmp	r1, #1
   4b740:	bne	4b794 <fputs@plt+0x3a64c>
   4b744:	ldr	r1, [r6, #4]
   4b748:	ldr	r1, [r1]
   4b74c:	ldrb	r1, [r1]
   4b750:	cmp	r1, #154	; 0x9a
   4b754:	bne	4b794 <fputs@plt+0x3a64c>
   4b758:	ldr	r7, [r3, #8]
   4b75c:	str	r2, [sp, #48]	; 0x30
   4b760:	ldr	r1, [pc, #-2684]	; 4acec <fputs@plt+0x39ba4>
   4b764:	mov	r0, r7
   4b768:	bl	12f2c <fputs@plt+0x1de4>
   4b76c:	ldr	r2, [sp, #48]	; 0x30
   4b770:	cmp	r0, #0
   4b774:	moveq	r8, r2
   4b778:	beq	4b7d8 <fputs@plt+0x3a690>
   4b77c:	ldr	r1, [pc, #-2708]	; 4acf0 <fputs@plt+0x39ba8>
   4b780:	mov	r0, r7
   4b784:	bl	12f2c <fputs@plt+0x1de4>
   4b788:	cmp	r0, #0
   4b78c:	moveq	r8, #2
   4b790:	beq	4b7d8 <fputs@plt+0x3a690>
   4b794:	add	r1, sp, #192	; 0xc0
   4b798:	mov	r0, r4
   4b79c:	bl	3554c <fputs@plt+0x24404>
   4b7a0:	mov	r3, #0
   4b7a4:	mov	r0, r4
   4b7a8:	ldr	r1, [sp, #24]
   4b7ac:	stm	sp, {r3, r8}
   4b7b0:	str	r3, [sp, #8]
   4b7b4:	mov	r3, r5
   4b7b8:	ldr	r2, [sp, #68]	; 0x44
   4b7bc:	bl	50750 <fputs@plt+0x3f608>
   4b7c0:	subs	r6, r0, #0
   4b7c4:	bne	4b81c <fputs@plt+0x3a6d4>
   4b7c8:	mov	r1, r5
   4b7cc:	ldr	r0, [sp, #36]	; 0x24
   4b7d0:	bl	20124 <fputs@plt+0xefdc>
   4b7d4:	b	49e20 <fputs@plt+0x38cd8>
   4b7d8:	mov	r2, #0
   4b7dc:	mov	r1, r6
   4b7e0:	ldr	r0, [sp, #36]	; 0x24
   4b7e4:	bl	20f00 <fputs@plt+0xfdb8>
   4b7e8:	ldr	r3, [sp, #36]	; 0x24
   4b7ec:	mov	r5, r0
   4b7f0:	ldrb	r3, [r3, #69]	; 0x45
   4b7f4:	cmp	r3, #0
   4b7f8:	bne	4b794 <fputs@plt+0x3a64c>
   4b7fc:	ldr	r3, [r0, #4]
   4b800:	subs	r2, r8, #1
   4b804:	movne	r2, #1
   4b808:	strb	r2, [r3, #12]
   4b80c:	mvn	r2, #103	; 0x67
   4b810:	ldr	r3, [r3]
   4b814:	strb	r2, [r3]
   4b818:	b	4b794 <fputs@plt+0x3a64c>
   4b81c:	add	r1, sp, #192	; 0xc0
   4b820:	mov	r0, r4
   4b824:	bl	4d56c <fputs@plt+0x3c424>
   4b828:	ldrsb	r3, [r6, #38]	; 0x26
   4b82c:	cmp	r3, #0
   4b830:	ble	4b840 <fputs@plt+0x3a6f8>
   4b834:	mov	r0, fp
   4b838:	ldr	r1, [r6, #52]	; 0x34
   4b83c:	bl	2785c <fputs@plt+0x16714>
   4b840:	mov	r0, r6
   4b844:	bl	27c80 <fputs@plt+0x16b38>
   4b848:	add	r1, sp, #192	; 0xc0
   4b84c:	ldr	r0, [r4, #8]
   4b850:	bl	274fc <fputs@plt+0x163b4>
   4b854:	b	4b668 <fputs@plt+0x3a520>
   4b858:	mov	r0, r4
   4b85c:	bl	155c0 <fputs@plt+0x4478>
   4b860:	mov	sl, r0
   4b864:	mov	r0, r4
   4b868:	bl	155c0 <fputs@plt+0x4478>
   4b86c:	mov	r3, #1
   4b870:	mov	r6, r0
   4b874:	str	r3, [sp, #72]	; 0x48
   4b878:	b	4a93c <fputs@plt+0x397f4>
   4b87c:	mov	r1, #107	; 0x6b
   4b880:	mov	r0, r5
   4b884:	ldr	r2, [sp, #44]	; 0x2c
   4b888:	mov	r8, #1
   4b88c:	ldr	r3, [sp, #52]	; 0x34
   4b890:	bl	276a4 <fputs@plt+0x1655c>
   4b894:	add	r3, r0, #1
   4b898:	mov	r0, r5
   4b89c:	ldr	r1, [r9, #16]
   4b8a0:	ldr	r2, [sp, #64]	; 0x40
   4b8a4:	str	r3, [sp, #76]	; 0x4c
   4b8a8:	bl	278b8 <fputs@plt+0x16770>
   4b8ac:	ldr	r7, [sp, #44]	; 0x2c
   4b8b0:	b	4aa10 <fputs@plt+0x398c8>
   4b8b4:	ldr	r3, [sp, #40]	; 0x28
   4b8b8:	mov	r2, r7
   4b8bc:	mov	r1, #47	; 0x2f
   4b8c0:	mov	r0, r5
   4b8c4:	add	r3, r6, r3
   4b8c8:	str	r3, [sp]
   4b8cc:	ldr	r3, [sp, #40]	; 0x28
   4b8d0:	add	r3, r8, r3
   4b8d4:	bl	2713c <fputs@plt+0x15ff4>
   4b8d8:	ldr	r3, [sp, #40]	; 0x28
   4b8dc:	add	r3, r3, #1
   4b8e0:	str	r3, [sp, #40]	; 0x28
   4b8e4:	b	4aa18 <fputs@plt+0x398d0>
   4b8e8:	mov	r3, sl
   4b8ec:	mov	r1, #74	; 0x4a
   4b8f0:	ldr	r2, [sp, #56]	; 0x38
   4b8f4:	mov	r0, r5
   4b8f8:	bl	276a4 <fputs@plt+0x1655c>
   4b8fc:	mov	r1, #75	; 0x4b
   4b900:	mov	r3, r6
   4b904:	str	sl, [sp]
   4b908:	mov	r0, r5
   4b90c:	ldr	r2, [sp, #56]	; 0x38
   4b910:	bl	2713c <fputs@plt+0x15ff4>
   4b914:	mov	r1, #8
   4b918:	mov	r0, r5
   4b91c:	bl	19404 <fputs@plt+0x82bc>
   4b920:	cmp	sl, #0
   4b924:	beq	4b940 <fputs@plt+0x3a7f8>
   4b928:	mov	r1, r6
   4b92c:	mov	r0, r4
   4b930:	bl	1a120 <fputs@plt+0x8fd8>
   4b934:	mov	r1, sl
   4b938:	mov	r0, r4
   4b93c:	bl	1a120 <fputs@plt+0x8fd8>
   4b940:	mov	r0, r5
   4b944:	ldr	r1, [sp, #64]	; 0x40
   4b948:	bl	15144 <fputs@plt+0x3ffc>
   4b94c:	ldrb	r3, [sp, #156]	; 0x9c
   4b950:	ldr	r2, [sp, #44]	; 0x2c
   4b954:	tst	r3, #1
   4b958:	ldr	r3, [sp, #76]	; 0x4c
   4b95c:	movne	r1, #3
   4b960:	moveq	r1, #7
   4b964:	bl	276a4 <fputs@plt+0x1655c>
   4b968:	ldr	r2, [sp, #140]	; 0x8c
   4b96c:	cmp	r2, #0
   4b970:	beq	4b980 <fputs@plt+0x3a838>
   4b974:	mov	r1, #15
   4b978:	mov	r0, r5
   4b97c:	bl	27640 <fputs@plt+0x164f8>
   4b980:	mov	r0, r5
   4b984:	ldr	r1, [sp, #52]	; 0x34
   4b988:	bl	15144 <fputs@plt+0x3ffc>
   4b98c:	mov	r0, fp
   4b990:	ldr	r1, [sp, #100]	; 0x64
   4b994:	bl	15144 <fputs@plt+0x3ffc>
   4b998:	ldr	r5, [r4, #68]	; 0x44
   4b99c:	cmp	r5, #0
   4b9a0:	movle	r5, #0
   4b9a4:	movgt	r5, #1
   4b9a8:	b	49d90 <fputs@plt+0x38c48>
   4b9ac:	ldr	r3, [sp, #32]
   4b9b0:	mov	r7, #1
   4b9b4:	mov	r2, r6
   4b9b8:	mov	r1, #49	; 0x31
   4b9bc:	mov	r0, r5
   4b9c0:	str	sl, [sp]
   4b9c4:	add	r3, r3, r7
   4b9c8:	stmib	sp, {r3, r7}
   4b9cc:	mov	r3, r7
   4b9d0:	bl	2725c <fputs@plt+0x16114>
   4b9d4:	mov	r2, r7
   4b9d8:	mov	r1, r6
   4b9dc:	mov	r0, r4
   4b9e0:	bl	1d088 <fputs@plt+0xbf40>
   4b9e4:	mov	r3, sl
   4b9e8:	mov	r1, #110	; 0x6e
   4b9ec:	ldr	r2, [sp, #56]	; 0x38
   4b9f0:	mov	r0, r5
   4b9f4:	bl	276a4 <fputs@plt+0x1655c>
   4b9f8:	b	4b920 <fputs@plt+0x3a7d8>
   4b9fc:	ldr	r3, [sp, #48]	; 0x30
   4ba00:	cmp	r3, #9
   4ba04:	bne	4ba38 <fputs@plt+0x3a8f0>
   4ba08:	ldr	r2, [sp, #32]
   4ba0c:	mov	r1, #33	; 0x21
   4ba10:	mov	r0, r5
   4ba14:	ldr	r3, [sp, #60]	; 0x3c
   4ba18:	ldr	r2, [r2, #8]
   4ba1c:	bl	276a4 <fputs@plt+0x1655c>
   4ba20:	ldr	r3, [sp, #32]
   4ba24:	mov	r0, r4
   4ba28:	ldr	r2, [sp, #60]	; 0x3c
   4ba2c:	ldr	r1, [r3, #8]
   4ba30:	bl	1d088 <fputs@plt+0xbf40>
   4ba34:	b	4b920 <fputs@plt+0x3a7d8>
   4ba38:	ldr	r3, [sp, #32]
   4ba3c:	mov	r1, #18
   4ba40:	mov	r0, r5
   4ba44:	ldr	r2, [r3, #4]
   4ba48:	bl	27640 <fputs@plt+0x164f8>
   4ba4c:	b	4b920 <fputs@plt+0x3a7d8>
   4ba50:	mov	r5, #1
   4ba54:	mov	r3, #0
   4ba58:	str	r3, [sp, #28]
   4ba5c:	b	49d90 <fputs@plt+0x38c48>
   4ba60:	str	fp, [sp, #28]
   4ba64:	b	49e20 <fputs@plt+0x38cd8>
   4ba68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ba6c:	sub	sp, sp, #68	; 0x44
   4ba70:	mov	r4, r0
   4ba74:	mov	r6, r1
   4ba78:	mov	sl, r3
   4ba7c:	str	r2, [sp, #32]
   4ba80:	bl	271cc <fputs@plt+0x16084>
   4ba84:	subs	r5, r0, #0
   4ba88:	moveq	r8, r5
   4ba8c:	beq	4bbd4 <fputs@plt+0x3aa8c>
   4ba90:	ldr	r3, [r4, #108]	; 0x6c
   4ba94:	add	r3, r3, #1
   4ba98:	str	r3, [r4, #108]	; 0x6c
   4ba9c:	ldr	r3, [r6, #4]
   4baa0:	tst	r3, #32
   4baa4:	mvnne	r7, #0
   4baa8:	bne	4bab8 <fputs@plt+0x3a970>
   4baac:	mov	r0, r4
   4bab0:	bl	27658 <fputs@plt+0x16510>
   4bab4:	mov	r7, r0
   4bab8:	ldrb	r3, [r4, #453]	; 0x1c5
   4babc:	cmp	r3, #2
   4bac0:	bne	4bb1c <fputs@plt+0x3a9d4>
   4bac4:	ldrb	r1, [r6]
   4bac8:	ldr	r2, [pc, #1000]	; 4beb8 <fputs@plt+0x3ad70>
   4bacc:	ldr	r0, [r4]
   4bad0:	cmp	r1, #75	; 0x4b
   4bad4:	ldr	r3, [r4, #472]	; 0x1d8
   4bad8:	ldr	r1, [pc, #988]	; 4bebc <fputs@plt+0x3ad74>
   4badc:	str	r3, [sp]
   4bae0:	ldr	r3, [pc, #984]	; 4bec0 <fputs@plt+0x3ad78>
   4bae4:	movne	r3, r2
   4bae8:	cmp	r7, #0
   4baec:	ldr	r2, [pc, #976]	; 4bec4 <fputs@plt+0x3ad7c>
   4baf0:	movge	r2, r1
   4baf4:	ldr	r1, [pc, #972]	; 4bec8 <fputs@plt+0x3ad80>
   4baf8:	bl	37250 <fputs@plt+0x26108>
   4bafc:	mvn	r3, #0
   4bb00:	ldr	r2, [r4, #468]	; 0x1d4
   4bb04:	mov	r1, #161	; 0xa1
   4bb08:	stmib	sp, {r0, r3}
   4bb0c:	mov	r3, #0
   4bb10:	mov	r0, r5
   4bb14:	str	r3, [sp]
   4bb18:	bl	2725c <fputs@plt+0x16114>
   4bb1c:	ldrb	r1, [r6]
   4bb20:	cmp	r1, #75	; 0x4b
   4bb24:	bne	4be0c <fputs@plt+0x3acc4>
   4bb28:	ldr	r0, [r6, #12]
   4bb2c:	bl	15988 <fputs@plt+0x4840>
   4bb30:	ldr	r2, [r4, #72]	; 0x48
   4bb34:	mov	r1, #57	; 0x39
   4bb38:	strb	r0, [sp, #43]	; 0x2b
   4bb3c:	mov	r0, r5
   4bb40:	add	r3, r2, #1
   4bb44:	str	r3, [r4, #72]	; 0x48
   4bb48:	eor	r3, sl, #1
   4bb4c:	str	r2, [r6, #28]
   4bb50:	bl	276a4 <fputs@plt+0x1655c>
   4bb54:	cmp	sl, #0
   4bb58:	str	r0, [sp, #36]	; 0x24
   4bb5c:	movne	r8, #0
   4bb60:	bne	4bb78 <fputs@plt+0x3aa30>
   4bb64:	mov	r2, #1
   4bb68:	ldr	r0, [r4]
   4bb6c:	mov	r1, r2
   4bb70:	bl	1f274 <fputs@plt+0xe12c>
   4bb74:	mov	r8, r0
   4bb78:	ldr	r3, [r6, #4]
   4bb7c:	ldr	fp, [r6, #20]
   4bb80:	tst	r3, #2048	; 0x800
   4bb84:	beq	4bc14 <fputs@plt+0x3aacc>
   4bb88:	ldr	r3, [r6, #28]
   4bb8c:	mov	r9, #0
   4bb90:	mov	r2, #11
   4bb94:	mov	r1, fp
   4bb98:	mov	r0, r4
   4bb9c:	strb	r2, [sp, #44]	; 0x2c
   4bba0:	add	r2, sp, #44	; 0x2c
   4bba4:	str	r3, [sp, #48]	; 0x30
   4bba8:	ldrb	r3, [sp, #43]	; 0x2b
   4bbac:	str	r9, [sp, #52]	; 0x34
   4bbb0:	str	r9, [sp, #56]	; 0x38
   4bbb4:	strb	r3, [sp, #45]	; 0x2d
   4bbb8:	str	r9, [fp, #12]
   4bbbc:	bl	49c40 <fputs@plt+0x38af8>
   4bbc0:	cmp	r0, r9
   4bbc4:	beq	4bbe0 <fputs@plt+0x3aa98>
   4bbc8:	mov	r0, r8
   4bbcc:	mov	r8, r9
   4bbd0:	bl	1c5e4 <fputs@plt+0xb49c>
   4bbd4:	mov	r0, r8
   4bbd8:	add	sp, sp, #68	; 0x44
   4bbdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bbe0:	ldr	r3, [fp]
   4bbe4:	mov	r0, r4
   4bbe8:	ldr	r1, [r6, #12]
   4bbec:	ldr	r3, [r3, #4]
   4bbf0:	ldr	r2, [r3]
   4bbf4:	bl	32cf8 <fputs@plt+0x21bb0>
   4bbf8:	str	r0, [r8, #20]
   4bbfc:	mvn	r3, #5
   4bc00:	mov	r2, r8
   4bc04:	ldr	r1, [sp, #36]	; 0x24
   4bc08:	mov	r0, r5
   4bc0c:	bl	23500 <fputs@plt+0x123b8>
   4bc10:	b	4bcb8 <fputs@plt+0x3ab70>
   4bc14:	cmp	fp, #0
   4bc18:	beq	4bcb0 <fputs@plt+0x3ab68>
   4bc1c:	ldrb	r3, [sp, #43]	; 0x2b
   4bc20:	cmp	r3, #0
   4bc24:	moveq	r3, #65	; 0x41
   4bc28:	strbeq	r3, [sp, #43]	; 0x2b
   4bc2c:	cmp	r8, #0
   4bc30:	beq	4bc44 <fputs@plt+0x3aafc>
   4bc34:	mov	r0, r4
   4bc38:	ldr	r1, [r6, #12]
   4bc3c:	bl	32b98 <fputs@plt+0x21a50>
   4bc40:	str	r0, [r8, #20]
   4bc44:	mov	r0, r4
   4bc48:	bl	155c0 <fputs@plt+0x4478>
   4bc4c:	str	r0, [sp, #28]
   4bc50:	mov	r0, r4
   4bc54:	bl	155c0 <fputs@plt+0x4478>
   4bc58:	cmp	sl, #0
   4bc5c:	mov	r9, r0
   4bc60:	beq	4bc78 <fputs@plt+0x3ab30>
   4bc64:	mov	r3, r0
   4bc68:	mov	r2, #0
   4bc6c:	mov	r1, #25
   4bc70:	mov	r0, r5
   4bc74:	bl	276a4 <fputs@plt+0x1655c>
   4bc78:	ldr	r3, [fp]
   4bc7c:	str	r3, [sp, #24]
   4bc80:	ldr	r3, [fp, #4]
   4bc84:	add	r3, r3, #20
   4bc88:	str	r3, [sp, #20]
   4bc8c:	ldr	r3, [sp, #24]
   4bc90:	cmp	r3, #0
   4bc94:	bgt	4bcf8 <fputs@plt+0x3abb0>
   4bc98:	mov	r0, r4
   4bc9c:	ldr	r1, [sp, #28]
   4bca0:	bl	1a120 <fputs@plt+0x8fd8>
   4bca4:	mov	r1, r9
   4bca8:	mov	r0, r4
   4bcac:	bl	1a120 <fputs@plt+0x8fd8>
   4bcb0:	cmp	r8, #0
   4bcb4:	bne	4bbfc <fputs@plt+0x3aab4>
   4bcb8:	mov	r8, #0
   4bcbc:	ldr	r3, [sp, #32]
   4bcc0:	cmp	r3, #0
   4bcc4:	beq	4bcd8 <fputs@plt+0x3ab90>
   4bcc8:	mov	r2, r3
   4bccc:	mov	r0, r5
   4bcd0:	ldr	r1, [r6, #28]
   4bcd4:	bl	277f0 <fputs@plt+0x166a8>
   4bcd8:	cmp	r7, #0
   4bcdc:	blt	4bcec <fputs@plt+0x3aba4>
   4bce0:	mov	r1, r7
   4bce4:	mov	r0, r5
   4bce8:	bl	1c254 <fputs@plt+0xb10c>
   4bcec:	mov	r0, r4
   4bcf0:	bl	19f2c <fputs@plt+0x8de4>
   4bcf4:	b	4bbd4 <fputs@plt+0x3aa8c>
   4bcf8:	ldr	r3, [sp, #20]
   4bcfc:	cmp	r7, #0
   4bd00:	ldr	fp, [r3, #-20]	; 0xffffffec
   4bd04:	blt	4bd28 <fputs@plt+0x3abe0>
   4bd08:	mov	r0, fp
   4bd0c:	bl	198e4 <fputs@plt+0x879c>
   4bd10:	cmp	r0, #0
   4bd14:	bne	4bd28 <fputs@plt+0x3abe0>
   4bd18:	mov	r1, r7
   4bd1c:	mov	r0, r5
   4bd20:	mvn	r7, #0
   4bd24:	bl	23464 <fputs@plt+0x1231c>
   4bd28:	cmp	sl, #0
   4bd2c:	beq	4bd74 <fputs@plt+0x3ac2c>
   4bd30:	add	r1, sp, #44	; 0x2c
   4bd34:	mov	r0, fp
   4bd38:	bl	19bd4 <fputs@plt+0x8a8c>
   4bd3c:	cmp	r0, #0
   4bd40:	beq	4bd74 <fputs@plt+0x3ac2c>
   4bd44:	ldr	r3, [sp, #44]	; 0x2c
   4bd48:	mov	r1, #84	; 0x54
   4bd4c:	ldr	r2, [r6, #28]
   4bd50:	str	r3, [sp]
   4bd54:	mov	r3, r9
   4bd58:	mov	r0, r5
   4bd5c:	bl	2713c <fputs@plt+0x15ff4>
   4bd60:	ldr	r3, [sp, #24]
   4bd64:	sub	r3, r3, #1
   4bd68:	str	r3, [sp, #24]
   4bd6c:	ldr	r3, [sp, #20]
   4bd70:	b	4bc84 <fputs@plt+0x3ab3c>
   4bd74:	mov	r1, fp
   4bd78:	mov	r0, r4
   4bd7c:	ldr	r2, [sp, #28]
   4bd80:	bl	4c294 <fputs@plt+0x3b14c>
   4bd84:	cmp	sl, #0
   4bd88:	mov	fp, r0
   4bd8c:	beq	4bdbc <fputs@plt+0x3ac74>
   4bd90:	ldr	r3, [r5, #32]
   4bd94:	mov	r2, r0
   4bd98:	mov	r1, #38	; 0x26
   4bd9c:	mov	r0, r5
   4bda0:	add	r3, r3, #2
   4bda4:	bl	276a4 <fputs@plt+0x1655c>
   4bda8:	mov	r3, r9
   4bdac:	mov	r1, #75	; 0x4b
   4bdb0:	ldr	r2, [r6, #28]
   4bdb4:	str	fp, [sp]
   4bdb8:	b	4bd58 <fputs@plt+0x3ac10>
   4bdbc:	mov	r3, #1
   4bdc0:	mov	r2, r0
   4bdc4:	str	r9, [sp]
   4bdc8:	mov	r1, #49	; 0x31
   4bdcc:	mov	r0, r5
   4bdd0:	str	r3, [sp, #8]
   4bdd4:	add	r3, sp, #43	; 0x2b
   4bdd8:	str	r3, [sp, #4]
   4bddc:	mov	r3, #1
   4bde0:	bl	2725c <fputs@plt+0x16114>
   4bde4:	mov	r1, fp
   4bde8:	mov	r0, r4
   4bdec:	mov	r2, #1
   4bdf0:	bl	1d088 <fputs@plt+0xbf40>
   4bdf4:	mov	r3, r9
   4bdf8:	mov	r1, #110	; 0x6e
   4bdfc:	ldr	r2, [r6, #28]
   4be00:	mov	r0, r5
   4be04:	bl	276a4 <fputs@plt+0x1655c>
   4be08:	b	4bd60 <fputs@plt+0x3ac18>
   4be0c:	ldr	r3, [r4, #76]	; 0x4c
   4be10:	cmp	r1, #119	; 0x77
   4be14:	mov	r2, #0
   4be18:	moveq	r1, #10
   4be1c:	movne	r1, #3
   4be20:	ldr	r9, [r6, #20]
   4be24:	mov	r0, r5
   4be28:	mov	r8, #0
   4be2c:	strh	r2, [sp, #44]	; 0x2c
   4be30:	strbeq	r1, [sp, #44]	; 0x2c
   4be34:	moveq	r1, #25
   4be38:	add	r3, r3, #1
   4be3c:	strbne	r1, [sp, #44]	; 0x2c
   4be40:	movne	r1, #22
   4be44:	str	r3, [r4, #76]	; 0x4c
   4be48:	str	r3, [sp, #48]	; 0x30
   4be4c:	str	r2, [sp, #52]	; 0x34
   4be50:	streq	r3, [sp, #52]	; 0x34
   4be54:	str	r2, [sp, #56]	; 0x38
   4be58:	bl	276a4 <fputs@plt+0x1655c>
   4be5c:	ldr	r0, [r4]
   4be60:	ldr	r1, [r9, #56]	; 0x38
   4be64:	bl	200a0 <fputs@plt+0xef58>
   4be68:	ldr	r3, [pc, #92]	; 4becc <fputs@plt+0x3ad84>
   4be6c:	mov	r1, #132	; 0x84
   4be70:	mov	r0, r4
   4be74:	str	r3, [sp]
   4be78:	mov	r3, #0
   4be7c:	mov	r2, r3
   4be80:	bl	30468 <fputs@plt+0x1f320>
   4be84:	ldr	r3, [r9, #8]
   4be88:	add	r2, sp, #44	; 0x2c
   4be8c:	mov	r1, r9
   4be90:	str	r8, [r9, #12]
   4be94:	str	r0, [r9, #56]	; 0x38
   4be98:	mov	r0, r4
   4be9c:	bic	r3, r3, #512	; 0x200
   4bea0:	str	r3, [r9, #8]
   4bea4:	bl	49c40 <fputs@plt+0x38af8>
   4bea8:	cmp	r0, r8
   4beac:	bne	4bbd4 <fputs@plt+0x3aa8c>
   4beb0:	ldr	r8, [sp, #48]	; 0x30
   4beb4:	b	4bcbc <fputs@plt+0x3ab74>
   4beb8:	andeq	r7, r7, sp, lsr r9
   4bebc:	ldrdeq	pc, [r6], -ip
   4bec0:	andeq	r7, r7, r8, lsr r9
   4bec4:	andeq	r7, r7, ip, lsr #18
   4bec8:	andeq	r7, r7, r4, asr #18
   4becc:	andeq	r3, r7, r8, asr #12
   4bed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bed4:	mov	fp, r3
   4bed8:	sub	sp, sp, #52	; 0x34
   4bedc:	mov	r4, r0
   4bee0:	mov	r6, r1
   4bee4:	ldr	r9, [r0, #72]	; 0x48
   4bee8:	str	r2, [sp, #24]
   4beec:	add	r3, r9, #1
   4bef0:	str	r3, [r0, #72]	; 0x48
   4bef4:	bl	271cc <fputs@plt+0x16084>
   4bef8:	ldr	r3, [sp, #24]
   4befc:	and	r3, r3, #4
   4bf00:	str	r3, [sp, #28]
   4bf04:	ldr	r3, [r4, #68]	; 0x44
   4bf08:	cmp	r3, #0
   4bf0c:	beq	4bf48 <fputs@plt+0x3ae00>
   4bf10:	ldr	r3, [sp, #24]
   4bf14:	cmp	r3, #3
   4bf18:	beq	4c1e4 <fputs@plt+0x3b09c>
   4bf1c:	ldr	r3, [sp, #28]
   4bf20:	ldr	r7, [r4, #428]	; 0x1ac
   4bf24:	cmp	r3, #0
   4bf28:	bne	4c228 <fputs@plt+0x3b0e0>
   4bf2c:	cmp	fp, #0
   4bf30:	beq	4c240 <fputs@plt+0x3b0f8>
   4bf34:	ldr	r2, [r4, #76]	; 0x4c
   4bf38:	add	r2, r2, #1
   4bf3c:	str	r2, [r4, #76]	; 0x4c
   4bf40:	str	r2, [fp]
   4bf44:	b	4c244 <fputs@plt+0x3b0fc>
   4bf48:	ldr	r3, [r6, #4]
   4bf4c:	tst	r3, #2048	; 0x800
   4bf50:	beq	4c284 <fputs@plt+0x3b13c>
   4bf54:	tst	r3, #32
   4bf58:	bne	4bf10 <fputs@plt+0x3adc8>
   4bf5c:	ldr	r3, [r6, #20]
   4bf60:	ldr	r2, [r3, #48]	; 0x30
   4bf64:	cmp	r2, #0
   4bf68:	bne	4bf10 <fputs@plt+0x3adc8>
   4bf6c:	ldr	r2, [r3, #8]
   4bf70:	tst	r2, #9
   4bf74:	bne	4bf10 <fputs@plt+0x3adc8>
   4bf78:	ldr	r2, [r3, #56]	; 0x38
   4bf7c:	cmp	r2, #0
   4bf80:	bne	4bf10 <fputs@plt+0x3adc8>
   4bf84:	ldr	r2, [r3, #32]
   4bf88:	cmp	r2, #0
   4bf8c:	bne	4bf10 <fputs@plt+0x3adc8>
   4bf90:	ldr	r2, [r3, #28]
   4bf94:	ldr	r1, [r2]
   4bf98:	cmp	r1, #1
   4bf9c:	bne	4bf10 <fputs@plt+0x3adc8>
   4bfa0:	ldr	r1, [r2, #28]
   4bfa4:	cmp	r1, #0
   4bfa8:	bne	4bf10 <fputs@plt+0x3adc8>
   4bfac:	ldr	r8, [r2, #24]
   4bfb0:	ldrb	r2, [r8, #42]	; 0x2a
   4bfb4:	tst	r2, #16
   4bfb8:	bne	4bf10 <fputs@plt+0x3adc8>
   4bfbc:	ldr	r3, [r3]
   4bfc0:	ldr	r5, [r3]
   4bfc4:	cmp	r5, #1
   4bfc8:	bne	4bf10 <fputs@plt+0x3adc8>
   4bfcc:	ldr	r3, [r3, #4]
   4bfd0:	ldr	r7, [r3]
   4bfd4:	ldrb	r3, [r7]
   4bfd8:	cmp	r3, #152	; 0x98
   4bfdc:	bne	4bf10 <fputs@plt+0x3adc8>
   4bfe0:	ldr	r3, [r4]
   4bfe4:	mov	sl, r0
   4bfe8:	ldr	r1, [r8, #64]	; 0x40
   4bfec:	str	r3, [sp, #16]
   4bff0:	ldrsh	r3, [r7, #32]
   4bff4:	ldr	r0, [sp, #16]
   4bff8:	str	r3, [sp, #20]
   4bffc:	bl	1a260 <fputs@plt+0x9118>
   4c000:	sxth	r3, r0
   4c004:	mov	r0, r4
   4c008:	mov	r1, r3
   4c00c:	str	r3, [sp, #12]
   4c010:	bl	49b48 <fputs@plt+0x38a00>
   4c014:	ldr	r3, [r8]
   4c018:	mov	r0, r4
   4c01c:	ldr	r1, [sp, #12]
   4c020:	str	r3, [sp]
   4c024:	mov	r3, #0
   4c028:	ldr	r2, [r8, #28]
   4c02c:	bl	26f74 <fputs@plt+0x15e2c>
   4c030:	ldr	r3, [sp, #20]
   4c034:	cmp	r3, #0
   4c038:	bge	4c078 <fputs@plt+0x3af30>
   4c03c:	mov	r0, r4
   4c040:	bl	27658 <fputs@plt+0x16510>
   4c044:	mov	r3, #54	; 0x36
   4c048:	mov	r7, r0
   4c04c:	ldr	r2, [sp, #12]
   4c050:	mov	r1, r9
   4c054:	mov	r0, r4
   4c058:	str	r3, [sp]
   4c05c:	mov	r3, r8
   4c060:	bl	31e84 <fputs@plt+0x20d3c>
   4c064:	mov	r1, r7
   4c068:	mov	r0, sl
   4c06c:	bl	1c254 <fputs@plt+0xb10c>
   4c070:	str	r9, [r6, #28]
   4c074:	b	4c278 <fputs@plt+0x3b130>
   4c078:	mov	r2, r7
   4c07c:	mov	r0, r4
   4c080:	ldr	r1, [r6, #12]
   4c084:	bl	32cf8 <fputs@plt+0x21bb0>
   4c088:	ldr	r3, [sp, #20]
   4c08c:	mov	r5, #0
   4c090:	str	r0, [sp, #36]	; 0x24
   4c094:	mov	r0, r6
   4c098:	lsl	r3, r3, #4
   4c09c:	str	r3, [sp, #32]
   4c0a0:	ldr	r3, [r8, #4]
   4c0a4:	ldr	r2, [sp, #32]
   4c0a8:	add	r3, r3, r2
   4c0ac:	ldrb	r1, [r3, #13]
   4c0b0:	bl	15abc <fputs@plt+0x4974>
   4c0b4:	ldr	r7, [r8, #8]
   4c0b8:	str	r0, [sp, #40]	; 0x28
   4c0bc:	clz	r3, r5
   4c0c0:	cmp	r7, #0
   4c0c4:	lsr	r3, r3, #5
   4c0c8:	moveq	r3, #0
   4c0cc:	cmp	r3, #0
   4c0d0:	beq	4c1d8 <fputs@plt+0x3b090>
   4c0d4:	ldr	r3, [sp, #40]	; 0x28
   4c0d8:	cmp	r3, #0
   4c0dc:	beq	4bf10 <fputs@plt+0x3adc8>
   4c0e0:	ldr	r3, [r7, #4]
   4c0e4:	ldr	r2, [sp, #20]
   4c0e8:	ldrsh	r3, [r3]
   4c0ec:	cmp	r3, r2
   4c0f0:	beq	4c100 <fputs@plt+0x3afb8>
   4c0f4:	mov	r5, #0
   4c0f8:	ldr	r7, [r7, #20]
   4c0fc:	b	4c0bc <fputs@plt+0x3af74>
   4c100:	ldr	r1, [sp, #16]
   4c104:	mov	r3, #0
   4c108:	ldr	r2, [r7, #32]
   4c10c:	ldr	r0, [sp, #16]
   4c110:	ldrb	r1, [r1, #66]	; 0x42
   4c114:	ldr	r2, [r2]
   4c118:	bl	1dfa0 <fputs@plt+0xce58>
   4c11c:	ldr	r3, [sp, #36]	; 0x24
   4c120:	cmp	r3, r0
   4c124:	bne	4c0f4 <fputs@plt+0x3afac>
   4c128:	ldr	r3, [sp, #28]
   4c12c:	cmp	r3, #0
   4c130:	beq	4c14c <fputs@plt+0x3b004>
   4c134:	ldrh	r3, [r7, #50]	; 0x32
   4c138:	cmp	r3, #1
   4c13c:	bne	4c0f4 <fputs@plt+0x3afac>
   4c140:	ldrb	r3, [r7, #54]	; 0x36
   4c144:	cmp	r3, #0
   4c148:	beq	4c0f4 <fputs@plt+0x3afac>
   4c14c:	mov	r0, r4
   4c150:	bl	27658 <fputs@plt+0x16510>
   4c154:	ldr	r3, [sp, #12]
   4c158:	mov	r2, r9
   4c15c:	mov	r1, #54	; 0x36
   4c160:	str	r3, [sp]
   4c164:	str	r0, [sp, #44]	; 0x2c
   4c168:	mov	r0, sl
   4c16c:	ldr	r3, [r7, #44]	; 0x2c
   4c170:	bl	2713c <fputs@plt+0x15ff4>
   4c174:	mov	r1, r7
   4c178:	mov	r0, r4
   4c17c:	bl	31e60 <fputs@plt+0x20d18>
   4c180:	ldr	r3, [r7, #28]
   4c184:	cmp	fp, #0
   4c188:	ldrb	r5, [r3]
   4c18c:	add	r5, r5, #3
   4c190:	beq	4c1c8 <fputs@plt+0x3b080>
   4c194:	ldr	r3, [r8, #4]
   4c198:	ldr	r2, [sp, #32]
   4c19c:	add	r3, r3, r2
   4c1a0:	ldrb	r3, [r3, #12]
   4c1a4:	cmp	r3, #0
   4c1a8:	bne	4c1c8 <fputs@plt+0x3b080>
   4c1ac:	ldr	r2, [r4, #76]	; 0x4c
   4c1b0:	mov	r1, r9
   4c1b4:	mov	r0, sl
   4c1b8:	add	r2, r2, #1
   4c1bc:	str	r2, [r4, #76]	; 0x4c
   4c1c0:	str	r2, [fp]
   4c1c4:	bl	277f0 <fputs@plt+0x166a8>
   4c1c8:	mov	r0, sl
   4c1cc:	ldr	r1, [sp, #44]	; 0x2c
   4c1d0:	bl	1c254 <fputs@plt+0xb10c>
   4c1d4:	b	4c0f8 <fputs@plt+0x3afb0>
   4c1d8:	cmp	r5, #0
   4c1dc:	bne	4c070 <fputs@plt+0x3af28>
   4c1e0:	b	4bf10 <fputs@plt+0x3adc8>
   4c1e4:	ldr	r3, [r6, #4]
   4c1e8:	tst	r3, #2048	; 0x800
   4c1ec:	bne	4bf1c <fputs@plt+0x3add4>
   4c1f0:	mov	r3, #0
   4c1f4:	ldr	r5, [r6, #12]
   4c1f8:	mov	r0, r6
   4c1fc:	str	r3, [r6, #12]
   4c200:	bl	198e4 <fputs@plt+0x879c>
   4c204:	cmp	r0, #0
   4c208:	str	r5, [r6, #12]
   4c20c:	beq	4c220 <fputs@plt+0x3b0d8>
   4c210:	ldr	r3, [r6, #20]
   4c214:	ldr	r3, [r3]
   4c218:	cmp	r3, #2
   4c21c:	bgt	4bf1c <fputs@plt+0x3add4>
   4c220:	mov	r5, #5
   4c224:	b	4c070 <fputs@plt+0x3af28>
   4c228:	mov	r3, #0
   4c22c:	str	r3, [r4, #428]	; 0x1ac
   4c230:	ldr	r3, [r6, #12]
   4c234:	ldrsh	r3, [r3, #32]
   4c238:	cmp	r3, #0
   4c23c:	blt	4c24c <fputs@plt+0x3b104>
   4c240:	mov	r2, #0
   4c244:	mov	r5, #2
   4c248:	b	4c25c <fputs@plt+0x3b114>
   4c24c:	ldr	r2, [r6, #4]
   4c250:	ands	r2, r2, #2048	; 0x800
   4c254:	moveq	r5, #1
   4c258:	bne	4c240 <fputs@plt+0x3b0f8>
   4c25c:	sub	r3, r5, #1
   4c260:	mov	r1, r6
   4c264:	clz	r3, r3
   4c268:	mov	r0, r4
   4c26c:	lsr	r3, r3, #5
   4c270:	bl	4ba68 <fputs@plt+0x3a920>
   4c274:	str	r7, [r4, #428]	; 0x1ac
   4c278:	mov	r0, r5
   4c27c:	add	sp, sp, #52	; 0x34
   4c280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c284:	ldr	r3, [sp, #24]
   4c288:	cmp	r3, #3
   4c28c:	bne	4bf1c <fputs@plt+0x3add4>
   4c290:	b	4c1f0 <fputs@plt+0x3b0a8>
   4c294:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c298:	mov	r9, #0
   4c29c:	sub	sp, sp, #140	; 0x8c
   4c2a0:	ldr	r5, [r0, #8]
   4c2a4:	str	r9, [sp, #32]
   4c2a8:	str	r9, [sp, #36]	; 0x24
   4c2ac:	cmp	r5, r9
   4c2b0:	moveq	r0, r5
   4c2b4:	beq	4ce74 <fputs@plt+0x3bd2c>
   4c2b8:	cmp	r1, r9
   4c2bc:	mov	r4, r0
   4c2c0:	mov	r7, r1
   4c2c4:	mov	r6, r2
   4c2c8:	beq	4c4d0 <fputs@plt+0x3b388>
   4c2cc:	ldrb	r8, [r1]
   4c2d0:	cmp	r8, #95	; 0x5f
   4c2d4:	beq	4c618 <fputs@plt+0x3b4d0>
   4c2d8:	bhi	4c4a4 <fputs@plt+0x3b35c>
   4c2dc:	cmp	r8, #73	; 0x49
   4c2e0:	beq	4c7ec <fputs@plt+0x3b6a4>
   4c2e4:	bhi	4c378 <fputs@plt+0x3b230>
   4c2e8:	cmp	r8, #57	; 0x39
   4c2ec:	beq	4ce5c <fputs@plt+0x3bd14>
   4c2f0:	bhi	4c32c <fputs@plt+0x3b1e4>
   4c2f4:	cmp	r8, #20
   4c2f8:	beq	4cbec <fputs@plt+0x3baa4>
   4c2fc:	cmp	r8, #38	; 0x26
   4c300:	beq	4c74c <fputs@plt+0x3b604>
   4c304:	cmp	r8, #19
   4c308:	bne	4c398 <fputs@plt+0x3b250>
   4c30c:	add	r2, sp, #32
   4c310:	mov	r0, r4
   4c314:	ldr	r1, [r7, #12]
   4c318:	bl	4e32c <fputs@plt+0x3d1e4>
   4c31c:	mov	r2, r0
   4c320:	mov	r3, r6
   4c324:	mov	r1, r8
   4c328:	b	4c4dc <fputs@plt+0x3b394>
   4c32c:	cmp	r8, #62	; 0x3e
   4c330:	beq	4cd6c <fputs@plt+0x3bc24>
   4c334:	bcc	4c398 <fputs@plt+0x3b250>
   4c338:	cmp	r8, #71	; 0x47
   4c33c:	bcc	4c398 <fputs@plt+0x3b250>
   4c340:	add	r2, sp, #32
   4c344:	mov	r0, r4
   4c348:	ldr	r1, [r7, #12]
   4c34c:	bl	4e32c <fputs@plt+0x3d1e4>
   4c350:	mov	r9, r0
   4c354:	add	r2, sp, #36	; 0x24
   4c358:	ldr	r1, [r7, #16]
   4c35c:	mov	r0, r4
   4c360:	bl	4e32c <fputs@plt+0x3d1e4>
   4c364:	mov	r2, r0
   4c368:	mov	r3, r9
   4c36c:	str	r6, [sp]
   4c370:	mov	r1, r8
   4c374:	b	4c664 <fputs@plt+0x3b51c>
   4c378:	cmp	r8, #77	; 0x4d
   4c37c:	bhi	4c494 <fputs@plt+0x3b34c>
   4c380:	cmp	r8, #76	; 0x4c
   4c384:	bcs	4c8a8 <fputs@plt+0x3b760>
   4c388:	cmp	r8, #74	; 0x4a
   4c38c:	beq	4cc7c <fputs@plt+0x3bb34>
   4c390:	cmp	r8, #75	; 0x4b
   4c394:	beq	4cc04 <fputs@plt+0x3babc>
   4c398:	ldr	sl, [r7, #20]
   4c39c:	ldr	r0, [r5, #24]
   4c3a0:	ldm	sl, {r3, r9}
   4c3a4:	str	r3, [sp, #16]
   4c3a8:	bl	2703c <fputs@plt+0x15ef4>
   4c3ac:	ldr	r8, [r7, #12]
   4c3b0:	str	r0, [sp, #20]
   4c3b4:	cmp	r8, #0
   4c3b8:	moveq	r3, r8
   4c3bc:	beq	4c42c <fputs@plt+0x3b2e4>
   4c3c0:	mov	lr, r8
   4c3c4:	add	ip, sp, #40	; 0x28
   4c3c8:	ldm	lr!, {r0, r1, r2, r3}
   4c3cc:	stmia	ip!, {r0, r1, r2, r3}
   4c3d0:	ldm	lr!, {r0, r1, r2, r3}
   4c3d4:	stmia	ip!, {r0, r1, r2, r3}
   4c3d8:	ldm	lr, {r0, r1, r2, r3}
   4c3dc:	stm	ip, {r0, r1, r2, r3}
   4c3e0:	add	r2, sp, #32
   4c3e4:	mov	r1, r8
   4c3e8:	mov	r0, r4
   4c3ec:	bl	4e32c <fputs@plt+0x3d1e4>
   4c3f0:	ldrb	r3, [sp, #40]	; 0x28
   4c3f4:	str	r0, [sp, #68]	; 0x44
   4c3f8:	strb	r3, [sp, #78]	; 0x4e
   4c3fc:	mvn	r3, #98	; 0x62
   4c400:	strb	r3, [sp, #40]	; 0x28
   4c404:	ldr	r3, [sp, #44]	; 0x2c
   4c408:	bic	r3, r3, #4096	; 0x1000
   4c40c:	str	r3, [sp, #44]	; 0x2c
   4c410:	mov	r3, #79	; 0x4f
   4c414:	strb	r3, [sp, #88]	; 0x58
   4c418:	add	r3, sp, #40	; 0x28
   4c41c:	str	r3, [sp, #100]	; 0x64
   4c420:	mov	r3, #0
   4c424:	str	r3, [sp, #32]
   4c428:	add	r3, sp, #88	; 0x58
   4c42c:	ldr	r2, [sp, #16]
   4c430:	mov	r7, r9
   4c434:	mov	fp, #0
   4c438:	sub	r2, r2, #1
   4c43c:	str	r2, [sp, #28]
   4c440:	ldr	r2, [sp, #28]
   4c444:	cmp	r2, fp
   4c448:	bgt	4cdcc <fputs@plt+0x3bc84>
   4c44c:	ldr	r3, [sp, #16]
   4c450:	ands	r2, r3, #1
   4c454:	beq	4ce48 <fputs@plt+0x3bd00>
   4c458:	ldr	r3, [r4, #108]	; 0x6c
   4c45c:	mov	r2, #20
   4c460:	mov	r0, r4
   4c464:	ldr	r1, [sp, #16]
   4c468:	add	r3, r3, #1
   4c46c:	str	r3, [r4, #108]	; 0x6c
   4c470:	ldr	r3, [sl, #4]
   4c474:	mla	r3, r2, r1, r3
   4c478:	mov	r2, r6
   4c47c:	ldr	r1, [r3, #-20]	; 0xffffffec
   4c480:	bl	4d0a0 <fputs@plt+0x3bf58>
   4c484:	mov	r0, r4
   4c488:	bl	19f2c <fputs@plt+0x8de4>
   4c48c:	ldr	r1, [sp, #20]
   4c490:	b	4c974 <fputs@plt+0x3b82c>
   4c494:	cmp	r8, #83	; 0x53
   4c498:	bls	4c7a4 <fputs@plt+0x3b65c>
   4c49c:	cmp	r8, #85	; 0x55
   4c4a0:	b	4c33c <fputs@plt+0x3b1f4>
   4c4a4:	cmp	r8, #148	; 0x94
   4c4a8:	beq	4c7ec <fputs@plt+0x3b6a4>
   4c4ac:	bhi	4c568 <fputs@plt+0x3b420>
   4c4b0:	cmp	r8, #119	; 0x77
   4c4b4:	beq	4cbec <fputs@plt+0x3baa4>
   4c4b8:	bhi	4c4e8 <fputs@plt+0x3b3a0>
   4c4bc:	cmp	r8, #97	; 0x61
   4c4c0:	beq	4c6cc <fputs@plt+0x3b584>
   4c4c4:	bcc	4c30c <fputs@plt+0x3b1c4>
   4c4c8:	cmp	r8, #101	; 0x65
   4c4cc:	bne	4c398 <fputs@plt+0x3b250>
   4c4d0:	mov	r3, r6
   4c4d4:	mov	r2, #0
   4c4d8:	mov	r1, #25
   4c4dc:	mov	r0, r5
   4c4e0:	bl	276a4 <fputs@plt+0x1655c>
   4c4e4:	b	4c6dc <fputs@plt+0x3b594>
   4c4e8:	cmp	r8, #133	; 0x85
   4c4ec:	beq	4c6b4 <fputs@plt+0x3b56c>
   4c4f0:	bhi	4c510 <fputs@plt+0x3b3c8>
   4c4f4:	cmp	r8, #132	; 0x84
   4c4f8:	moveq	r3, r2
   4c4fc:	moveq	r2, #0
   4c500:	bne	4c398 <fputs@plt+0x3b250>
   4c504:	mov	r0, r4
   4c508:	bl	35450 <fputs@plt+0x24308>
   4c50c:	b	4c6dc <fputs@plt+0x3b594>
   4c510:	cmp	r8, #134	; 0x86
   4c514:	beq	4c6fc <fputs@plt+0x3b5b4>
   4c518:	cmp	r8, #135	; 0x87
   4c51c:	bne	4c398 <fputs@plt+0x3b250>
   4c520:	mov	r3, r2
   4c524:	mov	r0, r5
   4c528:	ldrsh	r2, [r1, #32]
   4c52c:	mov	r1, #28
   4c530:	bl	276a4 <fputs@plt+0x1655c>
   4c534:	ldr	r3, [r7, #8]
   4c538:	ldrb	r3, [r3, #1]
   4c53c:	cmp	r3, #0
   4c540:	beq	4c6dc <fputs@plt+0x3b594>
   4c544:	ldrsh	r2, [r7, #32]
   4c548:	mvn	r3, #1
   4c54c:	mov	r0, r5
   4c550:	ldr	r1, [r4, #476]	; 0x1dc
   4c554:	sub	r2, r2, #-1073741823	; 0xc0000001
   4c558:	ldr	r2, [r1, r2, lsl #2]
   4c55c:	mvn	r1, #0
   4c560:	bl	23500 <fputs@plt+0x123b8>
   4c564:	b	4c6dc <fputs@plt+0x3b594>
   4c568:	cmp	r8, #154	; 0x9a
   4c56c:	beq	4c624 <fputs@plt+0x3b4dc>
   4c570:	bhi	4c5f8 <fputs@plt+0x3b4b0>
   4c574:	cmp	r8, #152	; 0x98
   4c578:	beq	4c670 <fputs@plt+0x3b528>
   4c57c:	bhi	4c904 <fputs@plt+0x3b7bc>
   4c580:	cmp	r8, #151	; 0x97
   4c584:	bne	4c398 <fputs@plt+0x3b250>
   4c588:	ldr	r2, [r1, #4]
   4c58c:	ldr	r3, [r0]
   4c590:	tst	r2, #16384	; 0x4000
   4c594:	str	r3, [sp, #24]
   4c598:	ldrb	r3, [r3, #66]	; 0x42
   4c59c:	bne	4c92c <fputs@plt+0x3b7e4>
   4c5a0:	ldr	r8, [r1, #20]
   4c5a4:	cmp	r8, #0
   4c5a8:	ldrne	r9, [r8]
   4c5ac:	bne	4c5b4 <fputs@plt+0x3b46c>
   4c5b0:	mov	r9, r8
   4c5b4:	ldr	fp, [r7, #8]
   4c5b8:	mov	r2, #0
   4c5bc:	str	r2, [sp]
   4c5c0:	mov	r2, r9
   4c5c4:	ldr	r0, [sp, #24]
   4c5c8:	mov	r1, fp
   4c5cc:	bl	1e094 <fputs@plt+0xcf4c>
   4c5d0:	subs	sl, r0, #0
   4c5d4:	beq	4c5e4 <fputs@plt+0x3b49c>
   4c5d8:	ldr	r3, [sl, #16]
   4c5dc:	cmp	r3, #0
   4c5e0:	beq	4c934 <fputs@plt+0x3b7ec>
   4c5e4:	ldr	r1, [pc, #2276]	; 4ced0 <fputs@plt+0x3bd88>
   4c5e8:	mov	r2, fp
   4c5ec:	mov	r0, r4
   4c5f0:	bl	2fdcc <fputs@plt+0x1ec84>
   4c5f4:	b	4c6dc <fputs@plt+0x3b594>
   4c5f8:	cmp	r8, #156	; 0x9c
   4c5fc:	beq	4c618 <fputs@plt+0x3b4d0>
   4c600:	bcc	4c830 <fputs@plt+0x3b6e8>
   4c604:	cmp	r8, #157	; 0x9d
   4c608:	ldreq	r6, [r1, #28]
   4c60c:	beq	4c6dc <fputs@plt+0x3b594>
   4c610:	cmp	r8, #159	; 0x9f
   4c614:	bne	4c398 <fputs@plt+0x3b250>
   4c618:	mov	r2, r6
   4c61c:	ldr	r1, [r7, #12]
   4c620:	b	4c9e8 <fputs@plt+0x3b8a0>
   4c624:	ldrsh	r3, [r1, #34]	; 0x22
   4c628:	ldr	r2, [r7, #40]	; 0x28
   4c62c:	add	r1, r3, r3, lsl #1
   4c630:	ldr	r3, [r2, #28]
   4c634:	add	r3, r3, r1, lsl #3
   4c638:	ldrb	r1, [r2]
   4c63c:	cmp	r1, #0
   4c640:	ldreq	r6, [r3, #16]
   4c644:	beq	4c6dc <fputs@plt+0x3b594>
   4c648:	ldrb	r1, [r2, #1]
   4c64c:	cmp	r1, #0
   4c650:	beq	4c670 <fputs@plt+0x3b528>
   4c654:	str	r6, [sp]
   4c658:	mov	r1, #47	; 0x2f
   4c65c:	ldr	r2, [r2, #8]
   4c660:	ldr	r3, [r3, #12]
   4c664:	mov	r0, r5
   4c668:	bl	2713c <fputs@plt+0x15ff4>
   4c66c:	b	4c6dc <fputs@plt+0x3b594>
   4c670:	ldr	r3, [r7, #28]
   4c674:	ldrsh	r2, [r7, #32]
   4c678:	cmp	r3, #0
   4c67c:	bge	4c694 <fputs@plt+0x3b54c>
   4c680:	ldr	r3, [r4, #100]	; 0x64
   4c684:	cmp	r3, #0
   4c688:	addgt	r6, r3, r2
   4c68c:	bgt	4c6dc <fputs@plt+0x3b594>
   4c690:	ldr	r3, [r4, #104]	; 0x68
   4c694:	mov	r0, r4
   4c698:	ldrb	r1, [r7, #38]	; 0x26
   4c69c:	str	r6, [sp]
   4c6a0:	str	r1, [sp, #4]
   4c6a4:	ldr	r1, [r7, #44]	; 0x2c
   4c6a8:	bl	38370 <fputs@plt+0x27228>
   4c6ac:	mov	r6, r0
   4c6b0:	b	4c6dc <fputs@plt+0x3b594>
   4c6b4:	ldr	r1, [r1, #8]
   4c6b8:	mov	r3, r2
   4c6bc:	mov	r2, r9
   4c6c0:	mov	r0, r5
   4c6c4:	bl	275d4 <fputs@plt+0x1648c>
   4c6c8:	b	4c6dc <fputs@plt+0x3b594>
   4c6cc:	mov	r1, r2
   4c6d0:	mov	r0, r5
   4c6d4:	ldr	r2, [r7, #8]
   4c6d8:	bl	27290 <fputs@plt+0x16148>
   4c6dc:	mov	r0, r4
   4c6e0:	ldr	r1, [sp, #32]
   4c6e4:	bl	1a120 <fputs@plt+0x8fd8>
   4c6e8:	mov	r0, r4
   4c6ec:	ldr	r1, [sp, #36]	; 0x24
   4c6f0:	bl	1a120 <fputs@plt+0x8fd8>
   4c6f4:	mov	r0, r6
   4c6f8:	b	4ce74 <fputs@plt+0x3bd2c>
   4c6fc:	ldr	r8, [r1, #8]
   4c700:	add	r8, r8, #2
   4c704:	mov	r0, r8
   4c708:	bl	16878 <fputs@plt+0x5730>
   4c70c:	sub	r7, r0, #1
   4c710:	mov	r1, r8
   4c714:	ldr	r0, [r5]
   4c718:	mov	r2, r7
   4c71c:	add	r7, r7, r7, lsr #31
   4c720:	bl	1d5f8 <fputs@plt+0xc4b0>
   4c724:	mvn	r3, #0
   4c728:	asr	r2, r7, #1
   4c72c:	mov	r1, #27
   4c730:	stmib	sp, {r0, r3}
   4c734:	mov	r3, #0
   4c738:	str	r3, [sp]
   4c73c:	mov	r3, r6
   4c740:	mov	r0, r5
   4c744:	bl	2725c <fputs@plt+0x16114>
   4c748:	b	4c6dc <fputs@plt+0x3b594>
   4c74c:	ldr	r1, [r1, #12]
   4c750:	bl	4c294 <fputs@plt+0x3b14c>
   4c754:	cmp	r6, r0
   4c758:	mov	r2, r0
   4c75c:	beq	4c770 <fputs@plt+0x3b628>
   4c760:	mov	r3, r6
   4c764:	mov	r1, #31
   4c768:	mov	r0, r5
   4c76c:	bl	276a4 <fputs@plt+0x1655c>
   4c770:	mov	r1, #0
   4c774:	ldr	r0, [r7, #8]
   4c778:	bl	157b8 <fputs@plt+0x4670>
   4c77c:	mov	r3, r0
   4c780:	mov	r2, r6
   4c784:	mov	r1, #40	; 0x28
   4c788:	mov	r0, r5
   4c78c:	bl	276a4 <fputs@plt+0x1655c>
   4c790:	mov	r2, #1
   4c794:	mov	r1, r6
   4c798:	mov	r0, r4
   4c79c:	bl	1d088 <fputs@plt+0xbf40>
   4c7a0:	b	4c6dc <fputs@plt+0x3b594>
   4c7a4:	add	r2, sp, #32
   4c7a8:	ldr	r1, [r1, #12]
   4c7ac:	bl	4e32c <fputs@plt+0x3d1e4>
   4c7b0:	mov	r5, r0
   4c7b4:	add	r2, sp, #36	; 0x24
   4c7b8:	ldr	r1, [r7, #16]
   4c7bc:	mov	r0, r4
   4c7c0:	bl	4e32c <fputs@plt+0x3d1e4>
   4c7c4:	mov	r3, #32
   4c7c8:	str	r5, [sp]
   4c7cc:	stmib	sp, {r0, r6}
   4c7d0:	str	r3, [sp, #12]
   4c7d4:	mov	r3, r8
   4c7d8:	mov	r0, r4
   4c7dc:	ldr	r1, [r7, #12]
   4c7e0:	ldr	r2, [r7, #16]
   4c7e4:	bl	3412c <fputs@plt+0x22fe4>
   4c7e8:	b	4c6dc <fputs@plt+0x3b594>
   4c7ec:	add	r2, sp, #32
   4c7f0:	mov	r0, r4
   4c7f4:	ldr	r1, [r7, #12]
   4c7f8:	bl	4e32c <fputs@plt+0x3d1e4>
   4c7fc:	mov	r5, r0
   4c800:	add	r2, sp, #36	; 0x24
   4c804:	ldr	r1, [r7, #16]
   4c808:	mov	r0, r4
   4c80c:	bl	4e32c <fputs@plt+0x3d1e4>
   4c810:	mov	r3, #160	; 0xa0
   4c814:	cmp	r8, #73	; 0x49
   4c818:	str	r5, [sp]
   4c81c:	stmib	sp, {r0, r6}
   4c820:	str	r3, [sp, #12]
   4c824:	moveq	r3, #79	; 0x4f
   4c828:	movne	r3, #78	; 0x4e
   4c82c:	b	4c7d8 <fputs@plt+0x3b690>
   4c830:	ldr	r1, [r1, #12]
   4c834:	ldrb	r3, [r1]
   4c838:	cmp	r3, #132	; 0x84
   4c83c:	moveq	r3, r2
   4c840:	moveq	r2, #1
   4c844:	beq	4c504 <fputs@plt+0x3b3bc>
   4c848:	cmp	r3, #133	; 0x85
   4c84c:	bne	4c860 <fputs@plt+0x3b718>
   4c850:	mov	r3, r2
   4c854:	mov	r2, #1
   4c858:	ldr	r1, [r1, #8]
   4c85c:	b	4c6c0 <fputs@plt+0x3b578>
   4c860:	mvn	r3, #123	; 0x7b
   4c864:	mov	r8, #17408	; 0x4400
   4c868:	mov	r9, #0
   4c86c:	add	r2, sp, #32
   4c870:	add	r1, sp, #40	; 0x28
   4c874:	strb	r3, [sp, #40]	; 0x28
   4c878:	strd	r8, [sp, #44]	; 0x2c
   4c87c:	bl	4e32c <fputs@plt+0x3d1e4>
   4c880:	mov	r8, r0
   4c884:	add	r2, sp, #36	; 0x24
   4c888:	ldr	r1, [r7, #12]
   4c88c:	mov	r0, r4
   4c890:	bl	4e32c <fputs@plt+0x3d1e4>
   4c894:	mov	r2, r0
   4c898:	mov	r3, r8
   4c89c:	str	r6, [sp]
   4c8a0:	mov	r1, #90	; 0x5a
   4c8a4:	b	4c664 <fputs@plt+0x3b51c>
   4c8a8:	mov	r3, r2
   4c8ac:	mov	r1, #22
   4c8b0:	mov	r2, #1
   4c8b4:	mov	r0, r5
   4c8b8:	bl	276a4 <fputs@plt+0x1655c>
   4c8bc:	add	r2, sp, #32
   4c8c0:	mov	r0, r4
   4c8c4:	ldr	r1, [r7, #12]
   4c8c8:	bl	4e32c <fputs@plt+0x3d1e4>
   4c8cc:	mov	r2, r0
   4c8d0:	mov	r1, r8
   4c8d4:	mov	r0, r5
   4c8d8:	bl	27640 <fputs@plt+0x164f8>
   4c8dc:	mov	r7, r0
   4c8e0:	mov	r3, r6
   4c8e4:	mov	r2, r9
   4c8e8:	mov	r1, #22
   4c8ec:	mov	r0, r5
   4c8f0:	bl	276a4 <fputs@plt+0x1655c>
   4c8f4:	mov	r1, r7
   4c8f8:	mov	r0, r5
   4c8fc:	bl	1c254 <fputs@plt+0xb10c>
   4c900:	b	4c6dc <fputs@plt+0x3b594>
   4c904:	ldr	r2, [r1, #40]	; 0x28
   4c908:	cmp	r2, #0
   4c90c:	ldreq	r1, [pc, #1472]	; 4ced4 <fputs@plt+0x3bd8c>
   4c910:	ldreq	r2, [r7, #8]
   4c914:	beq	4c5ec <fputs@plt+0x3b4a4>
   4c918:	ldrsh	r1, [r7, #34]	; 0x22
   4c91c:	ldr	r3, [r2, #40]	; 0x28
   4c920:	add	r3, r3, r1, lsl #4
   4c924:	ldr	r6, [r3, #8]
   4c928:	b	4c6dc <fputs@plt+0x3b594>
   4c92c:	mov	r8, #0
   4c930:	b	4c5b0 <fputs@plt+0x3b468>
   4c934:	ldrh	r3, [sl, #2]
   4c938:	tst	r3, #512	; 0x200
   4c93c:	beq	4c9d4 <fputs@plt+0x3b88c>
   4c940:	ldr	r0, [r5, #24]
   4c944:	mov	r7, #1
   4c948:	mov	fp, #20
   4c94c:	bl	2703c <fputs@plt+0x15ef4>
   4c950:	ldr	r3, [r8, #4]
   4c954:	mov	sl, r0
   4c958:	mov	r2, r6
   4c95c:	mov	r0, r4
   4c960:	ldr	r1, [r3]
   4c964:	bl	4d0a0 <fputs@plt+0x3bf58>
   4c968:	cmp	r7, r9
   4c96c:	blt	4c980 <fputs@plt+0x3b838>
   4c970:	mov	r1, sl
   4c974:	mov	r0, r5
   4c978:	bl	15144 <fputs@plt+0x3ffc>
   4c97c:	b	4c6dc <fputs@plt+0x3b594>
   4c980:	mov	r3, sl
   4c984:	mov	r2, r6
   4c988:	mov	r1, #77	; 0x4d
   4c98c:	mov	r0, r5
   4c990:	bl	276a4 <fputs@plt+0x1655c>
   4c994:	mov	r0, r4
   4c998:	mov	r2, #1
   4c99c:	mov	r1, r6
   4c9a0:	bl	1d088 <fputs@plt+0xbf40>
   4c9a4:	ldr	r3, [r4, #108]	; 0x6c
   4c9a8:	mov	r2, r6
   4c9ac:	ldr	r1, [r8, #4]
   4c9b0:	add	r3, r3, #1
   4c9b4:	str	r3, [r4, #108]	; 0x6c
   4c9b8:	mul	r3, fp, r7
   4c9bc:	add	r7, r7, #1
   4c9c0:	ldr	r1, [r1, r3]
   4c9c4:	bl	4d0a0 <fputs@plt+0x3bf58>
   4c9c8:	mov	r0, r4
   4c9cc:	bl	19f2c <fputs@plt+0x8de4>
   4c9d0:	b	4c968 <fputs@plt+0x3b820>
   4c9d4:	ands	r3, r3, #1024	; 0x400
   4c9d8:	beq	4cb20 <fputs@plt+0x3b9d8>
   4c9dc:	ldr	r3, [r8, #4]
   4c9e0:	mov	r2, r6
   4c9e4:	ldr	r1, [r3]
   4c9e8:	mov	r0, r4
   4c9ec:	bl	4c294 <fputs@plt+0x3b14c>
   4c9f0:	b	4c6ac <fputs@plt+0x3b564>
   4c9f4:	cmp	fp, #31
   4c9f8:	bgt	4ca24 <fputs@plt+0x3b8dc>
   4c9fc:	mov	r3, #20
   4ca00:	ldr	r1, [r8, #4]
   4ca04:	mul	r2, r3, fp
   4ca08:	ldr	r0, [r1, r2]
   4ca0c:	bl	198e4 <fputs@plt+0x879c>
   4ca10:	cmp	r0, #0
   4ca14:	ldrne	r3, [sp, #20]
   4ca18:	movne	r2, #1
   4ca1c:	orrne	r3, r3, r2, lsl fp
   4ca20:	strne	r3, [sp, #20]
   4ca24:	ldr	r3, [sp, #16]
   4ca28:	ldrh	r1, [sl, #2]
   4ca2c:	clz	r2, r3
   4ca30:	lsr	r2, r2, #5
   4ca34:	ands	r3, r2, r1, lsr #5
   4ca38:	beq	4ca58 <fputs@plt+0x3b910>
   4ca3c:	mov	r3, #20
   4ca40:	ldr	r1, [r8, #4]
   4ca44:	mov	r0, r4
   4ca48:	mul	r2, r3, fp
   4ca4c:	ldr	r1, [r1, r2]
   4ca50:	bl	32b98 <fputs@plt+0x21a50>
   4ca54:	str	r0, [sp, #16]
   4ca58:	add	fp, fp, #1
   4ca5c:	cmp	fp, r9
   4ca60:	blt	4c9f4 <fputs@plt+0x3b8ac>
   4ca64:	cmp	r8, #0
   4ca68:	moveq	fp, r8
   4ca6c:	beq	4cae4 <fputs@plt+0x3b99c>
   4ca70:	ldr	r3, [sp, #20]
   4ca74:	cmp	r3, #0
   4ca78:	beq	4cb30 <fputs@plt+0x3b9e8>
   4ca7c:	ldr	r3, [r4, #76]	; 0x4c
   4ca80:	add	fp, r3, #1
   4ca84:	add	r3, r3, r9
   4ca88:	str	r3, [r4, #76]	; 0x4c
   4ca8c:	ldrh	r3, [sl, #2]
   4ca90:	tst	r3, #192	; 0xc0
   4ca94:	beq	4cab4 <fputs@plt+0x3b96c>
   4ca98:	ldr	r2, [r8, #4]
   4ca9c:	ldr	r1, [r2]
   4caa0:	ldrb	r2, [r1]
   4caa4:	and	r2, r2, #253	; 0xfd
   4caa8:	cmp	r2, #152	; 0x98
   4caac:	biceq	r3, r3, #63	; 0x3f
   4cab0:	strbeq	r3, [r1, #38]	; 0x26
   4cab4:	ldr	r3, [r4, #108]	; 0x6c
   4cab8:	mov	r2, fp
   4cabc:	mov	r1, r8
   4cac0:	mov	r0, r4
   4cac4:	add	r3, r3, #1
   4cac8:	str	r3, [r4, #108]	; 0x6c
   4cacc:	mov	r3, #3
   4cad0:	str	r3, [sp]
   4cad4:	mov	r3, #0
   4cad8:	bl	4d404 <fputs@plt+0x3c2bc>
   4cadc:	mov	r0, r4
   4cae0:	bl	19f2c <fputs@plt+0x8de4>
   4cae4:	cmp	r9, #1
   4cae8:	ble	4cb44 <fputs@plt+0x3b9fc>
   4caec:	ldr	r3, [r7, #4]
   4caf0:	tst	r3, #128	; 0x80
   4caf4:	ldrne	r3, [r8, #4]
   4caf8:	ldrne	r3, [r3, #20]
   4cafc:	bne	4cb08 <fputs@plt+0x3b9c0>
   4cb00:	ldr	r3, [r8, #4]
   4cb04:	ldr	r3, [r3]
   4cb08:	mov	r1, sl
   4cb0c:	mov	r2, r9
   4cb10:	ldr	r0, [sp, #24]
   4cb14:	bl	1e884 <fputs@plt+0xd73c>
   4cb18:	mov	sl, r0
   4cb1c:	b	4cb48 <fputs@plt+0x3ba00>
   4cb20:	mov	fp, r3
   4cb24:	str	r3, [sp, #16]
   4cb28:	str	r3, [sp, #20]
   4cb2c:	b	4ca5c <fputs@plt+0x3b914>
   4cb30:	mov	r1, r9
   4cb34:	mov	r0, r4
   4cb38:	bl	155f0 <fputs@plt+0x44a8>
   4cb3c:	mov	fp, r0
   4cb40:	b	4ca8c <fputs@plt+0x3b944>
   4cb44:	beq	4cb00 <fputs@plt+0x3b9b8>
   4cb48:	ldrh	r3, [sl, #2]
   4cb4c:	tst	r3, #32
   4cb50:	beq	4cb90 <fputs@plt+0x3ba48>
   4cb54:	ldr	r3, [sp, #16]
   4cb58:	mov	r1, #34	; 0x22
   4cb5c:	mov	r0, r5
   4cb60:	cmp	r3, #0
   4cb64:	ldreq	r3, [sp, #24]
   4cb68:	ldreq	r3, [r3, #8]
   4cb6c:	streq	r3, [sp, #16]
   4cb70:	mvn	r3, #3
   4cb74:	str	r3, [sp, #8]
   4cb78:	ldr	r3, [sp, #16]
   4cb7c:	str	r3, [sp, #4]
   4cb80:	mov	r3, #0
   4cb84:	mov	r2, r3
   4cb88:	str	r3, [sp]
   4cb8c:	bl	2725c <fputs@plt+0x16114>
   4cb90:	mvn	r3, #4
   4cb94:	mov	r1, #35	; 0x23
   4cb98:	stm	sp, {r6, sl}
   4cb9c:	mov	r0, r5
   4cba0:	ldr	r2, [sp, #20]
   4cba4:	str	r3, [sp, #8]
   4cba8:	mov	r3, fp
   4cbac:	bl	2725c <fputs@plt+0x16114>
   4cbb0:	uxtb	r1, r9
   4cbb4:	mov	r0, r5
   4cbb8:	bl	19404 <fputs@plt+0x82bc>
   4cbbc:	ldr	r3, [sp, #20]
   4cbc0:	cmp	r9, #0
   4cbc4:	clz	r3, r3
   4cbc8:	lsr	r3, r3, #5
   4cbcc:	moveq	r3, #0
   4cbd0:	cmp	r3, #0
   4cbd4:	beq	4c6dc <fputs@plt+0x3b594>
   4cbd8:	mov	r2, r9
   4cbdc:	mov	r1, fp
   4cbe0:	mov	r0, r4
   4cbe4:	bl	1d100 <fputs@plt+0xbfb8>
   4cbe8:	b	4c6dc <fputs@plt+0x3b594>
   4cbec:	mov	r3, #0
   4cbf0:	mov	r1, r7
   4cbf4:	mov	r2, r3
   4cbf8:	mov	r0, r4
   4cbfc:	bl	4ba68 <fputs@plt+0x3a920>
   4cc00:	b	4c6ac <fputs@plt+0x3b564>
   4cc04:	ldr	r0, [r5, #24]
   4cc08:	bl	2703c <fputs@plt+0x15ef4>
   4cc0c:	mov	r9, r0
   4cc10:	ldr	r0, [r5, #24]
   4cc14:	bl	2703c <fputs@plt+0x15ef4>
   4cc18:	mov	r8, r0
   4cc1c:	mov	r3, r6
   4cc20:	mov	r2, #0
   4cc24:	mov	r1, #25
   4cc28:	mov	r0, r5
   4cc2c:	bl	276a4 <fputs@plt+0x1655c>
   4cc30:	mov	r3, r8
   4cc34:	mov	r2, r9
   4cc38:	mov	r1, r7
   4cc3c:	mov	r0, r4
   4cc40:	bl	4e434 <fputs@plt+0x3d2ec>
   4cc44:	mov	r3, r6
   4cc48:	mov	r2, #1
   4cc4c:	mov	r1, #22
   4cc50:	mov	r0, r5
   4cc54:	bl	276a4 <fputs@plt+0x1655c>
   4cc58:	mov	r1, r9
   4cc5c:	mov	r0, r5
   4cc60:	bl	15144 <fputs@plt+0x3ffc>
   4cc64:	mov	r1, #37	; 0x25
   4cc68:	mov	r3, #0
   4cc6c:	mov	r2, r6
   4cc70:	bl	276a4 <fputs@plt+0x1655c>
   4cc74:	mov	r1, r8
   4cc78:	b	4c974 <fputs@plt+0x3b82c>
   4cc7c:	ldr	r9, [r1, #12]
   4cc80:	add	r2, sp, #32
   4cc84:	ldr	r3, [r1, #20]
   4cc88:	mov	r1, r9
   4cc8c:	ldr	sl, [r3, #4]
   4cc90:	ldr	fp, [sl]
   4cc94:	bl	4e32c <fputs@plt+0x3d1e4>
   4cc98:	add	r2, sp, #36	; 0x24
   4cc9c:	str	r0, [sp, #16]
   4cca0:	mov	r0, r4
   4cca4:	mov	r1, fp
   4cca8:	bl	4e32c <fputs@plt+0x3d1e4>
   4ccac:	mov	r2, r0
   4ccb0:	mov	r0, r4
   4ccb4:	bl	155c0 <fputs@plt+0x4478>
   4ccb8:	mov	r8, r0
   4ccbc:	mov	r0, r4
   4ccc0:	bl	155c0 <fputs@plt+0x4478>
   4ccc4:	stmib	sp, {r2, r8}
   4ccc8:	mov	r3, #32
   4cccc:	mov	r7, r0
   4ccd0:	ldr	r2, [sp, #16]
   4ccd4:	mov	r1, r9
   4ccd8:	mov	r0, r4
   4ccdc:	str	r2, [sp]
   4cce0:	mov	r2, fp
   4cce4:	str	r3, [sp, #12]
   4cce8:	mov	r3, #83	; 0x53
   4ccec:	bl	3412c <fputs@plt+0x22fe4>
   4ccf0:	ldr	sl, [sl, #20]
   4ccf4:	mov	r0, r4
   4ccf8:	ldr	r1, [sp, #36]	; 0x24
   4ccfc:	bl	1a120 <fputs@plt+0x8fd8>
   4cd00:	add	r2, sp, #36	; 0x24
   4cd04:	mov	r0, r4
   4cd08:	mov	r1, sl
   4cd0c:	bl	4e32c <fputs@plt+0x3d1e4>
   4cd10:	mov	r3, #32
   4cd14:	mov	r2, sl
   4cd18:	stmib	sp, {r0, r7}
   4cd1c:	mov	r1, r9
   4cd20:	mov	r0, r4
   4cd24:	str	r3, [sp, #12]
   4cd28:	ldr	r3, [sp, #16]
   4cd2c:	str	r3, [sp]
   4cd30:	mov	r3, #81	; 0x51
   4cd34:	bl	3412c <fputs@plt+0x22fe4>
   4cd38:	mov	r3, r7
   4cd3c:	mov	r2, r8
   4cd40:	str	r6, [sp]
   4cd44:	mov	r1, #72	; 0x48
   4cd48:	mov	r0, r5
   4cd4c:	bl	2713c <fputs@plt+0x15ff4>
   4cd50:	mov	r1, r8
   4cd54:	mov	r0, r4
   4cd58:	bl	1a120 <fputs@plt+0x8fd8>
   4cd5c:	mov	r1, r7
   4cd60:	mov	r0, r4
   4cd64:	bl	1a120 <fputs@plt+0x8fd8>
   4cd68:	b	4c6dc <fputs@plt+0x3b594>
   4cd6c:	ldr	r2, [r7, #28]
   4cd70:	mov	r0, r5
   4cd74:	ldr	r8, [r7, #44]	; 0x2c
   4cd78:	ldrsh	r1, [r1, #32]
   4cd7c:	ldrsh	r3, [r8, #34]	; 0x22
   4cd80:	mla	r2, r3, r2, r2
   4cd84:	mov	r3, r6
   4cd88:	add	r2, r2, #1
   4cd8c:	add	r2, r2, r1
   4cd90:	mov	r1, #134	; 0x86
   4cd94:	bl	276a4 <fputs@plt+0x1655c>
   4cd98:	ldrsh	r2, [r7, #32]
   4cd9c:	cmp	r2, #0
   4cda0:	blt	4c6dc <fputs@plt+0x3b594>
   4cda4:	ldr	r3, [r8, #4]
   4cda8:	add	r3, r3, r2, lsl #4
   4cdac:	ldrb	r3, [r3, #13]
   4cdb0:	cmp	r3, #69	; 0x45
   4cdb4:	bne	4c6dc <fputs@plt+0x3b594>
   4cdb8:	mov	r2, r6
   4cdbc:	mov	r1, #39	; 0x27
   4cdc0:	mov	r0, r5
   4cdc4:	bl	27640 <fputs@plt+0x164f8>
   4cdc8:	b	4c6dc <fputs@plt+0x3b594>
   4cdcc:	ldr	r2, [r4, #108]	; 0x6c
   4cdd0:	cmp	r8, #0
   4cdd4:	add	fp, fp, #2
   4cdd8:	add	r7, r7, #40	; 0x28
   4cddc:	ldr	r9, [r7, #-40]	; 0xffffffd8
   4cde0:	ldr	r0, [r5, #24]
   4cde4:	add	r2, r2, #1
   4cde8:	str	r2, [r4, #108]	; 0x6c
   4cdec:	strne	r9, [sp, #104]	; 0x68
   4cdf0:	movne	r9, r3
   4cdf4:	bl	2703c <fputs@plt+0x15ef4>
   4cdf8:	mov	r2, r0
   4cdfc:	mov	r3, #16
   4ce00:	str	r0, [sp, #24]
   4ce04:	mov	r1, r9
   4ce08:	mov	r0, r4
   4ce0c:	bl	4ead8 <fputs@plt+0x3d990>
   4ce10:	mov	r2, r6
   4ce14:	mov	r0, r4
   4ce18:	ldr	r1, [r7, #-20]	; 0xffffffec
   4ce1c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4ce20:	mov	r0, r5
   4ce24:	ldr	r1, [sp, #20]
   4ce28:	bl	2785c <fputs@plt+0x16714>
   4ce2c:	mov	r0, r4
   4ce30:	bl	19f2c <fputs@plt+0x8de4>
   4ce34:	mov	r0, r5
   4ce38:	ldr	r1, [sp, #24]
   4ce3c:	bl	15144 <fputs@plt+0x3ffc>
   4ce40:	mov	r3, r9
   4ce44:	b	4c440 <fputs@plt+0x3b2f8>
   4ce48:	mov	r3, r6
   4ce4c:	mov	r1, #25
   4ce50:	mov	r0, r5
   4ce54:	bl	276a4 <fputs@plt+0x1655c>
   4ce58:	b	4c48c <fputs@plt+0x3b344>
   4ce5c:	ldr	r8, [r0, #420]	; 0x1a4
   4ce60:	cmp	r8, #0
   4ce64:	bne	4ce7c <fputs@plt+0x3bd34>
   4ce68:	ldr	r1, [pc, #104]	; 4ced8 <fputs@plt+0x3bd90>
   4ce6c:	bl	2fdcc <fputs@plt+0x1ec84>
   4ce70:	mov	r0, r8
   4ce74:	add	sp, sp, #140	; 0x8c
   4ce78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ce7c:	ldrb	r3, [r1, #1]
   4ce80:	cmp	r3, #2
   4ce84:	bne	4ce8c <fputs@plt+0x3bd44>
   4ce88:	bl	15bc4 <fputs@plt+0x4a7c>
   4ce8c:	ldrb	r1, [r7, #1]
   4ce90:	mov	r2, #0
   4ce94:	ldr	r3, [r7, #8]
   4ce98:	cmp	r1, #4
   4ce9c:	bne	4ceb4 <fputs@plt+0x3bd6c>
   4cea0:	strd	r2, [sp]
   4cea4:	mov	r3, r1
   4cea8:	mov	r1, #21
   4ceac:	str	r2, [sp, #8]
   4ceb0:	b	4c740 <fputs@plt+0x3b5f8>
   4ceb4:	mov	r0, r4
   4ceb8:	str	r2, [sp]
   4cebc:	str	r2, [sp, #4]
   4cec0:	mov	r2, r1
   4cec4:	movw	r1, #1811	; 0x713
   4cec8:	bl	272b8 <fputs@plt+0x16170>
   4cecc:	b	4c6dc <fputs@plt+0x3b594>
   4ced0:	andeq	r7, r7, r7, ror r9
   4ced4:	andeq	r7, r7, sp, asr r9
   4ced8:	andeq	r7, r7, lr, lsl #19
   4cedc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cee0:	mov	fp, r1
   4cee4:	sub	sp, sp, #20
   4cee8:	mov	r4, r2
   4ceec:	ldr	r9, [r1]
   4cef0:	ldr	r5, [sp, #56]	; 0x38
   4cef4:	ldr	r6, [sp, #60]	; 0x3c
   4cef8:	ldrb	r1, [r9]
   4cefc:	cmp	r1, #73	; 0x49
   4cf00:	cmpne	r1, #79	; 0x4f
   4cf04:	moveq	r2, #1
   4cf08:	movne	r2, #0
   4cf0c:	bne	4cf38 <fputs@plt+0x3bdf0>
   4cf10:	mov	r2, r6
   4cf14:	ldr	r1, [r9, #16]
   4cf18:	bl	4c294 <fputs@plt+0x3b14c>
   4cf1c:	mov	r6, r0
   4cf20:	mov	r0, r4
   4cf24:	mov	r1, fp
   4cf28:	bl	162e4 <fputs@plt+0x519c>
   4cf2c:	mov	r0, r6
   4cf30:	add	sp, sp, #20
   4cf34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cf38:	cmp	r1, #76	; 0x4c
   4cf3c:	mov	sl, r0
   4cf40:	ldr	r8, [r0, #8]
   4cf44:	bne	4cf5c <fputs@plt+0x3be14>
   4cf48:	mov	r3, r6
   4cf4c:	mov	r1, #25
   4cf50:	mov	r0, r8
   4cf54:	bl	276a4 <fputs@plt+0x1655c>
   4cf58:	b	4cf20 <fputs@plt+0x3bdd8>
   4cf5c:	ldr	r7, [r4, #64]	; 0x40
   4cf60:	ldr	r2, [r7, #36]	; 0x24
   4cf64:	tst	r2, #1024	; 0x400
   4cf68:	bne	4cf8c <fputs@plt+0x3be44>
   4cf6c:	ldr	r2, [r7, #28]
   4cf70:	cmp	r2, #0
   4cf74:	beq	4cf8c <fputs@plt+0x3be44>
   4cf78:	ldr	r2, [r2, #28]
   4cf7c:	ldrb	r3, [r2, r3]
   4cf80:	cmp	r3, #0
   4cf84:	clzne	r5, r5
   4cf88:	lsrne	r5, r5, #5
   4cf8c:	mov	r1, r9
   4cf90:	mov	r3, #0
   4cf94:	mov	r2, #4
   4cf98:	mov	r0, sl
   4cf9c:	bl	4bed0 <fputs@plt+0x3ad88>
   4cfa0:	cmp	r0, #4
   4cfa4:	ldr	r9, [r9, #28]
   4cfa8:	mov	r3, #0
   4cfac:	clzeq	r5, r5
   4cfb0:	str	r0, [sp, #12]
   4cfb4:	mov	r0, r8
   4cfb8:	lsreq	r5, r5, #5
   4cfbc:	cmp	r5, #0
   4cfc0:	movne	r1, #105	; 0x69
   4cfc4:	moveq	r1, #108	; 0x6c
   4cfc8:	mov	r2, r9
   4cfcc:	bl	276a4 <fputs@plt+0x1655c>
   4cfd0:	ldr	r3, [r7, #36]	; 0x24
   4cfd4:	orr	r3, r3, #2048	; 0x800
   4cfd8:	str	r3, [r7, #36]	; 0x24
   4cfdc:	ldr	r3, [r4, #56]	; 0x38
   4cfe0:	cmp	r3, #0
   4cfe4:	bne	4cff4 <fputs@plt+0x3beac>
   4cfe8:	ldr	r0, [r8, #24]
   4cfec:	bl	2703c <fputs@plt+0x15ef4>
   4cff0:	str	r0, [r4, #16]
   4cff4:	ldr	r2, [r4, #56]	; 0x38
   4cff8:	mov	r7, #12
   4cffc:	mov	r3, #0
   4d000:	ldr	r0, [sl]
   4d004:	ldr	r1, [r4, #60]	; 0x3c
   4d008:	add	r2, r2, #1
   4d00c:	str	r2, [r4, #56]	; 0x38
   4d010:	mul	r2, r7, r2
   4d014:	bl	25768 <fputs@plt+0x14620>
   4d018:	cmp	r0, #0
   4d01c:	str	r0, [r4, #60]	; 0x3c
   4d020:	streq	r0, [r4, #56]	; 0x38
   4d024:	beq	4cf20 <fputs@plt+0x3bdd8>
   4d028:	ldr	r3, [r4, #56]	; 0x38
   4d02c:	mul	r7, r7, r3
   4d030:	ldr	r3, [sp, #12]
   4d034:	sub	r7, r7, #12
   4d038:	add	sl, r0, r7
   4d03c:	cmp	r3, #1
   4d040:	str	r9, [r0, r7]
   4d044:	bne	4d084 <fputs@plt+0x3bf3c>
   4d048:	mov	r3, r6
   4d04c:	mov	r2, r9
   4d050:	mov	r1, #103	; 0x67
   4d054:	mov	r0, r8
   4d058:	bl	276a4 <fputs@plt+0x1655c>
   4d05c:	cmp	r5, #0
   4d060:	mov	r2, r6
   4d064:	str	r0, [sl, #4]
   4d068:	movne	r3, #4
   4d06c:	moveq	r3, #5
   4d070:	mov	r1, #76	; 0x4c
   4d074:	mov	r0, r8
   4d078:	strb	r3, [sl, #8]
   4d07c:	bl	27640 <fputs@plt+0x164f8>
   4d080:	b	4cf20 <fputs@plt+0x3bdd8>
   4d084:	mov	r3, #0
   4d088:	mov	r2, r9
   4d08c:	str	r6, [sp]
   4d090:	mov	r1, #47	; 0x2f
   4d094:	mov	r0, r8
   4d098:	bl	2713c <fputs@plt+0x15ff4>
   4d09c:	b	4d05c <fputs@plt+0x3bf14>
   4d0a0:	cmp	r1, #0
   4d0a4:	mov	r3, r2
   4d0a8:	beq	4d0c4 <fputs@plt+0x3bf7c>
   4d0ac:	ldrb	r2, [r1]
   4d0b0:	cmp	r2, #157	; 0x9d
   4d0b4:	ldreq	r2, [r1, #28]
   4d0b8:	moveq	r1, #30
   4d0bc:	ldreq	r0, [r0, #8]
   4d0c0:	beq	4d0fc <fputs@plt+0x3bfb4>
   4d0c4:	push	{r4, r5, r6, lr}
   4d0c8:	mov	r2, r3
   4d0cc:	mov	r4, r3
   4d0d0:	mov	r5, r0
   4d0d4:	bl	4c294 <fputs@plt+0x3b14c>
   4d0d8:	cmp	r4, r0
   4d0dc:	mov	r2, r0
   4d0e0:	popeq	{r4, r5, r6, pc}
   4d0e4:	ldr	r0, [r5, #8]
   4d0e8:	cmp	r0, #0
   4d0ec:	popeq	{r4, r5, r6, pc}
   4d0f0:	mov	r3, r4
   4d0f4:	pop	{r4, r5, r6, lr}
   4d0f8:	mov	r1, #31
   4d0fc:	b	276a4 <fputs@plt+0x1655c>
   4d100:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   4d104:	ldr	r3, [r1, #12]
   4d108:	cmp	r3, #0
   4d10c:	bne	4d1d8 <fputs@plt+0x3c090>
   4d110:	mov	r4, r1
   4d114:	mov	r8, r2
   4d118:	bl	1cedc <fputs@plt+0xbd94>
   4d11c:	ldr	r3, [r4, #56]	; 0x38
   4d120:	cmp	r3, #0
   4d124:	beq	4d1d8 <fputs@plt+0x3c090>
   4d128:	ldr	r5, [r0, #76]	; 0x4c
   4d12c:	mov	r6, r0
   4d130:	add	r5, r5, #1
   4d134:	str	r5, [r0, #76]	; 0x4c
   4d138:	str	r5, [r4, #12]
   4d13c:	bl	271cc <fputs@plt+0x16084>
   4d140:	mov	r7, r0
   4d144:	add	r1, sp, #12
   4d148:	ldr	r0, [r4, #56]	; 0x38
   4d14c:	bl	19bd4 <fputs@plt+0x8a8c>
   4d150:	cmp	r0, #0
   4d154:	beq	4d20c <fputs@plt+0x3c0c4>
   4d158:	mov	r3, r5
   4d15c:	mov	r1, #22
   4d160:	ldr	r2, [sp, #12]
   4d164:	mov	r0, r7
   4d168:	bl	276a4 <fputs@plt+0x1655c>
   4d16c:	ldr	r0, [sp, #12]
   4d170:	cmp	r0, #0
   4d174:	bne	4d1e0 <fputs@plt+0x3c098>
   4d178:	mov	r1, r8
   4d17c:	mov	r0, r7
   4d180:	bl	2785c <fputs@plt+0x16714>
   4d184:	ldr	r1, [r4, #60]	; 0x3c
   4d188:	cmp	r1, #0
   4d18c:	beq	4d1d8 <fputs@plt+0x3c090>
   4d190:	ldr	r3, [r6, #76]	; 0x4c
   4d194:	mov	r0, r6
   4d198:	add	r8, r3, #1
   4d19c:	mov	r2, r8
   4d1a0:	str	r8, [r4, #16]
   4d1a4:	add	r4, r3, #2
   4d1a8:	str	r4, [r6, #76]	; 0x4c
   4d1ac:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d1b0:	mov	r2, r8
   4d1b4:	mov	r1, #38	; 0x26
   4d1b8:	mov	r0, r7
   4d1bc:	bl	27640 <fputs@plt+0x164f8>
   4d1c0:	mov	r3, r4
   4d1c4:	mov	r2, r5
   4d1c8:	str	r8, [sp]
   4d1cc:	mov	r1, #139	; 0x8b
   4d1d0:	mov	r0, r7
   4d1d4:	bl	2713c <fputs@plt+0x15ff4>
   4d1d8:	add	sp, sp, #16
   4d1dc:	pop	{r4, r5, r6, r7, r8, pc}
   4d1e0:	blt	4d184 <fputs@plt+0x3c03c>
   4d1e4:	asr	r1, r0, #31
   4d1e8:	bl	13c58 <fputs@plt+0x2b10>
   4d1ec:	ldrsh	r3, [r4, #6]
   4d1f0:	cmp	r3, r0
   4d1f4:	ble	4d184 <fputs@plt+0x3c03c>
   4d1f8:	ldr	r3, [r4, #8]
   4d1fc:	strh	r0, [r4, #6]
   4d200:	orr	r3, r3, #16384	; 0x4000
   4d204:	str	r3, [r4, #8]
   4d208:	b	4d184 <fputs@plt+0x3c03c>
   4d20c:	mov	r2, r5
   4d210:	mov	r0, r6
   4d214:	ldr	r1, [r4, #56]	; 0x38
   4d218:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d21c:	mov	r2, r5
   4d220:	mov	r1, #38	; 0x26
   4d224:	mov	r0, r7
   4d228:	bl	27640 <fputs@plt+0x164f8>
   4d22c:	mov	r3, r8
   4d230:	mov	r2, r5
   4d234:	mov	r1, #46	; 0x2e
   4d238:	mov	r0, r7
   4d23c:	bl	276a4 <fputs@plt+0x1655c>
   4d240:	b	4d184 <fputs@plt+0x3c03c>
   4d244:	push	{r4, r5, r6, r7, r8, lr}
   4d248:	mov	r6, r0
   4d24c:	mov	r7, r2
   4d250:	mov	r2, #0
   4d254:	ldr	r4, [r0]
   4d258:	mov	r0, r4
   4d25c:	bl	20ef8 <fputs@plt+0xfdb0>
   4d260:	ldrb	r3, [r4, #69]	; 0x45
   4d264:	mov	r5, r0
   4d268:	cmp	r3, #0
   4d26c:	bne	4d280 <fputs@plt+0x3c138>
   4d270:	mov	r1, r0
   4d274:	mov	r2, r7
   4d278:	mov	r0, r6
   4d27c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d280:	mov	r1, r5
   4d284:	mov	r0, r4
   4d288:	pop	{r4, r5, r6, r7, r8, lr}
   4d28c:	b	200a0 <fputs@plt+0xef58>
   4d290:	push	{r4, r5, r6, r7, r8, r9, lr}
   4d294:	sub	sp, sp, #52	; 0x34
   4d298:	mov	r4, r0
   4d29c:	mov	r9, r1
   4d2a0:	mov	r8, r2
   4d2a4:	mov	r1, #0
   4d2a8:	mov	r2, #28
   4d2ac:	ldr	r7, [r0]
   4d2b0:	add	r0, sp, #20
   4d2b4:	mov	r5, r3
   4d2b8:	bl	10f20 <memset@plt>
   4d2bc:	add	r0, sp, #16
   4d2c0:	ldr	r1, [sp, #80]	; 0x50
   4d2c4:	str	r4, [sp, #16]
   4d2c8:	bl	303c0 <fputs@plt+0x1f278>
   4d2cc:	cmp	r0, #0
   4d2d0:	bne	4d358 <fputs@plt+0x3c210>
   4d2d4:	add	r0, sp, #16
   4d2d8:	ldr	r1, [sp, #84]	; 0x54
   4d2dc:	bl	303c0 <fputs@plt+0x1f278>
   4d2e0:	cmp	r0, #0
   4d2e4:	bne	4d358 <fputs@plt+0x3c210>
   4d2e8:	add	r0, sp, #16
   4d2ec:	ldr	r1, [sp, #88]	; 0x58
   4d2f0:	bl	303c0 <fputs@plt+0x1f278>
   4d2f4:	cmp	r0, #0
   4d2f8:	bne	4d358 <fputs@plt+0x3c210>
   4d2fc:	cmp	r5, #0
   4d300:	bne	4d384 <fputs@plt+0x3c23c>
   4d304:	mov	r0, r4
   4d308:	bl	271cc <fputs@plt+0x16084>
   4d30c:	mov	r6, r0
   4d310:	mov	r1, #4
   4d314:	mov	r0, r4
   4d318:	bl	155f0 <fputs@plt+0x44a8>
   4d31c:	mov	r5, r0
   4d320:	mov	r2, r0
   4d324:	ldr	r1, [sp, #80]	; 0x50
   4d328:	mov	r0, r4
   4d32c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d330:	add	r2, r5, #1
   4d334:	mov	r0, r4
   4d338:	ldr	r1, [sp, #84]	; 0x54
   4d33c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d340:	add	r2, r5, #2
   4d344:	mov	r0, r4
   4d348:	ldr	r1, [sp, #88]	; 0x58
   4d34c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d350:	cmp	r6, #0
   4d354:	bne	4d3b4 <fputs@plt+0x3c26c>
   4d358:	mov	r0, r7
   4d35c:	ldr	r1, [sp, #80]	; 0x50
   4d360:	bl	200a0 <fputs@plt+0xef58>
   4d364:	mov	r0, r7
   4d368:	ldr	r1, [sp, #84]	; 0x54
   4d36c:	bl	200a0 <fputs@plt+0xef58>
   4d370:	ldr	r1, [sp, #88]	; 0x58
   4d374:	mov	r0, r7
   4d378:	bl	200a0 <fputs@plt+0xef58>
   4d37c:	add	sp, sp, #52	; 0x34
   4d380:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4d384:	ldrb	r3, [r5]
   4d388:	mov	r1, r9
   4d38c:	cmp	r3, #97	; 0x61
   4d390:	mov	r3, #0
   4d394:	ldreq	r2, [r5, #8]
   4d398:	movne	r2, r0
   4d39c:	str	r0, [sp]
   4d3a0:	mov	r0, r4
   4d3a4:	bl	2fe88 <fputs@plt+0x1ed40>
   4d3a8:	cmp	r0, #0
   4d3ac:	beq	4d304 <fputs@plt+0x3c1bc>
   4d3b0:	b	4d358 <fputs@plt+0x3c210>
   4d3b4:	ldrsb	r3, [r8]
   4d3b8:	add	r5, r5, #3
   4d3bc:	mvn	r2, #4
   4d3c0:	mov	r1, #35	; 0x23
   4d3c4:	mov	r0, r6
   4d3c8:	stm	sp, {r5, r8}
   4d3cc:	str	r2, [sp, #8]
   4d3d0:	mov	r2, #0
   4d3d4:	sub	r3, r5, r3
   4d3d8:	bl	2725c <fputs@plt+0x16114>
   4d3dc:	ldrb	r1, [r8]
   4d3e0:	mov	r0, r6
   4d3e4:	bl	19404 <fputs@plt+0x82bc>
   4d3e8:	sub	r2, r9, #24
   4d3ec:	mov	r1, #147	; 0x93
   4d3f0:	clz	r2, r2
   4d3f4:	mov	r0, r6
   4d3f8:	lsr	r2, r2, #5
   4d3fc:	bl	27640 <fputs@plt+0x164f8>
   4d400:	b	4d358 <fputs@plt+0x3c210>
   4d404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d408:	sub	sp, sp, #28
   4d40c:	mov	r7, r0
   4d410:	mov	sl, r1
   4d414:	mov	r4, #0
   4d418:	ldrb	r6, [sp, #64]	; 0x40
   4d41c:	strd	r2, [sp, #8]
   4d420:	ldrb	r3, [r0, #23]
   4d424:	ldr	fp, [r1]
   4d428:	tst	r6, #1
   4d42c:	movne	r8, #30
   4d430:	moveq	r8, #31
   4d434:	ldr	r9, [r0, #8]
   4d438:	cmp	r3, #0
   4d43c:	ldr	r3, [r1, #4]
   4d440:	andeq	r6, r6, #253	; 0xfd
   4d444:	str	r3, [sp, #4]
   4d448:	and	r3, r6, #4
   4d44c:	str	r3, [sp, #16]
   4d450:	cmp	r4, fp
   4d454:	blt	4d464 <fputs@plt+0x3c31c>
   4d458:	mov	r0, fp
   4d45c:	add	sp, sp, #28
   4d460:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d464:	ldr	r3, [sp, #8]
   4d468:	add	r5, r3, r4
   4d46c:	ldr	r3, [sp, #16]
   4d470:	cmp	r3, #0
   4d474:	beq	4d4b0 <fputs@plt+0x3c368>
   4d478:	ldr	r3, [sl, #4]
   4d47c:	mov	r2, #20
   4d480:	mla	r3, r2, r4, r3
   4d484:	ldrh	r2, [r3, #16]
   4d488:	cmp	r2, #0
   4d48c:	beq	4d4b0 <fputs@plt+0x3c368>
   4d490:	ldr	r3, [sp, #12]
   4d494:	add	r2, r2, r3
   4d498:	mov	r3, r5
   4d49c:	sub	r2, r2, #1
   4d4a0:	mov	r1, r8
   4d4a4:	mov	r0, r9
   4d4a8:	bl	276a4 <fputs@plt+0x1655c>
   4d4ac:	b	4d4f0 <fputs@plt+0x3c3a8>
   4d4b0:	mov	r3, #20
   4d4b4:	ldr	r2, [sp, #4]
   4d4b8:	tst	r6, #2
   4d4bc:	mul	r3, r3, r4
   4d4c0:	ldr	r1, [r2, r3]
   4d4c4:	beq	4d4f8 <fputs@plt+0x3c3b0>
   4d4c8:	mov	r0, r1
   4d4cc:	str	r1, [sp, #20]
   4d4d0:	bl	198e4 <fputs@plt+0x879c>
   4d4d4:	cmp	r0, #0
   4d4d8:	ldr	r1, [sp, #20]
   4d4dc:	beq	4d4f8 <fputs@plt+0x3c3b0>
   4d4e0:	mov	r3, #0
   4d4e4:	mov	r2, r5
   4d4e8:	mov	r0, r7
   4d4ec:	bl	28a8c <fputs@plt+0x17944>
   4d4f0:	add	r4, r4, #1
   4d4f4:	b	4d450 <fputs@plt+0x3c308>
   4d4f8:	mov	r2, r5
   4d4fc:	mov	r0, r7
   4d500:	bl	4c294 <fputs@plt+0x3b14c>
   4d504:	cmp	r0, r5
   4d508:	mov	r2, r0
   4d50c:	beq	4d4f0 <fputs@plt+0x3c3a8>
   4d510:	cmp	r8, #30
   4d514:	bne	4d564 <fputs@plt+0x3c41c>
   4d518:	mvn	r1, #0
   4d51c:	mov	r0, r9
   4d520:	bl	1516c <fputs@plt+0x4024>
   4d524:	ldrb	r3, [r0]
   4d528:	cmp	r3, #30
   4d52c:	bne	4d564 <fputs@plt+0x3c41c>
   4d530:	ldr	r1, [r0, #4]
   4d534:	ldr	r3, [r0, #12]
   4d538:	add	r1, r3, r1
   4d53c:	add	r1, r1, #1
   4d540:	cmp	r1, r2
   4d544:	bne	4d564 <fputs@plt+0x3c41c>
   4d548:	ldr	r1, [r0, #8]
   4d54c:	add	r1, r3, r1
   4d550:	add	r1, r1, #1
   4d554:	cmp	r1, r5
   4d558:	addeq	r3, r3, #1
   4d55c:	streq	r3, [r0, #12]
   4d560:	beq	4d4f0 <fputs@plt+0x3c3a8>
   4d564:	mov	r3, r5
   4d568:	b	4d4a0 <fputs@plt+0x3c358>
   4d56c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d570:	mov	r3, #1
   4d574:	sub	sp, sp, #36	; 0x24
   4d578:	mov	r4, #0
   4d57c:	mov	r5, r0
   4d580:	mov	r8, r1
   4d584:	ldr	r6, [r1, #40]	; 0x28
   4d588:	str	r4, [sp, #20]
   4d58c:	str	r3, [sp, #24]
   4d590:	ldr	r7, [r0, #8]
   4d594:	strb	r3, [r1]
   4d598:	add	r6, r6, #16
   4d59c:	ldr	r2, [sp, #20]
   4d5a0:	ldr	r3, [r8, #44]	; 0x2c
   4d5a4:	cmp	r3, r2
   4d5a8:	bgt	4d610 <fputs@plt+0x3c4c8>
   4d5ac:	cmp	r4, #0
   4d5b0:	beq	4d5c8 <fputs@plt+0x3c480>
   4d5b4:	mov	r2, r4
   4d5b8:	mov	r1, #45	; 0x2d
   4d5bc:	mov	r0, r7
   4d5c0:	bl	27640 <fputs@plt+0x164f8>
   4d5c4:	mov	r4, r0
   4d5c8:	mov	r0, r5
   4d5cc:	mov	r9, #0
   4d5d0:	bl	1cedc <fputs@plt+0xbd94>
   4d5d4:	ldr	r6, [r8, #28]
   4d5d8:	ldr	r3, [r8, #36]	; 0x24
   4d5dc:	cmp	r3, r9
   4d5e0:	bgt	4d7bc <fputs@plt+0x3c674>
   4d5e4:	mov	r3, #0
   4d5e8:	mov	r0, r5
   4d5ec:	strb	r3, [r8]
   4d5f0:	bl	1cedc <fputs@plt+0xbd94>
   4d5f4:	cmp	r4, #0
   4d5f8:	beq	4d7d8 <fputs@plt+0x3c690>
   4d5fc:	mov	r1, r4
   4d600:	mov	r0, r7
   4d604:	add	sp, sp, #36	; 0x24
   4d608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d60c:	b	1c254 <fputs@plt+0xb10c>
   4d610:	ldr	r3, [r6, #-16]
   4d614:	ldr	fp, [r3, #20]
   4d618:	cmp	fp, #0
   4d61c:	moveq	r9, fp
   4d620:	moveq	sl, fp
   4d624:	beq	4d658 <fputs@plt+0x3c510>
   4d628:	ldr	sl, [fp]
   4d62c:	mov	r0, r5
   4d630:	mov	r1, sl
   4d634:	bl	155f0 <fputs@plt+0x44a8>
   4d638:	ldr	r3, [sp, #24]
   4d63c:	mov	r9, r0
   4d640:	mov	r2, r0
   4d644:	mov	r1, fp
   4d648:	mov	r0, r5
   4d64c:	str	r3, [sp]
   4d650:	mov	r3, #0
   4d654:	bl	4d404 <fputs@plt+0x3c2bc>
   4d658:	ldr	r3, [r6, #-4]
   4d65c:	cmp	r3, #0
   4d660:	movlt	r3, #0
   4d664:	strlt	r3, [sp, #16]
   4d668:	blt	4d690 <fputs@plt+0x3c548>
   4d66c:	ldr	r0, [r7, #24]
   4d670:	bl	2703c <fputs@plt+0x15ef4>
   4d674:	mov	r2, r0
   4d678:	mov	r3, #1
   4d67c:	str	r9, [sp]
   4d680:	str	r0, [sp, #16]
   4d684:	mov	r0, r5
   4d688:	ldr	r1, [r6, #-4]
   4d68c:	bl	27c08 <fputs@plt+0x16ac0>
   4d690:	ldr	r3, [r6, #-12]
   4d694:	ldrh	r3, [r3, #2]
   4d698:	tst	r3, #32
   4d69c:	beq	4d714 <fputs@plt+0x3c5cc>
   4d6a0:	ldr	r2, [fp, #4]
   4d6a4:	mov	fp, #0
   4d6a8:	mov	r3, #20
   4d6ac:	mov	r0, fp
   4d6b0:	cmp	sl, fp
   4d6b4:	movle	r1, #0
   4d6b8:	movgt	r1, #1
   4d6bc:	cmp	r0, #0
   4d6c0:	movne	r1, #0
   4d6c4:	cmp	r1, #0
   4d6c8:	bne	4d798 <fputs@plt+0x3c650>
   4d6cc:	cmp	r0, #0
   4d6d0:	ldreq	r3, [r5]
   4d6d4:	ldreq	r0, [r3, #8]
   4d6d8:	cmp	r4, #0
   4d6dc:	bne	4d6f4 <fputs@plt+0x3c5ac>
   4d6e0:	ldr	r4, [r8, #36]	; 0x24
   4d6e4:	cmp	r4, #0
   4d6e8:	ldrne	r4, [r5, #76]	; 0x4c
   4d6ec:	addne	r4, r4, #1
   4d6f0:	strne	r4, [r5, #76]	; 0x4c
   4d6f4:	mvn	r3, #3
   4d6f8:	mov	r2, r4
   4d6fc:	mov	r1, #34	; 0x22
   4d700:	stmib	sp, {r0, r3}
   4d704:	mov	r3, #0
   4d708:	mov	r0, r7
   4d70c:	str	r3, [sp]
   4d710:	bl	2725c <fputs@plt+0x16114>
   4d714:	mvn	r3, #4
   4d718:	mov	r2, #0
   4d71c:	mov	r1, #143	; 0x8f
   4d720:	mov	r0, r7
   4d724:	str	r3, [sp, #8]
   4d728:	ldr	r3, [r6, #-12]
   4d72c:	str	r3, [sp, #4]
   4d730:	ldr	r3, [r6, #-8]
   4d734:	str	r3, [sp]
   4d738:	mov	r3, r9
   4d73c:	bl	2725c <fputs@plt+0x16114>
   4d740:	uxtb	r1, sl
   4d744:	mov	r0, r7
   4d748:	bl	19404 <fputs@plt+0x82bc>
   4d74c:	mov	r2, sl
   4d750:	mov	r1, r9
   4d754:	mov	r0, r5
   4d758:	bl	1d088 <fputs@plt+0xbf40>
   4d75c:	mov	r2, sl
   4d760:	bl	1d100 <fputs@plt+0xbfb8>
   4d764:	ldr	r3, [sp, #16]
   4d768:	cmp	r3, #0
   4d76c:	beq	4d784 <fputs@plt+0x3c63c>
   4d770:	mov	r0, r7
   4d774:	mov	r1, r3
   4d778:	bl	15144 <fputs@plt+0x3ffc>
   4d77c:	mov	r0, r5
   4d780:	bl	1cedc <fputs@plt+0xbd94>
   4d784:	ldr	r3, [sp, #20]
   4d788:	add	r6, r6, #16
   4d78c:	add	r3, r3, #1
   4d790:	str	r3, [sp, #20]
   4d794:	b	4d59c <fputs@plt+0x3c454>
   4d798:	mul	r1, r3, fp
   4d79c:	mov	r0, r5
   4d7a0:	add	fp, fp, #1
   4d7a4:	str	r2, [sp, #28]
   4d7a8:	ldr	r1, [r2, r1]
   4d7ac:	bl	32b98 <fputs@plt+0x21a50>
   4d7b0:	mov	r3, #20
   4d7b4:	ldr	r2, [sp, #28]
   4d7b8:	b	4d6b0 <fputs@plt+0x3c568>
   4d7bc:	mov	r0, r5
   4d7c0:	ldr	r2, [r6, #16]
   4d7c4:	add	r9, r9, #1
   4d7c8:	add	r6, r6, #24
   4d7cc:	ldr	r1, [r6, #-4]
   4d7d0:	bl	4d0a0 <fputs@plt+0x3bf58>
   4d7d4:	b	4d5d8 <fputs@plt+0x3c490>
   4d7d8:	add	sp, sp, #36	; 0x24
   4d7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d7e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d7e4:	sub	sp, sp, #44	; 0x2c
   4d7e8:	mov	r5, r1
   4d7ec:	mov	r8, r3
   4d7f0:	mov	r6, r0
   4d7f4:	ldrb	r7, [r1, #28]
   4d7f8:	add	r1, sp, #80	; 0x50
   4d7fc:	ldm	r1, {r1, r3, r9}
   4d800:	ldr	r4, [r0, #8]
   4d804:	str	r3, [sp, #28]
   4d808:	and	r3, r7, #1
   4d80c:	mvn	r7, r7
   4d810:	cmp	r9, #0
   4d814:	str	r3, [sp, #32]
   4d818:	and	r3, r7, #1
   4d81c:	str	r3, [sp, #16]
   4d820:	ldr	r3, [r5]
   4d824:	str	r1, [sp, #36]	; 0x24
   4d828:	ldr	fp, [r3]
   4d82c:	ldr	r3, [sp, #16]
   4d830:	add	r7, r3, fp
   4d834:	ldr	r3, [sp, #28]
   4d838:	add	r7, r7, r3
   4d83c:	ldr	r3, [r0, #76]	; 0x4c
   4d840:	add	r0, r3, #1
   4d844:	addeq	sl, r3, #2
   4d848:	subne	r3, r8, fp
   4d84c:	str	r0, [sp, #24]
   4d850:	str	r0, [r6, #76]	; 0x4c
   4d854:	ldr	r0, [r5, #4]
   4d858:	ldreq	r3, [sp, #24]
   4d85c:	str	r0, [sp, #20]
   4d860:	ldrne	r0, [sp, #16]
   4d864:	addeq	r3, r3, r7
   4d868:	streq	r3, [r6, #76]	; 0x4c
   4d86c:	subne	sl, r3, r0
   4d870:	ldr	r3, [r2, #16]
   4d874:	ldr	r0, [r4, #24]
   4d878:	cmp	r3, #0
   4d87c:	ldreq	r3, [r2, #12]
   4d880:	addne	r3, r3, #1
   4d884:	str	r3, [sp, #12]
   4d888:	bl	2703c <fputs@plt+0x15ef4>
   4d88c:	ldr	r1, [sp, #36]	; 0x24
   4d890:	mov	r3, #5
   4d894:	mov	r2, sl
   4d898:	str	r0, [r5, #24]
   4d89c:	mov	r0, r6
   4d8a0:	str	r3, [sp]
   4d8a4:	mov	r3, r1
   4d8a8:	ldr	r1, [r5]
   4d8ac:	bl	4d404 <fputs@plt+0x3c2bc>
   4d8b0:	ldr	r3, [sp, #32]
   4d8b4:	cmp	r3, #0
   4d8b8:	bne	4d8d0 <fputs@plt+0x3c788>
   4d8bc:	add	r3, sl, fp
   4d8c0:	mov	r1, #73	; 0x49
   4d8c4:	ldr	r2, [r5, #8]
   4d8c8:	mov	r0, r4
   4d8cc:	bl	276a4 <fputs@plt+0x1655c>
   4d8d0:	cmp	r9, #0
   4d8d4:	bne	4d8f4 <fputs@plt+0x3c7ac>
   4d8d8:	ldr	r1, [sp, #16]
   4d8dc:	add	r2, sl, fp
   4d8e0:	mov	r0, r6
   4d8e4:	ldr	r3, [sp, #28]
   4d8e8:	add	r2, r2, r1
   4d8ec:	mov	r1, r8
   4d8f0:	bl	278e4 <fputs@plt+0x1679c>
   4d8f4:	ldrd	r2, [sp, #20]
   4d8f8:	mov	r1, #49	; 0x31
   4d8fc:	mov	r0, r4
   4d900:	str	r3, [sp]
   4d904:	add	r2, sl, r2
   4d908:	ldr	r3, [sp, #20]
   4d90c:	sub	r3, r7, r3
   4d910:	bl	2713c <fputs@plt+0x15ff4>
   4d914:	ldr	r3, [sp, #20]
   4d918:	cmp	r3, #0
   4d91c:	ble	4da98 <fputs@plt+0x3c950>
   4d920:	ldr	r7, [r5, #4]
   4d924:	mov	r0, r4
   4d928:	ldr	r3, [r6, #76]	; 0x4c
   4d92c:	add	r2, r3, #1
   4d930:	add	r3, r3, r7
   4d934:	str	r3, [r6, #76]	; 0x4c
   4d938:	ldr	r3, [sp, #32]
   4d93c:	str	r2, [sp, #36]	; 0x24
   4d940:	cmp	r3, #0
   4d944:	addeq	r2, sl, fp
   4d948:	moveq	r1, #46	; 0x2e
   4d94c:	ldrne	r2, [r5, #8]
   4d950:	movne	r1, #59	; 0x3b
   4d954:	bl	27640 <fputs@plt+0x164f8>
   4d958:	ldr	r3, [r5, #4]
   4d95c:	mov	r1, #42	; 0x2a
   4d960:	ldr	r2, [sp, #36]	; 0x24
   4d964:	str	r3, [sp]
   4d968:	mov	r3, sl
   4d96c:	str	r0, [sp, #32]
   4d970:	mov	r0, r4
   4d974:	bl	2713c <fputs@plt+0x15ff4>
   4d978:	ldr	r3, [r6]
   4d97c:	ldrb	r8, [r3, #69]	; 0x45
   4d980:	cmp	r8, #0
   4d984:	bne	4db18 <fputs@plt+0x3c9d0>
   4d988:	mov	r0, r4
   4d98c:	ldr	r1, [r5, #20]
   4d990:	sub	r7, fp, r7
   4d994:	bl	1516c <fputs@plt+0x4024>
   4d998:	ldr	r3, [sp, #16]
   4d99c:	mov	r9, r0
   4d9a0:	mov	r1, r8
   4d9a4:	add	r7, r7, r3
   4d9a8:	ldr	r3, [sp, #28]
   4d9ac:	add	r7, r7, r3
   4d9b0:	str	r7, [r0, #8]
   4d9b4:	ldr	r7, [r0, #16]
   4d9b8:	ldrh	r2, [r7, #6]
   4d9bc:	ldr	r0, [r7, #16]
   4d9c0:	bl	10f20 <memset@plt>
   4d9c4:	mov	r2, r7
   4d9c8:	mvn	r3, #5
   4d9cc:	mvn	r1, #0
   4d9d0:	mov	r0, r4
   4d9d4:	bl	23500 <fputs@plt+0x123b8>
   4d9d8:	ldrh	r3, [r7, #8]
   4d9dc:	mov	r0, r6
   4d9e0:	ldr	r1, [r5]
   4d9e4:	ldr	r2, [sp, #20]
   4d9e8:	sub	r3, r3, #1
   4d9ec:	bl	3437c <fputs@plt+0x23234>
   4d9f0:	str	r0, [r9, #16]
   4d9f4:	mov	r3, r8
   4d9f8:	mov	r1, #43	; 0x2b
   4d9fc:	ldr	r7, [r4, #32]
   4da00:	mov	r0, r4
   4da04:	add	r2, r7, #1
   4da08:	str	r2, [sp]
   4da0c:	bl	2713c <fputs@plt+0x15ff4>
   4da10:	ldr	r0, [r4, #24]
   4da14:	bl	2703c <fputs@plt+0x15ef4>
   4da18:	ldr	r2, [r6, #76]	; 0x4c
   4da1c:	mov	r3, r0
   4da20:	mov	r1, #14
   4da24:	mov	r0, r4
   4da28:	str	r3, [r5, #16]
   4da2c:	add	r2, r2, #1
   4da30:	str	r2, [r6, #76]	; 0x4c
   4da34:	str	r2, [r5, #12]
   4da38:	bl	276a4 <fputs@plt+0x1655c>
   4da3c:	mov	r1, #120	; 0x78
   4da40:	mov	r0, r4
   4da44:	ldr	r2, [r5, #8]
   4da48:	bl	27640 <fputs@plt+0x164f8>
   4da4c:	ldr	r3, [sp, #12]
   4da50:	cmp	r3, #0
   4da54:	beq	4da6c <fputs@plt+0x3c924>
   4da58:	mov	r1, #46	; 0x2e
   4da5c:	mov	r0, r4
   4da60:	ldr	r2, [sp, #12]
   4da64:	ldr	r3, [r5, #24]
   4da68:	bl	276a4 <fputs@plt+0x1655c>
   4da6c:	mov	r0, r4
   4da70:	ldr	r1, [sp, #32]
   4da74:	bl	1c254 <fputs@plt+0xb10c>
   4da78:	mov	r1, sl
   4da7c:	mov	r0, r6
   4da80:	ldr	r3, [r5, #4]
   4da84:	ldr	r2, [sp, #36]	; 0x24
   4da88:	bl	278e4 <fputs@plt+0x1679c>
   4da8c:	mov	r1, r7
   4da90:	mov	r0, r4
   4da94:	bl	1c254 <fputs@plt+0xb10c>
   4da98:	ldrb	r3, [r5, #28]
   4da9c:	mov	r0, r4
   4daa0:	ldr	r2, [r5, #8]
   4daa4:	tst	r3, #1
   4daa8:	ldr	r3, [sp, #24]
   4daac:	movne	r1, #109	; 0x6d
   4dab0:	moveq	r1, #110	; 0x6e
   4dab4:	bl	276a4 <fputs@plt+0x1655c>
   4dab8:	ldr	r3, [sp, #12]
   4dabc:	cmp	r3, #0
   4dac0:	beq	4db18 <fputs@plt+0x3c9d0>
   4dac4:	mov	r3, #1
   4dac8:	mov	r1, #140	; 0x8c
   4dacc:	ldr	r2, [sp, #12]
   4dad0:	mov	r0, r4
   4dad4:	str	r3, [sp]
   4dad8:	mov	r3, #0
   4dadc:	bl	2713c <fputs@plt+0x15ff4>
   4dae0:	mov	r6, r0
   4dae4:	mov	r1, #105	; 0x69
   4dae8:	ldr	r2, [r5, #8]
   4daec:	mov	r0, r4
   4daf0:	bl	27640 <fputs@plt+0x164f8>
   4daf4:	ldr	r2, [r5, #8]
   4daf8:	mov	r1, #95	; 0x5f
   4dafc:	mov	r0, r4
   4db00:	bl	27640 <fputs@plt+0x164f8>
   4db04:	mov	r1, r6
   4db08:	mov	r0, r4
   4db0c:	add	sp, sp, #44	; 0x2c
   4db10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4db14:	b	1c254 <fputs@plt+0xb10c>
   4db18:	add	sp, sp, #44	; 0x2c
   4db1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4db20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4db24:	sub	sp, sp, #68	; 0x44
   4db28:	mov	r5, r0
   4db2c:	add	r7, sp, #104	; 0x68
   4db30:	ldm	r7, {r7, r9, fp}
   4db34:	str	r3, [sp, #48]	; 0x30
   4db38:	ldr	r3, [sp, #116]	; 0x74
   4db3c:	cmp	r9, #0
   4db40:	str	r1, [sp, #28]
   4db44:	str	r2, [sp, #40]	; 0x28
   4db48:	streq	r9, [sp, #36]	; 0x24
   4db4c:	ldr	r4, [r0, #8]
   4db50:	str	r3, [sp, #44]	; 0x2c
   4db54:	ldr	r3, [sp, #120]	; 0x78
   4db58:	str	r3, [sp, #56]	; 0x38
   4db5c:	ldrb	r3, [fp]
   4db60:	str	r3, [sp, #24]
   4db64:	ldr	r3, [fp, #4]
   4db68:	str	r3, [sp, #20]
   4db6c:	ldrbne	r3, [r9, #1]
   4db70:	strne	r3, [sp, #36]	; 0x24
   4db74:	cmp	r7, #0
   4db78:	beq	4db88 <fputs@plt+0x3ca40>
   4db7c:	ldr	r3, [r7]
   4db80:	cmp	r3, #0
   4db84:	moveq	r7, #0
   4db88:	ldr	r3, [sp, #36]	; 0x24
   4db8c:	orrs	r3, r7, r3
   4db90:	bne	4dba8 <fputs@plt+0x3ca60>
   4db94:	ldr	r3, [sp, #28]
   4db98:	mov	r0, r4
   4db9c:	ldr	r2, [sp, #44]	; 0x2c
   4dba0:	ldr	r1, [r3, #16]
   4dba4:	bl	278b8 <fputs@plt+0x16770>
   4dba8:	ldr	sl, [fp, #8]
   4dbac:	ldr	r3, [sp, #40]	; 0x28
   4dbb0:	cmp	sl, #0
   4dbb4:	ldr	r8, [r3]
   4dbb8:	ldr	r3, [r5, #76]	; 0x4c
   4dbbc:	bne	4dc50 <fputs@plt+0x3cb08>
   4dbc0:	cmp	r7, #0
   4dbc4:	beq	4dbe4 <fputs@plt+0x3ca9c>
   4dbc8:	ldr	r2, [r7]
   4dbcc:	ldr	sl, [r2]
   4dbd0:	ldrb	r2, [r7, #28]
   4dbd4:	tst	r2, #1
   4dbd8:	addeq	sl, sl, #1
   4dbdc:	add	r3, sl, r3
   4dbe0:	str	r3, [r5, #76]	; 0x4c
   4dbe4:	ldr	r3, [r5, #76]	; 0x4c
   4dbe8:	add	r2, r3, #1
   4dbec:	add	r3, r3, r8
   4dbf0:	str	r2, [fp, #8]
   4dbf4:	str	r3, [r5, #76]	; 0x4c
   4dbf8:	ldr	r3, [sp, #48]	; 0x30
   4dbfc:	str	r8, [fp, #12]
   4dc00:	ldr	r6, [fp, #8]
   4dc04:	cmp	r3, #0
   4dc08:	movge	r3, #0
   4dc0c:	bge	4dc90 <fputs@plt+0x3cb48>
   4dc10:	ldr	r3, [sp, #24]
   4dc14:	cmp	r3, #3
   4dc18:	beq	4e308 <fputs@plt+0x3d1c0>
   4dc1c:	ldr	r2, [sp, #24]
   4dc20:	sub	r3, r3, #9
   4dc24:	mov	r0, r5
   4dc28:	ldr	r1, [sp, #40]	; 0x28
   4dc2c:	cmp	r2, #13
   4dc30:	cmpne	r3, #1
   4dc34:	mov	r2, r6
   4dc38:	movls	r3, #1
   4dc3c:	movhi	r3, #0
   4dc40:	str	r3, [sp]
   4dc44:	mov	r3, #0
   4dc48:	bl	4d404 <fputs@plt+0x3c2bc>
   4dc4c:	b	4dca0 <fputs@plt+0x3cb58>
   4dc50:	add	r2, sl, r8
   4dc54:	mov	sl, #0
   4dc58:	cmp	r2, r3
   4dc5c:	addgt	r3, r8, r3
   4dc60:	strgt	r3, [r5, #76]	; 0x4c
   4dc64:	b	4dbf8 <fputs@plt+0x3cab0>
   4dc68:	ldr	r3, [sp, #32]
   4dc6c:	mov	r1, #47	; 0x2f
   4dc70:	mov	r0, r4
   4dc74:	ldr	r2, [sp, #48]	; 0x30
   4dc78:	add	r3, r3, r6
   4dc7c:	str	r3, [sp]
   4dc80:	ldr	r3, [sp, #32]
   4dc84:	bl	2713c <fputs@plt+0x15ff4>
   4dc88:	ldr	r3, [sp, #32]
   4dc8c:	add	r3, r3, #1
   4dc90:	str	r3, [sp, #32]
   4dc94:	ldr	r3, [sp, #32]
   4dc98:	cmp	r3, r8
   4dc9c:	blt	4dc68 <fputs@plt+0x3cb20>
   4dca0:	ldr	r3, [sp, #36]	; 0x24
   4dca4:	cmp	r3, #0
   4dca8:	beq	4dea8 <fputs@plt+0x3cd60>
   4dcac:	ldrb	r3, [r9, #1]
   4dcb0:	cmp	r3, #1
   4dcb4:	beq	4de28 <fputs@plt+0x3cce0>
   4dcb8:	cmp	r3, #2
   4dcbc:	bne	4de38 <fputs@plt+0x3ccf0>
   4dcc0:	ldr	r3, [r5, #76]	; 0x4c
   4dcc4:	mov	r0, r4
   4dcc8:	ldr	r1, [r9, #8]
   4dccc:	add	r2, r3, #1
   4dcd0:	add	r3, r3, r8
   4dcd4:	str	r3, [r5, #76]	; 0x4c
   4dcd8:	str	r2, [sp, #32]
   4dcdc:	bl	23464 <fputs@plt+0x1231c>
   4dce0:	mov	r0, r4
   4dce4:	ldr	r1, [r9, #8]
   4dce8:	mov	r9, #0
   4dcec:	bl	1516c <fputs@plt+0x4024>
   4dcf0:	mov	r3, #25
   4dcf4:	strb	r3, [r0]
   4dcf8:	mov	r3, #1
   4dcfc:	str	r3, [r0, #4]
   4dd00:	ldr	r3, [sp, #32]
   4dd04:	str	r3, [r0, #8]
   4dd08:	ldr	r3, [r4, #32]
   4dd0c:	add	r3, r8, r3
   4dd10:	str	r3, [sp, #48]	; 0x30
   4dd14:	sub	r3, r8, #1
   4dd18:	str	r3, [sp, #36]	; 0x24
   4dd1c:	ldr	r3, [sp, #32]
   4dd20:	str	r3, [sp, #60]	; 0x3c
   4dd24:	cmp	r9, r8
   4dd28:	blt	4ddb0 <fputs@plt+0x3cc68>
   4dd2c:	ldr	r3, [sp, #36]	; 0x24
   4dd30:	mov	r2, r6
   4dd34:	mov	r1, #30
   4dd38:	mov	r0, r4
   4dd3c:	str	r3, [sp]
   4dd40:	ldr	r3, [sp, #32]
   4dd44:	bl	2713c <fputs@plt+0x15ff4>
   4dd48:	cmp	r7, #0
   4dd4c:	bne	4e2bc <fputs@plt+0x3d174>
   4dd50:	ldr	r3, [sp, #28]
   4dd54:	mov	r0, r4
   4dd58:	ldr	r2, [sp, #44]	; 0x2c
   4dd5c:	ldr	r1, [r3, #16]
   4dd60:	bl	278b8 <fputs@plt+0x16770>
   4dd64:	ldr	r3, [sp, #24]
   4dd68:	sub	r3, r3, #1
   4dd6c:	cmp	r3, #13
   4dd70:	ldrls	pc, [pc, r3, lsl #2]
   4dd74:	b	4e0ac <fputs@plt+0x3cf64>
   4dd78:	andeq	sp, r4, r4, asr lr
   4dd7c:	strdeq	sp, [r4], -r4
   4dd80:	andeq	lr, r4, r4, lsl r3
   4dd84:	andeq	lr, r4, ip, lsr #1
   4dd88:	andeq	sp, r4, r0, lsl pc
   4dd8c:	andeq	sp, r4, r0, lsl pc
   4dd90:	andeq	lr, r4, r8, asr r1
   4dd94:	andeq	lr, r4, r8, asr r1
   4dd98:	andeq	lr, r4, r0, lsl r1
   4dd9c:	andeq	lr, r4, ip, lsr #1
   4dda0:	andeq	lr, r4, r0, lsr #32
   4dda4:	andeq	sp, r4, r0, lsl pc
   4dda8:	andeq	lr, r4, r0, lsl r1
   4ddac:	andeq	sp, r4, r0, lsl pc
   4ddb0:	ldr	r3, [sp, #40]	; 0x28
   4ddb4:	mov	r0, r5
   4ddb8:	ldr	r2, [r3, #4]
   4ddbc:	mov	r3, #20
   4ddc0:	mul	r3, r3, r9
   4ddc4:	ldr	r1, [r2, r3]
   4ddc8:	bl	32b98 <fputs@plt+0x21a50>
   4ddcc:	ldr	r1, [sp, #36]	; 0x24
   4ddd0:	add	r2, r6, r9
   4ddd4:	str	r0, [sp, #52]	; 0x34
   4ddd8:	mov	r0, r4
   4dddc:	ldr	r3, [sp, #60]	; 0x3c
   4dde0:	cmp	r9, r1
   4dde4:	movlt	r1, #78	; 0x4e
   4dde8:	movge	r1, #79	; 0x4f
   4ddec:	add	r3, r3, r9
   4ddf0:	add	r9, r9, #1
   4ddf4:	str	r3, [sp]
   4ddf8:	ldrlt	r3, [sp, #48]	; 0x30
   4ddfc:	ldrge	r3, [sp, #44]	; 0x2c
   4de00:	bl	2713c <fputs@plt+0x15ff4>
   4de04:	mov	r0, r4
   4de08:	mvn	r3, #3
   4de0c:	ldr	r2, [sp, #52]	; 0x34
   4de10:	mvn	r1, #0
   4de14:	bl	23500 <fputs@plt+0x123b8>
   4de18:	mov	r1, #128	; 0x80
   4de1c:	mov	r0, r4
   4de20:	bl	19404 <fputs@plt+0x82bc>
   4de24:	b	4dd24 <fputs@plt+0x3cbdc>
   4de28:	mov	r0, r4
   4de2c:	ldr	r1, [r9, #8]
   4de30:	bl	23464 <fputs@plt+0x1231c>
   4de34:	b	4dd48 <fputs@plt+0x3cc00>
   4de38:	mov	r3, r8
   4de3c:	mov	r0, r5
   4de40:	str	r6, [sp]
   4de44:	ldr	r1, [r9, #4]
   4de48:	ldr	r2, [sp, #44]	; 0x2c
   4de4c:	bl	27c08 <fputs@plt+0x16ac0>
   4de50:	b	4dd48 <fputs@plt+0x3cc00>
   4de54:	mov	r0, r5
   4de58:	bl	155c0 <fputs@plt+0x4478>
   4de5c:	mov	r9, r0
   4de60:	mov	r3, r8
   4de64:	mov	r2, r6
   4de68:	mov	r1, #49	; 0x31
   4de6c:	mov	r0, r4
   4de70:	str	r9, [sp]
   4de74:	bl	2713c <fputs@plt+0x15ff4>
   4de78:	mov	r1, #110	; 0x6e
   4de7c:	mov	r3, r9
   4de80:	ldr	r2, [sp, #20]
   4de84:	mov	r0, r4
   4de88:	bl	276a4 <fputs@plt+0x1655c>
   4de8c:	mov	r1, r9
   4de90:	mov	r0, r5
   4de94:	bl	1a120 <fputs@plt+0x8fd8>
   4de98:	cmp	r7, #0
   4de9c:	beq	4e0ac <fputs@plt+0x3cf64>
   4dea0:	add	sp, sp, #68	; 0x44
   4dea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dea8:	ldr	r3, [sp, #24]
   4deac:	sub	r3, r3, #1
   4deb0:	cmp	r3, #13
   4deb4:	ldrls	pc, [pc, r3, lsl #2]
   4deb8:	b	4de98 <fputs@plt+0x3cd50>
   4debc:	andeq	sp, r4, r4, asr lr
   4dec0:	strdeq	sp, [r4], -r4
   4dec4:	andeq	lr, r4, r4, lsl r3
   4dec8:	muleq	r4, r8, lr
   4decc:	andeq	sp, r4, r0, lsl pc
   4ded0:	andeq	sp, r4, r0, lsl pc
   4ded4:	andeq	lr, r4, r8, asr r1
   4ded8:	andeq	lr, r4, r8, asr r1
   4dedc:	andeq	lr, r4, r8, lsl #2
   4dee0:	ldrdeq	lr, [r4], -r4
   4dee4:	andeq	lr, r4, r0, lsr #32
   4dee8:	andeq	sp, r4, r0, lsl pc
   4deec:	andeq	lr, r4, r8, lsl #2
   4def0:	andeq	sp, r4, r0, lsl pc
   4def4:	mov	r3, r6
   4def8:	mov	r1, #111	; 0x6f
   4defc:	str	r8, [sp]
   4df00:	mov	r0, r4
   4df04:	ldr	r2, [sp, #20]
   4df08:	bl	2713c <fputs@plt+0x15ff4>
   4df0c:	b	4de98 <fputs@plt+0x3cd50>
   4df10:	add	r3, sl, #1
   4df14:	mov	r0, r5
   4df18:	mov	r1, r3
   4df1c:	str	r3, [sp, #32]
   4df20:	bl	155f0 <fputs@plt+0x44a8>
   4df24:	add	fp, sl, r0
   4df28:	mov	r3, r8
   4df2c:	mov	r9, r0
   4df30:	mov	r2, r6
   4df34:	mov	r1, #49	; 0x31
   4df38:	mov	r0, r4
   4df3c:	str	fp, [sp]
   4df40:	bl	2713c <fputs@plt+0x15ff4>
   4df44:	ldr	r3, [sp, #24]
   4df48:	cmp	r3, #6
   4df4c:	bne	4df90 <fputs@plt+0x3ce48>
   4df50:	ldr	r3, [sp, #20]
   4df54:	mov	r2, #0
   4df58:	mov	r1, #69	; 0x45
   4df5c:	mov	r0, r4
   4df60:	add	r8, r3, #1
   4df64:	ldr	r3, [r4, #32]
   4df68:	str	r9, [sp]
   4df6c:	str	r2, [sp, #4]
   4df70:	mov	r2, r8
   4df74:	add	r3, r3, #4
   4df78:	bl	27224 <fputs@plt+0x160dc>
   4df7c:	mov	r3, r9
   4df80:	mov	r2, r8
   4df84:	mov	r1, #110	; 0x6e
   4df88:	mov	r0, r4
   4df8c:	bl	276a4 <fputs@plt+0x1655c>
   4df90:	cmp	r7, #0
   4df94:	beq	4dfcc <fputs@plt+0x3ce84>
   4df98:	mov	r3, #1
   4df9c:	mov	r1, r7
   4dfa0:	str	r6, [sp]
   4dfa4:	mov	r0, r5
   4dfa8:	ldr	r2, [sp, #28]
   4dfac:	stmib	sp, {r3, sl}
   4dfb0:	mov	r3, fp
   4dfb4:	bl	4d7e0 <fputs@plt+0x3c698>
   4dfb8:	mov	r1, r9
   4dfbc:	mov	r0, r5
   4dfc0:	ldr	r2, [sp, #32]
   4dfc4:	bl	1d100 <fputs@plt+0xbfb8>
   4dfc8:	b	4de98 <fputs@plt+0x3cd50>
   4dfcc:	mov	r0, r5
   4dfd0:	bl	155c0 <fputs@plt+0x4478>
   4dfd4:	mov	r6, r0
   4dfd8:	mov	r3, r0
   4dfdc:	ldr	r2, [sp, #20]
   4dfe0:	mov	r1, #74	; 0x4a
   4dfe4:	mov	r0, r4
   4dfe8:	bl	276a4 <fputs@plt+0x1655c>
   4dfec:	mov	r3, r9
   4dff0:	mov	r1, #75	; 0x4b
   4dff4:	str	r6, [sp]
   4dff8:	mov	r0, r4
   4dffc:	ldr	r2, [sp, #20]
   4e000:	bl	2713c <fputs@plt+0x15ff4>
   4e004:	mov	r1, #8
   4e008:	mov	r0, r4
   4e00c:	bl	19404 <fputs@plt+0x82bc>
   4e010:	mov	r1, r6
   4e014:	mov	r0, r5
   4e018:	bl	1a120 <fputs@plt+0x8fd8>
   4e01c:	b	4dfb8 <fputs@plt+0x3ce70>
   4e020:	ldr	r3, [sp, #40]	; 0x28
   4e024:	mov	r8, #1
   4e028:	ldrb	r1, [fp, #1]
   4e02c:	ldr	r3, [r3, #4]
   4e030:	ldr	r0, [r3]
   4e034:	bl	15a20 <fputs@plt+0x48d8>
   4e038:	cmp	r7, #0
   4e03c:	strb	r0, [fp, #1]
   4e040:	beq	4e050 <fputs@plt+0x3cf08>
   4e044:	str	r8, [sp, #108]	; 0x6c
   4e048:	str	sl, [sp, #112]	; 0x70
   4e04c:	b	4e0e8 <fputs@plt+0x3cfa0>
   4e050:	mov	r0, r5
   4e054:	add	fp, fp, #1
   4e058:	bl	155c0 <fputs@plt+0x4478>
   4e05c:	mov	r7, r0
   4e060:	mov	r3, r8
   4e064:	mov	r2, r6
   4e068:	mov	r1, #49	; 0x31
   4e06c:	mov	r0, r4
   4e070:	stm	sp, {r7, fp}
   4e074:	str	r8, [sp, #8]
   4e078:	bl	2725c <fputs@plt+0x16114>
   4e07c:	mov	r2, r8
   4e080:	mov	r1, r6
   4e084:	mov	r0, r5
   4e088:	bl	1d088 <fputs@plt+0xbf40>
   4e08c:	mov	r1, #110	; 0x6e
   4e090:	mov	r3, r7
   4e094:	ldr	r2, [sp, #20]
   4e098:	mov	r0, r4
   4e09c:	bl	276a4 <fputs@plt+0x1655c>
   4e0a0:	mov	r1, r7
   4e0a4:	mov	r0, r5
   4e0a8:	bl	1a120 <fputs@plt+0x8fd8>
   4e0ac:	ldr	r3, [sp, #28]
   4e0b0:	ldr	r2, [r3, #12]
   4e0b4:	cmp	r2, #0
   4e0b8:	beq	4dea0 <fputs@plt+0x3cd58>
   4e0bc:	ldr	r3, [sp, #56]	; 0x38
   4e0c0:	mov	r1, #141	; 0x8d
   4e0c4:	mov	r0, r4
   4e0c8:	add	sp, sp, #68	; 0x44
   4e0cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e0d0:	b	276a4 <fputs@plt+0x1655c>
   4e0d4:	cmp	r7, #0
   4e0d8:	beq	4e0ac <fputs@plt+0x3cf64>
   4e0dc:	mov	r3, #1
   4e0e0:	str	r3, [sp, #108]	; 0x6c
   4e0e4:	str	sl, [sp, #112]	; 0x70
   4e0e8:	ldr	r2, [sp, #28]
   4e0ec:	mov	r3, r6
   4e0f0:	mov	r1, r7
   4e0f4:	mov	r0, r5
   4e0f8:	str	r6, [sp, #104]	; 0x68
   4e0fc:	add	sp, sp, #68	; 0x44
   4e100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e104:	b	4d7e0 <fputs@plt+0x3c698>
   4e108:	cmp	r7, #0
   4e10c:	bne	4e044 <fputs@plt+0x3cefc>
   4e110:	ldr	r3, [sp, #24]
   4e114:	cmp	r3, #13
   4e118:	bne	4e130 <fputs@plt+0x3cfe8>
   4e11c:	mov	r1, #18
   4e120:	mov	r0, r4
   4e124:	ldr	r2, [fp, #4]
   4e128:	bl	27640 <fputs@plt+0x164f8>
   4e12c:	b	4e0ac <fputs@plt+0x3cf64>
   4e130:	mov	r2, r6
   4e134:	mov	r3, r8
   4e138:	mov	r1, #33	; 0x21
   4e13c:	mov	r0, r4
   4e140:	bl	276a4 <fputs@plt+0x1655c>
   4e144:	mov	r2, r8
   4e148:	mov	r1, r6
   4e14c:	mov	r0, r5
   4e150:	bl	1d088 <fputs@plt+0xbf40>
   4e154:	b	4e0ac <fputs@plt+0x3cf64>
   4e158:	ldr	r3, [fp, #16]
   4e15c:	mov	r0, r5
   4e160:	str	r3, [sp, #48]	; 0x30
   4e164:	ldr	r3, [r3]
   4e168:	str	r3, [sp, #36]	; 0x24
   4e16c:	bl	155c0 <fputs@plt+0x4478>
   4e170:	ldr	r3, [sp, #36]	; 0x24
   4e174:	str	r0, [sp, #40]	; 0x28
   4e178:	mov	r0, r5
   4e17c:	add	r3, r3, #2
   4e180:	mov	r1, r3
   4e184:	str	r3, [sp, #32]
   4e188:	bl	155f0 <fputs@plt+0x44a8>
   4e18c:	ldr	r3, [sp, #36]	; 0x24
   4e190:	mov	r9, r0
   4e194:	add	r3, r3, r0
   4e198:	add	fp, r3, #1
   4e19c:	str	r3, [sp, #44]	; 0x2c
   4e1a0:	ldr	r3, [sp, #24]
   4e1a4:	cmp	r3, #8
   4e1a8:	movne	sl, #0
   4e1ac:	bne	4e1d0 <fputs@plt+0x3d088>
   4e1b0:	ldr	r2, [sp, #20]
   4e1b4:	mov	r3, #0
   4e1b8:	mov	r1, #69	; 0x45
   4e1bc:	mov	r0, r4
   4e1c0:	stm	sp, {r6, r8}
   4e1c4:	add	r2, r2, #1
   4e1c8:	bl	27224 <fputs@plt+0x160dc>
   4e1cc:	mov	sl, r0
   4e1d0:	mov	r3, r8
   4e1d4:	mov	r2, r6
   4e1d8:	str	fp, [sp]
   4e1dc:	mov	r1, #49	; 0x31
   4e1e0:	mov	r0, r4
   4e1e4:	bl	2713c <fputs@plt+0x15ff4>
   4e1e8:	ldr	r3, [sp, #24]
   4e1ec:	cmp	r3, #8
   4e1f0:	bne	4e218 <fputs@plt+0x3d0d0>
   4e1f4:	ldr	r2, [sp, #20]
   4e1f8:	mov	r1, #110	; 0x6e
   4e1fc:	mov	r3, fp
   4e200:	mov	r0, r4
   4e204:	add	r2, r2, #1
   4e208:	bl	276a4 <fputs@plt+0x1655c>
   4e20c:	mov	r1, #16
   4e210:	mov	r0, r4
   4e214:	bl	19404 <fputs@plt+0x82bc>
   4e218:	mov	r8, #0
   4e21c:	mov	fp, #20
   4e220:	b	4e250 <fputs@plt+0x3d108>
   4e224:	ldr	r3, [sp, #48]	; 0x30
   4e228:	mov	r1, #31
   4e22c:	mov	r0, r4
   4e230:	ldr	r3, [r3, #4]
   4e234:	mla	r3, fp, r8, r3
   4e238:	ldrh	r2, [r3, #16]
   4e23c:	add	r3, r9, r8
   4e240:	add	r8, r8, #1
   4e244:	add	r2, r2, r6
   4e248:	sub	r2, r2, #1
   4e24c:	bl	276a4 <fputs@plt+0x1655c>
   4e250:	ldr	r3, [sp, #36]	; 0x24
   4e254:	cmp	r8, r3
   4e258:	blt	4e224 <fputs@plt+0x3d0dc>
   4e25c:	mov	r1, #73	; 0x49
   4e260:	mov	r0, r4
   4e264:	ldr	r2, [sp, #20]
   4e268:	ldr	r3, [sp, #44]	; 0x2c
   4e26c:	bl	276a4 <fputs@plt+0x1655c>
   4e270:	ldr	r3, [sp, #40]	; 0x28
   4e274:	mov	r2, r9
   4e278:	mov	r1, #49	; 0x31
   4e27c:	mov	r0, r4
   4e280:	str	r3, [sp]
   4e284:	ldr	r3, [sp, #32]
   4e288:	bl	2713c <fputs@plt+0x15ff4>
   4e28c:	mov	r1, #110	; 0x6e
   4e290:	mov	r0, r4
   4e294:	ldr	r2, [sp, #20]
   4e298:	ldr	r3, [sp, #40]	; 0x28
   4e29c:	bl	276a4 <fputs@plt+0x1655c>
   4e2a0:	cmp	sl, #0
   4e2a4:	beq	4e2b4 <fputs@plt+0x3d16c>
   4e2a8:	mov	r1, sl
   4e2ac:	mov	r0, r4
   4e2b0:	bl	1c254 <fputs@plt+0xb10c>
   4e2b4:	ldr	r1, [sp, #40]	; 0x28
   4e2b8:	b	4e014 <fputs@plt+0x3cecc>
   4e2bc:	ldr	r3, [sp, #24]
   4e2c0:	sub	r3, r3, #1
   4e2c4:	cmp	r3, #13
   4e2c8:	ldrls	pc, [pc, r3, lsl #2]
   4e2cc:	b	4dea0 <fputs@plt+0x3cd58>
   4e2d0:	andeq	sp, r4, r4, asr lr
   4e2d4:	strdeq	sp, [r4], -r4
   4e2d8:	andeq	lr, r4, r4, lsl r3
   4e2dc:	andeq	sp, r4, r0, lsr #29
   4e2e0:	andeq	sp, r4, r0, lsl pc
   4e2e4:	andeq	sp, r4, r0, lsl pc
   4e2e8:	andeq	lr, r4, r8, asr r1
   4e2ec:	andeq	lr, r4, r8, asr r1
   4e2f0:	andeq	lr, r4, r8, lsl #2
   4e2f4:	ldrdeq	lr, [r4], -r4
   4e2f8:	andeq	lr, r4, r0, lsr #32
   4e2fc:	andeq	sp, r4, r0, lsl pc
   4e300:	andeq	lr, r4, r8, lsl #2
   4e304:	andeq	sp, r4, r0, lsl pc
   4e308:	ldr	r3, [sp, #36]	; 0x24
   4e30c:	cmp	r3, #0
   4e310:	bne	4dcac <fputs@plt+0x3cb64>
   4e314:	mov	r2, #1
   4e318:	mov	r1, #22
   4e31c:	ldr	r3, [sp, #20]
   4e320:	mov	r0, r4
   4e324:	bl	276a4 <fputs@plt+0x1655c>
   4e328:	b	4de98 <fputs@plt+0x3cd50>
   4e32c:	push	{r4, r5, r6, r7, r8, lr}
   4e330:	mov	r5, r0
   4e334:	mov	r0, r1
   4e338:	mov	r7, r2
   4e33c:	bl	15434 <fputs@plt+0x42ec>
   4e340:	ldrb	r3, [r5, #23]
   4e344:	mov	r6, r0
   4e348:	cmp	r3, #0
   4e34c:	beq	4e3f0 <fputs@plt+0x3d2a8>
   4e350:	ldrb	r3, [r0]
   4e354:	cmp	r3, #157	; 0x9d
   4e358:	beq	4e3f0 <fputs@plt+0x3d2a8>
   4e35c:	mov	r2, #0
   4e360:	mov	r1, #2
   4e364:	bl	19888 <fputs@plt+0x8740>
   4e368:	cmp	r0, #0
   4e36c:	beq	4e3f0 <fputs@plt+0x3d2a8>
   4e370:	ldr	r3, [r5, #324]	; 0x144
   4e374:	mov	r2, #0
   4e378:	str	r2, [r7]
   4e37c:	cmp	r3, r2
   4e380:	ldrne	r7, [r3]
   4e384:	ldrne	r4, [r3, #4]
   4e388:	bne	4e3b8 <fputs@plt+0x3d270>
   4e38c:	mov	r3, #1
   4e390:	mov	r1, r6
   4e394:	ldr	r4, [r5, #76]	; 0x4c
   4e398:	mov	r0, r5
   4e39c:	add	r4, r4, #1
   4e3a0:	mov	r2, r4
   4e3a4:	str	r4, [r5, #76]	; 0x4c
   4e3a8:	bl	28a8c <fputs@plt+0x17944>
   4e3ac:	b	4e3e8 <fputs@plt+0x3d2a0>
   4e3b0:	add	r4, r4, #20
   4e3b4:	sub	r7, r7, #1
   4e3b8:	cmp	r7, #0
   4e3bc:	ble	4e38c <fputs@plt+0x3d244>
   4e3c0:	ldrb	r3, [r4, #13]
   4e3c4:	tst	r3, #4
   4e3c8:	beq	4e3b0 <fputs@plt+0x3d268>
   4e3cc:	mvn	r2, #0
   4e3d0:	mov	r1, r6
   4e3d4:	ldr	r0, [r4]
   4e3d8:	bl	1b534 <fputs@plt+0xa3ec>
   4e3dc:	cmp	r0, #0
   4e3e0:	bne	4e3b0 <fputs@plt+0x3d268>
   4e3e4:	ldr	r4, [r4, #16]
   4e3e8:	mov	r0, r4
   4e3ec:	pop	{r4, r5, r6, r7, r8, pc}
   4e3f0:	mov	r0, r5
   4e3f4:	bl	155c0 <fputs@plt+0x4478>
   4e3f8:	mov	r8, r0
   4e3fc:	mov	r2, r0
   4e400:	mov	r1, r6
   4e404:	mov	r0, r5
   4e408:	bl	4c294 <fputs@plt+0x3b14c>
   4e40c:	cmp	r8, r0
   4e410:	mov	r4, r0
   4e414:	streq	r0, [r7]
   4e418:	beq	4e3e8 <fputs@plt+0x3d2a0>
   4e41c:	mov	r1, r8
   4e420:	mov	r0, r5
   4e424:	bl	1a120 <fputs@plt+0x8fd8>
   4e428:	mov	r3, #0
   4e42c:	str	r3, [r7]
   4e430:	b	4e3e8 <fputs@plt+0x3d2a0>
   4e434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e438:	mov	r9, r3
   4e43c:	sub	sp, sp, #52	; 0x34
   4e440:	mov	r3, #0
   4e444:	cmp	r2, r9
   4e448:	mov	r7, r2
   4e44c:	mov	r2, #3
   4e450:	str	r3, [sp, #40]	; 0x28
   4e454:	addne	r3, sp, #40	; 0x28
   4e458:	mov	r5, r0
   4e45c:	mov	r8, r1
   4e460:	ldr	r4, [r0, #8]
   4e464:	bl	4bed0 <fputs@plt+0x3ad88>
   4e468:	mov	sl, r0
   4e46c:	mov	r0, r8
   4e470:	bl	15a64 <fputs@plt+0x491c>
   4e474:	ldr	r3, [r5, #108]	; 0x6c
   4e478:	strb	r0, [sp, #39]	; 0x27
   4e47c:	mov	r0, r5
   4e480:	add	r3, r3, #1
   4e484:	str	r3, [r5, #108]	; 0x6c
   4e488:	bl	155c0 <fputs@plt+0x4478>
   4e48c:	mov	r2, r0
   4e490:	mov	r6, r0
   4e494:	ldr	r1, [r8, #12]
   4e498:	mov	r0, r5
   4e49c:	bl	4d0a0 <fputs@plt+0x3bf58>
   4e4a0:	cmp	sl, #5
   4e4a4:	bne	4e640 <fputs@plt+0x3d4f8>
   4e4a8:	mov	r0, r5
   4e4ac:	ldr	r1, [r8, #12]
   4e4b0:	ldr	sl, [r8, #20]
   4e4b4:	bl	32b98 <fputs@plt+0x21a50>
   4e4b8:	str	r0, [sp, #20]
   4e4bc:	ldr	r0, [r4, #24]
   4e4c0:	bl	2703c <fputs@plt+0x15ef4>
   4e4c4:	cmp	r7, r9
   4e4c8:	str	r0, [sp, #24]
   4e4cc:	moveq	r8, #0
   4e4d0:	beq	4e4f8 <fputs@plt+0x3d3b0>
   4e4d4:	mov	r0, r5
   4e4d8:	bl	155c0 <fputs@plt+0x4478>
   4e4dc:	mov	r8, r0
   4e4e0:	mov	r3, r6
   4e4e4:	mov	r2, r6
   4e4e8:	mov	r1, #85	; 0x55
   4e4ec:	mov	r0, r4
   4e4f0:	str	r8, [sp]
   4e4f4:	bl	2713c <fputs@plt+0x15ff4>
   4e4f8:	mov	fp, #0
   4e4fc:	ldr	r3, [sl]
   4e500:	cmp	r3, fp
   4e504:	bgt	4e564 <fputs@plt+0x3d41c>
   4e508:	cmp	r8, #0
   4e50c:	beq	4e530 <fputs@plt+0x3d3e8>
   4e510:	mov	r1, #76	; 0x4c
   4e514:	mov	r3, r9
   4e518:	mov	r2, r8
   4e51c:	mov	r0, r4
   4e520:	bl	276a4 <fputs@plt+0x1655c>
   4e524:	mov	r1, r7
   4e528:	mov	r0, r4
   4e52c:	bl	2785c <fputs@plt+0x16714>
   4e530:	mov	r0, r4
   4e534:	ldr	r1, [sp, #24]
   4e538:	bl	15144 <fputs@plt+0x3ffc>
   4e53c:	mov	r1, r8
   4e540:	mov	r0, r5
   4e544:	bl	1a120 <fputs@plt+0x8fd8>
   4e548:	mov	r1, r6
   4e54c:	mov	r0, r5
   4e550:	bl	1a120 <fputs@plt+0x8fd8>
   4e554:	mov	r0, r5
   4e558:	bl	19f2c <fputs@plt+0x8de4>
   4e55c:	add	sp, sp, #52	; 0x34
   4e560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e564:	mov	r3, #20
   4e568:	ldr	r1, [sl, #4]
   4e56c:	add	r2, sp, #44	; 0x2c
   4e570:	mov	r0, r5
   4e574:	mul	r3, r3, fp
   4e578:	ldr	r1, [r1, r3]
   4e57c:	str	r3, [sp, #28]
   4e580:	bl	4e32c <fputs@plt+0x3d1e4>
   4e584:	cmp	r8, #0
   4e588:	str	r0, [sp, #16]
   4e58c:	ldr	r3, [sp, #28]
   4e590:	beq	4e5c0 <fputs@plt+0x3d478>
   4e594:	ldr	r2, [sl, #4]
   4e598:	ldr	r0, [r2, r3]
   4e59c:	bl	15534 <fputs@plt+0x43ec>
   4e5a0:	cmp	r0, #0
   4e5a4:	beq	4e5c0 <fputs@plt+0x3d478>
   4e5a8:	mov	r2, r8
   4e5ac:	mov	r1, #85	; 0x55
   4e5b0:	str	r8, [sp]
   4e5b4:	mov	r0, r4
   4e5b8:	ldr	r3, [sp, #16]
   4e5bc:	bl	2713c <fputs@plt+0x15ff4>
   4e5c0:	ldr	r3, [sl]
   4e5c4:	sub	r3, r3, #1
   4e5c8:	cmp	r3, fp
   4e5cc:	cmple	r7, r9
   4e5d0:	mvn	r3, #3
   4e5d4:	str	r3, [sp, #8]
   4e5d8:	ldr	r3, [sp, #20]
   4e5dc:	str	r3, [sp, #4]
   4e5e0:	ldr	r3, [sp, #16]
   4e5e4:	str	r3, [sp]
   4e5e8:	beq	4e620 <fputs@plt+0x3d4d8>
   4e5ec:	mov	r1, #79	; 0x4f
   4e5f0:	mov	r2, r6
   4e5f4:	ldr	r3, [sp, #24]
   4e5f8:	mov	r0, r4
   4e5fc:	bl	2725c <fputs@plt+0x16114>
   4e600:	ldrb	r1, [sp, #39]	; 0x27
   4e604:	mov	r0, r4
   4e608:	add	fp, fp, #1
   4e60c:	bl	19404 <fputs@plt+0x82bc>
   4e610:	mov	r0, r5
   4e614:	ldr	r1, [sp, #44]	; 0x2c
   4e618:	bl	1a120 <fputs@plt+0x8fd8>
   4e61c:	b	4e4fc <fputs@plt+0x3d3b4>
   4e620:	mov	r1, #78	; 0x4e
   4e624:	mov	r3, r7
   4e628:	mov	r2, r6
   4e62c:	mov	r0, r4
   4e630:	bl	2725c <fputs@plt+0x16114>
   4e634:	ldrb	r1, [sp, #39]	; 0x27
   4e638:	orr	r1, r1, #16
   4e63c:	b	4e604 <fputs@plt+0x3d4bc>
   4e640:	ldr	r0, [r8, #12]
   4e644:	bl	15534 <fputs@plt+0x43ec>
   4e648:	cmp	r0, #0
   4e64c:	beq	4e66c <fputs@plt+0x3d524>
   4e650:	cmp	r7, r9
   4e654:	bne	4e6a4 <fputs@plt+0x3d55c>
   4e658:	mov	r3, r7
   4e65c:	mov	r2, r6
   4e660:	mov	r1, #76	; 0x4c
   4e664:	mov	r0, r4
   4e668:	bl	276a4 <fputs@plt+0x1655c>
   4e66c:	cmp	sl, #1
   4e670:	bne	4e6e8 <fputs@plt+0x3d5a0>
   4e674:	mov	r3, r7
   4e678:	mov	r2, r6
   4e67c:	mov	r1, #38	; 0x26
   4e680:	mov	r0, r4
   4e684:	bl	276a4 <fputs@plt+0x1655c>
   4e688:	mov	r3, r7
   4e68c:	mov	r1, #70	; 0x46
   4e690:	str	r6, [sp]
   4e694:	mov	r0, r4
   4e698:	ldr	r2, [r8, #28]
   4e69c:	bl	2713c <fputs@plt+0x15ff4>
   4e6a0:	b	4e548 <fputs@plt+0x3d400>
   4e6a4:	mov	r2, r6
   4e6a8:	mov	r1, #77	; 0x4d
   4e6ac:	mov	r0, r4
   4e6b0:	bl	27640 <fputs@plt+0x164f8>
   4e6b4:	mov	fp, r0
   4e6b8:	mov	r3, r7
   4e6bc:	ldr	r2, [r8, #28]
   4e6c0:	mov	r1, #108	; 0x6c
   4e6c4:	mov	r0, r4
   4e6c8:	bl	276a4 <fputs@plt+0x1655c>
   4e6cc:	mov	r1, r9
   4e6d0:	mov	r0, r4
   4e6d4:	bl	2785c <fputs@plt+0x16714>
   4e6d8:	mov	r1, fp
   4e6dc:	mov	r0, r4
   4e6e0:	bl	1c254 <fputs@plt+0xb10c>
   4e6e4:	b	4e66c <fputs@plt+0x3d524>
   4e6e8:	mov	sl, #1
   4e6ec:	add	r3, sp, #39	; 0x27
   4e6f0:	mov	fp, #0
   4e6f4:	mov	r2, r6
   4e6f8:	mov	r1, #48	; 0x30
   4e6fc:	mov	r0, r4
   4e700:	str	fp, [sp]
   4e704:	stmib	sp, {r3, sl}
   4e708:	mov	r3, sl
   4e70c:	bl	2725c <fputs@plt+0x16114>
   4e710:	ldr	r3, [sp, #40]	; 0x28
   4e714:	stm	sp, {r6, sl}
   4e718:	cmp	r3, fp
   4e71c:	bne	4e738 <fputs@plt+0x3d5f0>
   4e720:	mov	r3, r7
   4e724:	mov	r1, #68	; 0x44
   4e728:	ldr	r2, [r8, #28]
   4e72c:	mov	r0, r4
   4e730:	bl	27224 <fputs@plt+0x160dc>
   4e734:	b	4e548 <fputs@plt+0x3d400>
   4e738:	mov	r3, fp
   4e73c:	mov	r1, #69	; 0x45
   4e740:	ldr	r2, [r8, #28]
   4e744:	mov	r0, r4
   4e748:	bl	27224 <fputs@plt+0x160dc>
   4e74c:	mov	r8, r0
   4e750:	mov	r3, r9
   4e754:	ldr	r2, [sp, #40]	; 0x28
   4e758:	mov	r1, #76	; 0x4c
   4e75c:	mov	r0, r4
   4e760:	bl	276a4 <fputs@plt+0x1655c>
   4e764:	mov	r1, r7
   4e768:	mov	r0, r4
   4e76c:	bl	2785c <fputs@plt+0x16714>
   4e770:	mov	r1, r8
   4e774:	mov	r0, r4
   4e778:	bl	1c254 <fputs@plt+0xb10c>
   4e77c:	b	4e548 <fputs@plt+0x3d400>
   4e780:	push	{r4, r5, r6, r7, r8, r9, lr}
   4e784:	mov	ip, #0
   4e788:	sub	sp, sp, #28
   4e78c:	ldr	r8, [r0, #8]
   4e790:	str	ip, [sp, #16]
   4e794:	str	ip, [sp, #20]
   4e798:	cmp	r8, ip
   4e79c:	cmpne	r1, ip
   4e7a0:	beq	4e8fc <fputs@plt+0x3d7b4>
   4e7a4:	ldrb	r6, [r1]
   4e7a8:	mov	r4, r0
   4e7ac:	mov	r9, r2
   4e7b0:	mov	r7, r3
   4e7b4:	mov	r5, r1
   4e7b8:	cmp	r6, #75	; 0x4b
   4e7bc:	beq	4e960 <fputs@plt+0x3d818>
   4e7c0:	bhi	4e824 <fputs@plt+0x3d6dc>
   4e7c4:	cmp	r6, #72	; 0x48
   4e7c8:	beq	4e890 <fputs@plt+0x3d748>
   4e7cc:	bhi	4e800 <fputs@plt+0x3d6b8>
   4e7d0:	cmp	r6, #19
   4e7d4:	beq	4e930 <fputs@plt+0x3d7e8>
   4e7d8:	cmp	r6, #71	; 0x47
   4e7dc:	beq	4e904 <fputs@plt+0x3d7bc>
   4e7e0:	mov	r0, r5
   4e7e4:	bl	19c80 <fputs@plt+0x8b38>
   4e7e8:	cmp	r0, #0
   4e7ec:	beq	4e9a4 <fputs@plt+0x3d85c>
   4e7f0:	mov	r1, r9
   4e7f4:	mov	r0, r8
   4e7f8:	bl	2785c <fputs@plt+0x16714>
   4e7fc:	b	4e8e4 <fputs@plt+0x3d79c>
   4e800:	cmp	r6, #73	; 0x49
   4e804:	moveq	r6, #79	; 0x4f
   4e808:	beq	4e888 <fputs@plt+0x3d740>
   4e80c:	cmp	r6, #74	; 0x4a
   4e810:	bne	4e7e0 <fputs@plt+0x3d698>
   4e814:	mov	r3, #1
   4e818:	str	r7, [sp]
   4e81c:	bl	4e9e8 <fputs@plt+0x3d8a0>
   4e820:	b	4e8e4 <fputs@plt+0x3d79c>
   4e824:	cmp	r6, #83	; 0x53
   4e828:	bhi	4e87c <fputs@plt+0x3d734>
   4e82c:	cmp	r6, #78	; 0x4e
   4e830:	bcc	4e93c <fputs@plt+0x3d7f4>
   4e834:	add	r2, sp, #16
   4e838:	mov	r0, r4
   4e83c:	ldr	r1, [r5, #12]
   4e840:	bl	4e32c <fputs@plt+0x3d1e4>
   4e844:	mov	r8, r0
   4e848:	add	r2, sp, #20
   4e84c:	ldr	r1, [r5, #16]
   4e850:	mov	r0, r4
   4e854:	bl	4e32c <fputs@plt+0x3d1e4>
   4e858:	mov	r3, r6
   4e85c:	str	r8, [sp]
   4e860:	stmib	sp, {r0, r9}
   4e864:	mov	r0, r4
   4e868:	str	r7, [sp, #12]
   4e86c:	ldr	r1, [r5, #12]
   4e870:	ldr	r2, [r5, #16]
   4e874:	bl	3412c <fputs@plt+0x22fe4>
   4e878:	b	4e8e4 <fputs@plt+0x3d79c>
   4e87c:	cmp	r6, #148	; 0x94
   4e880:	bne	4e7e0 <fputs@plt+0x3d698>
   4e884:	mov	r6, #78	; 0x4e
   4e888:	mov	r7, #128	; 0x80
   4e88c:	b	4e834 <fputs@plt+0x3d6ec>
   4e890:	ldr	r0, [r8, #24]
   4e894:	bl	2703c <fputs@plt+0x15ef4>
   4e898:	mov	r2, r0
   4e89c:	mov	r6, r0
   4e8a0:	ldr	r1, [r5, #12]
   4e8a4:	eor	r3, r7, #16
   4e8a8:	mov	r0, r4
   4e8ac:	bl	4ead8 <fputs@plt+0x3d990>
   4e8b0:	ldr	r3, [r4, #108]	; 0x6c
   4e8b4:	mov	r0, r4
   4e8b8:	mov	r2, r9
   4e8bc:	ldr	r1, [r5, #16]
   4e8c0:	add	r3, r3, #1
   4e8c4:	str	r3, [r4, #108]	; 0x6c
   4e8c8:	mov	r3, r7
   4e8cc:	bl	4e780 <fputs@plt+0x3d638>
   4e8d0:	mov	r1, r6
   4e8d4:	mov	r0, r8
   4e8d8:	bl	15144 <fputs@plt+0x3ffc>
   4e8dc:	mov	r0, r4
   4e8e0:	bl	19f2c <fputs@plt+0x8de4>
   4e8e4:	mov	r0, r4
   4e8e8:	ldr	r1, [sp, #16]
   4e8ec:	bl	1a120 <fputs@plt+0x8fd8>
   4e8f0:	mov	r0, r4
   4e8f4:	ldr	r1, [sp, #20]
   4e8f8:	bl	1a120 <fputs@plt+0x8fd8>
   4e8fc:	add	sp, sp, #28
   4e900:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4e904:	ldr	r1, [r1, #12]
   4e908:	bl	4e780 <fputs@plt+0x3d638>
   4e90c:	ldr	r3, [r4, #108]	; 0x6c
   4e910:	mov	r2, r9
   4e914:	mov	r0, r4
   4e918:	ldr	r1, [r5, #16]
   4e91c:	add	r3, r3, #1
   4e920:	str	r3, [r4, #108]	; 0x6c
   4e924:	mov	r3, r7
   4e928:	bl	4e780 <fputs@plt+0x3d638>
   4e92c:	b	4e8dc <fputs@plt+0x3d794>
   4e930:	ldr	r1, [r1, #12]
   4e934:	bl	4ead8 <fputs@plt+0x3d990>
   4e938:	b	4e8e4 <fputs@plt+0x3d79c>
   4e93c:	add	r2, sp, #16
   4e940:	ldr	r1, [r1, #12]
   4e944:	bl	4e32c <fputs@plt+0x3d1e4>
   4e948:	mov	r2, r0
   4e94c:	mov	r3, r9
   4e950:	mov	r1, r6
   4e954:	mov	r0, r8
   4e958:	bl	276a4 <fputs@plt+0x1655c>
   4e95c:	b	4e8e4 <fputs@plt+0x3d79c>
   4e960:	ldr	r0, [r8, #24]
   4e964:	bl	2703c <fputs@plt+0x15ef4>
   4e968:	cmp	r7, #0
   4e96c:	mov	r2, r0
   4e970:	moveq	r3, r0
   4e974:	mov	r6, r0
   4e978:	movne	r3, r9
   4e97c:	mov	r1, r5
   4e980:	mov	r0, r4
   4e984:	bl	4e434 <fputs@plt+0x3d2ec>
   4e988:	mov	r1, r9
   4e98c:	mov	r0, r8
   4e990:	bl	2785c <fputs@plt+0x16714>
   4e994:	mov	r1, r6
   4e998:	mov	r0, r8
   4e99c:	bl	15144 <fputs@plt+0x3ffc>
   4e9a0:	b	4e8e4 <fputs@plt+0x3d79c>
   4e9a4:	mov	r0, r5
   4e9a8:	bl	19c3c <fputs@plt+0x8af4>
   4e9ac:	cmp	r0, #0
   4e9b0:	bne	4e8e4 <fputs@plt+0x3d79c>
   4e9b4:	add	r2, sp, #16
   4e9b8:	mov	r1, r5
   4e9bc:	mov	r0, r4
   4e9c0:	bl	4e32c <fputs@plt+0x3d1e4>
   4e9c4:	adds	r7, r7, #0
   4e9c8:	mov	r2, r0
   4e9cc:	movne	r7, #1
   4e9d0:	mov	r3, r9
   4e9d4:	mov	r1, #45	; 0x2d
   4e9d8:	mov	r0, r8
   4e9dc:	str	r7, [sp]
   4e9e0:	bl	2713c <fputs@plt+0x15ff4>
   4e9e4:	b	4e8e4 <fputs@plt+0x3d79c>
   4e9e8:	push	{r4, r5, r6, r7, lr}
   4e9ec:	mov	r6, r3
   4e9f0:	sub	sp, sp, #204	; 0xcc
   4e9f4:	mov	r3, #0
   4e9f8:	mov	r4, r0
   4e9fc:	mov	r7, r1
   4ea00:	mov	r5, r2
   4ea04:	ldr	lr, [r1, #12]
   4ea08:	add	ip, sp, #152	; 0x98
   4ea0c:	str	r3, [sp, #4]
   4ea10:	ldm	lr!, {r0, r1, r2, r3}
   4ea14:	stmia	ip!, {r0, r1, r2, r3}
   4ea18:	ldm	lr!, {r0, r1, r2, r3}
   4ea1c:	stmia	ip!, {r0, r1, r2, r3}
   4ea20:	ldm	lr, {r0, r1, r2, r3}
   4ea24:	stm	ip, {r0, r1, r2, r3}
   4ea28:	mov	r3, #72	; 0x48
   4ea2c:	add	r1, sp, #152	; 0x98
   4ea30:	mov	r0, r4
   4ea34:	strb	r3, [sp, #8]
   4ea38:	add	r3, sp, #56	; 0x38
   4ea3c:	str	r3, [sp, #20]
   4ea40:	add	r3, sp, #104	; 0x68
   4ea44:	str	r1, [sp, #68]	; 0x44
   4ea48:	str	r3, [sp, #24]
   4ea4c:	mov	r3, #83	; 0x53
   4ea50:	strb	r3, [sp, #56]	; 0x38
   4ea54:	ldr	r3, [r7, #20]
   4ea58:	ldr	r3, [r3, #4]
   4ea5c:	ldr	r2, [r3]
   4ea60:	ldr	r3, [r3, #20]
   4ea64:	str	r2, [sp, #72]	; 0x48
   4ea68:	mov	r2, #81	; 0x51
   4ea6c:	str	r1, [sp, #116]	; 0x74
   4ea70:	strb	r2, [sp, #104]	; 0x68
   4ea74:	add	r2, sp, #4
   4ea78:	str	r3, [sp, #120]	; 0x78
   4ea7c:	bl	4e32c <fputs@plt+0x3d1e4>
   4ea80:	ldrb	r3, [sp, #152]	; 0x98
   4ea84:	cmp	r6, #0
   4ea88:	mov	r2, r5
   4ea8c:	add	r1, sp, #8
   4ea90:	str	r0, [sp, #180]	; 0xb4
   4ea94:	mov	r0, r4
   4ea98:	strb	r3, [sp, #190]	; 0xbe
   4ea9c:	mvn	r3, #98	; 0x62
   4eaa0:	strb	r3, [sp, #152]	; 0x98
   4eaa4:	ldr	r3, [sp, #156]	; 0x9c
   4eaa8:	bic	r3, r3, #4096	; 0x1000
   4eaac:	str	r3, [sp, #156]	; 0x9c
   4eab0:	ldr	r3, [sp, #224]	; 0xe0
   4eab4:	beq	4ead0 <fputs@plt+0x3d988>
   4eab8:	bl	4e780 <fputs@plt+0x3d638>
   4eabc:	ldr	r1, [sp, #4]
   4eac0:	mov	r0, r4
   4eac4:	bl	1a120 <fputs@plt+0x8fd8>
   4eac8:	add	sp, sp, #204	; 0xcc
   4eacc:	pop	{r4, r5, r6, r7, pc}
   4ead0:	bl	4ead8 <fputs@plt+0x3d990>
   4ead4:	b	4eabc <fputs@plt+0x3d974>
   4ead8:	push	{r4, r5, r6, r7, r8, r9, lr}
   4eadc:	mov	ip, #0
   4eae0:	sub	sp, sp, #28
   4eae4:	cmp	r1, #0
   4eae8:	moveq	lr, #1
   4eaec:	ldr	r7, [r0, #8]
   4eaf0:	str	ip, [sp, #16]
   4eaf4:	str	ip, [sp, #20]
   4eaf8:	clz	ip, r7
   4eafc:	lsr	ip, ip, #5
   4eb00:	movne	lr, ip
   4eb04:	cmp	lr, #0
   4eb08:	bne	4ec40 <fputs@plt+0x3daf8>
   4eb0c:	ldrb	ip, [r1]
   4eb10:	mov	r4, r0
   4eb14:	mov	r8, r2
   4eb18:	mov	r6, r3
   4eb1c:	mov	r5, r1
   4eb20:	cmp	ip, #75	; 0x4b
   4eb24:	eor	r9, ip, #1
   4eb28:	beq	4ecd0 <fputs@plt+0x3db88>
   4eb2c:	bhi	4eb8c <fputs@plt+0x3da44>
   4eb30:	cmp	ip, #72	; 0x48
   4eb34:	beq	4ebf8 <fputs@plt+0x3dab0>
   4eb38:	bhi	4eb6c <fputs@plt+0x3da24>
   4eb3c:	cmp	ip, #19
   4eb40:	beq	4ec98 <fputs@plt+0x3db50>
   4eb44:	cmp	ip, #71	; 0x47
   4eb48:	beq	4ec48 <fputs@plt+0x3db00>
   4eb4c:	mov	r0, r5
   4eb50:	bl	19c3c <fputs@plt+0x8af4>
   4eb54:	cmp	r0, #0
   4eb58:	beq	4ed14 <fputs@plt+0x3dbcc>
   4eb5c:	mov	r1, r8
   4eb60:	mov	r0, r7
   4eb64:	bl	2785c <fputs@plt+0x16714>
   4eb68:	b	4ec28 <fputs@plt+0x3dae0>
   4eb6c:	cmp	ip, #73	; 0x49
   4eb70:	beq	4eca4 <fputs@plt+0x3db5c>
   4eb74:	cmp	ip, #74	; 0x4a
   4eb78:	bne	4eb4c <fputs@plt+0x3da04>
   4eb7c:	mov	r3, lr
   4eb80:	str	r6, [sp]
   4eb84:	bl	4e9e8 <fputs@plt+0x3d8a0>
   4eb88:	b	4ec28 <fputs@plt+0x3dae0>
   4eb8c:	cmp	ip, #83	; 0x53
   4eb90:	bhi	4ebe4 <fputs@plt+0x3da9c>
   4eb94:	cmp	ip, #78	; 0x4e
   4eb98:	bcc	4ecac <fputs@plt+0x3db64>
   4eb9c:	add	r2, sp, #16
   4eba0:	mov	r0, r4
   4eba4:	ldr	r1, [r5, #12]
   4eba8:	bl	4e32c <fputs@plt+0x3d1e4>
   4ebac:	mov	r7, r0
   4ebb0:	add	r2, sp, #20
   4ebb4:	ldr	r1, [r5, #16]
   4ebb8:	mov	r0, r4
   4ebbc:	bl	4e32c <fputs@plt+0x3d1e4>
   4ebc0:	mov	r3, r9
   4ebc4:	str	r7, [sp]
   4ebc8:	stmib	sp, {r0, r8}
   4ebcc:	mov	r0, r4
   4ebd0:	str	r6, [sp, #12]
   4ebd4:	ldr	r1, [r5, #12]
   4ebd8:	ldr	r2, [r5, #16]
   4ebdc:	bl	3412c <fputs@plt+0x22fe4>
   4ebe0:	b	4ec28 <fputs@plt+0x3dae0>
   4ebe4:	cmp	ip, #148	; 0x94
   4ebe8:	moveq	r9, #79	; 0x4f
   4ebec:	bne	4eb4c <fputs@plt+0x3da04>
   4ebf0:	mov	r6, #128	; 0x80
   4ebf4:	b	4eb9c <fputs@plt+0x3da54>
   4ebf8:	ldr	r1, [r1, #12]
   4ebfc:	bl	4ead8 <fputs@plt+0x3d990>
   4ec00:	ldr	r3, [r4, #108]	; 0x6c
   4ec04:	mov	r2, r8
   4ec08:	mov	r0, r4
   4ec0c:	ldr	r1, [r5, #16]
   4ec10:	add	r3, r3, #1
   4ec14:	str	r3, [r4, #108]	; 0x6c
   4ec18:	mov	r3, r6
   4ec1c:	bl	4ead8 <fputs@plt+0x3d990>
   4ec20:	mov	r0, r4
   4ec24:	bl	19f2c <fputs@plt+0x8de4>
   4ec28:	mov	r0, r4
   4ec2c:	ldr	r1, [sp, #16]
   4ec30:	bl	1a120 <fputs@plt+0x8fd8>
   4ec34:	mov	r0, r4
   4ec38:	ldr	r1, [sp, #20]
   4ec3c:	bl	1a120 <fputs@plt+0x8fd8>
   4ec40:	add	sp, sp, #28
   4ec44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4ec48:	ldr	r0, [r7, #24]
   4ec4c:	bl	2703c <fputs@plt+0x15ef4>
   4ec50:	mov	r9, r0
   4ec54:	eor	r3, r6, #16
   4ec58:	ldr	r1, [r5, #12]
   4ec5c:	mov	r2, r0
   4ec60:	mov	r0, r4
   4ec64:	bl	4e780 <fputs@plt+0x3d638>
   4ec68:	ldr	r3, [r4, #108]	; 0x6c
   4ec6c:	mov	r0, r4
   4ec70:	mov	r2, r8
   4ec74:	ldr	r1, [r5, #16]
   4ec78:	add	r3, r3, #1
   4ec7c:	str	r3, [r4, #108]	; 0x6c
   4ec80:	mov	r3, r6
   4ec84:	bl	4ead8 <fputs@plt+0x3d990>
   4ec88:	mov	r1, r9
   4ec8c:	mov	r0, r7
   4ec90:	bl	15144 <fputs@plt+0x3ffc>
   4ec94:	b	4ec20 <fputs@plt+0x3dad8>
   4ec98:	ldr	r1, [r1, #12]
   4ec9c:	bl	4e780 <fputs@plt+0x3d638>
   4eca0:	b	4ec28 <fputs@plt+0x3dae0>
   4eca4:	mov	r9, #78	; 0x4e
   4eca8:	b	4ebf0 <fputs@plt+0x3daa8>
   4ecac:	add	r2, sp, #16
   4ecb0:	ldr	r1, [r1, #12]
   4ecb4:	bl	4e32c <fputs@plt+0x3d1e4>
   4ecb8:	mov	r2, r0
   4ecbc:	mov	r3, r8
   4ecc0:	mov	r1, r9
   4ecc4:	mov	r0, r7
   4ecc8:	bl	276a4 <fputs@plt+0x1655c>
   4eccc:	b	4ec28 <fputs@plt+0x3dae0>
   4ecd0:	cmp	r3, #0
   4ecd4:	beq	4ece4 <fputs@plt+0x3db9c>
   4ecd8:	mov	r3, r2
   4ecdc:	bl	4e434 <fputs@plt+0x3d2ec>
   4ece0:	b	4ec28 <fputs@plt+0x3dae0>
   4ece4:	ldr	r0, [r7, #24]
   4ece8:	bl	2703c <fputs@plt+0x15ef4>
   4ecec:	mov	r6, r0
   4ecf0:	mov	r3, r0
   4ecf4:	mov	r1, r5
   4ecf8:	mov	r0, r4
   4ecfc:	mov	r2, r8
   4ed00:	bl	4e434 <fputs@plt+0x3d2ec>
   4ed04:	mov	r1, r6
   4ed08:	mov	r0, r7
   4ed0c:	bl	15144 <fputs@plt+0x3ffc>
   4ed10:	b	4ec28 <fputs@plt+0x3dae0>
   4ed14:	mov	r0, r5
   4ed18:	bl	19c80 <fputs@plt+0x8b38>
   4ed1c:	cmp	r0, #0
   4ed20:	bne	4ec28 <fputs@plt+0x3dae0>
   4ed24:	add	r2, sp, #16
   4ed28:	mov	r1, r5
   4ed2c:	mov	r0, r4
   4ed30:	bl	4e32c <fputs@plt+0x3d1e4>
   4ed34:	adds	r6, r6, #0
   4ed38:	mov	r2, r0
   4ed3c:	movne	r6, #1
   4ed40:	mov	r3, r8
   4ed44:	mov	r1, #46	; 0x2e
   4ed48:	mov	r0, r7
   4ed4c:	str	r6, [sp]
   4ed50:	bl	2713c <fputs@plt+0x15ff4>
   4ed54:	b	4ec28 <fputs@plt+0x3dae0>
   4ed58:	push	{r4, r5, r6, r7, r8, lr}
   4ed5c:	mov	r6, r0
   4ed60:	mov	r7, r2
   4ed64:	mov	r2, #0
   4ed68:	ldr	r4, [r0]
   4ed6c:	mov	r0, r4
   4ed70:	bl	20ef8 <fputs@plt+0xfdb0>
   4ed74:	ldrb	r3, [r4, #69]	; 0x45
   4ed78:	mov	r5, r0
   4ed7c:	cmp	r3, #0
   4ed80:	bne	4ed98 <fputs@plt+0x3dc50>
   4ed84:	mov	r1, r0
   4ed88:	mov	r3, #16
   4ed8c:	mov	r2, r7
   4ed90:	mov	r0, r6
   4ed94:	bl	4ead8 <fputs@plt+0x3d990>
   4ed98:	mov	r1, r5
   4ed9c:	mov	r0, r4
   4eda0:	pop	{r4, r5, r6, r7, r8, lr}
   4eda4:	b	200a0 <fputs@plt+0xef58>
   4eda8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4edac:	sub	sp, sp, #20
   4edb0:	mov	r4, r0
   4edb4:	mov	r5, r1
   4edb8:	mov	fp, r2
   4edbc:	ldr	r7, [sp, #60]	; 0x3c
   4edc0:	str	r3, [sp, #12]
   4edc4:	ldr	sl, [r0, #8]
   4edc8:	ldr	r6, [sp, #64]	; 0x40
   4edcc:	cmp	r7, #0
   4edd0:	beq	4ee10 <fputs@plt+0x3dcc8>
   4edd4:	ldr	r3, [r1, #36]	; 0x24
   4edd8:	cmp	r3, #0
   4eddc:	streq	r3, [r7]
   4ede0:	beq	4ee10 <fputs@plt+0x3dcc8>
   4ede4:	ldr	r0, [sl, #24]
   4ede8:	bl	2703c <fputs@plt+0x15ef4>
   4edec:	ldr	r1, [r5, #36]	; 0x24
   4edf0:	str	r0, [r7]
   4edf4:	mov	r0, r4
   4edf8:	ldr	r3, [r4, #108]	; 0x6c
   4edfc:	str	fp, [r4, #104]	; 0x68
   4ee00:	add	r3, r3, #1
   4ee04:	str	r3, [r4, #108]	; 0x6c
   4ee08:	ldr	r2, [r7]
   4ee0c:	bl	4ed58 <fputs@plt+0x3dc10>
   4ee10:	ldr	r3, [sp, #56]	; 0x38
   4ee14:	cmp	r3, #0
   4ee18:	beq	4ee2c <fputs@plt+0x3dce4>
   4ee1c:	ldrb	r3, [r5, #55]	; 0x37
   4ee20:	tst	r3, #8
   4ee24:	ldrhne	r9, [r5, #50]	; 0x32
   4ee28:	bne	4ee30 <fputs@plt+0x3dce8>
   4ee2c:	ldrh	r9, [r5, #52]	; 0x34
   4ee30:	mov	r1, r9
   4ee34:	mov	r0, r4
   4ee38:	bl	155f0 <fputs@plt+0x44a8>
   4ee3c:	cmp	r6, #0
   4ee40:	mov	r8, r0
   4ee44:	beq	4ee64 <fputs@plt+0x3dd1c>
   4ee48:	ldr	r3, [sp, #68]	; 0x44
   4ee4c:	cmp	r0, r3
   4ee50:	movne	r6, #0
   4ee54:	bne	4ee64 <fputs@plt+0x3dd1c>
   4ee58:	ldr	r3, [r6, #36]	; 0x24
   4ee5c:	cmp	r3, #0
   4ee60:	movne	r6, #0
   4ee64:	mov	r7, #0
   4ee68:	cmp	r7, r9
   4ee6c:	bne	4eeb0 <fputs@plt+0x3dd68>
   4ee70:	ldr	r3, [sp, #12]
   4ee74:	cmp	r3, #0
   4ee78:	beq	4ee94 <fputs@plt+0x3dd4c>
   4ee7c:	mov	r2, r8
   4ee80:	mov	r1, #49	; 0x31
   4ee84:	str	r3, [sp]
   4ee88:	mov	r0, sl
   4ee8c:	mov	r3, r9
   4ee90:	bl	2713c <fputs@plt+0x15ff4>
   4ee94:	mov	r0, r4
   4ee98:	mov	r2, r9
   4ee9c:	mov	r1, r8
   4eea0:	bl	1d100 <fputs@plt+0xbfb8>
   4eea4:	mov	r0, r8
   4eea8:	add	sp, sp, #20
   4eeac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eeb0:	ldr	r3, [r5, #4]
   4eeb4:	lsl	r2, r7, #1
   4eeb8:	cmp	r6, #0
   4eebc:	ldrsh	r3, [r3, r2]
   4eec0:	beq	4eee8 <fputs@plt+0x3dda0>
   4eec4:	ldr	r1, [r6, #4]
   4eec8:	ldrsh	r2, [r1, r2]
   4eecc:	sub	r1, r2, r3
   4eed0:	cmn	r2, #2
   4eed4:	clz	r1, r1
   4eed8:	lsr	r1, r1, #5
   4eedc:	moveq	r1, #0
   4eee0:	cmp	r1, #0
   4eee4:	bne	4ef20 <fputs@plt+0x3ddd8>
   4eee8:	cmn	r3, #2
   4eeec:	add	r2, r8, r7
   4eef0:	bne	4ef28 <fputs@plt+0x3dde0>
   4eef4:	ldr	r3, [r5, #40]	; 0x28
   4eef8:	mov	r0, r4
   4eefc:	ldr	r1, [r3, #4]
   4ef00:	mov	r3, #20
   4ef04:	mul	r3, r3, r7
   4ef08:	ldr	r1, [r1, r3]
   4ef0c:	str	fp, [r4, #104]	; 0x68
   4ef10:	bl	4d244 <fputs@plt+0x3c0fc>
   4ef14:	mov	r1, #39	; 0x27
   4ef18:	mov	r0, sl
   4ef1c:	bl	234b8 <fputs@plt+0x12370>
   4ef20:	add	r7, r7, #1
   4ef24:	b	4ee68 <fputs@plt+0x3dd20>
   4ef28:	ldr	r0, [r4, #8]
   4ef2c:	ldr	r1, [r5, #12]
   4ef30:	str	r2, [sp]
   4ef34:	mov	r2, fp
   4ef38:	bl	382b4 <fputs@plt+0x2716c>
   4ef3c:	b	4ef14 <fputs@plt+0x3ddcc>
   4ef40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ef44:	mov	fp, r3
   4ef48:	sub	sp, sp, #36	; 0x24
   4ef4c:	mov	r7, r0
   4ef50:	mov	sl, r2
   4ef54:	ldrb	r5, [r1, #42]	; 0x2a
   4ef58:	ldr	r3, [r0, #8]
   4ef5c:	ldr	r4, [r1, #8]
   4ef60:	ands	r5, r5, #32
   4ef64:	str	r3, [sp, #20]
   4ef68:	beq	4ef78 <fputs@plt+0x3de30>
   4ef6c:	mov	r0, r4
   4ef70:	bl	1a178 <fputs@plt+0x9030>
   4ef74:	mov	r5, r0
   4ef78:	mov	r3, #0
   4ef7c:	mvn	r8, #0
   4ef80:	mov	r6, r3
   4ef84:	cmp	r4, #0
   4ef88:	bne	4ef94 <fputs@plt+0x3de4c>
   4ef8c:	add	sp, sp, #36	; 0x24
   4ef90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ef94:	ldr	r2, [sp, #72]	; 0x48
   4ef98:	cmp	r2, #0
   4ef9c:	beq	4efac <fputs@plt+0x3de64>
   4efa0:	ldr	r2, [r2, r6, lsl #2]
   4efa4:	cmp	r2, #0
   4efa8:	beq	4f03c <fputs@plt+0x3def4>
   4efac:	cmp	r4, r5
   4efb0:	beq	4f03c <fputs@plt+0x3def4>
   4efb4:	ldr	r2, [sp, #76]	; 0x4c
   4efb8:	add	r9, fp, r6
   4efbc:	cmp	r2, r9
   4efc0:	beq	4f03c <fputs@plt+0x3def4>
   4efc4:	str	r3, [sp, #8]
   4efc8:	add	r3, sp, #28
   4efcc:	mov	r2, sl
   4efd0:	mov	r1, r4
   4efd4:	mov	r0, r7
   4efd8:	str	r3, [sp, #4]
   4efdc:	mov	r3, #1
   4efe0:	str	r3, [sp]
   4efe4:	mov	r3, #0
   4efe8:	str	r8, [sp, #12]
   4efec:	bl	4eda8 <fputs@plt+0x3dc60>
   4eff0:	ldrb	r3, [r4, #55]	; 0x37
   4eff4:	mov	r8, r0
   4eff8:	mov	r1, #111	; 0x6f
   4effc:	mov	r2, r9
   4f000:	ldr	r0, [sp, #20]
   4f004:	tst	r3, #8
   4f008:	ldrhne	r3, [r4, #50]	; 0x32
   4f00c:	ldrheq	r3, [r4, #52]	; 0x34
   4f010:	str	r3, [sp]
   4f014:	mov	r3, r8
   4f018:	bl	2713c <fputs@plt+0x15ff4>
   4f01c:	ldr	r1, [sp, #28]
   4f020:	cmp	r1, #0
   4f024:	beq	4f038 <fputs@plt+0x3def0>
   4f028:	ldr	r0, [r7, #8]
   4f02c:	bl	15144 <fputs@plt+0x3ffc>
   4f030:	mov	r0, r7
   4f034:	bl	19f2c <fputs@plt+0x8de4>
   4f038:	mov	r3, r4
   4f03c:	add	r6, r6, #1
   4f040:	ldr	r4, [r4, #20]
   4f044:	b	4ef84 <fputs@plt+0x3de3c>
   4f048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f04c:	sub	sp, sp, #44	; 0x2c
   4f050:	mov	r5, r0
   4f054:	mov	r6, r1
   4f058:	ldr	r4, [r0]
   4f05c:	str	r2, [sp, #24]
   4f060:	ldr	fp, [r0, #72]	; 0x48
   4f064:	ldr	r8, [r1, #12]
   4f068:	ldr	r1, [r1, #24]
   4f06c:	add	r3, fp, #2
   4f070:	str	r3, [r0, #72]	; 0x48
   4f074:	mov	r0, r4
   4f078:	bl	1a260 <fputs@plt+0x9118>
   4f07c:	ldr	r3, [r4, #16]
   4f080:	mov	sl, r0
   4f084:	mov	r1, #27
   4f088:	ldr	r2, [r6]
   4f08c:	ldr	r3, [r3, r0, lsl #4]
   4f090:	mov	r0, r5
   4f094:	str	r3, [sp]
   4f098:	mov	r3, #0
   4f09c:	bl	2fe88 <fputs@plt+0x1ed40>
   4f0a0:	cmp	r0, #0
   4f0a4:	bne	4f390 <fputs@plt+0x3e248>
   4f0a8:	ldr	r3, [r8]
   4f0ac:	mov	r1, sl
   4f0b0:	mov	r0, r5
   4f0b4:	str	r3, [sp]
   4f0b8:	mov	r3, #1
   4f0bc:	ldr	r2, [r8, #28]
   4f0c0:	bl	26f74 <fputs@plt+0x15e2c>
   4f0c4:	mov	r0, r5
   4f0c8:	bl	271cc <fputs@plt+0x16084>
   4f0cc:	subs	r4, r0, #0
   4f0d0:	beq	4f390 <fputs@plt+0x3e248>
   4f0d4:	ldr	r3, [sp, #24]
   4f0d8:	mov	r1, r6
   4f0dc:	mov	r0, r5
   4f0e0:	cmp	r3, #0
   4f0e4:	ldrlt	r3, [r6, #44]	; 0x2c
   4f0e8:	ldrge	r3, [sp, #24]
   4f0ec:	str	r3, [sp, #28]
   4f0f0:	bl	31da8 <fputs@plt+0x20c60>
   4f0f4:	ldr	r7, [r5, #72]	; 0x48
   4f0f8:	ldrh	r2, [r6, #50]	; 0x32
   4f0fc:	add	r3, r7, #1
   4f100:	str	r3, [r5, #72]	; 0x48
   4f104:	subs	r3, r0, #0
   4f108:	movne	r1, r0
   4f10c:	mov	r0, r4
   4f110:	str	r3, [sp, #20]
   4f114:	ldrne	r3, [r3]
   4f118:	addne	r3, r3, #1
   4f11c:	strne	r3, [r1]
   4f120:	mvn	r3, #5
   4f124:	mov	r1, #58	; 0x3a
   4f128:	str	r2, [sp]
   4f12c:	mov	r2, r7
   4f130:	str	r3, [sp, #8]
   4f134:	ldr	r3, [sp, #20]
   4f138:	str	r3, [sp, #4]
   4f13c:	mov	r3, #0
   4f140:	bl	2725c <fputs@plt+0x16114>
   4f144:	mov	r3, #54	; 0x36
   4f148:	mov	r2, sl
   4f14c:	mov	r1, fp
   4f150:	mov	r0, r5
   4f154:	str	r3, [sp]
   4f158:	mov	r3, r8
   4f15c:	bl	31e84 <fputs@plt+0x20d3c>
   4f160:	mov	r3, #0
   4f164:	mov	r2, fp
   4f168:	mov	r1, #108	; 0x6c
   4f16c:	mov	r0, r4
   4f170:	bl	276a4 <fputs@plt+0x1655c>
   4f174:	mov	r9, r0
   4f178:	mov	r0, r5
   4f17c:	bl	155c0 <fputs@plt+0x4478>
   4f180:	mov	r3, #0
   4f184:	add	r2, sp, #36	; 0x24
   4f188:	mov	r8, r0
   4f18c:	mov	r1, r6
   4f190:	mov	r0, r5
   4f194:	str	r3, [sp]
   4f198:	strd	r2, [sp, #4]
   4f19c:	mov	r2, fp
   4f1a0:	str	r3, [sp, #12]
   4f1a4:	mov	r3, r8
   4f1a8:	bl	4eda8 <fputs@plt+0x3dc60>
   4f1ac:	mov	r1, #109	; 0x6d
   4f1b0:	mov	r3, r8
   4f1b4:	mov	r2, r7
   4f1b8:	mov	r0, r4
   4f1bc:	bl	276a4 <fputs@plt+0x1655c>
   4f1c0:	ldr	r1, [sp, #36]	; 0x24
   4f1c4:	cmp	r1, #0
   4f1c8:	beq	4f1dc <fputs@plt+0x3e094>
   4f1cc:	ldr	r0, [r5, #8]
   4f1d0:	bl	15144 <fputs@plt+0x3ffc>
   4f1d4:	mov	r0, r5
   4f1d8:	bl	19f2c <fputs@plt+0x8de4>
   4f1dc:	add	r3, r9, #1
   4f1e0:	mov	r2, fp
   4f1e4:	mov	r1, #7
   4f1e8:	mov	r0, r4
   4f1ec:	bl	276a4 <fputs@plt+0x1655c>
   4f1f0:	mov	r1, r9
   4f1f4:	mov	r0, r4
   4f1f8:	bl	1c254 <fputs@plt+0xb10c>
   4f1fc:	ldr	r3, [sp, #24]
   4f200:	cmp	r3, #0
   4f204:	bge	4f21c <fputs@plt+0x3e0d4>
   4f208:	mov	r3, sl
   4f20c:	mov	r1, #119	; 0x77
   4f210:	ldr	r2, [sp, #28]
   4f214:	mov	r0, r4
   4f218:	bl	276a4 <fputs@plt+0x1655c>
   4f21c:	mvn	r3, #5
   4f220:	add	r9, fp, #1
   4f224:	str	sl, [sp]
   4f228:	mov	r1, #55	; 0x37
   4f22c:	mov	r2, r9
   4f230:	str	r3, [sp, #8]
   4f234:	mov	r0, r4
   4f238:	ldr	r3, [sp, #20]
   4f23c:	str	r3, [sp, #4]
   4f240:	ldr	r3, [sp, #28]
   4f244:	bl	2725c <fputs@plt+0x16114>
   4f248:	ldr	r3, [sp, #24]
   4f24c:	mov	r0, r4
   4f250:	cmp	r3, #0
   4f254:	movge	r1, #17
   4f258:	movlt	r1, #1
   4f25c:	bl	19404 <fputs@plt+0x82bc>
   4f260:	mov	r3, #0
   4f264:	mov	r2, r7
   4f268:	mov	r1, #106	; 0x6a
   4f26c:	mov	r0, r4
   4f270:	bl	276a4 <fputs@plt+0x1655c>
   4f274:	ldrb	r3, [r6, #54]	; 0x36
   4f278:	str	r0, [sp, #24]
   4f27c:	ldr	r2, [sp, #20]
   4f280:	ldr	sl, [r4, #32]
   4f284:	cmp	r3, #0
   4f288:	cmpne	r2, #0
   4f28c:	beq	4f2d8 <fputs@plt+0x3e190>
   4f290:	add	r3, sl, #3
   4f294:	mov	r0, r4
   4f298:	mov	r1, r3
   4f29c:	str	r3, [sp, #20]
   4f2a0:	bl	2785c <fputs@plt+0x16714>
   4f2a4:	ldrh	r2, [r6, #50]	; 0x32
   4f2a8:	mov	r1, #99	; 0x63
   4f2ac:	mov	r0, r4
   4f2b0:	ldr	r3, [sp, #20]
   4f2b4:	ldr	sl, [r4, #32]
   4f2b8:	str	r8, [sp]
   4f2bc:	str	r2, [sp, #4]
   4f2c0:	mov	r2, r7
   4f2c4:	bl	27224 <fputs@plt+0x160dc>
   4f2c8:	mov	r2, r6
   4f2cc:	mov	r1, #2
   4f2d0:	mov	r0, r5
   4f2d4:	bl	3861c <fputs@plt+0x274d4>
   4f2d8:	mov	r3, r8
   4f2dc:	mov	r2, r7
   4f2e0:	str	r9, [sp]
   4f2e4:	mov	r1, #100	; 0x64
   4f2e8:	mov	r0, r4
   4f2ec:	bl	2713c <fputs@plt+0x15ff4>
   4f2f0:	mvn	r3, #0
   4f2f4:	mov	r2, r9
   4f2f8:	mov	r1, #105	; 0x69
   4f2fc:	mov	r0, r4
   4f300:	str	r3, [sp]
   4f304:	mov	r3, #0
   4f308:	bl	2713c <fputs@plt+0x15ff4>
   4f30c:	mov	r3, #0
   4f310:	mov	r2, r9
   4f314:	mov	r1, #110	; 0x6e
   4f318:	mov	r0, r4
   4f31c:	str	r3, [sp]
   4f320:	mov	r3, r8
   4f324:	bl	2713c <fputs@plt+0x15ff4>
   4f328:	mov	r1, #16
   4f32c:	mov	r0, r4
   4f330:	bl	19404 <fputs@plt+0x82bc>
   4f334:	mov	r1, r8
   4f338:	mov	r0, r5
   4f33c:	bl	1a120 <fputs@plt+0x8fd8>
   4f340:	mov	r3, sl
   4f344:	mov	r2, r7
   4f348:	mov	r1, #3
   4f34c:	mov	r0, r4
   4f350:	bl	276a4 <fputs@plt+0x1655c>
   4f354:	mov	r0, r4
   4f358:	ldr	r1, [sp, #24]
   4f35c:	bl	1c254 <fputs@plt+0xb10c>
   4f360:	mov	r2, fp
   4f364:	mov	r1, #61	; 0x3d
   4f368:	mov	r0, r4
   4f36c:	bl	27640 <fputs@plt+0x164f8>
   4f370:	mov	r2, r9
   4f374:	mov	r1, #61	; 0x3d
   4f378:	mov	r0, r4
   4f37c:	bl	27640 <fputs@plt+0x164f8>
   4f380:	mov	r2, r7
   4f384:	mov	r1, #61	; 0x3d
   4f388:	mov	r0, r4
   4f38c:	bl	27640 <fputs@plt+0x164f8>
   4f390:	add	sp, sp, #44	; 0x2c
   4f394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f398:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f39c:	mov	r6, r0
   4f3a0:	mov	r7, r1
   4f3a4:	mov	r8, r2
   4f3a8:	ldr	r4, [r1, #8]
   4f3ac:	cmp	r4, #0
   4f3b0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f3b4:	cmp	r8, #0
   4f3b8:	ldrhne	r9, [r4, #52]	; 0x34
   4f3bc:	movne	r5, #0
   4f3c0:	bne	4f424 <fputs@plt+0x3e2dc>
   4f3c4:	ldr	r0, [r6]
   4f3c8:	ldr	r1, [r7, #64]	; 0x40
   4f3cc:	bl	1a260 <fputs@plt+0x9118>
   4f3d0:	mov	r2, r0
   4f3d4:	mov	r1, #0
   4f3d8:	mov	r0, r6
   4f3dc:	bl	49b98 <fputs@plt+0x38a50>
   4f3e0:	mvn	r2, #0
   4f3e4:	mov	r1, r4
   4f3e8:	mov	r0, r6
   4f3ec:	bl	4f048 <fputs@plt+0x3df00>
   4f3f0:	b	4f42c <fputs@plt+0x3e2e4>
   4f3f4:	ldr	r2, [r4, #4]
   4f3f8:	lsl	r3, r5, #1
   4f3fc:	ldrsh	r3, [r2, r3]
   4f400:	cmp	r3, #0
   4f404:	blt	4f420 <fputs@plt+0x3e2d8>
   4f408:	ldr	r3, [r4, #32]
   4f40c:	mov	r1, r8
   4f410:	ldr	r0, [r3, r5, lsl #2]
   4f414:	bl	12f2c <fputs@plt+0x1de4>
   4f418:	cmp	r0, #0
   4f41c:	beq	4f3c4 <fputs@plt+0x3e27c>
   4f420:	add	r5, r5, #1
   4f424:	cmp	r5, r9
   4f428:	blt	4f3f4 <fputs@plt+0x3e2ac>
   4f42c:	ldr	r4, [r4, #20]
   4f430:	b	4f3ac <fputs@plt+0x3e264>
   4f434:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f438:	mov	r8, r0
   4f43c:	mov	r9, r1
   4f440:	mov	r4, #0
   4f444:	ldr	r7, [r0]
   4f448:	ldr	r6, [r7, #16]
   4f44c:	add	r6, r6, #12
   4f450:	ldr	r3, [r7, #20]
   4f454:	cmp	r3, r4
   4f458:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f45c:	ldr	r3, [r6, r4, lsl #4]
   4f460:	ldr	r5, [r3, #16]
   4f464:	cmp	r5, #0
   4f468:	addeq	r4, r4, #1
   4f46c:	beq	4f450 <fputs@plt+0x3e308>
   4f470:	mov	r2, r9
   4f474:	mov	r0, r8
   4f478:	ldr	r1, [r5, #8]
   4f47c:	bl	4f398 <fputs@plt+0x3e250>
   4f480:	ldr	r5, [r5]
   4f484:	b	4f464 <fputs@plt+0x3e31c>
   4f488:	ldr	r3, [r1]
   4f48c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f490:	sub	sp, sp, #132	; 0x84
   4f494:	str	r3, [sp, #56]	; 0x38
   4f498:	ldr	r3, [r3]
   4f49c:	str	r3, [sp, #24]
   4f4a0:	ldr	r3, [r3]
   4f4a4:	str	r3, [sp, #28]
   4f4a8:	ldrb	r3, [r3, #69]	; 0x45
   4f4ac:	cmp	r3, #0
   4f4b0:	bne	4f6e4 <fputs@plt+0x3e59c>
   4f4b4:	mov	r3, #48	; 0x30
   4f4b8:	mov	r5, r1
   4f4bc:	str	r0, [sp, #44]	; 0x2c
   4f4c0:	str	r2, [sp, #52]	; 0x34
   4f4c4:	mul	r3, r3, r2
   4f4c8:	str	r3, [sp, #48]	; 0x30
   4f4cc:	ldr	r3, [r1, #20]
   4f4d0:	ldr	r2, [sp, #48]	; 0x30
   4f4d4:	add	r4, r3, r2
   4f4d8:	ldr	r2, [sp, #56]	; 0x38
   4f4dc:	add	r2, r2, #68	; 0x44
   4f4e0:	str	r2, [sp, #40]	; 0x28
   4f4e4:	ldr	r0, [sp, #40]	; 0x28
   4f4e8:	ldr	r2, [sp, #48]	; 0x30
   4f4ec:	ldr	r3, [r3, r2]
   4f4f0:	ldr	r9, [r3, #12]
   4f4f4:	str	r3, [sp, #20]
   4f4f8:	mov	r1, r9
   4f4fc:	bl	1a574 <fputs@plt+0x942c>
   4f500:	ldr	r3, [sp, #20]
   4f504:	mov	fp, r0
   4f508:	str	r1, [sp, #32]
   4f50c:	ldrb	r7, [r3]
   4f510:	ldr	r8, [r3, #4]
   4f514:	cmp	r7, #75	; 0x4b
   4f518:	bne	4f6f4 <fputs@plt+0x3e5ac>
   4f51c:	tst	r8, #2048	; 0x800
   4f520:	ldr	r1, [r3, #20]
   4f524:	ldr	r0, [sp, #40]	; 0x28
   4f528:	beq	4f6ec <fputs@plt+0x3e5a4>
   4f52c:	bl	1a474 <fputs@plt+0x932c>
   4f530:	strd	r0, [r4, #32]
   4f534:	ldr	r1, [sp, #20]
   4f538:	ldr	r0, [sp, #40]	; 0x28
   4f53c:	bl	1a574 <fputs@plt+0x942c>
   4f540:	tst	r8, #1
   4f544:	mov	sl, r0
   4f548:	moveq	r3, #0
   4f54c:	mov	r6, r1
   4f550:	streq	r3, [sp, #64]	; 0x40
   4f554:	beq	4f57c <fputs@plt+0x3e434>
   4f558:	ldr	r3, [sp, #20]
   4f55c:	ldr	r0, [sp, #40]	; 0x28
   4f560:	ldrsh	r1, [r3, #36]	; 0x24
   4f564:	bl	164b0 <fputs@plt+0x5368>
   4f568:	subs	r3, r0, #1
   4f56c:	orr	sl, sl, r0
   4f570:	orr	r6, r6, r1
   4f574:	str	r3, [sp, #64]	; 0x40
   4f578:	sbc	r3, r1, #0
   4f57c:	str	r3, [sp, #68]	; 0x44
   4f580:	mvn	r3, #0
   4f584:	mov	r0, r7
   4f588:	str	r3, [r4, #4]
   4f58c:	str	r3, [r4, #8]
   4f590:	mov	r3, #0
   4f594:	str	sl, [r4, #40]	; 0x28
   4f598:	strh	r3, [r4, #18]
   4f59c:	str	r6, [r4, #44]	; 0x2c
   4f5a0:	bl	1a3c8 <fputs@plt+0x9280>
   4f5a4:	subs	r8, r0, #0
   4f5a8:	beq	4faa0 <fputs@plt+0x3e958>
   4f5ac:	mov	r0, r9
   4f5b0:	movw	r9, #8191	; 0x1fff
   4f5b4:	bl	15434 <fputs@plt+0x42ec>
   4f5b8:	ldr	r3, [sp, #20]
   4f5bc:	mov	r2, r0
   4f5c0:	ldr	r0, [r3, #16]
   4f5c4:	bl	15434 <fputs@plt+0x42ec>
   4f5c8:	ldr	ip, [r4, #32]
   4f5cc:	mov	r8, r0
   4f5d0:	ldr	r3, [r4, #36]	; 0x24
   4f5d4:	str	r2, [sp]
   4f5d8:	mov	r2, fp
   4f5dc:	and	r0, fp, ip
   4f5e0:	ldr	ip, [sp, #32]
   4f5e4:	and	r1, ip, r3
   4f5e8:	orrs	r3, r0, r1
   4f5ec:	ldr	r0, [sp, #44]	; 0x2c
   4f5f0:	movne	r3, #2048	; 0x800
   4f5f4:	moveq	r3, r9
   4f5f8:	str	r3, [sp, #56]	; 0x38
   4f5fc:	add	r3, sp, #96	; 0x60
   4f600:	str	r3, [sp, #8]
   4f604:	add	r3, sp, #92	; 0x5c
   4f608:	str	r3, [sp, #4]
   4f60c:	mov	r3, ip
   4f610:	bl	1b83c <fputs@plt+0xa6f4>
   4f614:	cmp	r0, #0
   4f618:	beq	4f668 <fputs@plt+0x3e520>
   4f61c:	ldr	r3, [sp, #92]	; 0x5c
   4f620:	cmp	r7, #75	; 0x4b
   4f624:	str	r3, [r4, #8]
   4f628:	ldr	r3, [sp, #96]	; 0x60
   4f62c:	str	r3, [r4, #12]
   4f630:	moveq	r3, #1
   4f634:	beq	4f65c <fputs@plt+0x3e514>
   4f638:	cmp	r7, #76	; 0x4c
   4f63c:	moveq	r3, #256	; 0x100
   4f640:	beq	4f65c <fputs@plt+0x3e514>
   4f644:	cmp	r7, #73	; 0x49
   4f648:	movne	r3, #2
   4f64c:	subne	r2, r7, #79	; 0x4f
   4f650:	lslne	r3, r3, r2
   4f654:	moveq	r3, #128	; 0x80
   4f658:	uxthne	r3, r3
   4f65c:	ldr	r2, [sp, #56]	; 0x38
   4f660:	and	r3, r3, r2
   4f664:	strh	r3, [r4, #18]
   4f668:	cmp	r7, #73	; 0x49
   4f66c:	ldrheq	r3, [r4, #20]
   4f670:	orreq	r3, r3, #2048	; 0x800
   4f674:	strheq	r3, [r4, #20]
   4f678:	cmp	r8, #0
   4f67c:	beq	4f8e4 <fputs@plt+0x3e79c>
   4f680:	add	r3, sp, #96	; 0x60
   4f684:	str	r8, [sp]
   4f688:	ldr	r0, [sp, #44]	; 0x2c
   4f68c:	str	r3, [sp, #8]
   4f690:	add	r3, sp, #92	; 0x5c
   4f694:	str	r3, [sp, #4]
   4f698:	ldrd	r2, [r4, #32]
   4f69c:	bl	1b83c <fputs@plt+0xa6f4>
   4f6a0:	cmp	r0, #0
   4f6a4:	beq	4f8e4 <fputs@plt+0x3e79c>
   4f6a8:	ldr	r3, [r4, #8]
   4f6ac:	cmp	r3, #0
   4f6b0:	blt	4fa90 <fputs@plt+0x3e948>
   4f6b4:	mov	r2, #0
   4f6b8:	ldr	r1, [sp, #20]
   4f6bc:	ldr	r0, [sp, #28]
   4f6c0:	bl	20ef8 <fputs@plt+0xfdb0>
   4f6c4:	ldr	r3, [sp, #28]
   4f6c8:	mov	r9, r0
   4f6cc:	ldrb	r2, [r3, #69]	; 0x45
   4f6d0:	cmp	r2, #0
   4f6d4:	beq	4f71c <fputs@plt+0x3e5d4>
   4f6d8:	mov	r1, r0
   4f6dc:	mov	r0, r3
   4f6e0:	bl	200a0 <fputs@plt+0xef58>
   4f6e4:	add	sp, sp, #132	; 0x84
   4f6e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f6ec:	bl	1a410 <fputs@plt+0x92c8>
   4f6f0:	b	4f530 <fputs@plt+0x3e3e8>
   4f6f4:	cmp	r7, #76	; 0x4c
   4f6f8:	moveq	r2, #0
   4f6fc:	moveq	r3, #0
   4f700:	strdeq	r2, [r4, #32]
   4f704:	beq	4f534 <fputs@plt+0x3e3ec>
   4f708:	ldr	r3, [sp, #20]
   4f70c:	ldr	r0, [sp, #40]	; 0x28
   4f710:	ldr	r1, [r3, #16]
   4f714:	bl	1a574 <fputs@plt+0x942c>
   4f718:	b	4f530 <fputs@plt+0x3e3e8>
   4f71c:	mov	r1, r0
   4f720:	mov	r2, #3
   4f724:	mov	r0, r5
   4f728:	bl	2053c <fputs@plt+0xf3f4>
   4f72c:	subs	r1, r0, #0
   4f730:	beq	4f6e4 <fputs@plt+0x3e59c>
   4f734:	ldr	r0, [r5, #20]
   4f738:	mov	r8, #48	; 0x30
   4f73c:	ldr	r2, [sp, #52]	; 0x34
   4f740:	mla	r8, r8, r1, r0
   4f744:	bl	1a3e8 <fputs@plt+0x92a0>
   4f748:	cmp	r7, #73	; 0x49
   4f74c:	ldr	r4, [r5, #20]
   4f750:	ldrheq	r2, [r8, #20]
   4f754:	ldr	r3, [sp, #48]	; 0x30
   4f758:	orreq	r2, r2, #2048	; 0x800
   4f75c:	add	r4, r4, r3
   4f760:	strheq	r2, [r8, #20]
   4f764:	ldrh	r2, [r4, #20]
   4f768:	ldr	r3, [sp, #24]
   4f76c:	orr	r2, r2, #8
   4f770:	strh	r2, [r4, #20]
   4f774:	ldr	r2, [r3]
   4f778:	ldrh	r7, [r2, #64]	; 0x40
   4f77c:	ands	r7, r7, #512	; 0x200
   4f780:	bne	4fa98 <fputs@plt+0x3e950>
   4f784:	ldrb	r2, [r9]
   4f788:	cmp	r2, #79	; 0x4f
   4f78c:	cmpne	r2, #73	; 0x49
   4f790:	bne	4f7f8 <fputs@plt+0x3e6b0>
   4f794:	ldr	r2, [r9, #4]
   4f798:	tst	r2, #1
   4f79c:	bne	4f7f8 <fputs@plt+0x3e6b0>
   4f7a0:	ldr	r0, [r9, #12]
   4f7a4:	bl	15988 <fputs@plt+0x4840>
   4f7a8:	mov	r2, r0
   4f7ac:	ldr	r0, [r9, #16]
   4f7b0:	str	r2, [sp, #60]	; 0x3c
   4f7b4:	bl	15988 <fputs@plt+0x4840>
   4f7b8:	ldr	r2, [sp, #60]	; 0x3c
   4f7bc:	cmp	r2, r0
   4f7c0:	beq	4f7d0 <fputs@plt+0x3e688>
   4f7c4:	cmp	r0, #66	; 0x42
   4f7c8:	cmphi	r2, #66	; 0x42
   4f7cc:	bls	4f7f8 <fputs@plt+0x3e6b0>
   4f7d0:	ldr	r1, [r9, #12]
   4f7d4:	ldr	r2, [r9, #16]
   4f7d8:	ldr	r0, [sp, #24]
   4f7dc:	bl	32cf8 <fputs@plt+0x21bb0>
   4f7e0:	cmp	r0, #0
   4f7e4:	bne	4fa38 <fputs@plt+0x3e8f0>
   4f7e8:	ldrh	r2, [r4, #18]
   4f7ec:	mov	r7, #2048	; 0x800
   4f7f0:	orr	r2, r2, #2048	; 0x800
   4f7f4:	strh	r2, [r4, #18]
   4f7f8:	ldr	r1, [r9, #12]
   4f7fc:	ldr	ip, [r9, #16]
   4f800:	ldr	r0, [r1, #4]
   4f804:	ldr	r2, [ip, #4]
   4f808:	and	r0, r0, #256	; 0x100
   4f80c:	and	lr, r2, #256	; 0x100
   4f810:	cmp	lr, r0
   4f814:	bne	4f844 <fputs@plt+0x3e6fc>
   4f818:	cmp	lr, #0
   4f81c:	bicne	r2, r2, #256	; 0x100
   4f820:	strne	r2, [ip, #4]
   4f824:	bne	4f844 <fputs@plt+0x3e6fc>
   4f828:	ldr	r0, [sp, #24]
   4f82c:	bl	32b98 <fputs@plt+0x21a50>
   4f830:	cmp	r0, #0
   4f834:	ldrne	r1, [r9, #12]
   4f838:	ldrne	r2, [r1, #4]
   4f83c:	orrne	r2, r2, #256	; 0x100
   4f840:	strne	r2, [r1, #4]
   4f844:	ldr	r1, [r9, #12]
   4f848:	ldr	r2, [r9, #16]
   4f84c:	ldr	r3, [sp, #64]	; 0x40
   4f850:	str	r2, [r9, #12]
   4f854:	ldrb	r2, [r9]
   4f858:	str	r1, [r9, #16]
   4f85c:	orr	fp, r3, fp
   4f860:	ldr	r3, [sp, #68]	; 0x44
   4f864:	cmp	r2, #79	; 0x4f
   4f868:	subhi	r2, r2, #80	; 0x50
   4f86c:	eorhi	r2, r2, #2
   4f870:	addhi	r2, r2, #80	; 0x50
   4f874:	strbhi	r2, [r9]
   4f878:	ldr	r2, [sp, #92]	; 0x5c
   4f87c:	str	r2, [r8, #8]
   4f880:	ldr	r2, [sp, #96]	; 0x60
   4f884:	str	r2, [r8, #12]
   4f888:	ldr	r2, [sp, #32]
   4f88c:	str	fp, [r8, #32]
   4f890:	str	sl, [r8, #40]	; 0x28
   4f894:	str	r6, [r8, #44]	; 0x2c
   4f898:	orr	r2, r3, r2
   4f89c:	str	r2, [r8, #36]	; 0x24
   4f8a0:	ldrb	r3, [r9]
   4f8a4:	cmp	r3, #75	; 0x4b
   4f8a8:	moveq	r3, #1
   4f8ac:	beq	4f8d4 <fputs@plt+0x3e78c>
   4f8b0:	cmp	r3, #76	; 0x4c
   4f8b4:	moveq	r3, #256	; 0x100
   4f8b8:	beq	4f8d4 <fputs@plt+0x3e78c>
   4f8bc:	cmp	r3, #73	; 0x49
   4f8c0:	subne	r2, r3, #79	; 0x4f
   4f8c4:	movne	r3, #2
   4f8c8:	lslne	r3, r3, r2
   4f8cc:	moveq	r3, #128	; 0x80
   4f8d0:	uxthne	r3, r3
   4f8d4:	ldr	r9, [sp, #56]	; 0x38
   4f8d8:	add	r7, r7, r3
   4f8dc:	and	r9, r9, r7
   4f8e0:	strh	r9, [r8, #18]
   4f8e4:	ldrb	r3, [r5, #8]
   4f8e8:	cmp	r3, #72	; 0x48
   4f8ec:	bne	504d4 <fputs@plt+0x3f38c>
   4f8f0:	ldr	r3, [sp, #20]
   4f8f4:	ldrb	r3, [r3]
   4f8f8:	cmp	r3, #151	; 0x97
   4f8fc:	bne	504d4 <fputs@plt+0x3f38c>
   4f900:	ldr	r3, [sp, #20]
   4f904:	ldr	r3, [r3, #20]
   4f908:	cmp	r3, #0
   4f90c:	beq	504d4 <fputs@plt+0x3f38c>
   4f910:	ldr	r2, [r3]
   4f914:	cmp	r2, #2
   4f918:	bne	504d4 <fputs@plt+0x3f38c>
   4f91c:	ldr	r1, [sp, #20]
   4f920:	ldr	r3, [sp, #24]
   4f924:	ldr	r3, [r3]
   4f928:	str	r3, [sp, #32]
   4f92c:	mov	r3, #0
   4f930:	ldr	r0, [sp, #32]
   4f934:	str	r3, [sp]
   4f938:	mov	r3, #1
   4f93c:	ldr	r1, [r1, #8]
   4f940:	bl	1e094 <fputs@plt+0xcf4c>
   4f944:	cmp	r0, #0
   4f948:	beq	504d4 <fputs@plt+0x3f38c>
   4f94c:	ldrh	r3, [r0, #2]
   4f950:	tst	r3, #4
   4f954:	str	r3, [sp, #56]	; 0x38
   4f958:	beq	504d4 <fputs@plt+0x3f38c>
   4f95c:	ldr	r3, [r0, #4]
   4f960:	ldrh	r2, [r3]
   4f964:	ldrb	r3, [r3, #2]
   4f968:	strh	r2, [sp, #92]	; 0x5c
   4f96c:	strb	r3, [sp, #94]	; 0x5e
   4f970:	ldr	r3, [sp, #20]
   4f974:	ldr	r7, [r3, #20]
   4f978:	ldr	r3, [r7, #4]
   4f97c:	ldr	r6, [r3, #20]
   4f980:	ldrb	r3, [r6]
   4f984:	cmp	r3, #152	; 0x98
   4f988:	bne	504d4 <fputs@plt+0x3f38c>
   4f98c:	ldrb	r3, [sp, #93]	; 0x5d
   4f990:	mov	r0, r6
   4f994:	ldrb	fp, [sp, #92]	; 0x5c
   4f998:	str	r3, [sp, #60]	; 0x3c
   4f99c:	ldrb	r3, [sp, #94]	; 0x5e
   4f9a0:	str	r3, [sp, #80]	; 0x50
   4f9a4:	bl	15988 <fputs@plt+0x4840>
   4f9a8:	cmp	r0, #66	; 0x42
   4f9ac:	bne	504d4 <fputs@plt+0x3f38c>
   4f9b0:	ldr	r3, [r6, #44]	; 0x2c
   4f9b4:	ldrb	r3, [r3, #42]	; 0x2a
   4f9b8:	tst	r3, #16
   4f9bc:	bne	504d4 <fputs@plt+0x3f38c>
   4f9c0:	ldr	r3, [r7, #4]
   4f9c4:	ldr	r0, [r3]
   4f9c8:	bl	15434 <fputs@plt+0x42ec>
   4f9cc:	ldrb	sl, [r0]
   4f9d0:	mov	r9, r0
   4f9d4:	cmp	sl, #135	; 0x87
   4f9d8:	bne	50238 <fputs@plt+0x3f0f0>
   4f9dc:	ldr	r3, [sp, #24]
   4f9e0:	ldrsh	r6, [r0, #32]
   4f9e4:	ldr	r3, [r3, #480]	; 0x1e0
   4f9e8:	cmp	r3, #0
   4f9ec:	bne	501d0 <fputs@plt+0x3f088>
   4f9f0:	mov	r8, #0
   4f9f4:	mov	r7, r8
   4f9f8:	ldr	r3, [sp, #24]
   4f9fc:	cmp	r6, #32
   4fa00:	suble	r6, r6, #1
   4fa04:	movle	r1, #1
   4fa08:	mvngt	r2, #0
   4fa0c:	ldr	r3, [r3, #8]
   4fa10:	ldrle	r2, [r3, #188]	; 0xbc
   4fa14:	strgt	r2, [r3, #188]	; 0xbc
   4fa18:	orrle	r6, r2, r1, lsl r6
   4fa1c:	strle	r6, [r3, #188]	; 0xbc
   4fa20:	cmp	r7, #0
   4fa24:	moveq	fp, r7
   4fa28:	moveq	r6, r7
   4fa2c:	beq	5036c <fputs@plt+0x3f224>
   4fa30:	mov	r6, #0
   4fa34:	b	5025c <fputs@plt+0x3f114>
   4fa38:	ldr	r1, [pc, #3276]	; 5070c <fputs@plt+0x3f5c4>
   4fa3c:	ldr	r0, [r0]
   4fa40:	bl	12f2c <fputs@plt+0x1de4>
   4fa44:	cmp	r0, #0
   4fa48:	beq	4f7e8 <fputs@plt+0x3e6a0>
   4fa4c:	ldr	r1, [r9, #12]
   4fa50:	ldr	r0, [sp, #24]
   4fa54:	bl	32b98 <fputs@plt+0x21a50>
   4fa58:	subs	r2, r0, #0
   4fa5c:	ldr	r1, [r9, #16]
   4fa60:	ldrne	r2, [r2]
   4fa64:	ldr	r0, [sp, #24]
   4fa68:	str	r2, [sp, #60]	; 0x3c
   4fa6c:	bl	32b98 <fputs@plt+0x21a50>
   4fa70:	ldr	r2, [sp, #60]	; 0x3c
   4fa74:	subs	r1, r0, #0
   4fa78:	ldrne	r1, [r1]
   4fa7c:	mov	r0, r2
   4fa80:	bl	12f2c <fputs@plt+0x1de4>
   4fa84:	cmp	r0, #0
   4fa88:	beq	4f7e8 <fputs@plt+0x3e6a0>
   4fa8c:	b	4f7f8 <fputs@plt+0x3e6b0>
   4fa90:	ldr	r9, [sp, #20]
   4fa94:	mov	r8, r4
   4fa98:	mov	r7, #0
   4fa9c:	b	4f7f8 <fputs@plt+0x3e6b0>
   4faa0:	cmp	r7, #74	; 0x4a
   4faa4:	bne	4fb6c <fputs@plt+0x3ea24>
   4faa8:	ldrb	r3, [r5, #8]
   4faac:	cmp	r3, #72	; 0x48
   4fab0:	bne	4f8e4 <fputs@plt+0x3e79c>
   4fab4:	ldr	r3, [sp, #20]
   4fab8:	mov	r6, r8
   4fabc:	mov	r9, r8
   4fac0:	ldr	r7, [pc, #3144]	; 50710 <fputs@plt+0x3f5c8>
   4fac4:	ldr	sl, [r3, #20]
   4fac8:	mov	r2, #0
   4facc:	ldr	r3, [sp, #20]
   4fad0:	ldr	r0, [sp, #28]
   4fad4:	ldrb	r4, [r7], #1
   4fad8:	ldr	r1, [r3, #12]
   4fadc:	bl	20ef8 <fputs@plt+0xfdb0>
   4fae0:	ldr	r3, [sl, #4]
   4fae4:	mov	r8, r0
   4fae8:	mov	r2, #0
   4faec:	ldr	r0, [sp, #28]
   4faf0:	ldr	r1, [r3, r6]
   4faf4:	add	r6, r6, #20
   4faf8:	bl	20ef8 <fputs@plt+0xfdb0>
   4fafc:	mov	r3, r0
   4fb00:	mov	r2, r8
   4fb04:	str	r9, [sp]
   4fb08:	mov	r1, r4
   4fb0c:	ldr	r0, [sp, #24]
   4fb10:	bl	30468 <fputs@plt+0x1f320>
   4fb14:	mov	r4, r0
   4fb18:	ldr	r1, [sp, #20]
   4fb1c:	bl	16394 <fputs@plt+0x524c>
   4fb20:	mov	r1, r4
   4fb24:	mov	r2, #3
   4fb28:	mov	r0, r5
   4fb2c:	bl	2053c <fputs@plt+0xf3f4>
   4fb30:	mov	r2, r0
   4fb34:	mov	r8, r0
   4fb38:	ldr	r0, [sp, #44]	; 0x2c
   4fb3c:	mov	r1, r5
   4fb40:	bl	4f488 <fputs@plt+0x3e340>
   4fb44:	ldr	r4, [r5, #20]
   4fb48:	mov	r1, r8
   4fb4c:	ldr	r2, [sp, #52]	; 0x34
   4fb50:	mov	r0, r4
   4fb54:	bl	1a3e8 <fputs@plt+0x92a0>
   4fb58:	cmp	r6, #40	; 0x28
   4fb5c:	bne	4fac8 <fputs@plt+0x3e980>
   4fb60:	ldr	r3, [sp, #48]	; 0x30
   4fb64:	add	r4, r4, r3
   4fb68:	b	4f8e4 <fputs@plt+0x3e79c>
   4fb6c:	cmp	r7, #71	; 0x47
   4fb70:	bne	4f8e4 <fputs@plt+0x3e79c>
   4fb74:	mov	r2, #416	; 0x1a0
   4fb78:	mov	r3, #0
   4fb7c:	ldr	r0, [sp, #28]
   4fb80:	bl	1def8 <fputs@plt+0xcdb0>
   4fb84:	cmp	r0, #0
   4fb88:	mov	r6, r0
   4fb8c:	str	r0, [r4, #12]
   4fb90:	beq	4ff48 <fputs@plt+0x3ee00>
   4fb94:	ldrh	r3, [r4, #20]
   4fb98:	mov	r2, #384	; 0x180
   4fb9c:	mov	r1, r8
   4fba0:	orr	r3, r3, #16
   4fba4:	strh	r3, [r4, #20]
   4fba8:	add	r3, r0, #24
   4fbac:	mov	r0, r3
   4fbb0:	bl	10f20 <memset@plt>
   4fbb4:	mov	r3, r0
   4fbb8:	mov	r0, r6
   4fbbc:	str	r8, [r6, #12]
   4fbc0:	ldr	r2, [sp, #56]	; 0x38
   4fbc4:	ldr	r1, [sp, #20]
   4fbc8:	stm	r6, {r2, r8}
   4fbcc:	mov	r2, #8
   4fbd0:	str	r3, [r6, #20]
   4fbd4:	str	r2, [r6, #16]
   4fbd8:	mov	r2, r7
   4fbdc:	bl	20680 <fputs@plt+0xf538>
   4fbe0:	mov	r1, r6
   4fbe4:	ldr	r0, [sp, #44]	; 0x2c
   4fbe8:	bl	50720 <fputs@plt+0x3f5d8>
   4fbec:	ldr	r3, [sp, #28]
   4fbf0:	ldrb	r3, [r3, #69]	; 0x45
   4fbf4:	cmp	r3, #0
   4fbf8:	bne	4ff48 <fputs@plt+0x3ee00>
   4fbfc:	ldr	sl, [r6, #12]
   4fc00:	mvn	fp, #0
   4fc04:	ldr	r9, [r6, #20]
   4fc08:	sub	r3, sl, #1
   4fc0c:	mvn	sl, #0
   4fc10:	strd	sl, [sp, #32]
   4fc14:	str	r3, [sp, #60]	; 0x3c
   4fc18:	ldr	r3, [sp, #60]	; 0x3c
   4fc1c:	orr	r2, sl, fp
   4fc20:	cmp	r2, #0
   4fc24:	mvn	r3, r3
   4fc28:	lsr	r3, r3, #31
   4fc2c:	moveq	r3, #0
   4fc30:	cmp	r3, #0
   4fc34:	bne	4fc68 <fputs@plt+0x3eb20>
   4fc38:	add	r3, r6, #416	; 0x1a0
   4fc3c:	strd	sl, [r3, #-8]
   4fc40:	orrs	r3, sl, fp
   4fc44:	movne	r3, #512	; 0x200
   4fc48:	moveq	r3, #0
   4fc4c:	strh	r3, [r4, #18]
   4fc50:	beq	4ff20 <fputs@plt+0x3edd8>
   4fc54:	ldr	r3, [r6, #12]
   4fc58:	cmp	r3, #2
   4fc5c:	bne	4ff20 <fputs@plt+0x3edd8>
   4fc60:	mov	sl, #1
   4fc64:	b	4ff08 <fputs@plt+0x3edc0>
   4fc68:	ldrh	r3, [r9, #18]
   4fc6c:	ubfx	r7, r3, #0, #9
   4fc70:	str	r3, [sp, #80]	; 0x50
   4fc74:	cmp	r7, #0
   4fc78:	bne	4fd94 <fputs@plt+0x3ec4c>
   4fc7c:	mov	r2, #408	; 0x198
   4fc80:	mov	r3, #0
   4fc84:	ldr	r0, [sp, #28]
   4fc88:	bl	1d400 <fputs@plt+0xc2b8>
   4fc8c:	subs	r8, r0, #0
   4fc90:	beq	4fd44 <fputs@plt+0x3ebfc>
   4fc94:	ldrh	r3, [r9, #20]
   4fc98:	mov	r2, #384	; 0x180
   4fc9c:	mov	r1, r7
   4fca0:	str	r8, [r9, #12]
   4fca4:	orr	r3, r3, #32
   4fca8:	strh	r3, [r9, #20]
   4fcac:	mov	r3, #1024	; 0x400
   4fcb0:	strh	r3, [r9, #18]
   4fcb4:	add	r3, r8, #24
   4fcb8:	mov	r0, r3
   4fcbc:	bl	10f20 <memset@plt>
   4fcc0:	ldr	r2, [r5]
   4fcc4:	mov	r3, r0
   4fcc8:	mov	r0, r8
   4fccc:	ldr	r1, [r9]
   4fcd0:	stm	r8, {r2, r7}
   4fcd4:	mov	r2, #8
   4fcd8:	str	r7, [r8, #12]
   4fcdc:	str	r2, [r8, #16]
   4fce0:	mov	r2, #72	; 0x48
   4fce4:	str	r3, [r8, #20]
   4fce8:	bl	20680 <fputs@plt+0xf538>
   4fcec:	mov	r1, r8
   4fcf0:	ldr	r0, [sp, #44]	; 0x2c
   4fcf4:	bl	50720 <fputs@plt+0x3f5d8>
   4fcf8:	ldr	r3, [sp, #28]
   4fcfc:	str	r5, [r8, #4]
   4fd00:	ldrb	r3, [r3, #69]	; 0x45
   4fd04:	cmp	r3, #0
   4fd08:	movne	r3, r7
   4fd0c:	bne	4fd34 <fputs@plt+0x3ebec>
   4fd10:	ldr	r2, [r8, #12]
   4fd14:	mov	r7, r3
   4fd18:	str	r2, [sp, #32]
   4fd1c:	ldr	r2, [r8, #20]
   4fd20:	mov	r8, r3
   4fd24:	add	r2, r2, #48	; 0x30
   4fd28:	ldr	r1, [sp, #32]
   4fd2c:	cmp	r8, r1
   4fd30:	blt	4fd54 <fputs@plt+0x3ec0c>
   4fd34:	and	r7, r7, sl
   4fd38:	and	r3, r3, fp
   4fd3c:	mov	sl, r7
   4fd40:	mov	fp, r3
   4fd44:	mov	r2, #0
   4fd48:	mov	r3, #0
   4fd4c:	strd	r2, [sp, #32]
   4fd50:	b	4fe1c <fputs@plt+0x3ecd4>
   4fd54:	ldr	r1, [r2, #-48]	; 0xffffffd0
   4fd58:	strd	r2, [sp, #80]	; 0x50
   4fd5c:	ldrb	r0, [r1]
   4fd60:	bl	1a3c8 <fputs@plt+0x9280>
   4fd64:	cmp	r0, #0
   4fd68:	ldrd	r2, [sp, #80]	; 0x50
   4fd6c:	beq	4fd88 <fputs@plt+0x3ec40>
   4fd70:	ldr	r1, [r2, #-40]	; 0xffffffd8
   4fd74:	ldr	r0, [sp, #40]	; 0x28
   4fd78:	bl	164b0 <fputs@plt+0x5368>
   4fd7c:	ldrd	r2, [sp, #80]	; 0x50
   4fd80:	orr	r7, r0, r7
   4fd84:	orr	r3, r1, r3
   4fd88:	add	r8, r8, #1
   4fd8c:	add	r2, r2, #48	; 0x30
   4fd90:	b	4fd28 <fputs@plt+0x3ebe0>
   4fd94:	ldrh	r3, [r9, #20]
   4fd98:	tst	r3, #8
   4fd9c:	str	r3, [sp, #84]	; 0x54
   4fda0:	bne	4fe1c <fputs@plt+0x3ecd4>
   4fda4:	ldr	r1, [r9, #8]
   4fda8:	ldr	r0, [sp, #40]	; 0x28
   4fdac:	bl	164b0 <fputs@plt+0x5368>
   4fdb0:	ldr	r3, [sp, #84]	; 0x54
   4fdb4:	mov	r8, r0
   4fdb8:	mov	r7, r1
   4fdbc:	tst	r3, #2
   4fdc0:	beq	4fde8 <fputs@plt+0x3eca0>
   4fdc4:	ldr	r3, [r9, #4]
   4fdc8:	mov	r1, #48	; 0x30
   4fdcc:	ldr	r2, [r6, #20]
   4fdd0:	ldr	r0, [sp, #40]	; 0x28
   4fdd4:	mla	r3, r1, r3, r2
   4fdd8:	ldr	r1, [r3, #8]
   4fddc:	bl	164b0 <fputs@plt+0x5368>
   4fde0:	orr	r8, r8, r0
   4fde4:	orr	r7, r7, r1
   4fde8:	and	r3, fp, r7
   4fdec:	and	r2, sl, r8
   4fdf0:	mov	fp, r3
   4fdf4:	ldr	r3, [sp, #80]	; 0x50
   4fdf8:	mov	sl, r2
   4fdfc:	tst	r3, #2
   4fe00:	beq	4fd44 <fputs@plt+0x3ebfc>
   4fe04:	ldr	r3, [sp, #32]
   4fe08:	ldr	r2, [sp, #36]	; 0x24
   4fe0c:	and	r3, r8, r3
   4fe10:	and	r7, r7, r2
   4fe14:	str	r3, [sp, #32]
   4fe18:	str	r7, [sp, #36]	; 0x24
   4fe1c:	ldr	r3, [sp, #60]	; 0x3c
   4fe20:	add	r9, r9, #48	; 0x30
   4fe24:	sub	r3, r3, #1
   4fe28:	str	r3, [sp, #60]	; 0x3c
   4fe2c:	b	4fc18 <fputs@plt+0x3ead0>
   4fe30:	ldrh	r7, [r8, #18]
   4fe34:	tst	r7, #62	; 0x3e
   4fe38:	beq	4fedc <fputs@plt+0x3ed94>
   4fe3c:	ldrh	r2, [r3, #18]
   4fe40:	tst	r2, #62	; 0x3e
   4fe44:	beq	4fedc <fputs@plt+0x3ed94>
   4fe48:	orr	r7, r7, r2
   4fe4c:	bics	r2, r7, #26
   4fe50:	beq	4fe5c <fputs@plt+0x3ed14>
   4fe54:	bics	r2, r7, #38	; 0x26
   4fe58:	bne	4fedc <fputs@plt+0x3ed94>
   4fe5c:	ldr	r3, [r3]
   4fe60:	mvn	r2, #0
   4fe64:	ldr	fp, [r8]
   4fe68:	ldr	r1, [r3, #12]
   4fe6c:	str	r3, [sp, #60]	; 0x3c
   4fe70:	ldr	r0, [fp, #12]
   4fe74:	bl	1b534 <fputs@plt+0xa3ec>
   4fe78:	cmp	r0, #0
   4fe7c:	bne	4fedc <fputs@plt+0x3ed94>
   4fe80:	ldr	r3, [sp, #60]	; 0x3c
   4fe84:	mvn	r2, #0
   4fe88:	ldr	r0, [fp, #16]
   4fe8c:	ldr	r1, [r3, #16]
   4fe90:	bl	1b534 <fputs@plt+0xa3ec>
   4fe94:	cmp	r0, #0
   4fe98:	bne	4fedc <fputs@plt+0x3ed94>
   4fe9c:	sub	r3, r7, #1
   4fea0:	tst	r3, r7
   4fea4:	beq	4feb4 <fputs@plt+0x3ed6c>
   4fea8:	tst	r7, #24
   4feac:	movne	r7, #8
   4feb0:	moveq	r7, #32
   4feb4:	ldr	r3, [r5]
   4feb8:	mov	r1, fp
   4febc:	mov	r2, #0
   4fec0:	ldr	r3, [r3]
   4fec4:	ldr	r0, [r3]
   4fec8:	bl	20ef8 <fputs@plt+0xfdb0>
   4fecc:	subs	r1, r0, #0
   4fed0:	movne	r3, #79	; 0x4f
   4fed4:	movne	r0, #2
   4fed8:	bne	4ff54 <fputs@plt+0x3ee0c>
   4fedc:	add	r9, r9, #1
   4fee0:	ldr	r3, [r6, #20]
   4fee4:	ldrh	r2, [r3, #66]	; 0x42
   4fee8:	cmp	r2, #1024	; 0x400
   4feec:	beq	4ff84 <fputs@plt+0x3ee3c>
   4fef0:	cmp	r9, #0
   4fef4:	bne	4ff04 <fputs@plt+0x3edbc>
   4fef8:	add	r3, r3, #48	; 0x30
   4fefc:	cmp	r3, #0
   4ff00:	bne	4fe30 <fputs@plt+0x3ece8>
   4ff04:	add	sl, sl, #1
   4ff08:	ldr	r8, [r6, #20]
   4ff0c:	ldrh	r3, [r8, #18]
   4ff10:	cmp	r3, #1024	; 0x400
   4ff14:	beq	4ffa4 <fputs@plt+0x3ee5c>
   4ff18:	cmp	sl, #1
   4ff1c:	beq	4ffd0 <fputs@plt+0x3ee88>
   4ff20:	ldrd	r2, [sp, #32]
   4ff24:	orrs	r3, r2, r3
   4ff28:	beq	4ff48 <fputs@plt+0x3ee00>
   4ff2c:	mov	r9, #0
   4ff30:	mvn	fp, #0
   4ff34:	ldr	r8, [r6, #12]
   4ff38:	ldr	r7, [r6, #20]
   4ff3c:	sub	r8, r8, #1
   4ff40:	cmp	r8, #0
   4ff44:	bge	4ffd8 <fputs@plt+0x3ee90>
   4ff48:	ldr	r4, [r5, #20]
   4ff4c:	b	4fb60 <fputs@plt+0x3ea18>
   4ff50:	add	r3, r3, #1
   4ff54:	sub	r2, r3, #79	; 0x4f
   4ff58:	cmp	r7, r0, lsl r2
   4ff5c:	bne	4ff50 <fputs@plt+0x3ee08>
   4ff60:	mov	r2, #3
   4ff64:	mov	r0, r5
   4ff68:	strb	r3, [r1]
   4ff6c:	bl	2053c <fputs@plt+0xf3f4>
   4ff70:	mov	r2, r0
   4ff74:	mov	r1, r5
   4ff78:	ldr	r0, [sp, #44]	; 0x2c
   4ff7c:	bl	4f488 <fputs@plt+0x3e340>
   4ff80:	b	4fedc <fputs@plt+0x3ed94>
   4ff84:	ldr	r3, [r3, #60]	; 0x3c
   4ff88:	ldr	r2, [r3, #12]
   4ff8c:	cmp	r2, r9
   4ff90:	ble	4ff04 <fputs@plt+0x3edbc>
   4ff94:	ldr	r3, [r3, #20]
   4ff98:	mov	r2, #48	; 0x30
   4ff9c:	mla	r3, r2, r9, r3
   4ffa0:	b	4fefc <fputs@plt+0x3edb4>
   4ffa4:	ldr	r2, [r8, #12]
   4ffa8:	sub	r3, sl, #1
   4ffac:	ldr	r1, [r2, #12]
   4ffb0:	cmp	r1, r3
   4ffb4:	ble	4ff20 <fputs@plt+0x3edd8>
   4ffb8:	mov	r3, #48	; 0x30
   4ffbc:	mul	r8, r3, sl
   4ffc0:	sub	r3, r8, #48	; 0x30
   4ffc4:	ldr	r8, [r2, #20]
   4ffc8:	adds	r8, r8, r3
   4ffcc:	beq	4ff20 <fputs@plt+0x3edd8>
   4ffd0:	mov	r9, #0
   4ffd4:	b	4fee0 <fputs@plt+0x3ed98>
   4ffd8:	ldrh	r3, [r7, #20]
   4ffdc:	ldr	sl, [r7, #8]
   4ffe0:	bic	r3, r3, #64	; 0x40
   4ffe4:	cmp	sl, fp
   4ffe8:	strh	r3, [r7, #20]
   4ffec:	beq	50120 <fputs@plt+0x3efd8>
   4fff0:	mov	r1, sl
   4fff4:	ldr	r0, [sp, #40]	; 0x28
   4fff8:	bl	164b0 <fputs@plt+0x5368>
   4fffc:	ldr	r3, [sp, #32]
   50000:	and	r3, r0, r3
   50004:	str	r3, [sp, #72]	; 0x48
   50008:	ldr	r3, [sp, #36]	; 0x24
   5000c:	and	r3, r1, r3
   50010:	str	r3, [sp, #76]	; 0x4c
   50014:	ldrd	r2, [sp, #72]	; 0x48
   50018:	orrs	r3, r2, r3
   5001c:	beq	50120 <fputs@plt+0x3efd8>
   50020:	ldr	r3, [r7, #12]
   50024:	ldr	r2, [r7, #8]
   50028:	cmp	sl, r2
   5002c:	ldrhne	r2, [r7, #20]
   50030:	bicne	r2, r2, #64	; 0x40
   50034:	bne	50164 <fputs@plt+0x3f01c>
   50038:	ldr	r2, [r7, #12]
   5003c:	cmp	r3, r2
   50040:	beq	5012c <fputs@plt+0x3efe4>
   50044:	mov	r2, #0
   50048:	sub	r8, r8, #1
   5004c:	add	r7, r7, #48	; 0x30
   50050:	cmp	r8, #0
   50054:	movlt	r1, #0
   50058:	andge	r1, r2, #1
   5005c:	cmp	r1, #0
   50060:	bne	50024 <fputs@plt+0x3eedc>
   50064:	eor	r3, r9, #1
   50068:	eor	r1, r2, #1
   5006c:	ands	r1, r3, r1
   50070:	mov	fp, sl
   50074:	mov	r9, #1
   50078:	bne	4ff34 <fputs@plt+0x3edec>
   5007c:	cmp	r2, #0
   50080:	beq	4ff48 <fputs@plt+0x3ee00>
   50084:	ldr	r7, [r6, #12]
   50088:	ldr	r8, [r6, #20]
   5008c:	mov	r6, r1
   50090:	sub	r7, r7, #1
   50094:	add	r8, r8, #48	; 0x30
   50098:	cmp	r7, #0
   5009c:	bge	50170 <fputs@plt+0x3f028>
   500a0:	mov	r2, #0
   500a4:	ldr	r0, [sp, #28]
   500a8:	bl	20ef8 <fputs@plt+0xfdb0>
   500ac:	mov	r3, #0
   500b0:	mov	r2, r0
   500b4:	ldr	r0, [sp, #24]
   500b8:	mov	r1, #75	; 0x4b
   500bc:	str	r3, [sp]
   500c0:	bl	30468 <fputs@plt+0x1f320>
   500c4:	subs	r7, r0, #0
   500c8:	beq	501c0 <fputs@plt+0x3f078>
   500cc:	ldr	r1, [sp, #20]
   500d0:	bl	16394 <fputs@plt+0x524c>
   500d4:	mov	r2, #3
   500d8:	mov	r1, r7
   500dc:	str	r6, [r7, #20]
   500e0:	mov	r0, r5
   500e4:	bl	2053c <fputs@plt+0xf3f4>
   500e8:	mov	r2, r0
   500ec:	mov	r6, r0
   500f0:	ldr	r0, [sp, #44]	; 0x2c
   500f4:	mov	r1, r5
   500f8:	bl	4f488 <fputs@plt+0x3e340>
   500fc:	ldr	r0, [r5, #20]
   50100:	mov	r1, r6
   50104:	ldr	r3, [sp, #48]	; 0x30
   50108:	ldr	r2, [sp, #52]	; 0x34
   5010c:	add	r4, r0, r3
   50110:	bl	1a3e8 <fputs@plt+0x92a0>
   50114:	mov	r3, #4096	; 0x1000
   50118:	strh	r3, [r4, #18]
   5011c:	b	4ff48 <fputs@plt+0x3ee00>
   50120:	sub	r8, r8, #1
   50124:	add	r7, r7, #48	; 0x30
   50128:	b	4ff40 <fputs@plt+0x3edf8>
   5012c:	ldr	r2, [r7]
   50130:	str	r3, [sp, #60]	; 0x3c
   50134:	ldr	r0, [r2, #16]
   50138:	bl	15988 <fputs@plt+0x4840>
   5013c:	ldr	r2, [r7]
   50140:	mov	fp, r0
   50144:	ldr	r0, [r2, #12]
   50148:	bl	15988 <fputs@plt+0x4840>
   5014c:	cmp	fp, #0
   50150:	cmpne	r0, fp
   50154:	ldr	r3, [sp, #60]	; 0x3c
   50158:	bne	50044 <fputs@plt+0x3eefc>
   5015c:	ldrh	r2, [r7, #20]
   50160:	orr	r2, r2, #64	; 0x40
   50164:	strh	r2, [r7, #20]
   50168:	mov	r2, #1
   5016c:	b	50048 <fputs@plt+0x3ef00>
   50170:	ldrh	r3, [r8, #-28]	; 0xffffffe4
   50174:	tst	r3, #64	; 0x40
   50178:	beq	501b4 <fputs@plt+0x3f06c>
   5017c:	ldr	r3, [r8, #-48]	; 0xffffffd0
   50180:	mov	r2, #0
   50184:	ldr	r0, [sp, #28]
   50188:	ldr	r1, [r3, #16]
   5018c:	bl	20ef8 <fputs@plt+0xfdb0>
   50190:	ldr	r3, [sp, #56]	; 0x38
   50194:	mov	r1, r6
   50198:	mov	r2, r0
   5019c:	ldr	r3, [r3]
   501a0:	ldr	r0, [r3]
   501a4:	bl	289c0 <fputs@plt+0x17878>
   501a8:	ldr	r3, [r8, #-48]	; 0xffffffd0
   501ac:	mov	r6, r0
   501b0:	ldr	r1, [r3, #12]
   501b4:	sub	r7, r7, #1
   501b8:	add	r8, r8, #48	; 0x30
   501bc:	b	50098 <fputs@plt+0x3ef50>
   501c0:	mov	r1, r6
   501c4:	ldr	r0, [sp, #28]
   501c8:	bl	20124 <fputs@plt+0xefdc>
   501cc:	b	50114 <fputs@plt+0x3efcc>
   501d0:	mvn	r2, #39	; 0x27
   501d4:	mov	r1, #40	; 0x28
   501d8:	smlabb	r1, r6, r1, r2
   501dc:	ldr	r2, [r3, #60]	; 0x3c
   501e0:	add	r1, r2, r1
   501e4:	ldrh	r7, [r1, #8]
   501e8:	ands	r7, r7, #1
   501ec:	bne	4f9f0 <fputs@plt+0x3e8a8>
   501f0:	ldr	r0, [r3]
   501f4:	str	r1, [sp, #72]	; 0x48
   501f8:	bl	1df20 <fputs@plt+0xcdd8>
   501fc:	subs	r8, r0, #0
   50200:	beq	4f9f0 <fputs@plt+0x3e8a8>
   50204:	ldr	r1, [sp, #72]	; 0x48
   50208:	bl	26e64 <fputs@plt+0x15d1c>
   5020c:	ldrh	r3, [r8, #8]
   50210:	and	r2, r3, #31
   50214:	ldr	r3, [pc, #1272]	; 50714 <fputs@plt+0x3f5cc>
   50218:	add	r3, r3, r2
   5021c:	ldrb	r3, [r3, #3065]	; 0xbf9
   50220:	cmp	r3, #3
   50224:	bne	4f9f8 <fputs@plt+0x3e8b0>
   50228:	mov	r0, r8
   5022c:	bl	2a2c0 <fputs@plt+0x19178>
   50230:	mov	r7, r0
   50234:	b	4f9f8 <fputs@plt+0x3e8b0>
   50238:	cmp	sl, #97	; 0x61
   5023c:	movne	r6, #0
   50240:	movne	fp, r6
   50244:	movne	r8, r6
   50248:	bne	50640 <fputs@plt+0x3f4f8>
   5024c:	mov	r8, #0
   50250:	ldr	r7, [r0, #8]
   50254:	b	4fa20 <fputs@plt+0x3e8d8>
   50258:	add	r6, r6, #1
   5025c:	ldrb	r3, [r7, r6]
   50260:	str	r6, [sp, #72]	; 0x48
   50264:	cmp	r3, #0
   50268:	beq	5028c <fputs@plt+0x3f144>
   5026c:	cmp	fp, r3
   50270:	beq	5028c <fputs@plt+0x3f144>
   50274:	ldr	r2, [sp, #60]	; 0x3c
   50278:	cmp	r2, r3
   5027c:	beq	5028c <fputs@plt+0x3f144>
   50280:	ldr	r2, [sp, #80]	; 0x50
   50284:	cmp	r2, r3
   50288:	bne	50258 <fputs@plt+0x3f110>
   5028c:	cmp	r6, #0
   50290:	beq	5063c <fputs@plt+0x3f4f4>
   50294:	add	r6, r7, r6
   50298:	ldrb	r2, [r6, #-1]
   5029c:	cmp	r2, #255	; 0xff
   502a0:	beq	50638 <fputs@plt+0x3f4f0>
   502a4:	cmp	fp, r3
   502a8:	mov	r2, r7
   502ac:	ldr	r0, [sp, #32]
   502b0:	mov	r1, #97	; 0x61
   502b4:	movne	r6, #0
   502b8:	ldrbeq	r6, [r6, #1]
   502bc:	clzeq	r6, r6
   502c0:	lsreq	r6, r6, #5
   502c4:	bl	1d860 <fputs@plt+0xc718>
   502c8:	subs	fp, r0, #0
   502cc:	ldrne	r3, [fp, #8]
   502d0:	movne	r2, #0
   502d4:	ldrne	r1, [sp, #72]	; 0x48
   502d8:	strbne	r2, [r3, r1]
   502dc:	cmp	sl, #135	; 0x87
   502e0:	bne	5036c <fputs@plt+0x3f224>
   502e4:	ldr	r3, [sp, #24]
   502e8:	ldr	sl, [r3, #8]
   502ec:	ldrsh	r3, [r9, #32]
   502f0:	cmp	r3, #32
   502f4:	suble	r2, r3, #1
   502f8:	ldrle	r3, [sl, #188]	; 0xbc
   502fc:	movle	r1, #1
   50300:	mvngt	r3, #0
   50304:	orrle	r3, r3, r1, lsl r2
   50308:	cmp	r6, #0
   5030c:	str	r3, [sl, #188]	; 0xbc
   50310:	beq	5036c <fputs@plt+0x3f224>
   50314:	ldr	r3, [r9, #8]
   50318:	ldrb	r3, [r3, #1]
   5031c:	cmp	r3, #0
   50320:	beq	5036c <fputs@plt+0x3f224>
   50324:	ldr	r0, [sp, #24]
   50328:	bl	155c0 <fputs@plt+0x4478>
   5032c:	mov	r3, r0
   50330:	mov	r2, r0
   50334:	ldr	r0, [sp, #24]
   50338:	mov	r1, r9
   5033c:	str	r3, [sp, #32]
   50340:	bl	4c294 <fputs@plt+0x3b14c>
   50344:	ldr	r1, [sl, #32]
   50348:	mov	r0, sl
   5034c:	sub	r1, r1, #1
   50350:	bl	1516c <fputs@plt+0x4024>
   50354:	ldr	r3, [sp, #32]
   50358:	mov	r2, #0
   5035c:	str	r2, [r0, #12]
   50360:	ldr	r0, [sp, #24]
   50364:	mov	r1, r3
   50368:	bl	1a120 <fputs@plt+0x8fd8>
   5036c:	mov	r0, r8
   50370:	bl	1ce14 <fputs@plt+0xbccc>
   50374:	cmp	r7, #0
   50378:	beq	504d4 <fputs@plt+0x3f38c>
   5037c:	mov	r2, #0
   50380:	mov	r1, fp
   50384:	ldr	r0, [sp, #28]
   50388:	ldr	r3, [sp, #56]	; 0x38
   5038c:	and	r8, r3, #8
   50390:	ldr	r3, [sp, #20]
   50394:	ldr	r3, [r3, #20]
   50398:	ldr	r3, [r3, #4]
   5039c:	ldr	r9, [r3, #20]
   503a0:	bl	20ef8 <fputs@plt+0xfdb0>
   503a4:	cmp	r8, #0
   503a8:	mov	r7, r0
   503ac:	beq	50648 <fputs@plt+0x3f500>
   503b0:	ldr	r3, [sp, #28]
   503b4:	ldrb	r3, [r3, #69]	; 0x45
   503b8:	cmp	r3, #0
   503bc:	beq	506a8 <fputs@plt+0x3f560>
   503c0:	ldr	r3, [pc, #836]	; 5070c <fputs@plt+0x3f5c4>
   503c4:	cmp	r8, #0
   503c8:	mov	r2, #0
   503cc:	mov	r1, r9
   503d0:	mov	r8, #0
   503d4:	ldr	r4, [pc, #828]	; 50718 <fputs@plt+0x3f5d0>
   503d8:	ldr	r0, [sp, #28]
   503dc:	movne	r4, r3
   503e0:	bl	20ef8 <fputs@plt+0xfdb0>
   503e4:	mov	r1, r0
   503e8:	mov	r2, r4
   503ec:	ldr	r0, [sp, #24]
   503f0:	bl	1d89c <fputs@plt+0xc754>
   503f4:	mov	r2, r0
   503f8:	mov	r3, fp
   503fc:	str	r8, [sp]
   50400:	mov	r1, #83	; 0x53
   50404:	ldr	r0, [sp, #24]
   50408:	bl	30468 <fputs@plt+0x1f320>
   5040c:	mov	sl, r0
   50410:	ldr	r1, [sp, #20]
   50414:	bl	16394 <fputs@plt+0x524c>
   50418:	mov	r1, sl
   5041c:	movw	r2, #259	; 0x103
   50420:	mov	r0, r5
   50424:	bl	2053c <fputs@plt+0xf3f4>
   50428:	mov	r2, r0
   5042c:	mov	r1, r5
   50430:	mov	sl, r0
   50434:	ldr	r0, [sp, #44]	; 0x2c
   50438:	bl	4f488 <fputs@plt+0x3e340>
   5043c:	mov	r2, r8
   50440:	mov	r1, r9
   50444:	ldr	r0, [sp, #28]
   50448:	bl	20ef8 <fputs@plt+0xfdb0>
   5044c:	mov	r1, r0
   50450:	mov	r2, r4
   50454:	ldr	r0, [sp, #24]
   50458:	bl	1d89c <fputs@plt+0xc754>
   5045c:	mov	r2, r0
   50460:	mov	r3, r7
   50464:	str	r8, [sp]
   50468:	mov	r1, #82	; 0x52
   5046c:	ldr	r0, [sp, #24]
   50470:	bl	30468 <fputs@plt+0x1f320>
   50474:	mov	r4, r0
   50478:	ldr	r1, [sp, #20]
   5047c:	bl	16394 <fputs@plt+0x524c>
   50480:	mov	r1, r4
   50484:	movw	r2, #259	; 0x103
   50488:	mov	r0, r5
   5048c:	bl	2053c <fputs@plt+0xf3f4>
   50490:	mov	r2, r0
   50494:	mov	r7, r0
   50498:	ldr	r0, [sp, #44]	; 0x2c
   5049c:	mov	r1, r5
   504a0:	bl	4f488 <fputs@plt+0x3e340>
   504a4:	ldr	r0, [r5, #20]
   504a8:	cmp	r6, r8
   504ac:	ldr	r3, [sp, #48]	; 0x30
   504b0:	add	r4, r0, r3
   504b4:	beq	504d4 <fputs@plt+0x3f38c>
   504b8:	mov	r1, sl
   504bc:	ldr	r2, [sp, #52]	; 0x34
   504c0:	bl	1a3e8 <fputs@plt+0x92a0>
   504c4:	mov	r1, r7
   504c8:	ldr	r0, [r5, #20]
   504cc:	ldr	r2, [sp, #52]	; 0x34
   504d0:	bl	1a3e8 <fputs@plt+0x92a0>
   504d4:	ldr	lr, [pc, #576]	; 5071c <fputs@plt+0x3f5d4>
   504d8:	add	ip, sp, #96	; 0x60
   504dc:	ldm	lr!, {r0, r1, r2, r3}
   504e0:	stmia	ip!, {r0, r1, r2, r3}
   504e4:	ldm	lr, {r0, r1, r2, r3}
   504e8:	stm	ip, {r0, r1, r2, r3}
   504ec:	ldr	r3, [sp, #20]
   504f0:	ldrb	r3, [r3]
   504f4:	cmp	r3, #151	; 0x97
   504f8:	bne	506f0 <fputs@plt+0x3f5a8>
   504fc:	ldr	r3, [sp, #20]
   50500:	ldr	r3, [r3, #20]
   50504:	cmp	r3, #0
   50508:	beq	506f0 <fputs@plt+0x3f5a8>
   5050c:	ldr	r2, [r3]
   50510:	cmp	r2, #2
   50514:	bne	506f0 <fputs@plt+0x3f5a8>
   50518:	ldr	r9, [r3, #4]
   5051c:	ldr	r6, [r9, #20]
   50520:	ldrb	r3, [r6]
   50524:	cmp	r3, #152	; 0x98
   50528:	bne	506f0 <fputs@plt+0x3f5a8>
   5052c:	ldr	r3, [r6, #44]	; 0x2c
   50530:	ldrb	r3, [r3, #42]	; 0x2a
   50534:	tst	r3, #16
   50538:	beq	506f0 <fputs@plt+0x3f5a8>
   5053c:	ldr	r3, [sp, #20]
   50540:	mov	r8, #0
   50544:	add	fp, sp, #96	; 0x60
   50548:	ldr	sl, [r3, #8]
   5054c:	mov	r0, sl
   50550:	ldr	r1, [fp, r8, lsl #3]
   50554:	bl	12f2c <fputs@plt+0x1de4>
   50558:	subs	r7, r0, #0
   5055c:	bne	506e4 <fputs@plt+0x3f59c>
   50560:	ldr	fp, [r9]
   50564:	add	r3, sp, #128	; 0x80
   50568:	add	r8, r3, r8, lsl #3
   5056c:	ldr	r0, [sp, #40]	; 0x28
   50570:	ldrb	sl, [r8, #-28]	; 0xffffffe4
   50574:	mov	r1, fp
   50578:	bl	1a574 <fputs@plt+0x942c>
   5057c:	mov	r9, r0
   50580:	mov	r8, r1
   50584:	ldr	r0, [sp, #40]	; 0x28
   50588:	mov	r1, r6
   5058c:	bl	1a574 <fputs@plt+0x942c>
   50590:	and	r2, r9, r0
   50594:	and	r3, r8, r1
   50598:	orrs	r3, r2, r3
   5059c:	bne	506f0 <fputs@plt+0x3f5a8>
   505a0:	mov	r2, r7
   505a4:	mov	r1, fp
   505a8:	ldr	r0, [sp, #28]
   505ac:	bl	20ef8 <fputs@plt+0xfdb0>
   505b0:	mov	r3, r0
   505b4:	mov	r2, r7
   505b8:	str	r7, [sp]
   505bc:	mov	r1, #51	; 0x33
   505c0:	ldr	r0, [sp, #24]
   505c4:	mov	r7, #48	; 0x30
   505c8:	bl	30468 <fputs@plt+0x1f320>
   505cc:	mov	r1, r0
   505d0:	mov	r2, #3
   505d4:	mov	r0, r5
   505d8:	bl	2053c <fputs@plt+0xf3f4>
   505dc:	mov	r1, r0
   505e0:	ldr	r0, [r5, #20]
   505e4:	ldr	r2, [r6, #28]
   505e8:	mla	r7, r7, r1, r0
   505ec:	str	r2, [r7, #8]
   505f0:	ldrsh	r2, [r6, #32]
   505f4:	str	r2, [r7, #12]
   505f8:	mov	r2, #64	; 0x40
   505fc:	strb	sl, [r7, #23]
   50600:	strh	r2, [r7, #18]
   50604:	str	r9, [r7, #32]
   50608:	str	r8, [r7, #36]	; 0x24
   5060c:	ldr	r2, [sp, #52]	; 0x34
   50610:	bl	1a3e8 <fputs@plt+0x92a0>
   50614:	ldr	r4, [r5, #20]
   50618:	ldr	r3, [sp, #48]	; 0x30
   5061c:	add	r4, r4, r3
   50620:	ldrh	r3, [r4, #20]
   50624:	orr	r3, r3, #8
   50628:	strh	r3, [r4, #20]
   5062c:	ldrd	r2, [r4, #40]	; 0x28
   50630:	strd	r2, [r7, #40]	; 0x28
   50634:	b	506f0 <fputs@plt+0x3f5a8>
   50638:	mov	r6, #0
   5063c:	mov	fp, r6
   50640:	mov	r7, r6
   50644:	b	5036c <fputs@plt+0x3f224>
   50648:	ldr	r3, [sp, #24]
   5064c:	ldr	r3, [r3]
   50650:	ldrb	r3, [r3, #69]	; 0x45
   50654:	cmp	r3, #0
   50658:	bne	503b0 <fputs@plt+0x3f268>
   5065c:	ldrh	r3, [r4, #20]
   50660:	ldr	lr, [pc, #172]	; 50714 <fputs@plt+0x3f5cc>
   50664:	orr	r3, r3, #1024	; 0x400
   50668:	strh	r3, [r4, #20]
   5066c:	mov	r3, r8
   50670:	ldr	r0, [fp, #8]
   50674:	ldrb	r1, [r0, r3]
   50678:	cmp	r1, #0
   5067c:	beq	503b0 <fputs@plt+0x3f268>
   50680:	add	ip, lr, r1
   50684:	ldrb	r2, [ip, #320]	; 0x140
   50688:	and	r2, r2, #32
   5068c:	bic	r2, r1, r2
   50690:	ldrb	r1, [ip, #64]	; 0x40
   50694:	strb	r2, [r0, r3]
   50698:	ldr	r2, [r7, #8]
   5069c:	strb	r1, [r2, r3]
   506a0:	add	r3, r3, #1
   506a4:	b	50670 <fputs@plt+0x3f528>
   506a8:	ldr	r4, [r7, #8]
   506ac:	mov	r0, r4
   506b0:	bl	16878 <fputs@plt+0x5730>
   506b4:	sub	r0, r0, #1
   506b8:	cmp	r8, #0
   506bc:	ldrb	r3, [r4, r0]
   506c0:	bne	506d8 <fputs@plt+0x3f590>
   506c4:	cmp	r3, #64	; 0x40
   506c8:	ldr	r2, [pc, #68]	; 50714 <fputs@plt+0x3f5cc>
   506cc:	moveq	r6, #0
   506d0:	add	r3, r2, r3
   506d4:	ldrb	r3, [r3, #64]	; 0x40
   506d8:	add	r3, r3, #1
   506dc:	strb	r3, [r4, r0]
   506e0:	b	503c0 <fputs@plt+0x3f278>
   506e4:	add	r8, r8, #1
   506e8:	cmp	r8, #4
   506ec:	bne	5054c <fputs@plt+0x3f404>
   506f0:	ldrd	r0, [r4, #32]
   506f4:	ldr	r3, [sp, #64]	; 0x40
   506f8:	orr	r0, r0, r3
   506fc:	ldr	r3, [sp, #68]	; 0x44
   50700:	orr	r1, r1, r3
   50704:	strd	r0, [r4, #32]
   50708:	b	4f6e4 <fputs@plt+0x3e59c>
   5070c:	andeq	r7, r7, r7, asr #19
   50710:	strdeq	r3, [r7], -ip
   50714:			; <UNDEFINED> instruction: 0x00072ab0
   50718:	andeq	r7, r7, r0, asr #19
   5071c:	andeq	r3, r7, r0, lsl #20
   50720:	push	{r4, r5, r6, lr}
   50724:	mov	r6, r0
   50728:	mov	r5, r1
   5072c:	ldr	r4, [r1, #12]
   50730:	sub	r4, r4, #1
   50734:	cmp	r4, #0
   50738:	poplt	{r4, r5, r6, pc}
   5073c:	mov	r2, r4
   50740:	mov	r1, r5
   50744:	mov	r0, r6
   50748:	bl	4f488 <fputs@plt+0x3e340>
   5074c:	b	50730 <fputs@plt+0x3f5e8>
   50750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50754:	sub	sp, sp, #244	; 0xf4
   50758:	mov	r8, r3
   5075c:	add	r3, sp, #284	; 0x11c
   50760:	mov	r6, r2
   50764:	mov	r2, #20
   50768:	ldrh	r3, [r3]
   5076c:	str	r0, [sp, #20]
   50770:	str	r1, [sp, #32]
   50774:	mov	r1, #0
   50778:	str	r3, [sp, #68]	; 0x44
   5077c:	ldr	r3, [r0, #8]
   50780:	str	r3, [sp, #96]	; 0x60
   50784:	ldr	r3, [r0]
   50788:	add	r0, sp, #220	; 0xdc
   5078c:	str	r3, [sp, #40]	; 0x28
   50790:	bl	10f20 <memset@plt>
   50794:	cmp	r8, #0
   50798:	beq	507a8 <fputs@plt+0x3f660>
   5079c:	ldr	r3, [r8]
   507a0:	cmp	r3, #64	; 0x40
   507a4:	movge	r8, #0
   507a8:	ldr	r3, [sp, #40]	; 0x28
   507ac:	str	r8, [sp, #228]	; 0xe4
   507b0:	ldrh	r3, [r3, #64]	; 0x40
   507b4:	tst	r3, #32
   507b8:	ldrne	r3, [sp, #68]	; 0x44
   507bc:	bicne	r3, r3, #1024	; 0x400
   507c0:	uxthne	r3, r3
   507c4:	strne	r3, [sp, #68]	; 0x44
   507c8:	ldr	r3, [sp, #32]
   507cc:	ldr	r3, [r3]
   507d0:	cmp	r3, #64	; 0x40
   507d4:	str	r3, [sp, #52]	; 0x34
   507d8:	ble	507f4 <fputs@plt+0x3f6ac>
   507dc:	mov	r2, #64	; 0x40
   507e0:	ldr	r1, [pc, #3744]	; 51688 <fputs@plt+0x40540>
   507e4:	ldr	r0, [sp, #20]
   507e8:	bl	2fdcc <fputs@plt+0x1ec84>
   507ec:	mov	fp, #0
   507f0:	b	511cc <fputs@plt+0x40084>
   507f4:	mov	r2, #80	; 0x50
   507f8:	ldr	r0, [sp, #40]	; 0x28
   507fc:	ldr	r3, [sp, #68]	; 0x44
   50800:	ands	r3, r3, #64	; 0x40
   50804:	str	r3, [sp, #48]	; 0x30
   50808:	ldr	r3, [sp, #52]	; 0x34
   5080c:	movne	r3, #1
   50810:	sub	r5, r3, #1
   50814:	str	r3, [sp, #52]	; 0x34
   50818:	movw	r3, #823	; 0x337
   5081c:	mla	r5, r2, r5, r3
   50820:	mov	r3, #0
   50824:	bic	r5, r5, #7
   50828:	add	r2, r5, #72	; 0x48
   5082c:	bl	1def8 <fputs@plt+0xcdb0>
   50830:	ldr	r3, [sp, #40]	; 0x28
   50834:	mov	fp, r0
   50838:	ldrb	r4, [r3, #69]	; 0x45
   5083c:	cmp	r4, #0
   50840:	beq	50854 <fputs@plt+0x3f70c>
   50844:	mov	r1, r0
   50848:	mov	r0, r3
   5084c:	bl	1c334 <fputs@plt+0xb1ec>
   50850:	b	507ec <fputs@plt+0x3f6a4>
   50854:	mvn	r3, #0
   50858:	add	r5, r0, r5
   5085c:	str	r8, [r0, #8]
   50860:	str	r3, [r0, #60]	; 0x3c
   50864:	str	r3, [r0, #64]	; 0x40
   50868:	ldr	r3, [sp, #52]	; 0x34
   5086c:	strb	r3, [r0, #43]	; 0x2b
   50870:	ldr	r3, [sp, #20]
   50874:	str	r3, [r0]
   50878:	ldr	r3, [sp, #32]
   5087c:	str	r3, [r0, #4]
   50880:	ldr	r3, [sp, #280]	; 0x118
   50884:	str	r3, [r0, #12]
   50888:	ldr	r3, [sp, #96]	; 0x60
   5088c:	ldr	r0, [r3, #24]
   50890:	bl	2703c <fputs@plt+0x15ef4>
   50894:	ldr	r3, [sp, #68]	; 0x44
   50898:	mov	r1, r6
   5089c:	mov	r2, #72	; 0x48
   508a0:	mov	r6, #48	; 0x30
   508a4:	str	fp, [sp, #220]	; 0xdc
   508a8:	str	r5, [sp, #232]	; 0xe8
   508ac:	strh	r3, [fp, #36]	; 0x24
   508b0:	ldr	r3, [sp, #288]	; 0x120
   508b4:	str	r0, [fp, #48]	; 0x30
   508b8:	str	r0, [fp, #52]	; 0x34
   508bc:	add	r0, fp, #328	; 0x148
   508c0:	strh	r3, [fp, #34]	; 0x22
   508c4:	ldr	r3, [sp, #20]
   508c8:	ldr	r3, [r3, #428]	; 0x1ac
   508cc:	str	r3, [fp, #56]	; 0x38
   508d0:	add	r3, fp, #328	; 0x148
   508d4:	str	r4, [r5, #36]	; 0x24
   508d8:	str	r3, [sp, #124]	; 0x7c
   508dc:	str	r3, [sp, #224]	; 0xe0
   508e0:	add	r3, r5, #56	; 0x38
   508e4:	strh	r4, [r5, #40]	; 0x28
   508e8:	str	r3, [r5, #48]	; 0x30
   508ec:	mov	r3, #3
   508f0:	strh	r3, [r5, #44]	; 0x2c
   508f4:	mov	r3, #8
   508f8:	str	r4, [fp, #68]	; 0x44
   508fc:	str	fp, [fp, #328]	; 0x148
   50900:	str	r3, [fp, #344]	; 0x158
   50904:	add	r3, fp, #352	; 0x160
   50908:	str	r4, [fp, #332]	; 0x14c
   5090c:	str	r4, [fp, #340]	; 0x154
   50910:	str	r3, [fp, #348]	; 0x15c
   50914:	bl	20680 <fputs@plt+0xf538>
   50918:	ldr	r3, [sp, #224]	; 0xe0
   5091c:	ldr	r2, [r3, #12]
   50920:	cmp	r2, r4
   50924:	bgt	5095c <fputs@plt+0x3f814>
   50928:	ldr	r3, [sp, #52]	; 0x34
   5092c:	cmp	r3, #0
   50930:	bne	50950 <fputs@plt+0x3f808>
   50934:	cmp	r8, #0
   50938:	ldrne	r3, [r8]
   5093c:	strbne	r3, [fp, #38]	; 0x26
   50940:	ldr	r3, [sp, #68]	; 0x44
   50944:	tst	r3, #1024	; 0x400
   50948:	movne	r3, #1
   5094c:	strbne	r3, [fp, #42]	; 0x2a
   50950:	mov	r6, #0
   50954:	ldr	r4, [sp, #32]
   50958:	b	53430 <fputs@plt+0x422e8>
   5095c:	ldr	r2, [sp, #52]	; 0x34
   50960:	mul	r5, r6, r4
   50964:	cmp	r2, #0
   50968:	bne	509a8 <fputs@plt+0x3f860>
   5096c:	ldr	r0, [sp, #20]
   50970:	ldr	r3, [sp, #224]	; 0xe0
   50974:	ldr	r2, [fp, #52]	; 0x34
   50978:	ldr	r1, [r3, #20]
   5097c:	mov	r3, #16
   50980:	ldr	r1, [r1, r5]
   50984:	bl	4ead8 <fputs@plt+0x3d990>
   50988:	ldr	r3, [sp, #224]	; 0xe0
   5098c:	ldr	r3, [r3, #20]
   50990:	add	r5, r3, r5
   50994:	ldrh	r3, [r5, #20]
   50998:	orr	r3, r3, #4
   5099c:	strh	r3, [r5, #20]
   509a0:	add	r4, r4, #1
   509a4:	b	50918 <fputs@plt+0x3f7d0>
   509a8:	ldr	r3, [r3, #20]
   509ac:	mov	r2, #0
   509b0:	mov	r1, #2
   509b4:	ldr	r0, [r3, r5]
   509b8:	bl	19888 <fputs@plt+0x8740>
   509bc:	cmp	r0, #0
   509c0:	bne	5096c <fputs@plt+0x3f824>
   509c4:	b	509a0 <fputs@plt+0x3f858>
   509c8:	ldr	r3, [fp, #68]	; 0x44
   509cc:	ldr	r2, [r4, #52]	; 0x34
   509d0:	add	r1, r3, #1
   509d4:	add	r3, fp, r3, lsl #2
   509d8:	str	r1, [fp, #68]	; 0x44
   509dc:	str	r2, [r3, #72]	; 0x48
   509e0:	mov	r3, #72	; 0x48
   509e4:	ldr	r2, [sp, #32]
   509e8:	mla	r3, r3, r6, r2
   509ec:	ldrb	r3, [r3, #45]	; 0x2d
   509f0:	tst	r3, #4
   509f4:	beq	53428 <fputs@plt+0x422e0>
   509f8:	ldr	sl, [r4, #72]	; 0x48
   509fc:	cmp	sl, #0
   50a00:	beq	53428 <fputs@plt+0x422e0>
   50a04:	ldr	r9, [r4, #24]
   50a08:	mov	r3, #0
   50a0c:	mov	r7, r3
   50a10:	str	r3, [sp, #28]
   50a14:	ldr	r3, [sl]
   50a18:	cmp	r7, r3
   50a1c:	bge	53428 <fputs@plt+0x422e0>
   50a20:	ldrsh	r2, [r9, #34]	; 0x22
   50a24:	ldr	r5, [sp, #28]
   50a28:	b	50a30 <fputs@plt+0x3f8e8>
   50a2c:	add	r5, r5, #1
   50a30:	cmp	r5, r2
   50a34:	bge	53414 <fputs@plt+0x422cc>
   50a38:	ldr	r3, [r9, #4]
   50a3c:	add	r3, r3, r5, lsl #4
   50a40:	ldrb	r3, [r3, #15]
   50a44:	tst	r3, #2
   50a48:	beq	50a2c <fputs@plt+0x3f8e4>
   50a4c:	mov	r3, #0
   50a50:	mov	r1, #152	; 0x98
   50a54:	ldr	r0, [sp, #20]
   50a58:	mov	r2, r3
   50a5c:	str	r3, [sp]
   50a60:	bl	30468 <fputs@plt+0x1f320>
   50a64:	subs	r3, r0, #0
   50a68:	str	r3, [sp, #24]
   50a6c:	beq	53428 <fputs@plt+0x422e0>
   50a70:	ldr	r2, [sp, #24]
   50a74:	ldr	r3, [r4, #52]	; 0x34
   50a78:	ldr	r1, [sl, #4]
   50a7c:	str	r3, [r2, #28]
   50a80:	add	r3, r5, #1
   50a84:	str	r3, [sp, #28]
   50a88:	mov	r3, r2
   50a8c:	mov	r2, #0
   50a90:	strh	r5, [r3, #32]
   50a94:	str	r9, [r3, #44]	; 0x2c
   50a98:	mov	r3, #20
   50a9c:	mul	r3, r3, r7
   50aa0:	add	r7, r7, #1
   50aa4:	ldr	r1, [r1, r3]
   50aa8:	ldr	r3, [sp, #20]
   50aac:	ldr	r0, [r3]
   50ab0:	bl	20ef8 <fputs@plt+0xfdb0>
   50ab4:	mov	r3, #0
   50ab8:	mov	r1, #79	; 0x4f
   50abc:	ldr	r2, [sp, #24]
   50ac0:	str	r3, [sp]
   50ac4:	mov	r3, r0
   50ac8:	ldr	r0, [sp, #20]
   50acc:	bl	30468 <fputs@plt+0x1f320>
   50ad0:	mov	r1, r0
   50ad4:	mov	r2, #1
   50ad8:	ldr	r0, [sp, #124]	; 0x7c
   50adc:	bl	2053c <fputs@plt+0xf3f4>
   50ae0:	b	50a14 <fputs@plt+0x3f8cc>
   50ae4:	ldr	r2, [sp, #24]
   50ae8:	mov	r5, #20
   50aec:	ldr	r3, [sp, #32]
   50af0:	ldr	r1, [r3, #24]
   50af4:	ldr	r6, [r3, #52]	; 0x34
   50af8:	ldr	r3, [sp, #280]	; 0x118
   50afc:	ldr	r4, [r3]
   50b00:	cmp	r2, r4
   50b04:	blt	50b28 <fputs@plt+0x3f9e0>
   50b08:	ldr	r4, [r1, #8]
   50b0c:	cmp	r4, #0
   50b10:	beq	53480 <fputs@plt+0x42338>
   50b14:	ldrb	r3, [r4, #54]	; 0x36
   50b18:	cmp	r3, #0
   50b1c:	bne	50c8c <fputs@plt+0x3fb44>
   50b20:	ldr	r4, [r4, #20]
   50b24:	b	50b0c <fputs@plt+0x3f9c4>
   50b28:	ldr	r3, [sp, #280]	; 0x118
   50b2c:	ldr	r0, [r3, #4]
   50b30:	mul	r3, r5, r2
   50b34:	ldr	r0, [r0, r3]
   50b38:	bl	15434 <fputs@plt+0x42ec>
   50b3c:	ldrb	r3, [r0]
   50b40:	cmp	r3, #152	; 0x98
   50b44:	bne	50b60 <fputs@plt+0x3fa18>
   50b48:	ldr	r3, [r0, #28]
   50b4c:	cmp	r6, r3
   50b50:	bne	50b60 <fputs@plt+0x3fa18>
   50b54:	ldrsh	r3, [r0, #32]
   50b58:	cmp	r3, #0
   50b5c:	blt	50bd4 <fputs@plt+0x3fa8c>
   50b60:	add	r2, r2, #1
   50b64:	b	50b00 <fputs@plt+0x3f9b8>
   50b68:	mov	r3, #2
   50b6c:	mvn	r2, #0
   50b70:	ldr	r0, [sp, #124]	; 0x7c
   50b74:	mov	r1, r6
   50b78:	str	r3, [sp, #8]
   50b7c:	mvn	r3, #0
   50b80:	strd	r2, [sp]
   50b84:	mov	r2, sl
   50b88:	str	r4, [sp, #12]
   50b8c:	bl	33084 <fputs@plt+0x21f3c>
   50b90:	subs	r5, r0, #0
   50b94:	beq	50bac <fputs@plt+0x3fa64>
   50b98:	add	sl, sl, #1
   50b9c:	ldrh	r3, [r4, #50]	; 0x32
   50ba0:	cmp	sl, r3
   50ba4:	blt	50b68 <fputs@plt+0x3fa20>
   50ba8:	b	50bc8 <fputs@plt+0x3fa80>
   50bac:	ldr	r3, [r4, #32]
   50bb0:	lsl	r7, sl, #1
   50bb4:	ldr	r9, [r3, sl, lsl #2]
   50bb8:	ldr	r3, [sp, #280]	; 0x118
   50bbc:	ldr	r3, [r3]
   50bc0:	cmp	r5, r3
   50bc4:	blt	50be0 <fputs@plt+0x3fa98>
   50bc8:	ldrh	r3, [r4, #50]	; 0x32
   50bcc:	cmp	sl, r3
   50bd0:	bne	50b20 <fputs@plt+0x3f9d8>
   50bd4:	mov	r3, #1
   50bd8:	strb	r3, [fp, #42]	; 0x2a
   50bdc:	b	5349c <fputs@plt+0x42354>
   50be0:	ldr	r3, [sp, #280]	; 0x118
   50be4:	ldr	r2, [r3, #4]
   50be8:	mov	r3, #20
   50bec:	mul	r3, r3, r5
   50bf0:	ldr	r1, [r2, r3]
   50bf4:	mov	r0, r1
   50bf8:	bl	15434 <fputs@plt+0x42ec>
   50bfc:	ldrb	r3, [r0]
   50c00:	cmp	r3, #152	; 0x98
   50c04:	beq	50c10 <fputs@plt+0x3fac8>
   50c08:	add	r5, r5, #1
   50c0c:	b	50bb8 <fputs@plt+0x3fa70>
   50c10:	ldr	r3, [r4, #4]
   50c14:	ldrsh	r2, [r0, #32]
   50c18:	ldrsh	r3, [r3, r7]
   50c1c:	cmp	r2, r3
   50c20:	bne	50c08 <fputs@plt+0x3fac0>
   50c24:	ldr	r3, [r0, #28]
   50c28:	cmp	r6, r3
   50c2c:	bne	50c08 <fputs@plt+0x3fac0>
   50c30:	ldr	r0, [sp, #20]
   50c34:	bl	32b98 <fputs@plt+0x21a50>
   50c38:	cmp	r0, #0
   50c3c:	beq	50c08 <fputs@plt+0x3fac0>
   50c40:	mov	r1, r9
   50c44:	ldr	r0, [r0]
   50c48:	bl	12f2c <fputs@plt+0x1de4>
   50c4c:	cmp	r0, #0
   50c50:	bne	50c08 <fputs@plt+0x3fac0>
   50c54:	ldr	r3, [r4, #4]
   50c58:	ldrsh	r3, [r3, r7]
   50c5c:	cmp	r3, #0
   50c60:	blt	50c80 <fputs@plt+0x3fb38>
   50c64:	ldr	r2, [r4, #12]
   50c68:	ldr	r2, [r2, #4]
   50c6c:	add	r3, r2, r3, lsl #4
   50c70:	ldrb	r3, [r3, #12]
   50c74:	cmp	r3, #0
   50c78:	bne	50b98 <fputs@plt+0x3fa50>
   50c7c:	b	50bc8 <fputs@plt+0x3fa80>
   50c80:	cmn	r3, #1
   50c84:	bne	50bc8 <fputs@plt+0x3fa80>
   50c88:	b	50b98 <fputs@plt+0x3fa50>
   50c8c:	mov	sl, #0
   50c90:	b	50b9c <fputs@plt+0x3fa54>
   50c94:	ldr	r5, [r5, #8]
   50c98:	str	r6, [sp, #36]	; 0x24
   50c9c:	cmp	r5, #0
   50ca0:	beq	50d90 <fputs@plt+0x3fc48>
   50ca4:	ldrb	r3, [r5, #54]	; 0x36
   50ca8:	cmp	r3, #0
   50cac:	beq	50d24 <fputs@plt+0x3fbdc>
   50cb0:	ldr	r6, [r5, #36]	; 0x24
   50cb4:	cmp	r6, #0
   50cb8:	bne	50d24 <fputs@plt+0x3fbdc>
   50cbc:	ldrh	r3, [r5, #50]	; 0x32
   50cc0:	cmp	r3, #3
   50cc4:	bhi	50d24 <fputs@plt+0x3fbdc>
   50cc8:	ldrb	r3, [r5, #55]	; 0x37
   50ccc:	tst	r3, #8
   50cd0:	movne	r3, #130	; 0x82
   50cd4:	moveq	r3, #2
   50cd8:	ldrh	r2, [r5, #50]	; 0x32
   50cdc:	cmp	r6, r2
   50ce0:	bge	50d18 <fputs@plt+0x3fbd0>
   50ce4:	mov	r2, r6
   50ce8:	mov	r1, r9
   50cec:	str	sl, [sp, #4]
   50cf0:	str	r3, [sp, #8]
   50cf4:	str	r3, [sp, #44]	; 0x2c
   50cf8:	str	r5, [sp, #12]
   50cfc:	ldr	r3, [sp, #36]	; 0x24
   50d00:	ldr	r0, [sp, #28]
   50d04:	str	r3, [sp]
   50d08:	bl	33084 <fputs@plt+0x21f3c>
   50d0c:	cmp	r0, #0
   50d10:	ldr	r3, [sp, #44]	; 0x2c
   50d14:	bne	50d2c <fputs@plt+0x3fbe4>
   50d18:	ldrh	r3, [r5, #50]	; 0x32
   50d1c:	cmp	r6, r3
   50d20:	beq	50d3c <fputs@plt+0x3fbf4>
   50d24:	ldr	r5, [r5, #20]
   50d28:	b	50c9c <fputs@plt+0x3fb54>
   50d2c:	ldr	r2, [r4, #48]	; 0x30
   50d30:	str	r0, [r2, r6, lsl #2]
   50d34:	add	r6, r6, #1
   50d38:	b	50cd8 <fputs@plt+0x3fb90>
   50d3c:	movw	r3, #4609	; 0x1201
   50d40:	str	r3, [r4, #36]	; 0x24
   50d44:	ldrb	r3, [r5, #55]	; 0x37
   50d48:	tst	r3, #32
   50d4c:	bne	50d70 <fputs@plt+0x3fc28>
   50d50:	mov	r0, r5
   50d54:	bl	16764 <fputs@plt+0x561c>
   50d58:	ldr	ip, [r8, #64]	; 0x40
   50d5c:	ldr	lr, [r8, #68]	; 0x44
   50d60:	bic	r2, ip, r0
   50d64:	bic	r3, lr, r1
   50d68:	orrs	r3, r2, r3
   50d6c:	bne	50d78 <fputs@plt+0x3fc30>
   50d70:	movw	r3, #4673	; 0x1241
   50d74:	str	r3, [r4, #36]	; 0x24
   50d78:	uxth	r6, r6
   50d7c:	mov	r3, #39	; 0x27
   50d80:	strh	r3, [r4, #20]
   50d84:	strh	r6, [r4, #24]
   50d88:	str	r5, [r4, #28]
   50d8c:	strh	r6, [r4, #40]	; 0x28
   50d90:	ldr	r3, [r4, #36]	; 0x24
   50d94:	cmp	r3, #0
   50d98:	bne	53544 <fputs@plt+0x423fc>
   50d9c:	ldr	r3, [sp, #220]	; 0xdc
   50da0:	mov	r1, #72	; 0x48
   50da4:	mov	r4, #0
   50da8:	mov	r7, r4
   50dac:	mov	sl, r4
   50db0:	ldr	r5, [sp, #232]	; 0xe8
   50db4:	str	r4, [sp, #36]	; 0x24
   50db8:	str	r4, [sp, #44]	; 0x2c
   50dbc:	ldrb	r2, [r3, #43]	; 0x2b
   50dc0:	ldr	r6, [r3, #4]
   50dc4:	mla	r2, r1, r2, r6
   50dc8:	add	r6, r6, #8
   50dcc:	add	r2, r2, #8
   50dd0:	str	r2, [sp, #64]	; 0x40
   50dd4:	mov	r2, r3
   50dd8:	ldr	r3, [r2], #68	; 0x44
   50ddc:	ldr	r3, [r3]
   50de0:	str	r2, [sp, #28]
   50de4:	str	r4, [r5, #36]	; 0x24
   50de8:	strh	r4, [r5, #40]	; 0x28
   50dec:	str	r3, [sp, #56]	; 0x38
   50df0:	add	r3, r5, #56	; 0x38
   50df4:	str	r3, [r5, #48]	; 0x30
   50df8:	mov	r3, #3
   50dfc:	strh	r3, [r5, #44]	; 0x2c
   50e00:	ldr	r3, [sp, #64]	; 0x40
   50e04:	cmp	r3, r6
   50e08:	bls	50f3c <fputs@plt+0x3fdf4>
   50e0c:	strb	r4, [r5, #16]
   50e10:	ldr	r0, [sp, #28]
   50e14:	ldr	r1, [r6, #44]	; 0x2c
   50e18:	bl	164b0 <fputs@plt+0x5368>
   50e1c:	strd	r0, [r5, #8]
   50e20:	ldrb	r3, [r6, #36]	; 0x24
   50e24:	ldr	r2, [sp, #24]
   50e28:	str	r3, [sp, #88]	; 0x58
   50e2c:	orr	r3, r3, r2
   50e30:	and	r3, r3, #10
   50e34:	cmp	r3, #0
   50e38:	ldr	r3, [sp, #36]	; 0x24
   50e3c:	movne	r7, r3
   50e40:	ldr	r3, [sp, #44]	; 0x2c
   50e44:	movne	sl, r3
   50e48:	ldr	r3, [r6, #16]
   50e4c:	ldrb	r3, [r3, #42]	; 0x2a
   50e50:	tst	r3, #16
   50e54:	addne	r3, r6, #72	; 0x48
   50e58:	movne	r8, #0
   50e5c:	movne	r9, #0
   50e60:	bne	50ec0 <fputs@plt+0x3fd78>
   50e64:	mov	r3, sl
   50e68:	mov	r2, r7
   50e6c:	add	r0, sp, #220	; 0xdc
   50e70:	mov	r8, #0
   50e74:	bl	337c4 <fputs@plt+0x2267c>
   50e78:	mov	r3, r0
   50e7c:	mov	r9, #0
   50e80:	b	50ee4 <fputs@plt+0x3fd9c>
   50e84:	orrs	r2, r8, r9
   50e88:	bne	50e98 <fputs@plt+0x3fd50>
   50e8c:	ldrb	r2, [r3, #36]	; 0x24
   50e90:	tst	r2, #10
   50e94:	beq	50ebc <fputs@plt+0x3fd74>
   50e98:	ldr	r0, [sp, #28]
   50e9c:	str	r3, [sp, #24]
   50ea0:	ldr	r1, [r3, #44]	; 0x2c
   50ea4:	bl	164b0 <fputs@plt+0x5368>
   50ea8:	ldr	r3, [sp, #24]
   50eac:	orr	r0, r0, r8
   50eb0:	orr	r1, r1, r9
   50eb4:	mov	r8, r0
   50eb8:	mov	r9, r1
   50ebc:	add	r3, r3, #72	; 0x48
   50ec0:	ldr	r2, [sp, #64]	; 0x40
   50ec4:	cmp	r2, r3
   50ec8:	bhi	50e84 <fputs@plt+0x3fd3c>
   50ecc:	mov	r3, sl
   50ed0:	mov	r2, r7
   50ed4:	strd	r8, [sp]
   50ed8:	add	r0, sp, #220	; 0xdc
   50edc:	bl	31088 <fputs@plt+0x1ff40>
   50ee0:	mov	r3, r0
   50ee4:	cmp	r3, #0
   50ee8:	bne	50f04 <fputs@plt+0x3fdbc>
   50eec:	mov	r3, sl
   50ef0:	mov	r2, r7
   50ef4:	strd	r8, [sp]
   50ef8:	add	r0, sp, #220	; 0xdc
   50efc:	bl	33db0 <fputs@plt+0x22c68>
   50f00:	mov	r3, r0
   50f04:	ldr	r1, [r5, #8]
   50f08:	cmp	r3, #0
   50f0c:	ldr	r0, [sp, #36]	; 0x24
   50f10:	ldr	r2, [r5, #12]
   50f14:	orr	r1, r0, r1
   50f18:	str	r1, [sp, #36]	; 0x24
   50f1c:	ldr	r1, [sp, #44]	; 0x2c
   50f20:	orr	r2, r1, r2
   50f24:	str	r2, [sp, #44]	; 0x2c
   50f28:	bne	50f40 <fputs@plt+0x3fdf8>
   50f2c:	ldr	r3, [sp, #56]	; 0x38
   50f30:	ldrb	r3, [r3, #69]	; 0x45
   50f34:	cmp	r3, #0
   50f38:	beq	5102c <fputs@plt+0x3fee4>
   50f3c:	mov	r3, #0
   50f40:	mov	r1, r5
   50f44:	ldr	r0, [sp, #56]	; 0x38
   50f48:	str	r3, [sp, #24]
   50f4c:	bl	1c824 <fputs@plt+0xb6dc>
   50f50:	ldr	r3, [sp, #24]
   50f54:	cmp	r3, #0
   50f58:	bne	51064 <fputs@plt+0x3ff1c>
   50f5c:	mov	r1, r3
   50f60:	mov	r0, fp
   50f64:	bl	34cec <fputs@plt+0x23ba4>
   50f68:	ldr	r3, [sp, #40]	; 0x28
   50f6c:	ldrb	r3, [r3, #69]	; 0x45
   50f70:	cmp	r3, #0
   50f74:	bne	51064 <fputs@plt+0x3ff1c>
   50f78:	ldr	r3, [fp, #8]
   50f7c:	cmp	r3, #0
   50f80:	bne	51040 <fputs@plt+0x3fef8>
   50f84:	ldr	r3, [sp, #40]	; 0x28
   50f88:	ldr	r3, [r3, #24]
   50f8c:	tst	r3, #131072	; 0x20000
   50f90:	mvnne	r2, #0
   50f94:	mvnne	r3, #0
   50f98:	strdne	r2, [fp, #24]
   50f9c:	ldr	r3, [sp, #20]
   50fa0:	ldr	r3, [r3, #68]	; 0x44
   50fa4:	cmp	r3, #0
   50fa8:	bne	51064 <fputs@plt+0x3ff1c>
   50fac:	ldr	r3, [sp, #40]	; 0x28
   50fb0:	ldrb	r3, [r3, #69]	; 0x45
   50fb4:	cmp	r3, #0
   50fb8:	str	r3, [sp, #24]
   50fbc:	bne	51064 <fputs@plt+0x3ff1c>
   50fc0:	add	r3, fp, #68	; 0x44
   50fc4:	ldr	r2, [sp, #280]	; 0x118
   50fc8:	str	r3, [sp, #200]	; 0xc8
   50fcc:	ldrb	r3, [fp, #43]	; 0x2b
   50fd0:	cmp	r2, #0
   50fd4:	cmpne	r3, #1
   50fd8:	bls	51118 <fputs@plt+0x3ffd0>
   50fdc:	ldr	r3, [sp, #40]	; 0x28
   50fe0:	ldrh	r3, [r3, #64]	; 0x40
   50fe4:	tst	r3, #1024	; 0x400
   50fe8:	bne	51118 <fputs@plt+0x3ffd0>
   50fec:	mov	r1, r2
   50ff0:	add	r0, fp, #68	; 0x44
   50ff4:	bl	1a410 <fputs@plt+0x92c8>
   50ff8:	mov	r5, r1
   50ffc:	ldr	r1, [sp, #228]	; 0xe4
   51000:	mov	r4, r0
   51004:	cmp	r1, #0
   51008:	beq	5101c <fputs@plt+0x3fed4>
   5100c:	add	r0, fp, #68	; 0x44
   51010:	bl	1a410 <fputs@plt+0x92c8>
   51014:	orr	r4, r4, r0
   51018:	orr	r5, r5, r1
   5101c:	mov	r6, #80	; 0x50
   51020:	mov	r7, #72	; 0x48
   51024:	ldr	r0, [sp, #224]	; 0xe0
   51028:	b	5110c <fputs@plt+0x3ffc4>
   5102c:	ldr	r3, [sp, #88]	; 0x58
   51030:	add	r4, r4, #1
   51034:	add	r6, r6, #72	; 0x48
   51038:	str	r3, [sp, #24]
   5103c:	b	50e00 <fputs@plt+0x3fcb8>
   51040:	ldrh	r1, [fp, #32]
   51044:	mov	r0, fp
   51048:	add	r1, r1, #1
   5104c:	sxth	r1, r1
   51050:	bl	34cec <fputs@plt+0x23ba4>
   51054:	ldr	r3, [sp, #40]	; 0x28
   51058:	ldrb	r3, [r3, #69]	; 0x45
   5105c:	cmp	r3, #0
   51060:	beq	53588 <fputs@plt+0x42440>
   51064:	ldr	r2, [sp, #20]
   51068:	mov	r1, fp
   5106c:	ldr	r3, [fp, #56]	; 0x38
   51070:	ldr	r0, [sp, #40]	; 0x28
   51074:	str	r3, [r2, #428]	; 0x1ac
   51078:	bl	203f4 <fputs@plt+0xf2ac>
   5107c:	b	507ec <fputs@plt+0x3f6a4>
   51080:	sub	r3, r2, #1
   51084:	ldr	ip, [fp, #4]
   51088:	mla	r3, r6, r3, fp
   5108c:	ldr	r3, [r3, #800]	; 0x320
   51090:	ldrb	r1, [r3, #16]
   51094:	mla	r1, r7, r1, ip
   51098:	ldrb	r1, [r1, #44]	; 0x2c
   5109c:	tst	r1, #8
   510a0:	beq	51118 <fputs@plt+0x3ffd0>
   510a4:	ldr	r1, [sp, #92]	; 0x5c
   510a8:	cmp	r1, #0
   510ac:	bne	510bc <fputs@plt+0x3ff74>
   510b0:	ldr	r1, [r3, #36]	; 0x24
   510b4:	tst	r1, #4096	; 0x1000
   510b8:	beq	51118 <fputs@plt+0x3ffd0>
   510bc:	ldr	ip, [r3, #8]
   510c0:	ldr	lr, [r3, #12]
   510c4:	and	r3, ip, r4
   510c8:	str	r3, [sp, #72]	; 0x48
   510cc:	and	r3, lr, r5
   510d0:	str	r3, [sp, #76]	; 0x4c
   510d4:	ldrd	r8, [sp, #72]	; 0x48
   510d8:	orrs	r3, r8, r9
   510dc:	bne	51118 <fputs@plt+0x3ffd0>
   510e0:	ldr	r1, [r0, #12]
   510e4:	mov	r8, #48	; 0x30
   510e8:	ldr	r3, [r0, #20]
   510ec:	mla	r1, r8, r1, r3
   510f0:	cmp	r3, r1
   510f4:	bcc	511d8 <fputs@plt+0x40090>
   510f8:	ldr	r3, [sp, #52]	; 0x34
   510fc:	sub	r2, r2, #1
   51100:	strb	r2, [fp, #43]	; 0x2b
   51104:	sub	r3, r3, #1
   51108:	str	r3, [sp, #52]	; 0x34
   5110c:	ldrb	r2, [fp, #43]	; 0x2b
   51110:	cmp	r2, #1
   51114:	bhi	51080 <fputs@plt+0x3ff38>
   51118:	ldr	r2, [fp]
   5111c:	ldrsh	r1, [fp, #32]
   51120:	ldr	r3, [r2, #428]	; 0x1ac
   51124:	add	r3, r3, r1
   51128:	str	r3, [r2, #428]	; 0x1ac
   5112c:	ldr	r3, [sp, #68]	; 0x44
   51130:	tst	r3, #4
   51134:	beq	51160 <fputs@plt+0x40018>
   51138:	ldr	r1, [fp, #800]	; 0x320
   5113c:	ldr	r3, [r1, #36]	; 0x24
   51140:	tst	r3, #4096	; 0x1000
   51144:	bne	51214 <fputs@plt+0x400cc>
   51148:	ldr	r2, [sp, #68]	; 0x44
   5114c:	tst	r2, #8192	; 0x2000
   51150:	beq	51160 <fputs@plt+0x40018>
   51154:	tst	r3, #1024	; 0x400
   51158:	moveq	r2, #2
   5115c:	beq	51218 <fputs@plt+0x400d0>
   51160:	mov	r3, #0
   51164:	add	r5, fp, #736	; 0x2e0
   51168:	mov	sl, #72	; 0x48
   5116c:	str	r3, [sp, #28]
   51170:	ldr	r3, [sp, #68]	; 0x44
   51174:	and	r3, r3, #16
   51178:	str	r3, [sp, #36]	; 0x24
   5117c:	ldr	r2, [sp, #28]
   51180:	ldr	r3, [sp, #52]	; 0x34
   51184:	cmp	r3, r2
   51188:	bgt	51258 <fputs@plt+0x40110>
   5118c:	ldr	r3, [sp, #96]	; 0x60
   51190:	ldr	r3, [r3, #32]
   51194:	str	r3, [fp, #44]	; 0x2c
   51198:	ldr	r3, [sp, #40]	; 0x28
   5119c:	ldrb	r3, [r3, #69]	; 0x45
   511a0:	cmp	r3, #0
   511a4:	bne	51064 <fputs@plt+0x3ff1c>
   511a8:	add	r9, fp, #780	; 0x30c
   511ac:	str	r3, [sp, #92]	; 0x5c
   511b0:	mvn	r3, #0
   511b4:	str	r3, [sp, #116]	; 0x74
   511b8:	str	r3, [sp, #120]	; 0x78
   511bc:	ldr	r3, [sp, #52]	; 0x34
   511c0:	ldr	r2, [sp, #92]	; 0x5c
   511c4:	cmp	r3, r2
   511c8:	bgt	514fc <fputs@plt+0x403b4>
   511cc:	mov	r0, fp
   511d0:	add	sp, sp, #244	; 0xf4
   511d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   511d8:	ldr	sl, [r3, #40]	; 0x28
   511dc:	ldr	r9, [r3, #44]	; 0x2c
   511e0:	and	r8, ip, sl
   511e4:	str	r8, [sp, #80]	; 0x50
   511e8:	and	r8, lr, r9
   511ec:	str	r8, [sp, #84]	; 0x54
   511f0:	ldrd	r8, [sp, #80]	; 0x50
   511f4:	orrs	r8, r8, r9
   511f8:	beq	5120c <fputs@plt+0x400c4>
   511fc:	ldr	r9, [r3]
   51200:	ldr	r9, [r9, #4]
   51204:	tst	r9, #1
   51208:	beq	51118 <fputs@plt+0x3ffd0>
   5120c:	add	r3, r3, #48	; 0x30
   51210:	b	510f0 <fputs@plt+0x3ffa8>
   51214:	mov	r2, #1
   51218:	strb	r2, [fp, #40]	; 0x28
   5121c:	ldr	r2, [sp, #32]
   51220:	ldr	r2, [r2, #24]
   51224:	ldrb	r2, [r2, #42]	; 0x2a
   51228:	ands	r2, r2, #32
   5122c:	bne	51160 <fputs@plt+0x40018>
   51230:	tst	r3, #64	; 0x40
   51234:	beq	51160 <fputs@plt+0x40018>
   51238:	ldr	r0, [sp, #68]	; 0x44
   5123c:	bic	r3, r3, #64	; 0x40
   51240:	str	r3, [r1, #36]	; 0x24
   51244:	tst	r0, #8192	; 0x2000
   51248:	moveq	r3, r2
   5124c:	movne	r3, #8
   51250:	str	r3, [sp, #24]
   51254:	b	51160 <fputs@plt+0x40018>
   51258:	ldrb	r7, [r5, #44]	; 0x2c
   5125c:	ldr	r3, [sp, #32]
   51260:	ldr	r0, [sp, #40]	; 0x28
   51264:	mla	r9, sl, r7, r3
   51268:	ldr	r4, [r9, #24]
   5126c:	ldr	r1, [r4, #64]	; 0x40
   51270:	bl	1a260 <fputs@plt+0x9118>
   51274:	ldrb	r1, [r4, #42]	; 0x2a
   51278:	mov	r6, r0
   5127c:	ldr	r8, [r5, #64]	; 0x40
   51280:	tst	r1, #2
   51284:	bne	512cc <fputs@plt+0x40184>
   51288:	ldr	r2, [r4, #12]
   5128c:	cmp	r2, #0
   51290:	bne	512cc <fputs@plt+0x40184>
   51294:	ldr	r3, [r8, #36]	; 0x24
   51298:	tst	r3, #1024	; 0x400
   5129c:	beq	513cc <fputs@plt+0x40284>
   512a0:	ldr	r0, [sp, #40]	; 0x28
   512a4:	ldr	r1, [r4, #56]	; 0x38
   512a8:	bl	1a2a4 <fputs@plt+0x915c>
   512ac:	mvn	r3, #9
   512b0:	mov	r1, #152	; 0x98
   512b4:	str	r2, [sp]
   512b8:	stmib	sp, {r0, r3}
   512bc:	mov	r3, r2
   512c0:	ldr	r2, [r9, #52]	; 0x34
   512c4:	ldr	r0, [sp, #96]	; 0x60
   512c8:	bl	2725c <fputs@plt+0x16114>
   512cc:	ldr	r3, [r8, #36]	; 0x24
   512d0:	tst	r3, #512	; 0x200
   512d4:	beq	513a4 <fputs@plt+0x4025c>
   512d8:	ldrb	r3, [r4, #42]	; 0x2a
   512dc:	ldr	r9, [r8, #28]
   512e0:	tst	r3, #32
   512e4:	beq	51318 <fputs@plt+0x401d0>
   512e8:	ldrb	r3, [r9, #55]	; 0x37
   512ec:	ldr	r2, [sp, #48]	; 0x30
   512f0:	and	r1, r3, #3
   512f4:	sub	r3, r1, #2
   512f8:	clz	r3, r3
   512fc:	cmp	r2, #0
   51300:	lsr	r3, r3, #5
   51304:	moveq	r3, #0
   51308:	cmp	r3, #0
   5130c:	movne	r1, #0
   51310:	ldrne	r2, [r5, #4]
   51314:	bne	5134c <fputs@plt+0x40204>
   51318:	ldrb	r3, [fp, #40]	; 0x28
   5131c:	cmp	r3, #0
   51320:	beq	514b4 <fputs@plt+0x4036c>
   51324:	ldr	r3, [sp, #32]
   51328:	ldr	r2, [sp, #288]	; 0x120
   5132c:	mla	r7, sl, r7, r3
   51330:	ldr	r3, [r7, #24]
   51334:	ldr	r3, [r3, #8]
   51338:	cmp	r3, #0
   5133c:	cmpne	r3, r9
   51340:	bne	514a8 <fputs@plt+0x40360>
   51344:	mov	r1, #55	; 0x37
   51348:	str	r2, [fp, #64]	; 0x40
   5134c:	cmp	r1, #0
   51350:	str	r2, [r5, #8]
   51354:	beq	513a4 <fputs@plt+0x4025c>
   51358:	str	r6, [sp]
   5135c:	ldr	r3, [r9, #44]	; 0x2c
   51360:	ldr	r0, [sp, #96]	; 0x60
   51364:	bl	2713c <fputs@plt+0x15ff4>
   51368:	mov	r1, r9
   5136c:	ldr	r0, [sp, #20]
   51370:	bl	31e60 <fputs@plt+0x20d18>
   51374:	ldr	r3, [r8, #36]	; 0x24
   51378:	tst	r3, #15
   5137c:	beq	513a4 <fputs@plt+0x4025c>
   51380:	movw	r2, #32770	; 0x8002
   51384:	tst	r3, r2
   51388:	bne	513a4 <fputs@plt+0x4025c>
   5138c:	ldrh	r3, [fp, #36]	; 0x24
   51390:	tst	r3, #1
   51394:	bne	513a4 <fputs@plt+0x4025c>
   51398:	mov	r1, #2
   5139c:	ldr	r0, [sp, #96]	; 0x60
   513a0:	bl	19404 <fputs@plt+0x82bc>
   513a4:	cmp	r6, #0
   513a8:	blt	513b8 <fputs@plt+0x40270>
   513ac:	mov	r1, r6
   513b0:	ldr	r0, [sp, #20]
   513b4:	bl	49b48 <fputs@plt+0x38a00>
   513b8:	ldr	r3, [sp, #28]
   513bc:	add	r5, r5, #80	; 0x50
   513c0:	add	r3, r3, #1
   513c4:	str	r3, [sp, #28]
   513c8:	b	5117c <fputs@plt+0x40034>
   513cc:	tst	r1, #16
   513d0:	bne	512cc <fputs@plt+0x40184>
   513d4:	tst	r3, #64	; 0x40
   513d8:	bne	51488 <fputs@plt+0x40340>
   513dc:	ldr	r3, [sp, #36]	; 0x24
   513e0:	cmp	r3, #0
   513e4:	bne	51488 <fputs@plt+0x40340>
   513e8:	ldrb	r3, [fp, #40]	; 0x28
   513ec:	mov	r2, r0
   513f0:	ldr	r1, [r9, #52]	; 0x34
   513f4:	ldr	r0, [sp, #20]
   513f8:	cmp	r3, #0
   513fc:	movne	r3, #55	; 0x37
   51400:	moveq	r3, #54	; 0x36
   51404:	strne	r1, [fp, #60]	; 0x3c
   51408:	str	r3, [sp]
   5140c:	mov	r3, r4
   51410:	bl	31e84 <fputs@plt+0x20d3c>
   51414:	ldrb	r3, [fp, #40]	; 0x28
   51418:	cmp	r3, #0
   5141c:	bne	51444 <fputs@plt+0x402fc>
   51420:	ldrsh	r3, [r4, #34]	; 0x22
   51424:	cmp	r3, #63	; 0x3f
   51428:	bgt	51444 <fputs@plt+0x402fc>
   5142c:	ldrb	r2, [r4, #42]	; 0x2a
   51430:	ands	r2, r2, #32
   51434:	ldreq	r3, [sp, #32]
   51438:	mlaeq	r3, sl, r7, r3
   5143c:	ldrdeq	r0, [r3, #64]	; 0x40
   51440:	beq	5146c <fputs@plt+0x40324>
   51444:	ldr	r1, [sp, #24]
   51448:	ldr	r0, [sp, #96]	; 0x60
   5144c:	bl	19404 <fputs@plt+0x82bc>
   51450:	b	512cc <fputs@plt+0x40184>
   51454:	lsr	r3, r0, #1
   51458:	add	r2, r2, #1
   5145c:	lsr	ip, r1, #1
   51460:	orr	r3, r3, r1, lsl #31
   51464:	mov	r1, ip
   51468:	mov	r0, r3
   5146c:	orrs	r3, r0, r1
   51470:	bne	51454 <fputs@plt+0x4030c>
   51474:	mvn	r3, #13
   51478:	mvn	r1, #0
   5147c:	ldr	r0, [sp, #96]	; 0x60
   51480:	bl	23500 <fputs@plt+0x123b8>
   51484:	b	51444 <fputs@plt+0x402fc>
   51488:	ldr	r3, [r4]
   5148c:	mov	r1, r6
   51490:	ldr	r0, [sp, #20]
   51494:	str	r3, [sp]
   51498:	mov	r3, #0
   5149c:	ldr	r2, [r4, #28]
   514a0:	bl	26f74 <fputs@plt+0x15e2c>
   514a4:	b	512cc <fputs@plt+0x40184>
   514a8:	add	r2, r2, #1
   514ac:	ldr	r3, [r3, #20]
   514b0:	b	51338 <fputs@plt+0x401f0>
   514b4:	ldr	r2, [sp, #48]	; 0x30
   514b8:	ldr	r3, [sp, #288]	; 0x120
   514bc:	cmp	r3, #0
   514c0:	cmpne	r2, #0
   514c4:	beq	514e0 <fputs@plt+0x40398>
   514c8:	mov	r2, r3
   514cc:	ldr	r3, [sp, #68]	; 0x44
   514d0:	tst	r3, #4096	; 0x1000
   514d4:	moveq	r1, #54	; 0x36
   514d8:	movne	r1, #53	; 0x35
   514dc:	b	5134c <fputs@plt+0x40204>
   514e0:	ldr	r3, [sp, #20]
   514e4:	ldr	r1, [sp, #20]
   514e8:	ldr	r2, [r3, #72]	; 0x48
   514ec:	add	r3, r2, #1
   514f0:	str	r3, [r1, #72]	; 0x48
   514f4:	mov	r1, #54	; 0x36
   514f8:	b	5134c <fputs@plt+0x40204>
   514fc:	sub	r3, r9, #44	; 0x2c
   51500:	str	r3, [sp, #80]	; 0x50
   51504:	ldr	r3, [r9, #20]
   51508:	ldr	r3, [r3, #36]	; 0x24
   5150c:	tst	r3, #16384	; 0x4000
   51510:	bne	5169c <fputs@plt+0x40554>
   51514:	ldr	r3, [sp, #20]
   51518:	ldrb	r3, [r3, #453]	; 0x1c5
   5151c:	cmp	r3, #2
   51520:	bne	51548 <fputs@plt+0x40400>
   51524:	ldr	r0, [sp, #20]
   51528:	ldr	r3, [sp, #68]	; 0x44
   5152c:	ldr	r1, [sp, #32]
   51530:	ldr	r2, [sp, #80]	; 0x50
   51534:	str	r3, [sp, #4]
   51538:	ldrb	r3, [r9]
   5153c:	str	r3, [sp]
   51540:	ldr	r3, [sp, #92]	; 0x5c
   51544:	bl	3872c <fputs@plt+0x275e4>
   51548:	ldr	r3, [sp, #96]	; 0x60
   5154c:	ldm	fp, {r4, r8}
   51550:	ldrb	r7, [r9]
   51554:	ldr	r3, [r3, #32]
   51558:	ldr	sl, [r4, #8]
   5155c:	ldr	r0, [sp, #200]	; 0xc8
   51560:	str	r3, [r9, #-12]
   51564:	ldr	r3, [r4]
   51568:	str	r3, [sp, #88]	; 0x58
   5156c:	ldr	r3, [r9, #20]
   51570:	str	r3, [sp, #28]
   51574:	mov	r3, #72	; 0x48
   51578:	mla	r3, r3, r7, r8
   5157c:	ldr	r3, [r3, #52]	; 0x34
   51580:	mov	r1, r3
   51584:	str	r3, [sp, #24]
   51588:	bl	164b0 <fputs@plt+0x5368>
   5158c:	ldr	r3, [sp, #116]	; 0x74
   51590:	bic	r0, r3, r0
   51594:	ldr	r3, [sp, #120]	; 0x78
   51598:	bic	r1, r3, r1
   5159c:	strd	r0, [r9, #28]
   515a0:	ldr	r0, [sl, #24]
   515a4:	ldr	r3, [fp, #28]
   515a8:	ldr	r6, [fp, #24]
   515ac:	str	r3, [sp, #36]	; 0x24
   515b0:	ldr	r3, [sp, #28]
   515b4:	ldr	r3, [r3, #36]	; 0x24
   515b8:	ands	r3, r3, #64	; 0x40
   515bc:	ldrhne	r3, [fp, #36]	; 0x24
   515c0:	eorne	r3, r3, #32
   515c4:	ubfxne	r3, r3, #5, #1
   515c8:	str	r3, [sp, #48]	; 0x30
   515cc:	bl	2703c <fputs@plt+0x15ef4>
   515d0:	mov	r5, r0
   515d4:	ldr	r0, [sl, #24]
   515d8:	str	r5, [r9, #-32]	; 0xffffffe0
   515dc:	str	r5, [r9, #-28]	; 0xffffffe4
   515e0:	bl	2703c <fputs@plt+0x15ef4>
   515e4:	ldrb	r3, [r9]
   515e8:	str	r0, [r9, #-20]	; 0xffffffec
   515ec:	str	r0, [sp, #108]	; 0x6c
   515f0:	cmp	r3, #0
   515f4:	beq	5162c <fputs@plt+0x404e4>
   515f8:	mov	r3, #72	; 0x48
   515fc:	mla	r3, r3, r7, r8
   51600:	ldrb	r3, [r3, #44]	; 0x2c
   51604:	tst	r3, #8
   51608:	beq	5162c <fputs@plt+0x404e4>
   5160c:	ldr	r3, [r4, #76]	; 0x4c
   51610:	mov	r2, #0
   51614:	mov	r1, #22
   51618:	mov	r0, sl
   5161c:	add	r3, r3, #1
   51620:	str	r3, [r4, #76]	; 0x4c
   51624:	str	r3, [r9, #-44]	; 0xffffffd4
   51628:	bl	276a4 <fputs@plt+0x1655c>
   5162c:	mov	r3, #72	; 0x48
   51630:	mla	r3, r3, r7, r8
   51634:	ldrb	r1, [r3, #45]	; 0x2d
   51638:	ands	r2, r1, #16
   5163c:	str	r2, [sp, #112]	; 0x70
   51640:	beq	51db4 <fputs@plt+0x40c6c>
   51644:	ldr	r6, [r3, #36]	; 0x24
   51648:	mov	r1, #16
   5164c:	mov	r0, sl
   51650:	ldr	r3, [r3, #32]
   51654:	mov	r2, r6
   51658:	str	r3, [sp]
   5165c:	mov	r3, #0
   51660:	bl	2713c <fputs@plt+0x15ff4>
   51664:	mov	r3, r5
   51668:	mov	r2, r6
   5166c:	mov	r1, #18
   51670:	mov	r0, sl
   51674:	bl	276a4 <fputs@plt+0x1655c>
   51678:	mov	r3, #13
   5167c:	str	r0, [r9, #8]
   51680:	strb	r3, [r9, #1]
   51684:	b	51ef0 <fputs@plt+0x40da8>
   51688:	andeq	r7, r7, lr, asr #19
   5168c:	andeq	r7, r7, r4, lsl #20
   51690:	andeq	r7, r7, sl, ror #19
   51694:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   51698:			; <UNDEFINED> instruction: 0x00072ab0
   5169c:	ldrb	r3, [r9]
   516a0:	mov	r4, #72	; 0x48
   516a4:	mov	r7, #0
   516a8:	mov	r6, r7
   516ac:	ldr	r2, [sp, #32]
   516b0:	str	r3, [sp, #48]	; 0x30
   516b4:	mla	r3, r4, r3, r2
   516b8:	add	r3, r3, #8
   516bc:	str	r3, [sp, #88]	; 0x58
   516c0:	ldr	r3, [sp, #20]
   516c4:	mov	r0, r3
   516c8:	ldr	r5, [r3, #8]
   516cc:	bl	27658 <fputs@plt+0x16510>
   516d0:	ldr	r2, [sp, #32]
   516d4:	mov	r1, #48	; 0x30
   516d8:	str	r7, [sp, #28]
   516dc:	ldr	r3, [sp, #48]	; 0x30
   516e0:	str	r7, [sp, #36]	; 0x24
   516e4:	str	r7, [sp, #64]	; 0x40
   516e8:	str	r0, [sp, #108]	; 0x6c
   516ec:	mla	r3, r4, r3, r2
   516f0:	ldr	r4, [fp, #348]	; 0x15c
   516f4:	ldr	r2, [r3, #24]
   516f8:	str	r2, [sp, #44]	; 0x2c
   516fc:	ldr	r2, [fp, #340]	; 0x154
   51700:	str	r3, [sp, #56]	; 0x38
   51704:	mla	r2, r1, r2, r4
   51708:	str	r2, [sp, #72]	; 0x48
   5170c:	ldr	r2, [r9, #20]
   51710:	str	r2, [sp, #24]
   51714:	ldr	r3, [sp, #72]	; 0x48
   51718:	cmp	r3, r4
   5171c:	bhi	51aa4 <fputs@plt+0x4095c>
   51720:	ldr	r2, [sp, #24]
   51724:	uxth	r3, r6
   51728:	ldr	r1, [sp, #32]
   5172c:	strh	r3, [r2, #24]
   51730:	strh	r3, [r2, #40]	; 0x28
   51734:	movw	r3, #16961	; 0x4241
   51738:	str	r3, [r2, #36]	; 0x24
   5173c:	mov	r3, #72	; 0x48
   51740:	ldr	r2, [sp, #48]	; 0x30
   51744:	mla	r3, r3, r2, r1
   51748:	ldrd	r2, [r3, #64]	; 0x40
   5174c:	strd	r2, [sp, #56]	; 0x38
   51750:	ldr	r2, [sp, #56]	; 0x38
   51754:	ldr	r3, [sp, #64]	; 0x40
   51758:	mvn	r7, r3
   5175c:	ldr	r3, [sp, #36]	; 0x24
   51760:	orr	r7, r7, #-2147483648	; 0x80000000
   51764:	bic	r3, r2, r3
   51768:	str	r3, [sp, #104]	; 0x68
   5176c:	ldr	r3, [sp, #60]	; 0x3c
   51770:	and	sl, r7, r3
   51774:	ldr	r3, [sp, #44]	; 0x2c
   51778:	ldrsh	r2, [r3, #34]	; 0x22
   5177c:	cmp	r2, #63	; 0x3f
   51780:	movlt	r3, r2
   51784:	movge	r3, #63	; 0x3f
   51788:	str	r3, [sp, #100]	; 0x64
   5178c:	mov	r3, #0
   51790:	mov	r7, r3
   51794:	ldr	r1, [sp, #100]	; 0x64
   51798:	cmp	r1, r3
   5179c:	bgt	51c00 <fputs@plt+0x40ab8>
   517a0:	ldrd	r0, [sp, #56]	; 0x38
   517a4:	cmp	r0, #0
   517a8:	ldr	r0, [sp, #20]
   517ac:	sbcs	r3, r1, #0
   517b0:	add	r3, sp, #216	; 0xd8
   517b4:	sublt	r2, r2, #63	; 0x3f
   517b8:	addlt	r6, r6, r2
   517bc:	mov	r2, #0
   517c0:	add	r1, r6, #1
   517c4:	sxth	r1, r1
   517c8:	ldr	r0, [r0]
   517cc:	bl	1e5f0 <fputs@plt+0xd4a8>
   517d0:	subs	r7, r0, #0
   517d4:	beq	51a80 <fputs@plt+0x40938>
   517d8:	ldr	r3, [sp, #24]
   517dc:	mov	r4, #0
   517e0:	ldr	r8, [fp, #348]	; 0x15c
   517e4:	str	r4, [sp, #36]	; 0x24
   517e8:	str	r4, [sp, #64]	; 0x40
   517ec:	str	r7, [r3, #28]
   517f0:	ldr	r3, [pc, #-364]	; 5168c <fputs@plt+0x40544>
   517f4:	str	r3, [r7]
   517f8:	ldr	r3, [sp, #44]	; 0x2c
   517fc:	str	r3, [r7, #12]
   51800:	ldr	r3, [sp, #72]	; 0x48
   51804:	cmp	r3, r8
   51808:	bhi	51c38 <fputs@plt+0x40af0>
   5180c:	ldr	r0, [r7, #4]
   51810:	mov	r3, #0
   51814:	mov	r8, r3
   51818:	ldr	r1, [r7, #32]
   5181c:	str	r3, [sp, #36]	; 0x24
   51820:	ldr	r2, [sp, #36]	; 0x24
   51824:	ldr	r3, [sp, #100]	; 0x64
   51828:	cmp	r3, r2
   5182c:	bgt	51cfc <fputs@plt+0x40bb4>
   51830:	ldr	ip, [sp, #32]
   51834:	mov	r3, #72	; 0x48
   51838:	ldr	r2, [sp, #48]	; 0x30
   5183c:	mla	r3, r3, r2, ip
   51840:	ldrd	r2, [r3, #64]	; 0x40
   51844:	cmp	r2, #0
   51848:	sbcs	r3, r3, #0
   5184c:	addlt	r2, r0, r4, lsl #1
   51850:	movlt	r3, #63	; 0x3f
   51854:	blt	51d70 <fputs@plt+0x40c28>
   51858:	lsl	r3, r4, #1
   5185c:	mvn	r2, #0
   51860:	mov	r8, #72	; 0x48
   51864:	strh	r2, [r0, r3]
   51868:	mov	r0, r5
   5186c:	ldr	r3, [pc, #-480]	; 51694 <fputs@plt+0x4054c>
   51870:	str	r3, [r1, r4, lsl #2]
   51874:	ldr	r3, [sp, #20]
   51878:	ldr	r1, [sp, #20]
   5187c:	ldr	r2, [r3, #72]	; 0x48
   51880:	add	r3, r2, #1
   51884:	str	r3, [r1, #72]	; 0x48
   51888:	add	r3, r6, #1
   5188c:	mov	r1, #56	; 0x38
   51890:	str	r2, [r9, #-36]	; 0xffffffdc
   51894:	bl	276a4 <fputs@plt+0x1655c>
   51898:	mov	r1, r7
   5189c:	ldr	r0, [sp, #20]
   518a0:	bl	31e60 <fputs@plt+0x20d18>
   518a4:	ldr	r3, [sp, #20]
   518a8:	ldr	r2, [sp, #20]
   518ac:	ldr	r3, [r3, #108]	; 0x6c
   518b0:	add	r3, r3, #1
   518b4:	str	r3, [r2, #108]	; 0x6c
   518b8:	ldr	r3, [fp, #328]	; 0x148
   518bc:	ldr	r3, [r3, #4]
   518c0:	str	r3, [sp, #36]	; 0x24
   518c4:	ldrb	r3, [r9]
   518c8:	ldr	r2, [sp, #36]	; 0x24
   518cc:	str	r3, [sp, #44]	; 0x2c
   518d0:	mla	r8, r8, r3, r2
   518d4:	ldrb	r6, [r8, #45]	; 0x2d
   518d8:	ands	r6, r6, #16
   518dc:	beq	51d84 <fputs@plt+0x40c3c>
   518e0:	mov	r3, #0
   518e4:	mov	r1, #22
   518e8:	ldr	r6, [r8, #36]	; 0x24
   518ec:	mov	r2, r3
   518f0:	mov	r0, r5
   518f4:	bl	276a4 <fputs@plt+0x1655c>
   518f8:	ldr	r3, [r8, #32]
   518fc:	mov	r1, #16
   51900:	mov	r2, r6
   51904:	str	r3, [sp]
   51908:	mov	r3, #0
   5190c:	str	r0, [sp, #48]	; 0x30
   51910:	mov	r0, r5
   51914:	bl	2713c <fputs@plt+0x15ff4>
   51918:	mov	r2, r6
   5191c:	mov	r1, #18
   51920:	mov	r0, r5
   51924:	bl	27640 <fputs@plt+0x164f8>
   51928:	mov	r8, r0
   5192c:	ldr	r3, [sp, #28]
   51930:	cmp	r3, #0
   51934:	ldreq	r6, [sp, #28]
   51938:	beq	51970 <fputs@plt+0x40828>
   5193c:	ldr	r0, [r5, #24]
   51940:	bl	2703c <fputs@plt+0x15ef4>
   51944:	mov	r2, r0
   51948:	mov	r3, #16
   5194c:	ldr	r1, [sp, #28]
   51950:	mov	r6, r0
   51954:	ldr	r0, [sp, #20]
   51958:	bl	4ead8 <fputs@plt+0x3d990>
   5195c:	ldr	r3, [sp, #24]
   51960:	ldr	r2, [sp, #24]
   51964:	ldr	r3, [r3, #36]	; 0x24
   51968:	orr	r3, r3, #131072	; 0x20000
   5196c:	str	r3, [r2, #36]	; 0x24
   51970:	ldr	r0, [sp, #20]
   51974:	bl	155c0 <fputs@plt+0x4478>
   51978:	mov	r3, #0
   5197c:	mov	sl, r0
   51980:	ldr	r0, [sp, #20]
   51984:	mov	r1, r7
   51988:	str	r3, [sp]
   5198c:	str	r3, [sp, #4]
   51990:	str	r3, [sp, #8]
   51994:	str	r3, [sp, #12]
   51998:	mov	r3, sl
   5199c:	ldr	r2, [r9, #-40]	; 0xffffffd8
   519a0:	bl	4eda8 <fputs@plt+0x3dc60>
   519a4:	mov	r3, sl
   519a8:	mov	r1, #110	; 0x6e
   519ac:	str	r0, [sp, #24]
   519b0:	mov	r0, r5
   519b4:	ldr	r2, [r9, #-36]	; 0xffffffdc
   519b8:	bl	276a4 <fputs@plt+0x1655c>
   519bc:	mov	r1, #16
   519c0:	mov	r0, r5
   519c4:	bl	19404 <fputs@plt+0x82bc>
   519c8:	ldr	r3, [sp, #28]
   519cc:	cmp	r3, #0
   519d0:	beq	519e0 <fputs@plt+0x40898>
   519d4:	mov	r1, r6
   519d8:	mov	r0, r5
   519dc:	bl	15144 <fputs@plt+0x3ffc>
   519e0:	ldr	r0, [sp, #36]	; 0x24
   519e4:	mov	r3, #72	; 0x48
   519e8:	ldr	r1, [sp, #44]	; 0x2c
   519ec:	ldr	r2, [r9, #-40]	; 0xffffffd8
   519f0:	mla	r6, r3, r1, r0
   519f4:	ldrb	r3, [r6, #45]	; 0x2d
   519f8:	tst	r3, #16
   519fc:	beq	51da0 <fputs@plt+0x40c58>
   51a00:	ldr	r3, [sp, #24]
   51a04:	mov	r0, r5
   51a08:	ldr	r1, [sp, #48]	; 0x30
   51a0c:	add	r4, r4, r3
   51a10:	bl	1516c <fputs@plt+0x4024>
   51a14:	mov	r3, #1
   51a18:	mov	r1, r8
   51a1c:	str	r4, [r0, #8]
   51a20:	mov	r0, r5
   51a24:	str	r3, [sp]
   51a28:	ldr	r3, [r6, #40]	; 0x28
   51a2c:	bl	164fc <fputs@plt+0x53b4>
   51a30:	mov	r1, r8
   51a34:	mov	r0, r5
   51a38:	bl	2785c <fputs@plt+0x16714>
   51a3c:	ldrb	r3, [r6, #45]	; 0x2d
   51a40:	bfc	r3, #4, #1
   51a44:	strb	r3, [r6, #45]	; 0x2d
   51a48:	mov	r1, #3
   51a4c:	mov	r0, r5
   51a50:	bl	19404 <fputs@plt+0x82bc>
   51a54:	mov	r1, r8
   51a58:	mov	r0, r5
   51a5c:	bl	1c254 <fputs@plt+0xb10c>
   51a60:	mov	r1, sl
   51a64:	ldr	r0, [sp, #20]
   51a68:	bl	1a120 <fputs@plt+0x8fd8>
   51a6c:	ldr	r0, [sp, #20]
   51a70:	bl	19f2c <fputs@plt+0x8de4>
   51a74:	mov	r0, r5
   51a78:	ldr	r1, [sp, #108]	; 0x6c
   51a7c:	bl	1c254 <fputs@plt+0xb10c>
   51a80:	ldr	r3, [sp, #20]
   51a84:	ldr	r1, [sp, #28]
   51a88:	ldr	r0, [r3]
   51a8c:	bl	200a0 <fputs@plt+0xef58>
   51a90:	ldr	r3, [sp, #40]	; 0x28
   51a94:	ldrb	r3, [r3, #69]	; 0x45
   51a98:	cmp	r3, #0
   51a9c:	beq	51514 <fputs@plt+0x403cc>
   51aa0:	b	51064 <fputs@plt+0x3ff1c>
   51aa4:	ldr	r3, [sp, #24]
   51aa8:	ldrd	r2, [r3]
   51aac:	orrs	r3, r2, r3
   51ab0:	bne	51b20 <fputs@plt+0x409d8>
   51ab4:	ldrh	r3, [r4, #20]
   51ab8:	tst	r3, #2
   51abc:	bne	51b20 <fputs@plt+0x409d8>
   51ac0:	ldr	sl, [r4]
   51ac4:	ldr	r8, [sl, #4]
   51ac8:	ands	r8, r8, #1
   51acc:	bne	51b20 <fputs@plt+0x409d8>
   51ad0:	ldr	r3, [sp, #56]	; 0x38
   51ad4:	mov	r1, #3
   51ad8:	mov	r0, sl
   51adc:	ldr	r2, [r3, #52]	; 0x34
   51ae0:	bl	19888 <fputs@plt+0x8740>
   51ae4:	cmp	r0, #0
   51ae8:	beq	51b20 <fputs@plt+0x409d8>
   51aec:	ldr	r3, [sp, #20]
   51af0:	mov	r2, r8
   51af4:	mov	r1, sl
   51af8:	ldr	r3, [r3]
   51afc:	mov	r0, r3
   51b00:	str	r3, [sp, #100]	; 0x64
   51b04:	bl	20ef8 <fputs@plt+0xfdb0>
   51b08:	mov	r2, r0
   51b0c:	ldr	r1, [sp, #28]
   51b10:	ldr	r3, [sp, #100]	; 0x64
   51b14:	mov	r0, r3
   51b18:	bl	20490 <fputs@plt+0xf348>
   51b1c:	str	r0, [sp, #28]
   51b20:	mov	r0, r4
   51b24:	ldr	r1, [sp, #88]	; 0x58
   51b28:	ldrd	r2, [sp, #116]	; 0x74
   51b2c:	bl	1a5f8 <fputs@plt+0x94b0>
   51b30:	cmp	r0, #0
   51b34:	beq	51bf8 <fputs@plt+0x40ab0>
   51b38:	ldr	r3, [r4, #12]
   51b3c:	mov	sl, #0
   51b40:	cmp	r3, #63	; 0x3f
   51b44:	movle	r2, #1
   51b48:	suble	r8, r3, #32
   51b4c:	orrle	r8, sl, r2, lsl r8
   51b50:	rsble	r1, r3, #32
   51b54:	movgt	r8, #-2147483648	; 0x80000000
   51b58:	lslle	sl, r2, r3
   51b5c:	orrle	r8, r8, r2, lsr r1
   51b60:	cmp	r7, #0
   51b64:	bne	51b88 <fputs@plt+0x40a40>
   51b68:	ldr	r2, [sp, #44]	; 0x2c
   51b6c:	mov	r0, #284	; 0x11c
   51b70:	ldr	r1, [pc, #-1256]	; 51690 <fputs@plt+0x40548>
   51b74:	ldr	r2, [r2, #4]
   51b78:	ldr	r3, [r2, r3, lsl #4]
   51b7c:	ldr	r2, [sp, #44]	; 0x2c
   51b80:	ldr	r2, [r2]
   51b84:	bl	2c818 <fputs@plt+0x1b6d0>
   51b88:	ldr	r3, [sp, #36]	; 0x24
   51b8c:	and	r3, r3, sl
   51b90:	str	r3, [sp, #152]	; 0x98
   51b94:	ldr	r3, [sp, #64]	; 0x40
   51b98:	and	r3, r3, r8
   51b9c:	str	r3, [sp, #156]	; 0x9c
   51ba0:	ldrd	r2, [sp, #152]	; 0x98
   51ba4:	orrs	r3, r2, r3
   51ba8:	bne	51bf4 <fputs@plt+0x40aac>
   51bac:	ldr	r3, [sp, #20]
   51bb0:	add	r7, r6, #1
   51bb4:	mov	r2, r7
   51bb8:	ldr	r1, [sp, #24]
   51bbc:	ldr	r0, [r3]
   51bc0:	bl	1d98c <fputs@plt+0xc844>
   51bc4:	cmp	r0, #0
   51bc8:	bne	51a80 <fputs@plt+0x40938>
   51bcc:	ldr	r3, [sp, #24]
   51bd0:	ldr	r3, [r3, #48]	; 0x30
   51bd4:	str	r4, [r3, r6, lsl #2]
   51bd8:	mov	r6, r7
   51bdc:	ldr	r3, [sp, #36]	; 0x24
   51be0:	orr	r3, r3, sl
   51be4:	str	r3, [sp, #36]	; 0x24
   51be8:	ldr	r3, [sp, #64]	; 0x40
   51bec:	orr	r3, r3, r8
   51bf0:	str	r3, [sp, #64]	; 0x40
   51bf4:	mov	r7, #1
   51bf8:	add	r4, r4, #48	; 0x30
   51bfc:	b	51714 <fputs@plt+0x405cc>
   51c00:	ldr	r1, [sp, #104]	; 0x68
   51c04:	rsb	r4, r3, #32
   51c08:	sub	lr, r3, #32
   51c0c:	str	r7, [sp, #164]	; 0xa4
   51c10:	lsr	ip, r1, r3
   51c14:	add	r3, r3, #1
   51c18:	orr	ip, ip, sl, lsl r4
   51c1c:	orr	ip, ip, sl, lsr lr
   51c20:	and	r1, ip, #1
   51c24:	str	r1, [sp, #160]	; 0xa0
   51c28:	ldrd	r0, [sp, #160]	; 0xa0
   51c2c:	orrs	r1, r0, r1
   51c30:	addne	r6, r6, #1
   51c34:	b	51794 <fputs@plt+0x4064c>
   51c38:	mov	r0, r8
   51c3c:	ldr	r1, [sp, #88]	; 0x58
   51c40:	ldrd	r2, [sp, #116]	; 0x74
   51c44:	bl	1a5f8 <fputs@plt+0x94b0>
   51c48:	cmp	r0, #0
   51c4c:	beq	51cf4 <fputs@plt+0x40bac>
   51c50:	ldr	r2, [r8, #12]
   51c54:	cmp	r2, #63	; 0x3f
   51c58:	movgt	ip, #0
   51c5c:	movgt	r3, #-2147483648	; 0x80000000
   51c60:	bgt	51c80 <fputs@plt+0x40b38>
   51c64:	mov	r0, #1
   51c68:	mov	ip, #0
   51c6c:	sub	r3, r2, #32
   51c70:	rsb	r1, r2, #32
   51c74:	orr	r3, ip, r0, lsl r3
   51c78:	lsl	ip, r0, r2
   51c7c:	orr	r3, r3, r0, lsr r1
   51c80:	ldr	r1, [sp, #36]	; 0x24
   51c84:	and	r1, r1, ip
   51c88:	str	r1, [sp, #168]	; 0xa8
   51c8c:	ldr	r1, [sp, #64]	; 0x40
   51c90:	and	r1, r1, r3
   51c94:	str	r1, [sp, #172]	; 0xac
   51c98:	ldrd	r0, [sp, #168]	; 0xa8
   51c9c:	orrs	r1, r0, r1
   51ca0:	bne	51cf4 <fputs@plt+0x40bac>
   51ca4:	ldr	r1, [sp, #36]	; 0x24
   51ca8:	ldr	r0, [r8]
   51cac:	orr	r1, r1, ip
   51cb0:	str	r1, [sp, #36]	; 0x24
   51cb4:	ldr	r1, [sp, #64]	; 0x40
   51cb8:	orr	r3, r1, r3
   51cbc:	ldr	r1, [r7, #4]
   51cc0:	str	r3, [sp, #64]	; 0x40
   51cc4:	lsl	r3, r4, #1
   51cc8:	strh	r2, [r1, r3]
   51ccc:	ldr	r1, [r0, #12]
   51cd0:	ldr	r2, [r0, #16]
   51cd4:	ldr	r0, [sp, #20]
   51cd8:	bl	32cf8 <fputs@plt+0x21bb0>
   51cdc:	cmp	r0, #0
   51ce0:	ldr	r2, [r7, #32]
   51ce4:	ldrne	r3, [r0]
   51ce8:	ldreq	r3, [pc, #-1628]	; 51694 <fputs@plt+0x4054c>
   51cec:	str	r3, [r2, r4, lsl #2]
   51cf0:	add	r4, r4, #1
   51cf4:	add	r8, r8, #48	; 0x30
   51cf8:	b	51800 <fputs@plt+0x406b8>
   51cfc:	ldr	r3, [sp, #36]	; 0x24
   51d00:	str	r8, [sp, #180]	; 0xb4
   51d04:	ldr	r2, [sp, #36]	; 0x24
   51d08:	rsb	lr, r3, #32
   51d0c:	sub	ip, r3, #32
   51d10:	ldr	r3, [sp, #104]	; 0x68
   51d14:	lsr	r2, r3, r2
   51d18:	orr	r2, r2, sl, lsl lr
   51d1c:	orr	r2, r2, sl, lsr ip
   51d20:	and	r3, r2, #1
   51d24:	str	r3, [sp, #176]	; 0xb0
   51d28:	ldrd	r2, [sp, #176]	; 0xb0
   51d2c:	orrs	r3, r2, r3
   51d30:	beq	51d4c <fputs@plt+0x40c04>
   51d34:	ldr	r3, [sp, #36]	; 0x24
   51d38:	lsl	r2, r4, #1
   51d3c:	strh	r3, [r0, r2]
   51d40:	ldr	r3, [pc, #-1716]	; 51694 <fputs@plt+0x4054c>
   51d44:	str	r3, [r1, r4, lsl #2]
   51d48:	add	r4, r4, #1
   51d4c:	ldr	r3, [sp, #36]	; 0x24
   51d50:	add	r3, r3, #1
   51d54:	str	r3, [sp, #36]	; 0x24
   51d58:	b	51820 <fputs@plt+0x406d8>
   51d5c:	ldr	ip, [pc, #-1744]	; 51694 <fputs@plt+0x4054c>
   51d60:	strh	r3, [r2], #2
   51d64:	add	r3, r3, #1
   51d68:	str	ip, [r1, r4, lsl #2]
   51d6c:	add	r4, r4, #1
   51d70:	ldr	ip, [sp, #44]	; 0x2c
   51d74:	ldrsh	ip, [ip, #34]	; 0x22
   51d78:	cmp	r3, ip
   51d7c:	blt	51d5c <fputs@plt+0x40c14>
   51d80:	b	51858 <fputs@plt+0x40710>
   51d84:	mov	r1, #108	; 0x6c
   51d88:	mov	r0, r5
   51d8c:	ldr	r2, [r9, #-40]	; 0xffffffd8
   51d90:	bl	27640 <fputs@plt+0x164f8>
   51d94:	mov	r8, r0
   51d98:	str	r6, [sp, #48]	; 0x30
   51d9c:	b	5192c <fputs@plt+0x407e4>
   51da0:	add	r3, r8, #1
   51da4:	mov	r1, #7
   51da8:	mov	r0, r5
   51dac:	bl	276a4 <fputs@plt+0x1655c>
   51db0:	b	51a48 <fputs@plt+0x40900>
   51db4:	ldr	r0, [sp, #92]	; 0x5c
   51db8:	ldr	r3, [sp, #92]	; 0x5c
   51dbc:	lsr	r6, r6, r0
   51dc0:	ldr	r0, [sp, #36]	; 0x24
   51dc4:	rsb	r2, r3, #32
   51dc8:	sub	r3, r3, #32
   51dcc:	orr	r6, r6, r0, lsl r2
   51dd0:	orr	r6, r6, r0, lsr r3
   51dd4:	and	r3, r6, #1
   51dd8:	str	r3, [sp, #36]	; 0x24
   51ddc:	ldr	r3, [sp, #28]
   51de0:	ldr	r2, [r3, #36]	; 0x24
   51de4:	ands	r3, r2, #1024	; 0x400
   51de8:	beq	520cc <fputs@plt+0x40f84>
   51dec:	ldr	r3, [sp, #28]
   51df0:	mov	r0, r4
   51df4:	ldrh	r5, [r3, #40]	; 0x28
   51df8:	ldr	r3, [r4, #108]	; 0x6c
   51dfc:	add	r3, r3, #1
   51e00:	str	r3, [r4, #108]	; 0x6c
   51e04:	add	r3, r5, #2
   51e08:	mov	r1, r3
   51e0c:	str	r3, [sp, #48]	; 0x30
   51e10:	bl	155f0 <fputs@plt+0x44a8>
   51e14:	ldr	r8, [r9, #-32]	; 0xffffffe0
   51e18:	add	r3, r0, #2
   51e1c:	mov	r6, r0
   51e20:	ldr	r7, [sp, #112]	; 0x70
   51e24:	str	r3, [sp, #44]	; 0x2c
   51e28:	cmp	r5, r7
   51e2c:	bgt	51f4c <fputs@plt+0x40e04>
   51e30:	ldr	r2, [sp, #28]
   51e34:	mov	r3, r6
   51e38:	mov	r1, #22
   51e3c:	mov	r0, sl
   51e40:	ldr	r2, [r2, #24]
   51e44:	bl	276a4 <fputs@plt+0x1655c>
   51e48:	mov	r2, r5
   51e4c:	add	r3, r6, #1
   51e50:	mov	r1, #22
   51e54:	mov	r0, sl
   51e58:	bl	276a4 <fputs@plt+0x1655c>
   51e5c:	ldr	r2, [sp, #28]
   51e60:	mov	r1, #11
   51e64:	mov	r0, sl
   51e68:	sub	r5, r5, #1
   51e6c:	ldr	r3, [sp, #28]
   51e70:	ldrb	r2, [r2, #28]
   51e74:	ldr	r3, [r3, #32]
   51e78:	str	r6, [sp]
   51e7c:	cmp	r2, #0
   51e80:	mvnne	r2, #10
   51e84:	mvneq	r2, #1
   51e88:	str	r3, [sp, #4]
   51e8c:	mov	r3, r8
   51e90:	str	r2, [sp, #8]
   51e94:	ldr	r2, [sp, #24]
   51e98:	bl	2725c <fputs@plt+0x16114>
   51e9c:	ldr	r3, [sp, #28]
   51ea0:	mov	r2, #0
   51ea4:	ldr	r8, [r9, #12]
   51ea8:	str	r2, [sp, #44]	; 0x2c
   51eac:	strb	r2, [r3, #28]
   51eb0:	ldr	r3, [sp, #24]
   51eb4:	str	r3, [r9, #4]
   51eb8:	ldrb	r3, [fp, #40]	; 0x28
   51ebc:	cmp	r3, r2
   51ec0:	movne	r3, #160	; 0xa0
   51ec4:	moveq	r3, #154	; 0x9a
   51ec8:	strb	r3, [r9, #1]
   51ecc:	ldr	r3, [sl, #32]
   51ed0:	str	r3, [r9, #8]
   51ed4:	cmn	r5, #1
   51ed8:	bne	51fb0 <fputs@plt+0x40e68>
   51edc:	mov	r1, r6
   51ee0:	mov	r0, r4
   51ee4:	ldr	r2, [sp, #48]	; 0x30
   51ee8:	bl	1d100 <fputs@plt+0xbfb8>
   51eec:	bl	19f2c <fputs@plt+0x8de4>
   51ef0:	ldr	r7, [fp, #340]	; 0x154
   51ef4:	ldr	r5, [fp, #348]	; 0x15c
   51ef8:	cmp	r7, #0
   51efc:	add	r5, r5, #48	; 0x30
   51f00:	bgt	531e0 <fputs@plt+0x42098>
   51f04:	ldr	r7, [fp, #340]	; 0x154
   51f08:	ldr	r5, [fp, #348]	; 0x15c
   51f0c:	cmp	r7, #0
   51f10:	ldr	r3, [r9, #-44]	; 0xffffffd4
   51f14:	bgt	53290 <fputs@plt+0x42148>
   51f18:	cmp	r3, #0
   51f1c:	bne	5337c <fputs@plt+0x42234>
   51f20:	ldr	r3, [r9, #28]
   51f24:	str	r3, [sp, #116]	; 0x74
   51f28:	ldr	r3, [r9, #32]
   51f2c:	str	r3, [sp, #120]	; 0x78
   51f30:	ldr	r3, [r9, #-20]	; 0xffffffec
   51f34:	add	r9, r9, #80	; 0x50
   51f38:	str	r3, [fp, #48]	; 0x30
   51f3c:	ldr	r3, [sp, #92]	; 0x5c
   51f40:	add	r3, r3, #1
   51f44:	str	r3, [sp, #92]	; 0x5c
   51f48:	b	511bc <fputs@plt+0x40074>
   51f4c:	ldr	r3, [sp, #44]	; 0x2c
   51f50:	add	r2, r3, r7
   51f54:	ldr	r3, [sp, #28]
   51f58:	ldr	r3, [r3, #48]	; 0x30
   51f5c:	ldr	r1, [r3, r7, lsl #2]
   51f60:	cmp	r1, #0
   51f64:	beq	51f94 <fputs@plt+0x40e4c>
   51f68:	ldrh	r3, [r1, #18]
   51f6c:	tst	r3, #1
   51f70:	beq	51f9c <fputs@plt+0x40e54>
   51f74:	ldr	r3, [sp, #36]	; 0x24
   51f78:	mov	r0, r4
   51f7c:	str	r3, [sp]
   51f80:	mov	r3, r7
   51f84:	str	r2, [sp, #4]
   51f88:	ldr	r2, [sp, #80]	; 0x50
   51f8c:	bl	4cedc <fputs@plt+0x3bd94>
   51f90:	ldr	r8, [r9, #-28]	; 0xffffffe4
   51f94:	add	r7, r7, #1
   51f98:	b	51e28 <fputs@plt+0x40ce0>
   51f9c:	ldr	r3, [r1]
   51fa0:	mov	r0, r4
   51fa4:	ldr	r1, [r3, #16]
   51fa8:	bl	4d0a0 <fputs@plt+0x3bf58>
   51fac:	b	51f94 <fputs@plt+0x40e4c>
   51fb0:	ldr	r3, [sp, #28]
   51fb4:	cmp	r5, #15
   51fb8:	ldr	r3, [r3, #48]	; 0x30
   51fbc:	ldr	r3, [r3, r5, lsl #2]
   51fc0:	str	r3, [sp, #36]	; 0x24
   51fc4:	bgt	51ff0 <fputs@plt+0x40ea8>
   51fc8:	ldr	r3, [sp, #28]
   51fcc:	ldrh	r3, [r3, #30]
   51fd0:	asr	r3, r3, r5
   51fd4:	tst	r3, #1
   51fd8:	beq	51ff0 <fputs@plt+0x40ea8>
   51fdc:	ldr	r1, [sp, #36]	; 0x24
   51fe0:	ldr	r0, [sp, #80]	; 0x50
   51fe4:	bl	162e4 <fputs@plt+0x519c>
   51fe8:	sub	r5, r5, #1
   51fec:	b	51ed4 <fputs@plt+0x40d8c>
   51ff0:	ldr	r3, [sp, #36]	; 0x24
   51ff4:	ldrh	r3, [r3, #18]
   51ff8:	tst	r3, #1
   51ffc:	beq	51fe8 <fputs@plt+0x40ea0>
   52000:	ldr	r3, [sp, #88]	; 0x58
   52004:	ldrb	r3, [r3, #69]	; 0x45
   52008:	cmp	r3, #0
   5200c:	bne	52044 <fputs@plt+0x40efc>
   52010:	ldr	r2, [r9, #16]
   52014:	sub	r8, r8, #1
   52018:	mov	r3, #12
   5201c:	mov	r0, sl
   52020:	mla	r3, r3, r8, r2
   52024:	ldr	r1, [r3, #4]
   52028:	bl	1516c <fputs@plt+0x4024>
   5202c:	ldr	r3, [r0, #12]
   52030:	ldrb	r1, [r0]
   52034:	str	r3, [sp]
   52038:	ldrd	r2, [r0, #4]
   5203c:	mov	r0, sl
   52040:	bl	2713c <fputs@plt+0x15ff4>
   52044:	ldr	r3, [sp, #44]	; 0x2c
   52048:	mov	r1, #79	; 0x4f
   5204c:	mov	r0, r4
   52050:	str	r3, [sp]
   52054:	mov	r3, #0
   52058:	mov	r2, r3
   5205c:	bl	30468 <fputs@plt+0x1f320>
   52060:	subs	r7, r0, #0
   52064:	beq	51fe8 <fputs@plt+0x40ea0>
   52068:	ldr	r3, [sp, #36]	; 0x24
   5206c:	mov	r2, #0
   52070:	mov	r1, #157	; 0x9d
   52074:	ldr	r0, [sp, #88]	; 0x58
   52078:	ldr	r3, [r3]
   5207c:	ldr	r3, [r3, #12]
   52080:	str	r3, [r7, #12]
   52084:	bl	1d860 <fputs@plt+0xc718>
   52088:	cmp	r0, #0
   5208c:	str	r0, [r7, #16]
   52090:	beq	520b4 <fputs@plt+0x40f6c>
   52094:	add	r3, r6, #2
   52098:	mov	r1, r7
   5209c:	ldr	r2, [r9, #-20]	; 0xffffffec
   520a0:	add	r3, r3, r5
   520a4:	str	r3, [r0, #28]
   520a8:	mov	r3, #0
   520ac:	mov	r0, r4
   520b0:	bl	4ead8 <fputs@plt+0x3d990>
   520b4:	ldr	r3, [sp, #44]	; 0x2c
   520b8:	mov	r1, r7
   520bc:	ldr	r0, [sp, #88]	; 0x58
   520c0:	str	r3, [r7, #12]
   520c4:	bl	200a0 <fputs@plt+0xef58>
   520c8:	b	51fe8 <fputs@plt+0x40ea0>
   520cc:	tst	r2, #256	; 0x100
   520d0:	beq	52178 <fputs@plt+0x41030>
   520d4:	tst	r2, #5
   520d8:	beq	52178 <fputs@plt+0x41030>
   520dc:	ldr	r2, [sp, #28]
   520e0:	mov	r0, r4
   520e4:	ldr	r5, [r4, #76]	; 0x4c
   520e8:	ldr	r2, [r2, #48]	; 0x30
   520ec:	add	r5, r5, #1
   520f0:	ldr	r1, [r2]
   520f4:	str	r5, [r4, #76]	; 0x4c
   520f8:	ldr	r2, [sp, #36]	; 0x24
   520fc:	stm	sp, {r2, r5}
   52100:	ldr	r2, [sp, #80]	; 0x50
   52104:	bl	4cedc <fputs@plt+0x3bd94>
   52108:	cmp	r5, r0
   5210c:	mov	r6, r0
   52110:	beq	52120 <fputs@plt+0x40fd8>
   52114:	mov	r1, r5
   52118:	mov	r0, r4
   5211c:	bl	1a120 <fputs@plt+0x8fd8>
   52120:	ldr	r5, [r9, #-28]	; 0xffffffe4
   52124:	mov	r2, r6
   52128:	mov	r1, #38	; 0x26
   5212c:	mov	r0, sl
   52130:	mov	r3, r5
   52134:	bl	276a4 <fputs@plt+0x1655c>
   52138:	mov	r3, r5
   5213c:	mov	r1, #70	; 0x46
   52140:	str	r6, [sp]
   52144:	mov	r0, sl
   52148:	ldr	r2, [sp, #24]
   5214c:	bl	2713c <fputs@plt+0x15ff4>
   52150:	mov	r2, #1
   52154:	mov	r1, r6
   52158:	mov	r0, r4
   5215c:	bl	1d088 <fputs@plt+0xbf40>
   52160:	mov	r3, r6
   52164:	mvn	r2, #0
   52168:	ldr	r1, [sp, #24]
   5216c:	bl	19fc8 <fputs@plt+0x8e80>
   52170:	mvn	r3, #95	; 0x5f
   52174:	b	51680 <fputs@plt+0x40538>
   52178:	movw	r3, #258	; 0x102
   5217c:	bics	r3, r3, r2
   52180:	bne	521f4 <fputs@plt+0x410ac>
   52184:	ands	r3, r2, #32
   52188:	ldrne	r3, [sp, #28]
   5218c:	moveq	r6, r3
   52190:	ldrne	r3, [r3, #48]	; 0x30
   52194:	ldrne	r6, [r3]
   52198:	movne	r3, #1
   5219c:	tst	r2, #16
   521a0:	beq	53598 <fputs@plt+0x42450>
   521a4:	ldr	r2, [sp, #28]
   521a8:	ldr	r2, [r2, #48]	; 0x30
   521ac:	ldr	r7, [r2, r3, lsl #2]
   521b0:	ldr	r3, [sp, #36]	; 0x24
   521b4:	cmp	r3, #0
   521b8:	moveq	r8, r7
   521bc:	beq	535a8 <fputs@plt+0x42460>
   521c0:	cmp	r7, #0
   521c4:	movne	r8, r6
   521c8:	bne	535bc <fputs@plt+0x42474>
   521cc:	mov	r1, #105	; 0x69
   521d0:	mov	r3, r5
   521d4:	mov	r0, sl
   521d8:	ldr	r2, [sp, #24]
   521dc:	bl	276a4 <fputs@plt+0x1655c>
   521e0:	b	5362c <fputs@plt+0x424e4>
   521e4:	cmp	r3, #0
   521e8:	movne	r8, #82	; 0x52
   521ec:	moveq	r8, #80	; 0x50
   521f0:	b	5367c <fputs@plt+0x42534>
   521f4:	ands	r3, r2, #512	; 0x200
   521f8:	str	r3, [sp, #64]	; 0x40
   521fc:	beq	52b78 <fputs@plt+0x41a30>
   52200:	ldr	r3, [sp, #28]
   52204:	mov	r1, #0
   52208:	ldrh	r5, [r3, #24]
   5220c:	strb	r1, [sp, #216]	; 0xd8
   52210:	ldr	r3, [r3, #28]
   52214:	str	r3, [sp, #72]	; 0x48
   52218:	ldr	r3, [r9, #-36]	; 0xffffffdc
   5221c:	str	r3, [sp, #100]	; 0x64
   52220:	ldrh	r3, [fp, #36]	; 0x24
   52224:	ands	r3, r3, #1
   52228:	moveq	r8, r3
   5222c:	beq	52254 <fputs@plt+0x4110c>
   52230:	ldrsb	r3, [fp, #38]	; 0x26
   52234:	cmp	r3, r1
   52238:	ble	52250 <fputs@plt+0x41108>
   5223c:	ldr	r3, [sp, #72]	; 0x48
   52240:	ldrh	r3, [r3, #50]	; 0x32
   52244:	cmp	r3, r5
   52248:	movhi	r8, #1
   5224c:	bhi	52254 <fputs@plt+0x4110c>
   52250:	mov	r8, r1
   52254:	ands	r1, r2, #32
   52258:	mov	r0, r8
   5225c:	str	r5, [sp, #128]	; 0x80
   52260:	ldrne	r1, [sp, #28]
   52264:	addne	r3, r5, #1
   52268:	movne	r0, #1
   5226c:	moveq	r3, r5
   52270:	ldrne	r1, [r1, #48]	; 0x30
   52274:	ldrne	r1, [r1, r5, lsl #2]
   52278:	ands	r2, r2, #16
   5227c:	streq	r2, [sp, #44]	; 0x2c
   52280:	str	r1, [sp, #64]	; 0x40
   52284:	beq	52328 <fputs@plt+0x411e0>
   52288:	ldr	r2, [sp, #28]
   5228c:	ldr	r2, [r2, #48]	; 0x30
   52290:	ldr	r3, [r2, r3, lsl #2]
   52294:	str	r3, [sp, #44]	; 0x2c
   52298:	ldrh	r3, [r3, #20]
   5229c:	tst	r3, #256	; 0x100
   522a0:	beq	522e4 <fputs@plt+0x4119c>
   522a4:	ldr	r2, [sp, #72]	; 0x48
   522a8:	and	r1, r6, #1
   522ac:	mov	r0, sl
   522b0:	ldr	r3, [r4, #76]	; 0x4c
   522b4:	ldr	r2, [r2, #28]
   522b8:	add	r3, r3, #1
   522bc:	str	r3, [r4, #76]	; 0x4c
   522c0:	str	r3, [r9, #-8]
   522c4:	ldrb	r2, [r2, r5]
   522c8:	cmp	r2, #1
   522cc:	eoreq	r1, r1, #1
   522d0:	mov	r2, r1
   522d4:	mov	r1, #22
   522d8:	bl	276a4 <fputs@plt+0x1655c>
   522dc:	ldr	r3, [sl, #32]
   522e0:	str	r3, [r9, #-4]
   522e4:	ldr	r3, [sp, #64]	; 0x40
   522e8:	cmp	r3, #0
   522ec:	bne	52324 <fputs@plt+0x411dc>
   522f0:	ldr	r3, [sp, #72]	; 0x48
   522f4:	ldr	r2, [r3, #4]
   522f8:	lsl	r3, r5, #1
   522fc:	ldrsh	r2, [r2, r3]
   52300:	cmp	r2, #0
   52304:	blt	52324 <fputs@plt+0x411dc>
   52308:	ldr	r3, [sp, #72]	; 0x48
   5230c:	ldr	r3, [r3, #12]
   52310:	ldr	r3, [r3, #4]
   52314:	add	r3, r3, r2, lsl #4
   52318:	ldrb	r3, [r3, #12]
   5231c:	cmp	r3, #0
   52320:	moveq	r8, #1
   52324:	mov	r0, #1
   52328:	ldr	r3, [sp, #72]	; 0x48
   5232c:	ldrh	r3, [r3, #50]	; 0x32
   52330:	cmp	r5, r3
   52334:	bcs	52784 <fputs@plt+0x4163c>
   52338:	ldr	r2, [sp, #36]	; 0x24
   5233c:	ldr	r3, [sp, #72]	; 0x48
   52340:	ldr	r3, [r3, #28]
   52344:	ldrb	r3, [r3, r5]
   52348:	clz	r3, r3
   5234c:	lsr	r3, r3, #5
   52350:	cmp	r2, r3
   52354:	strne	r8, [sp, #112]	; 0x70
   52358:	movne	r8, #0
   5235c:	bne	5279c <fputs@plt+0x41654>
   52360:	ldr	r7, [r4]
   52364:	ldr	r3, [r4, #8]
   52368:	str	r3, [sp, #104]	; 0x68
   5236c:	ldr	r3, [r9, #20]
   52370:	str	r3, [sp, #132]	; 0x84
   52374:	ldrh	r3, [r3, #42]	; 0x2a
   52378:	str	r3, [sp, #136]	; 0x88
   5237c:	ldr	r3, [sp, #132]	; 0x84
   52380:	ldr	r1, [r3, #28]
   52384:	ldr	r3, [r4, #76]	; 0x4c
   52388:	add	r2, r3, #1
   5238c:	str	r2, [sp, #56]	; 0x38
   52390:	ldr	r2, [sp, #132]	; 0x84
   52394:	ldrh	r2, [r2, #24]
   52398:	str	r2, [sp, #144]	; 0x90
   5239c:	add	r2, r0, r2
   523a0:	mov	r0, r7
   523a4:	add	r3, r3, r2
   523a8:	str	r2, [sp, #148]	; 0x94
   523ac:	str	r3, [r4, #76]	; 0x4c
   523b0:	bl	1ea8c <fputs@plt+0xd944>
   523b4:	mov	r1, r0
   523b8:	mov	r0, r7
   523bc:	bl	1e740 <fputs@plt+0xd5f8>
   523c0:	ldr	r3, [sp, #136]	; 0x88
   523c4:	mov	r7, r0
   523c8:	cmp	r3, #0
   523cc:	bne	527b0 <fputs@plt+0x41668>
   523d0:	ldr	r6, [sp, #136]	; 0x88
   523d4:	ldr	r3, [sp, #144]	; 0x90
   523d8:	cmp	r3, r6
   523dc:	bgt	52864 <fputs@plt+0x4171c>
   523e0:	cmp	r7, #0
   523e4:	ldrbne	r3, [r7, r5]
   523e8:	strbne	r3, [sp, #216]	; 0xd8
   523ec:	ldr	r3, [r9, #-28]	; 0xffffffe4
   523f0:	str	r3, [sp, #104]	; 0x68
   523f4:	ldr	r3, [sp, #44]	; 0x2c
   523f8:	cmp	r3, #0
   523fc:	moveq	r3, #1
   52400:	beq	52414 <fputs@plt+0x412cc>
   52404:	ldrh	r3, [r3, #18]
   52408:	tst	r3, #40	; 0x28
   5240c:	movne	r3, #1
   52410:	moveq	r3, #0
   52414:	str	r3, [sp, #132]	; 0x84
   52418:	ldr	r3, [sp, #64]	; 0x40
   5241c:	cmp	r3, #0
   52420:	moveq	r3, #1
   52424:	beq	52438 <fputs@plt+0x412f0>
   52428:	ldrh	r3, [r3, #18]
   5242c:	tst	r3, #40	; 0x28
   52430:	movne	r3, #1
   52434:	moveq	r3, #0
   52438:	ldr	r2, [sp, #44]	; 0x2c
   5243c:	str	r3, [sp, #136]	; 0x88
   52440:	adds	r3, r5, #0
   52444:	movne	r3, #1
   52448:	cmp	r2, #0
   5244c:	movne	r3, #1
   52450:	cmp	r2, #0
   52454:	str	r3, [sp, #140]	; 0x8c
   52458:	beq	5298c <fputs@plt+0x41844>
   5245c:	ldr	r3, [r2]
   52460:	mov	r0, r4
   52464:	ldr	r6, [r3, #16]
   52468:	ldr	r3, [sp, #56]	; 0x38
   5246c:	mov	r1, r6
   52470:	add	r3, r5, r3
   52474:	mov	r2, r3
   52478:	str	r3, [sp, #144]	; 0x90
   5247c:	bl	4d0a0 <fputs@plt+0x3bf58>
   52480:	ldr	r3, [sp, #44]	; 0x2c
   52484:	ldrh	r3, [r3, #20]
   52488:	tst	r3, #256	; 0x100
   5248c:	beq	524ac <fputs@plt+0x41364>
   52490:	mvn	r1, #0
   52494:	mov	r0, sl
   52498:	bl	1516c <fputs@plt+0x4024>
   5249c:	ldr	r3, [r9, #-8]
   524a0:	str	r3, [r0, #12]
   524a4:	mov	r3, #1
   524a8:	strb	r3, [r0, #3]
   524ac:	mov	r0, r6
   524b0:	bl	15534 <fputs@plt+0x43ec>
   524b4:	cmp	r0, #0
   524b8:	beq	524d0 <fputs@plt+0x41388>
   524bc:	mov	r1, #76	; 0x4c
   524c0:	mov	r0, sl
   524c4:	ldr	r3, [sp, #104]	; 0x68
   524c8:	ldr	r2, [sp, #144]	; 0x90
   524cc:	bl	276a4 <fputs@plt+0x1655c>
   524d0:	cmp	r7, #0
   524d4:	beq	52510 <fputs@plt+0x413c8>
   524d8:	ldrb	r1, [r7, r5]
   524dc:	mov	r0, r6
   524e0:	bl	15a20 <fputs@plt+0x48d8>
   524e4:	cmp	r0, #65	; 0x41
   524e8:	strbeq	r0, [r7, r5]
   524ec:	ldrb	r1, [r7, r5]
   524f0:	cmp	r1, #65	; 0x41
   524f4:	beq	52508 <fputs@plt+0x413c0>
   524f8:	mov	r0, r6
   524fc:	bl	19e30 <fputs@plt+0x8ce8>
   52500:	cmp	r0, #0
   52504:	beq	52510 <fputs@plt+0x413c8>
   52508:	mov	r3, #65	; 0x41
   5250c:	strb	r3, [r7, r5]
   52510:	add	r6, r5, #1
   52514:	mov	r3, r7
   52518:	mov	r0, r4
   5251c:	ldr	r1, [sp, #56]	; 0x38
   52520:	ldr	r2, [sp, #112]	; 0x70
   52524:	sub	r2, r6, r2
   52528:	bl	27458 <fputs@plt+0x16310>
   5252c:	ldr	r3, [sp, #28]
   52530:	ldrh	r3, [r3, #42]	; 0x2a
   52534:	cmp	r3, #0
   52538:	beq	52544 <fputs@plt+0x413fc>
   5253c:	cmp	r6, r3
   52540:	beq	5257c <fputs@plt+0x41434>
   52544:	ldr	r3, [pc, #-3764]	; 51698 <fputs@plt+0x40550>
   52548:	mov	r0, sl
   5254c:	ldr	r2, [sp, #36]	; 0x24
   52550:	add	r3, r3, r2
   52554:	ldr	r2, [sp, #140]	; 0x8c
   52558:	add	r3, r3, r2, lsl #2
   5255c:	ldr	r2, [sp, #132]	; 0x84
   52560:	add	r1, r3, r2, lsl #1
   52564:	ldr	r3, [sp, #56]	; 0x38
   52568:	ldrb	r1, [r1, #3952]	; 0xf70
   5256c:	ldr	r2, [sp, #100]	; 0x64
   52570:	stm	sp, {r3, r6}
   52574:	ldr	r3, [sp, #104]	; 0x68
   52578:	bl	27224 <fputs@plt+0x160dc>
   5257c:	ldr	r3, [sp, #64]	; 0x40
   52580:	cmp	r3, #0
   52584:	beq	529cc <fputs@plt+0x41884>
   52588:	ldr	r3, [r3]
   5258c:	mov	r2, #1
   52590:	mov	r0, r4
   52594:	ldr	r8, [r3, #16]
   52598:	ldr	r3, [sp, #56]	; 0x38
   5259c:	add	r6, r5, r3
   525a0:	mov	r1, r6
   525a4:	bl	1d088 <fputs@plt+0xbf40>
   525a8:	mov	r2, r6
   525ac:	mov	r1, r8
   525b0:	bl	4d0a0 <fputs@plt+0x3bf58>
   525b4:	ldr	r3, [sp, #64]	; 0x40
   525b8:	ldrh	r3, [r3, #20]
   525bc:	tst	r3, #256	; 0x100
   525c0:	beq	525e0 <fputs@plt+0x41498>
   525c4:	mvn	r1, #0
   525c8:	mov	r0, sl
   525cc:	bl	1516c <fputs@plt+0x4024>
   525d0:	ldr	r3, [r9, #-8]
   525d4:	str	r3, [r0, #12]
   525d8:	mov	r3, #1
   525dc:	strb	r3, [r0, #3]
   525e0:	mov	r0, r8
   525e4:	bl	15534 <fputs@plt+0x43ec>
   525e8:	cmp	r0, #0
   525ec:	beq	52604 <fputs@plt+0x414bc>
   525f0:	mov	r2, r6
   525f4:	mov	r1, #76	; 0x4c
   525f8:	ldr	r3, [sp, #104]	; 0x68
   525fc:	mov	r0, sl
   52600:	bl	276a4 <fputs@plt+0x1655c>
   52604:	ldrb	r1, [sp, #216]	; 0xd8
   52608:	mov	r0, r8
   5260c:	bl	15a20 <fputs@plt+0x48d8>
   52610:	cmp	r0, #65	; 0x41
   52614:	beq	52648 <fputs@plt+0x41500>
   52618:	ldrb	r1, [sp, #216]	; 0xd8
   5261c:	cmp	r1, #65	; 0x41
   52620:	beq	52648 <fputs@plt+0x41500>
   52624:	mov	r0, r8
   52628:	bl	19e30 <fputs@plt+0x8ce8>
   5262c:	cmp	r0, #0
   52630:	bne	52648 <fputs@plt+0x41500>
   52634:	add	r3, sp, #216	; 0xd8
   52638:	mov	r2, #1
   5263c:	mov	r1, r6
   52640:	mov	r0, r4
   52644:	bl	27458 <fputs@plt+0x16310>
   52648:	add	r3, r5, #1
   5264c:	str	r3, [sp, #128]	; 0x80
   52650:	mov	r1, r7
   52654:	ldr	r0, [sp, #88]	; 0x58
   52658:	bl	1c334 <fputs@plt+0xb1ec>
   5265c:	ldr	r3, [sl, #32]
   52660:	str	r3, [r9, #8]
   52664:	ldr	r3, [sp, #128]	; 0x80
   52668:	cmp	r3, #0
   5266c:	beq	526a8 <fputs@plt+0x41560>
   52670:	ldr	r1, [pc, #-4064]	; 51698 <fputs@plt+0x40550>
   52674:	mov	r0, sl
   52678:	ldr	r3, [sp, #36]	; 0x24
   5267c:	ldr	r2, [sp, #100]	; 0x64
   52680:	add	r1, r1, r3, lsl #1
   52684:	ldr	r3, [sp, #136]	; 0x88
   52688:	add	r1, r1, r3
   5268c:	ldr	r3, [sp, #128]	; 0x80
   52690:	ldrb	r1, [r1, #3960]	; 0xf78
   52694:	str	r3, [sp, #4]
   52698:	ldr	r3, [sp, #56]	; 0x38
   5269c:	str	r3, [sp]
   526a0:	ldr	r3, [sp, #104]	; 0x68
   526a4:	bl	27224 <fputs@plt+0x160dc>
   526a8:	ldr	r1, [sp, #44]	; 0x2c
   526ac:	ldr	r0, [sp, #80]	; 0x50
   526b0:	bl	162e4 <fputs@plt+0x519c>
   526b4:	ldr	r1, [sp, #64]	; 0x40
   526b8:	ldr	r0, [sp, #80]	; 0x50
   526bc:	bl	162e4 <fputs@plt+0x519c>
   526c0:	ldr	r3, [sp, #48]	; 0x30
   526c4:	cmp	r3, #0
   526c8:	bne	52738 <fputs@plt+0x415f0>
   526cc:	ldr	r3, [sp, #72]	; 0x48
   526d0:	ldr	r3, [r3, #12]
   526d4:	ldrb	r2, [r3, #42]	; 0x2a
   526d8:	tst	r2, #32
   526dc:	bne	52ad4 <fputs@plt+0x4198c>
   526e0:	ldrb	r3, [fp, #40]	; 0x28
   526e4:	cmp	r3, #0
   526e8:	beq	52a00 <fputs@plt+0x418b8>
   526ec:	ldr	r5, [r4, #76]	; 0x4c
   526f0:	mov	r1, #113	; 0x71
   526f4:	mov	r0, sl
   526f8:	ldr	r2, [sp, #100]	; 0x64
   526fc:	add	r5, r5, #1
   52700:	mov	r3, r5
   52704:	str	r5, [r4, #76]	; 0x4c
   52708:	bl	276a4 <fputs@plt+0x1655c>
   5270c:	mov	r3, r5
   52710:	mvn	r2, #0
   52714:	ldr	r1, [sp, #24]
   52718:	mov	r0, r4
   5271c:	bl	19fc8 <fputs@plt+0x8e80>
   52720:	mov	r1, #70	; 0x46
   52724:	mov	r0, sl
   52728:	str	r5, [sp]
   5272c:	ldr	r2, [sp, #24]
   52730:	ldr	r3, [sp, #48]	; 0x30
   52734:	bl	2713c <fputs@plt+0x15ff4>
   52738:	ldr	r3, [sp, #28]
   5273c:	ldr	r3, [r3, #36]	; 0x24
   52740:	tst	r3, #4096	; 0x1000
   52744:	mvnne	r2, #95	; 0x5f
   52748:	bne	5275c <fputs@plt+0x41614>
   5274c:	ldr	r2, [sp, #36]	; 0x24
   52750:	cmp	r2, #0
   52754:	movne	r2, #6
   52758:	moveq	r2, #7
   5275c:	strb	r2, [r9, #1]
   52760:	tst	r3, #15
   52764:	ldr	r2, [sp, #100]	; 0x64
   52768:	str	r2, [r9, #4]
   5276c:	ubfx	r2, r3, #16, #1
   52770:	strb	r2, [r9, #2]
   52774:	bne	51ef0 <fputs@plt+0x40da8>
   52778:	mov	r3, #1
   5277c:	strb	r3, [r9, #3]
   52780:	b	51ef0 <fputs@plt+0x40da8>
   52784:	andeq	r6, r6, #1
   52788:	movne	r6, #0
   5278c:	cmp	r6, #0
   52790:	bne	52360 <fputs@plt+0x41218>
   52794:	str	r8, [sp, #112]	; 0x70
   52798:	mov	r8, r6
   5279c:	ldr	r3, [sp, #44]	; 0x2c
   527a0:	ldr	r2, [sp, #64]	; 0x40
   527a4:	str	r2, [sp, #44]	; 0x2c
   527a8:	str	r3, [sp, #64]	; 0x40
   527ac:	b	52360 <fputs@plt+0x41218>
   527b0:	ldr	r3, [r9, #-36]	; 0xffffffdc
   527b4:	ldr	r0, [sp, #104]	; 0x68
   527b8:	str	r3, [sp, #140]	; 0x8c
   527bc:	ldr	r3, [sp, #36]	; 0x24
   527c0:	ldr	r2, [sp, #140]	; 0x8c
   527c4:	cmp	r3, #0
   527c8:	movne	r1, #105	; 0x69
   527cc:	moveq	r1, #108	; 0x6c
   527d0:	bl	27640 <fputs@plt+0x164f8>
   527d4:	mov	r1, #13
   527d8:	ldr	r0, [sp, #104]	; 0x68
   527dc:	bl	271b0 <fputs@plt+0x16068>
   527e0:	ldr	r3, [sp, #36]	; 0x24
   527e4:	mov	r6, r0
   527e8:	ldr	r0, [sp, #104]	; 0x68
   527ec:	ldr	r2, [sp, #140]	; 0x8c
   527f0:	cmp	r3, #0
   527f4:	ldr	r3, [sp, #136]	; 0x88
   527f8:	movne	r1, #63	; 0x3f
   527fc:	moveq	r1, #66	; 0x42
   52800:	str	r3, [sp, #4]
   52804:	ldr	r3, [sp, #56]	; 0x38
   52808:	str	r3, [sp]
   5280c:	mov	r3, #0
   52810:	bl	27224 <fputs@plt+0x160dc>
   52814:	mov	r1, r6
   52818:	str	r0, [r9, #-24]	; 0xffffffe8
   5281c:	mov	r6, #0
   52820:	ldr	r0, [sp, #104]	; 0x68
   52824:	bl	1c254 <fputs@plt+0xb10c>
   52828:	ldr	r3, [sp, #56]	; 0x38
   5282c:	str	r3, [sp, #204]	; 0xcc
   52830:	mov	r1, #47	; 0x2f
   52834:	ldr	r0, [sp, #104]	; 0x68
   52838:	ldr	r3, [sp, #204]	; 0xcc
   5283c:	ldr	r2, [sp, #140]	; 0x8c
   52840:	add	r3, r3, r6
   52844:	str	r3, [sp]
   52848:	mov	r3, r6
   5284c:	add	r6, r6, #1
   52850:	bl	2713c <fputs@plt+0x15ff4>
   52854:	ldr	r3, [sp, #136]	; 0x88
   52858:	cmp	r3, r6
   5285c:	bgt	52830 <fputs@plt+0x416e8>
   52860:	b	523d0 <fputs@plt+0x41288>
   52864:	mov	r0, r4
   52868:	ldr	r2, [sp, #80]	; 0x50
   5286c:	ldr	r3, [sp, #132]	; 0x84
   52870:	ldr	r3, [r3, #48]	; 0x30
   52874:	ldr	r3, [r3, r6, lsl #2]
   52878:	str	r3, [sp, #136]	; 0x88
   5287c:	ldr	r3, [sp, #56]	; 0x38
   52880:	ldr	r1, [sp, #136]	; 0x88
   52884:	add	r3, r6, r3
   52888:	str	r3, [sp, #4]
   5288c:	str	r3, [sp, #140]	; 0x8c
   52890:	ldr	r3, [sp, #36]	; 0x24
   52894:	str	r3, [sp]
   52898:	mov	r3, r6
   5289c:	bl	4cedc <fputs@plt+0x3bd94>
   528a0:	ldr	r3, [sp, #140]	; 0x8c
   528a4:	mov	r2, r0
   528a8:	cmp	r3, r0
   528ac:	beq	528d4 <fputs@plt+0x4178c>
   528b0:	ldr	r3, [sp, #148]	; 0x94
   528b4:	cmp	r3, #1
   528b8:	bne	52978 <fputs@plt+0x41830>
   528bc:	mov	r0, r4
   528c0:	ldr	r1, [sp, #56]	; 0x38
   528c4:	str	r2, [sp, #140]	; 0x8c
   528c8:	bl	1a120 <fputs@plt+0x8fd8>
   528cc:	ldr	r2, [sp, #140]	; 0x8c
   528d0:	str	r2, [sp, #56]	; 0x38
   528d4:	ldr	r3, [sp, #136]	; 0x88
   528d8:	movw	r2, #257	; 0x101
   528dc:	ldrh	r3, [r3, #18]
   528e0:	tst	r2, r3
   528e4:	bne	52970 <fputs@plt+0x41828>
   528e8:	ldr	r3, [sp, #136]	; 0x88
   528ec:	ldr	r3, [r3]
   528f0:	ldr	r3, [r3, #16]
   528f4:	str	r3, [sp, #140]	; 0x8c
   528f8:	ldr	r3, [sp, #136]	; 0x88
   528fc:	ldrh	r3, [r3, #20]
   52900:	tst	r3, #2048	; 0x800
   52904:	bne	52930 <fputs@plt+0x417e8>
   52908:	ldr	r0, [sp, #140]	; 0x8c
   5290c:	bl	15534 <fputs@plt+0x43ec>
   52910:	cmp	r0, #0
   52914:	beq	52930 <fputs@plt+0x417e8>
   52918:	ldr	r2, [sp, #56]	; 0x38
   5291c:	mov	r1, #76	; 0x4c
   52920:	ldr	r3, [r9, #-32]	; 0xffffffe0
   52924:	ldr	r0, [sp, #104]	; 0x68
   52928:	add	r2, r6, r2
   5292c:	bl	276a4 <fputs@plt+0x1655c>
   52930:	cmp	r7, #0
   52934:	beq	52970 <fputs@plt+0x41828>
   52938:	ldrb	r1, [r7, r6]
   5293c:	ldr	r0, [sp, #140]	; 0x8c
   52940:	bl	15a20 <fputs@plt+0x48d8>
   52944:	cmp	r0, #65	; 0x41
   52948:	strbeq	r0, [r7, r6]
   5294c:	ldrb	r1, [r7, r6]
   52950:	cmp	r1, #65	; 0x41
   52954:	beq	52968 <fputs@plt+0x41820>
   52958:	ldr	r0, [sp, #140]	; 0x8c
   5295c:	bl	19e30 <fputs@plt+0x8ce8>
   52960:	cmp	r0, #0
   52964:	beq	52970 <fputs@plt+0x41828>
   52968:	mov	r3, #65	; 0x41
   5296c:	strb	r3, [r7, r6]
   52970:	add	r6, r6, #1
   52974:	b	523d4 <fputs@plt+0x4128c>
   52978:	mov	r1, #31
   5297c:	ldr	r0, [sp, #104]	; 0x68
   52980:	ldr	r3, [sp, #140]	; 0x8c
   52984:	bl	276a4 <fputs@plt+0x1655c>
   52988:	b	528d4 <fputs@plt+0x4178c>
   5298c:	ldr	r3, [sp, #112]	; 0x70
   52990:	cmp	r3, #0
   52994:	moveq	r6, r5
   52998:	beq	52514 <fputs@plt+0x413cc>
   5299c:	mov	r1, #25
   529a0:	mov	r0, sl
   529a4:	ldr	r2, [sp, #44]	; 0x2c
   529a8:	add	r6, r5, #1
   529ac:	ldr	r3, [sp, #56]	; 0x38
   529b0:	add	r3, r5, r3
   529b4:	bl	276a4 <fputs@plt+0x1655c>
   529b8:	ldr	r3, [sp, #44]	; 0x2c
   529bc:	str	r3, [sp, #132]	; 0x84
   529c0:	mov	r3, #1
   529c4:	str	r3, [sp, #140]	; 0x8c
   529c8:	b	52514 <fputs@plt+0x413cc>
   529cc:	cmp	r8, #0
   529d0:	beq	52650 <fputs@plt+0x41508>
   529d4:	ldr	r3, [sp, #56]	; 0x38
   529d8:	mov	r1, #25
   529dc:	mov	r0, sl
   529e0:	ldr	r2, [sp, #64]	; 0x40
   529e4:	add	r3, r5, r3
   529e8:	bl	276a4 <fputs@plt+0x1655c>
   529ec:	add	r3, r5, #1
   529f0:	str	r3, [sp, #128]	; 0x80
   529f4:	ldr	r3, [sp, #64]	; 0x40
   529f8:	str	r3, [sp, #136]	; 0x88
   529fc:	b	52650 <fputs@plt+0x41508>
   52a00:	ldr	r5, [fp]
   52a04:	mov	r1, #112	; 0x70
   52a08:	ldr	r3, [sp, #24]
   52a0c:	ldr	r2, [sp, #100]	; 0x64
   52a10:	ldr	r6, [r5, #8]
   52a14:	str	r3, [sp]
   52a18:	ldr	r3, [sp, #48]	; 0x30
   52a1c:	mov	r0, r6
   52a20:	bl	2713c <fputs@plt+0x15ff4>
   52a24:	ldrh	r3, [fp, #36]	; 0x24
   52a28:	tst	r3, #32
   52a2c:	beq	52738 <fputs@plt+0x415f0>
   52a30:	ldr	r3, [r5, #416]	; 0x1a0
   52a34:	cmp	r3, #0
   52a38:	moveq	r3, r5
   52a3c:	ldr	r3, [r3, #336]	; 0x150
   52a40:	cmp	r3, #0
   52a44:	bne	52738 <fputs@plt+0x415f0>
   52a48:	ldr	r3, [sp, #72]	; 0x48
   52a4c:	ldr	r0, [r5]
   52a50:	ldr	r7, [r3, #12]
   52a54:	ldr	r3, [sp, #48]	; 0x30
   52a58:	ldrsh	r2, [r7, #34]	; 0x22
   52a5c:	add	r2, r2, #1
   52a60:	lsl	r2, r2, #2
   52a64:	bl	1def8 <fputs@plt+0xcdb0>
   52a68:	subs	r2, r0, #0
   52a6c:	beq	52738 <fputs@plt+0x415f0>
   52a70:	ldrsh	r3, [r7, #34]	; 0x22
   52a74:	str	r3, [r2]
   52a78:	ldr	r3, [sp, #72]	; 0x48
   52a7c:	ldrh	r1, [r3, #52]	; 0x34
   52a80:	sub	r1, r1, #1
   52a84:	ldr	r3, [sp, #48]	; 0x30
   52a88:	cmp	r3, r1
   52a8c:	blt	52aa4 <fputs@plt+0x4195c>
   52a90:	mvn	r3, #14
   52a94:	mvn	r1, #0
   52a98:	mov	r0, r6
   52a9c:	bl	23500 <fputs@plt+0x123b8>
   52aa0:	b	52738 <fputs@plt+0x415f0>
   52aa4:	ldr	r3, [sp, #72]	; 0x48
   52aa8:	ldr	r0, [r3, #4]
   52aac:	ldr	r3, [sp, #48]	; 0x30
   52ab0:	lsl	r3, r3, #1
   52ab4:	ldrsh	r3, [r0, r3]
   52ab8:	ldr	r0, [sp, #48]	; 0x30
   52abc:	cmp	r3, #0
   52ac0:	addge	r3, r3, #1
   52ac4:	add	r0, r0, #1
   52ac8:	strge	r0, [r2, r3, lsl #2]
   52acc:	str	r0, [sp, #48]	; 0x30
   52ad0:	b	52a84 <fputs@plt+0x4193c>
   52ad4:	ldr	r2, [sp, #24]
   52ad8:	ldr	r1, [sp, #100]	; 0x64
   52adc:	cmp	r2, r1
   52ae0:	beq	52738 <fputs@plt+0x415f0>
   52ae4:	ldr	r0, [r3, #8]
   52ae8:	bl	1a178 <fputs@plt+0x9030>
   52aec:	ldrh	r1, [r0, #50]	; 0x32
   52af0:	mov	r5, r0
   52af4:	mov	r0, r4
   52af8:	bl	155f0 <fputs@plt+0x44a8>
   52afc:	mov	r6, r0
   52b00:	ldrh	r3, [r5, #50]	; 0x32
   52b04:	ldr	r2, [sp, #48]	; 0x30
   52b08:	cmp	r2, r3
   52b0c:	blt	52b30 <fputs@plt+0x419e8>
   52b10:	mov	r1, #68	; 0x44
   52b14:	mov	r0, sl
   52b18:	str	r6, [sp]
   52b1c:	str	r3, [sp, #4]
   52b20:	ldr	r2, [sp, #24]
   52b24:	ldr	r3, [sp, #108]	; 0x6c
   52b28:	bl	27224 <fputs@plt+0x160dc>
   52b2c:	b	52738 <fputs@plt+0x415f0>
   52b30:	ldr	r3, [sp, #48]	; 0x30
   52b34:	ldr	r2, [r5, #4]
   52b38:	ldr	r0, [sp, #72]	; 0x48
   52b3c:	lsl	r3, r3, #1
   52b40:	ldrsh	r1, [r2, r3]
   52b44:	bl	1576c <fputs@plt+0x4624>
   52b48:	ldr	r3, [sp, #48]	; 0x30
   52b4c:	mov	r1, #47	; 0x2f
   52b50:	ldr	r2, [sp, #100]	; 0x64
   52b54:	add	r3, r6, r3
   52b58:	str	r3, [sp]
   52b5c:	mov	r3, r0
   52b60:	mov	r0, sl
   52b64:	bl	2713c <fputs@plt+0x15ff4>
   52b68:	ldr	r3, [sp, #48]	; 0x30
   52b6c:	add	r3, r3, #1
   52b70:	str	r3, [sp, #48]	; 0x30
   52b74:	b	52b00 <fputs@plt+0x419b8>
   52b78:	tst	r2, #8192	; 0x2000
   52b7c:	beq	5319c <fputs@plt+0x42054>
   52b80:	ldr	r3, [r4, #72]	; 0x48
   52b84:	mov	r6, #72	; 0x48
   52b88:	ldr	r0, [sl, #24]
   52b8c:	str	r3, [sp, #128]	; 0x80
   52b90:	add	r3, r3, #1
   52b94:	str	r3, [r4, #72]	; 0x48
   52b98:	ldr	r3, [r4, #76]	; 0x4c
   52b9c:	add	r3, r3, #1
   52ba0:	str	r3, [r4, #76]	; 0x4c
   52ba4:	str	r3, [sp, #56]	; 0x38
   52ba8:	bl	2703c <fputs@plt+0x15ef4>
   52bac:	mla	r3, r6, r7, r8
   52bb0:	str	r0, [sp, #144]	; 0x90
   52bb4:	ldr	r3, [r3, #24]
   52bb8:	str	r3, [sp, #36]	; 0x24
   52bbc:	ldr	r3, [sp, #28]
   52bc0:	ldr	r3, [r3, #48]	; 0x30
   52bc4:	ldr	r3, [r3]
   52bc8:	str	r3, [sp, #132]	; 0x84
   52bcc:	ldr	r3, [r3, #12]
   52bd0:	str	r3, [sp, #136]	; 0x88
   52bd4:	mov	r3, #15
   52bd8:	strb	r3, [r9, #1]
   52bdc:	ldr	r3, [sp, #56]	; 0x38
   52be0:	str	r3, [r9, #4]
   52be4:	ldrb	r5, [fp, #43]	; 0x2b
   52be8:	cmp	r5, #1
   52bec:	ldrls	r3, [fp, #4]
   52bf0:	strls	r3, [sp, #28]
   52bf4:	bls	52c6c <fputs@plt+0x41b24>
   52bf8:	ldr	r0, [sp, #88]	; 0x58
   52bfc:	ldr	r3, [sp, #92]	; 0x5c
   52c00:	sub	r5, r5, r3
   52c04:	sub	r3, r5, #1
   52c08:	mul	r2, r6, r3
   52c0c:	str	r3, [sp, #44]	; 0x2c
   52c10:	ldr	r3, [sp, #64]	; 0x40
   52c14:	add	r2, r2, #80	; 0x50
   52c18:	bl	1de54 <fputs@plt+0xcd0c>
   52c1c:	subs	r3, r0, #0
   52c20:	str	r3, [sp, #28]
   52c24:	beq	51f30 <fputs@plt+0x40de8>
   52c28:	mla	r1, r6, r7, r8
   52c2c:	uxtb	r5, r5
   52c30:	mov	r0, r3
   52c34:	mov	r2, r6
   52c38:	mov	r8, #80	; 0x50
   52c3c:	str	r5, [r3, #4]
   52c40:	add	r1, r1, #8
   52c44:	str	r5, [r0], #8
   52c48:	mov	r5, #1
   52c4c:	bl	10fbc <memcpy@plt>
   52c50:	ldr	r7, [fp, #4]
   52c54:	ldr	r3, [sp, #28]
   52c58:	add	r7, r7, #8
   52c5c:	add	r3, r3, #80	; 0x50
   52c60:	ldr	r2, [sp, #44]	; 0x2c
   52c64:	cmp	r2, r5
   52c68:	bge	52db4 <fputs@plt+0x41c6c>
   52c6c:	ldrh	r3, [fp, #36]	; 0x24
   52c70:	tst	r3, #8
   52c74:	movne	r3, #0
   52c78:	movne	r8, r3
   52c7c:	strne	r3, [sp, #48]	; 0x30
   52c80:	bne	52cc0 <fputs@plt+0x41b78>
   52c84:	ldr	r3, [sp, #36]	; 0x24
   52c88:	ldrb	r2, [r3, #42]	; 0x2a
   52c8c:	ands	r2, r2, #32
   52c90:	bne	52ddc <fputs@plt+0x41c94>
   52c94:	ldr	r3, [r4, #76]	; 0x4c
   52c98:	mov	r1, #25
   52c9c:	mov	r0, sl
   52ca0:	add	r8, r3, #1
   52ca4:	mov	r3, r8
   52ca8:	str	r8, [r4, #76]	; 0x4c
   52cac:	bl	276a4 <fputs@plt+0x1655c>
   52cb0:	ldr	r3, [r4, #76]	; 0x4c
   52cb4:	add	r3, r3, #1
   52cb8:	str	r3, [sp, #48]	; 0x30
   52cbc:	str	r3, [r4, #76]	; 0x4c
   52cc0:	mov	r2, #0
   52cc4:	mov	r1, #22
   52cc8:	ldr	r3, [sp, #56]	; 0x38
   52ccc:	mov	r0, sl
   52cd0:	bl	276a4 <fputs@plt+0x1655c>
   52cd4:	ldr	r3, [fp, #340]	; 0x154
   52cd8:	str	r0, [sp, #204]	; 0xcc
   52cdc:	cmp	r3, #1
   52ce0:	movgt	r5, #0
   52ce4:	movgt	r7, #48	; 0x30
   52ce8:	movgt	r6, r5
   52cec:	bgt	52e1c <fputs@plt+0x41cd4>
   52cf0:	mov	r3, #0
   52cf4:	str	r3, [sp, #44]	; 0x2c
   52cf8:	mov	r5, #0
   52cfc:	mov	r3, #240	; 0xf0
   52d00:	str	r3, [sp, #72]	; 0x48
   52d04:	str	r5, [sp, #112]	; 0x70
   52d08:	str	r5, [sp, #140]	; 0x8c
   52d0c:	ldr	r3, [sp, #136]	; 0x88
   52d10:	ldr	r3, [r3, #12]
   52d14:	cmp	r5, r3
   52d18:	blt	52eb4 <fputs@plt+0x41d6c>
   52d1c:	ldr	r3, [sp, #112]	; 0x70
   52d20:	cmp	r3, #0
   52d24:	str	r3, [r9, #12]
   52d28:	ldrne	r3, [sp, #128]	; 0x80
   52d2c:	strne	r3, [r9, #-36]	; 0xffffffdc
   52d30:	ldr	r3, [sp, #44]	; 0x2c
   52d34:	cmp	r3, #0
   52d38:	beq	52d54 <fputs@plt+0x41c0c>
   52d3c:	ldr	r2, [sp, #44]	; 0x2c
   52d40:	mov	r3, #0
   52d44:	ldr	r0, [sp, #88]	; 0x58
   52d48:	mov	r1, r2
   52d4c:	str	r3, [r2, #12]
   52d50:	bl	200a0 <fputs@plt+0xef58>
   52d54:	ldr	r2, [sl, #32]
   52d58:	mov	r0, sl
   52d5c:	ldr	r1, [sp, #204]	; 0xcc
   52d60:	bl	1516c <fputs@plt+0x4024>
   52d64:	ldr	r1, [r9, #-32]	; 0xffffffe0
   52d68:	str	r2, [r0, #4]
   52d6c:	mov	r0, sl
   52d70:	bl	2785c <fputs@plt+0x16714>
   52d74:	mov	r0, sl
   52d78:	ldr	r1, [sp, #144]	; 0x90
   52d7c:	bl	15144 <fputs@plt+0x3ffc>
   52d80:	ldrb	r3, [fp, #43]	; 0x2b
   52d84:	cmp	r3, #1
   52d88:	bls	52d98 <fputs@plt+0x41c50>
   52d8c:	ldr	r1, [sp, #28]
   52d90:	ldr	r0, [sp, #88]	; 0x58
   52d94:	bl	1c334 <fputs@plt+0xb1ec>
   52d98:	ldr	r3, [sp, #140]	; 0x8c
   52d9c:	cmp	r3, #0
   52da0:	bne	51ef0 <fputs@plt+0x40da8>
   52da4:	ldr	r0, [sp, #80]	; 0x50
   52da8:	ldr	r1, [sp, #132]	; 0x84
   52dac:	bl	162e4 <fputs@plt+0x519c>
   52db0:	b	51ef0 <fputs@plt+0x40da8>
   52db4:	mul	r2, r8, r5
   52db8:	mov	r0, r3
   52dbc:	add	r5, r5, #1
   52dc0:	ldrb	r1, [r9, r2]
   52dc4:	mov	r2, #72	; 0x48
   52dc8:	add	r1, r1, r1, lsl #3
   52dcc:	add	r1, r7, r1, lsl #3
   52dd0:	bl	10fbc <memcpy@plt>
   52dd4:	add	r3, r0, #72	; 0x48
   52dd8:	b	52c60 <fputs@plt+0x41b18>
   52ddc:	ldr	r3, [sp, #36]	; 0x24
   52de0:	ldr	r0, [r3, #8]
   52de4:	bl	1a178 <fputs@plt+0x9030>
   52de8:	ldr	r8, [r4, #72]	; 0x48
   52dec:	mov	r5, r0
   52df0:	mov	r1, #57	; 0x39
   52df4:	mov	r0, sl
   52df8:	add	r3, r8, #1
   52dfc:	mov	r2, r8
   52e00:	str	r3, [r4, #72]	; 0x48
   52e04:	ldrh	r3, [r5, #50]	; 0x32
   52e08:	bl	276a4 <fputs@plt+0x1655c>
   52e0c:	mov	r1, r5
   52e10:	mov	r0, r4
   52e14:	bl	31e60 <fputs@plt+0x20d18>
   52e18:	b	52cb0 <fputs@plt+0x41b68>
   52e1c:	ldr	r2, [fp, #348]	; 0x15c
   52e20:	mul	r3, r7, r5
   52e24:	add	r0, r2, r3
   52e28:	ldr	r1, [r2, r3]
   52e2c:	ldr	r3, [sp, #132]	; 0x84
   52e30:	cmp	r3, r0
   52e34:	beq	52e7c <fputs@plt+0x41d34>
   52e38:	ldr	r3, [r1, #4]
   52e3c:	tst	r3, #1
   52e40:	bne	52e7c <fputs@plt+0x41d34>
   52e44:	ldrh	r2, [r0, #20]
   52e48:	ands	r2, r2, #6
   52e4c:	bne	52e7c <fputs@plt+0x41d34>
   52e50:	ldrh	r3, [r0, #18]
   52e54:	ubfx	r3, r3, #0, #13
   52e58:	cmp	r3, #0
   52e5c:	beq	52e7c <fputs@plt+0x41d34>
   52e60:	ldr	r0, [sp, #88]	; 0x58
   52e64:	bl	20ef8 <fputs@plt+0xfdb0>
   52e68:	mov	r2, r0
   52e6c:	mov	r1, r6
   52e70:	ldr	r0, [sp, #88]	; 0x58
   52e74:	bl	20490 <fputs@plt+0xf348>
   52e78:	mov	r6, r0
   52e7c:	ldr	r3, [fp, #340]	; 0x154
   52e80:	add	r5, r5, #1
   52e84:	cmp	r5, r3
   52e88:	blt	52e1c <fputs@plt+0x41cd4>
   52e8c:	cmp	r6, #0
   52e90:	beq	52cf0 <fputs@plt+0x41ba8>
   52e94:	mov	r2, #0
   52e98:	mov	r3, r6
   52e9c:	mov	r1, #328	; 0x148
   52ea0:	mov	r0, r4
   52ea4:	str	r2, [sp]
   52ea8:	bl	30468 <fputs@plt+0x1f320>
   52eac:	str	r0, [sp, #44]	; 0x2c
   52eb0:	b	52cf8 <fputs@plt+0x41bb0>
   52eb4:	mov	r3, #48	; 0x30
   52eb8:	ldr	ip, [sp, #24]
   52ebc:	ldr	r2, [sp, #136]	; 0x88
   52ec0:	mul	r3, r3, r5
   52ec4:	ldr	r2, [r2, #20]
   52ec8:	add	r1, r2, r3
   52ecc:	ldr	r0, [r1, #8]
   52ed0:	cmp	ip, r0
   52ed4:	beq	52ee4 <fputs@plt+0x41d9c>
   52ed8:	ldrh	r1, [r1, #18]
   52edc:	tst	r1, #1024	; 0x400
   52ee0:	beq	53094 <fputs@plt+0x41f4c>
   52ee4:	ldr	r2, [r2, r3]
   52ee8:	ldr	r3, [sp, #44]	; 0x2c
   52eec:	cmp	r3, #0
   52ef0:	beq	52f08 <fputs@plt+0x41dc0>
   52ef4:	ldr	r3, [r2, #4]
   52ef8:	tst	r3, #1
   52efc:	ldreq	r3, [sp, #44]	; 0x2c
   52f00:	streq	r2, [r3, #12]
   52f04:	moveq	r2, r3
   52f08:	mov	r0, r4
   52f0c:	ldr	r1, [sp, #28]
   52f10:	ldr	r3, [sp, #128]	; 0x80
   52f14:	str	r3, [sp, #8]
   52f18:	ldr	r3, [sp, #72]	; 0x48
   52f1c:	str	r3, [sp, #4]
   52f20:	mov	r3, #0
   52f24:	str	r3, [sp]
   52f28:	bl	50750 <fputs@plt+0x3f608>
   52f2c:	subs	r3, r0, #0
   52f30:	str	r3, [sp, #100]	; 0x64
   52f34:	beq	53094 <fputs@plt+0x41f4c>
   52f38:	ldrb	r3, [r4, #453]	; 0x1c5
   52f3c:	cmp	r3, #2
   52f40:	bne	52f68 <fputs@plt+0x41e20>
   52f44:	mov	r3, #0
   52f48:	add	r2, r0, #736	; 0x2e0
   52f4c:	ldr	r1, [sp, #28]
   52f50:	mov	r0, r4
   52f54:	str	r3, [sp, #4]
   52f58:	ldrb	r3, [r9]
   52f5c:	str	r3, [sp]
   52f60:	ldr	r3, [sp, #92]	; 0x5c
   52f64:	bl	3872c <fputs@plt+0x275e4>
   52f68:	ldrh	r6, [fp, #36]	; 0x24
   52f6c:	ands	r6, r6, #8
   52f70:	movne	r6, #0
   52f74:	bne	52fe0 <fputs@plt+0x41e98>
   52f78:	ldr	r3, [sp, #136]	; 0x88
   52f7c:	ldr	r3, [r3, #12]
   52f80:	sub	r3, r3, #1
   52f84:	cmp	r5, r3
   52f88:	movne	r3, r5
   52f8c:	mvneq	r3, #0
   52f90:	str	r3, [sp, #64]	; 0x40
   52f94:	ldr	r3, [sp, #36]	; 0x24
   52f98:	ldrb	r7, [r3, #42]	; 0x2a
   52f9c:	ands	r7, r7, #32
   52fa0:	bne	5309c <fputs@plt+0x41f54>
   52fa4:	mvn	r2, #0
   52fa8:	mov	r0, r4
   52fac:	ldr	r1, [sp, #36]	; 0x24
   52fb0:	ldr	r3, [sp, #48]	; 0x30
   52fb4:	stm	sp, {r3, r7}
   52fb8:	ldr	r3, [sp, #24]
   52fbc:	bl	38370 <fputs@plt+0x27228>
   52fc0:	ldr	r3, [sp, #64]	; 0x40
   52fc4:	mov	r2, r8
   52fc8:	mov	r1, #131	; 0x83
   52fcc:	stm	sp, {r0, r3}
   52fd0:	mov	r3, r7
   52fd4:	mov	r0, sl
   52fd8:	bl	27224 <fputs@plt+0x160dc>
   52fdc:	mov	r6, r0
   52fe0:	mov	r1, #14
   52fe4:	mov	r0, sl
   52fe8:	ldr	r2, [sp, #56]	; 0x38
   52fec:	ldr	r3, [sp, #144]	; 0x90
   52ff0:	bl	276a4 <fputs@plt+0x1655c>
   52ff4:	cmp	r6, #0
   52ff8:	beq	53008 <fputs@plt+0x41ec0>
   52ffc:	mov	r1, r6
   53000:	mov	r0, sl
   53004:	bl	1c254 <fputs@plt+0xb10c>
   53008:	ldr	r3, [sp, #100]	; 0x64
   5300c:	ldrb	r3, [r3, #41]	; 0x29
   53010:	cmp	r3, #0
   53014:	ldr	r3, [sp, #140]	; 0x8c
   53018:	movne	r3, #1
   5301c:	str	r3, [sp, #140]	; 0x8c
   53020:	ldr	r3, [sp, #100]	; 0x64
   53024:	ldr	r3, [r3, #800]	; 0x320
   53028:	ldr	r6, [r3, #36]	; 0x24
   5302c:	ands	r6, r6, #512	; 0x200
   53030:	beq	53088 <fputs@plt+0x41f40>
   53034:	cmp	r5, #0
   53038:	ldr	r6, [r3, #28]
   5303c:	beq	53050 <fputs@plt+0x41f08>
   53040:	ldr	r3, [sp, #112]	; 0x70
   53044:	cmp	r3, r6
   53048:	movne	r6, #0
   5304c:	bne	53088 <fputs@plt+0x41f40>
   53050:	ldr	r3, [sp, #36]	; 0x24
   53054:	ldrb	r3, [r3, #42]	; 0x2a
   53058:	tst	r3, #32
   5305c:	movweq	r3, #4336	; 0x10f0
   53060:	streq	r3, [sp, #72]	; 0x48
   53064:	beq	53088 <fputs@plt+0x41f40>
   53068:	ldrb	r3, [r6, #55]	; 0x37
   5306c:	ldr	r2, [sp, #72]	; 0x48
   53070:	and	r3, r3, #3
   53074:	cmp	r3, #2
   53078:	movw	r3, #4336	; 0x10f0
   5307c:	movne	r2, r3
   53080:	moveq	r6, #0
   53084:	str	r2, [sp, #72]	; 0x48
   53088:	ldr	r0, [sp, #100]	; 0x64
   5308c:	bl	27c80 <fputs@plt+0x16b38>
   53090:	str	r6, [sp, #112]	; 0x70
   53094:	add	r5, r5, #1
   53098:	b	52d0c <fputs@plt+0x41bc4>
   5309c:	ldr	r3, [sp, #36]	; 0x24
   530a0:	ldr	r0, [r3, #8]
   530a4:	bl	1a178 <fputs@plt+0x9030>
   530a8:	ldrh	r7, [r0, #50]	; 0x32
   530ac:	str	r0, [sp, #148]	; 0x94
   530b0:	mov	r0, r4
   530b4:	mov	r1, r7
   530b8:	bl	155f0 <fputs@plt+0x44a8>
   530bc:	str	r0, [sp, #104]	; 0x68
   530c0:	cmp	r7, r6
   530c4:	bgt	53168 <fputs@plt+0x42020>
   530c8:	ldr	r3, [sp, #64]	; 0x40
   530cc:	cmp	r3, #0
   530d0:	ldreq	r6, [sp, #64]	; 0x40
   530d4:	beq	53104 <fputs@plt+0x41fbc>
   530d8:	mov	r2, r8
   530dc:	mov	r1, #69	; 0x45
   530e0:	ldr	r3, [sp, #104]	; 0x68
   530e4:	mov	r0, sl
   530e8:	stm	sp, {r3, r7}
   530ec:	mov	r3, #0
   530f0:	bl	27224 <fputs@plt+0x160dc>
   530f4:	ldr	r3, [sp, #64]	; 0x40
   530f8:	mov	r6, r0
   530fc:	cmp	r3, #0
   53100:	blt	53154 <fputs@plt+0x4200c>
   53104:	ldr	r3, [sp, #48]	; 0x30
   53108:	mov	r1, #49	; 0x31
   5310c:	mov	r0, sl
   53110:	ldr	r2, [sp, #104]	; 0x68
   53114:	str	r3, [sp]
   53118:	mov	r3, r7
   5311c:	bl	2713c <fputs@plt+0x15ff4>
   53120:	mov	r3, #0
   53124:	mov	r2, r8
   53128:	mov	r1, #110	; 0x6e
   5312c:	mov	r0, sl
   53130:	str	r3, [sp]
   53134:	ldr	r3, [sp, #48]	; 0x30
   53138:	bl	2713c <fputs@plt+0x15ff4>
   5313c:	ldr	r3, [sp, #64]	; 0x40
   53140:	cmp	r3, #0
   53144:	beq	53154 <fputs@plt+0x4200c>
   53148:	mov	r1, #16
   5314c:	mov	r0, sl
   53150:	bl	19404 <fputs@plt+0x82bc>
   53154:	mov	r2, r7
   53158:	mov	r0, r4
   5315c:	ldr	r1, [sp, #104]	; 0x68
   53160:	bl	1d100 <fputs@plt+0xbfb8>
   53164:	b	52fe0 <fputs@plt+0x41e98>
   53168:	mov	r0, r4
   5316c:	ldr	r1, [sp, #36]	; 0x24
   53170:	ldr	r3, [sp, #148]	; 0x94
   53174:	ldr	r2, [r3, #4]
   53178:	lsl	r3, r6, #1
   5317c:	ldrsh	r2, [r2, r3]
   53180:	ldr	r3, [sp, #104]	; 0x68
   53184:	add	r3, r3, r6
   53188:	add	r6, r6, #1
   5318c:	str	r3, [sp]
   53190:	ldr	r3, [sp, #24]
   53194:	bl	38448 <fputs@plt+0x27300>
   53198:	b	530c0 <fputs@plt+0x41f78>
   5319c:	tst	r1, #32
   531a0:	bne	52170 <fputs@plt+0x41028>
   531a4:	ldr	r1, [pc, #1376]	; 5370c <fputs@plt+0x425c4>
   531a8:	mov	r0, sl
   531ac:	ldr	r2, [sp, #24]
   531b0:	ldr	r3, [sp, #36]	; 0x24
   531b4:	add	r1, r1, r3
   531b8:	ldrb	r3, [r1, #3964]	; 0xf7c
   531bc:	ldrb	r1, [r1, #3966]	; 0xf7e
   531c0:	strb	r3, [r9, #1]
   531c4:	ldr	r3, [sp, #24]
   531c8:	str	r3, [r9, #4]
   531cc:	mov	r3, r5
   531d0:	bl	276a4 <fputs@plt+0x1655c>
   531d4:	add	r0, r0, #1
   531d8:	str	r0, [r9, #8]
   531dc:	b	52778 <fputs@plt+0x41630>
   531e0:	ldrh	r6, [r5, #-28]	; 0xffffffe4
   531e4:	tst	r6, #6
   531e8:	bne	53288 <fputs@plt+0x42140>
   531ec:	ldmdb	r5, {r0, r2}
   531f0:	ldr	r1, [r9, #28]
   531f4:	ldr	r3, [r9, #32]
   531f8:	and	r1, r0, r1
   531fc:	and	r3, r2, r3
   53200:	str	r1, [sp, #184]	; 0xb8
   53204:	str	r3, [sp, #188]	; 0xbc
   53208:	ldrd	r2, [sp, #184]	; 0xb8
   5320c:	orrs	r3, r2, r3
   53210:	movne	r3, #1
   53214:	strbne	r3, [fp, #41]	; 0x29
   53218:	bne	53288 <fputs@plt+0x42140>
   5321c:	ldr	r3, [r9, #-44]	; 0xffffffd4
   53220:	ldr	r8, [r5, #-48]	; 0xffffffd0
   53224:	cmp	r3, #0
   53228:	beq	53238 <fputs@plt+0x420f0>
   5322c:	ldr	r3, [r8, #4]
   53230:	tst	r3, #1
   53234:	beq	53288 <fputs@plt+0x42140>
   53238:	ands	r6, r6, #512	; 0x200
   5323c:	beq	53254 <fputs@plt+0x4210c>
   53240:	mov	r1, #46	; 0x2e
   53244:	mov	r0, sl
   53248:	ldr	r2, [r9, #-8]
   5324c:	bl	27640 <fputs@plt+0x164f8>
   53250:	mov	r6, r0
   53254:	mov	r3, #16
   53258:	mov	r1, r8
   5325c:	ldr	r2, [sp, #108]	; 0x6c
   53260:	mov	r0, r4
   53264:	bl	4ead8 <fputs@plt+0x3d990>
   53268:	cmp	r6, #0
   5326c:	beq	5327c <fputs@plt+0x42134>
   53270:	mov	r1, r6
   53274:	mov	r0, sl
   53278:	bl	1c254 <fputs@plt+0xb10c>
   5327c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   53280:	orr	r3, r3, #4
   53284:	strh	r3, [r5, #-28]	; 0xffffffe4
   53288:	sub	r7, r7, #1
   5328c:	b	51ef8 <fputs@plt+0x40db0>
   53290:	ldrh	r2, [r5, #20]
   53294:	tst	r2, #6
   53298:	bne	53370 <fputs@plt+0x42228>
   5329c:	ldrh	r2, [r5, #18]
   532a0:	tst	r2, #130	; 0x82
   532a4:	beq	53370 <fputs@plt+0x42228>
   532a8:	tst	r2, #2048	; 0x800
   532ac:	beq	53370 <fputs@plt+0x42228>
   532b0:	ldr	r2, [r5, #8]
   532b4:	ldr	r1, [sp, #24]
   532b8:	cmp	r1, r2
   532bc:	bne	53370 <fputs@plt+0x42228>
   532c0:	cmp	r3, #0
   532c4:	bne	53370 <fputs@plt+0x42228>
   532c8:	ldr	r8, [r5]
   532cc:	str	r3, [sp, #12]
   532d0:	mov	r3, #131	; 0x83
   532d4:	ldr	r0, [sp, #124]	; 0x7c
   532d8:	str	r3, [sp, #8]
   532dc:	ldr	r3, [sp, #116]	; 0x74
   532e0:	str	r3, [sp]
   532e4:	ldr	r3, [sp, #120]	; 0x78
   532e8:	str	r3, [sp, #4]
   532ec:	ldr	r2, [r5, #12]
   532f0:	bl	33084 <fputs@plt+0x21f3c>
   532f4:	subs	r1, r0, #0
   532f8:	beq	53370 <fputs@plt+0x42228>
   532fc:	ldrh	r3, [r1, #20]
   53300:	str	r1, [sp, #28]
   53304:	tst	r3, #4
   53308:	bne	53370 <fputs@plt+0x42228>
   5330c:	mov	r2, #48	; 0x30
   53310:	mov	r3, #0
   53314:	ldr	r0, [sp, #88]	; 0x58
   53318:	bl	1de54 <fputs@plt+0xcd0c>
   5331c:	subs	r6, r0, #0
   53320:	beq	53370 <fputs@plt+0x42228>
   53324:	ldr	r1, [sp, #28]
   53328:	mov	ip, r6
   5332c:	ldr	lr, [r1]
   53330:	ldm	lr!, {r0, r1, r2, r3}
   53334:	stmia	ip!, {r0, r1, r2, r3}
   53338:	ldm	lr!, {r0, r1, r2, r3}
   5333c:	stmia	ip!, {r0, r1, r2, r3}
   53340:	ldm	lr, {r0, r1, r2, r3}
   53344:	stm	ip, {r0, r1, r2, r3}
   53348:	mov	r1, r6
   5334c:	mov	r0, r4
   53350:	ldr	r3, [r8, #12]
   53354:	ldr	r2, [sp, #108]	; 0x6c
   53358:	str	r3, [r6, #12]
   5335c:	mov	r3, #16
   53360:	bl	4ead8 <fputs@plt+0x3d990>
   53364:	mov	r1, r6
   53368:	ldr	r0, [sp, #88]	; 0x58
   5336c:	bl	1c334 <fputs@plt+0xb1ec>
   53370:	sub	r7, r7, #1
   53374:	add	r5, r5, #48	; 0x30
   53378:	b	51f0c <fputs@plt+0x40dc4>
   5337c:	ldr	r2, [sl, #32]
   53380:	mov	r1, #22
   53384:	mov	r0, sl
   53388:	mov	r6, #0
   5338c:	str	r2, [r9, #-16]
   53390:	mov	r2, #1
   53394:	bl	276a4 <fputs@plt+0x1655c>
   53398:	mov	r0, r4
   5339c:	bl	1cedc <fputs@plt+0xbd94>
   533a0:	ldr	r5, [fp, #348]	; 0x15c
   533a4:	ldr	r3, [fp, #340]	; 0x154
   533a8:	cmp	r6, r3
   533ac:	bge	51f20 <fputs@plt+0x40dd8>
   533b0:	ldrh	r3, [r5, #20]
   533b4:	tst	r3, #6
   533b8:	bne	53408 <fputs@plt+0x422c0>
   533bc:	ldr	r1, [r9, #28]
   533c0:	ldr	r3, [r9, #32]
   533c4:	ldr	r0, [r5, #40]	; 0x28
   533c8:	ldr	r2, [r5, #44]	; 0x2c
   533cc:	and	r1, r0, r1
   533d0:	and	r3, r2, r3
   533d4:	str	r1, [sp, #192]	; 0xc0
   533d8:	str	r3, [sp, #196]	; 0xc4
   533dc:	ldrd	r2, [sp, #192]	; 0xc0
   533e0:	orrs	r3, r2, r3
   533e4:	bne	53408 <fputs@plt+0x422c0>
   533e8:	mov	r3, #16
   533ec:	mov	r0, r4
   533f0:	ldr	r1, [r5]
   533f4:	ldr	r2, [sp, #108]	; 0x6c
   533f8:	bl	4ead8 <fputs@plt+0x3d990>
   533fc:	ldrh	r3, [r5, #20]
   53400:	orr	r3, r3, #4
   53404:	strh	r3, [r5, #20]
   53408:	add	r6, r6, #1
   5340c:	add	r5, r5, #48	; 0x30
   53410:	b	533a4 <fputs@plt+0x4225c>
   53414:	mov	r3, r7
   53418:	ldr	r1, [pc, #752]	; 53710 <fputs@plt+0x425c8>
   5341c:	ldr	r2, [r9]
   53420:	ldr	r0, [sp, #20]
   53424:	bl	2fdcc <fputs@plt+0x1ec84>
   53428:	add	r6, r6, #1
   5342c:	add	r4, r4, #72	; 0x48
   53430:	ldr	r3, [sp, #32]
   53434:	ldr	r3, [r3]
   53438:	cmp	r3, r6
   5343c:	bgt	509c8 <fputs@plt+0x3f880>
   53440:	ldr	r0, [sp, #32]
   53444:	ldr	r1, [sp, #124]	; 0x7c
   53448:	bl	50720 <fputs@plt+0x3f5d8>
   5344c:	ldr	r3, [sp, #40]	; 0x28
   53450:	ldrb	r3, [r3, #69]	; 0x45
   53454:	cmp	r3, #0
   53458:	str	r3, [sp, #24]
   5345c:	bne	51064 <fputs@plt+0x3ff1c>
   53460:	ldr	r3, [sp, #68]	; 0x44
   53464:	ands	r3, r3, #1024	; 0x400
   53468:	str	r3, [sp, #92]	; 0x5c
   5346c:	beq	5349c <fputs@plt+0x42354>
   53470:	ldr	r3, [sp, #32]
   53474:	ldr	r3, [r3]
   53478:	cmp	r3, #1
   5347c:	beq	50ae4 <fputs@plt+0x3f99c>
   53480:	cmp	r8, #0
   53484:	bne	5349c <fputs@plt+0x42354>
   53488:	ldrh	r3, [fp, #36]	; 0x24
   5348c:	orr	r3, r3, #512	; 0x200
   53490:	strh	r3, [fp, #36]	; 0x24
   53494:	ldr	r3, [sp, #280]	; 0x118
   53498:	str	r3, [fp, #8]
   5349c:	ldr	r3, [sp, #52]	; 0x34
   534a0:	cmp	r3, #1
   534a4:	bne	50d9c <fputs@plt+0x3fc54>
   534a8:	ldr	r7, [sp, #220]	; 0xdc
   534ac:	ldrh	r3, [r7, #36]	; 0x24
   534b0:	tst	r3, #32
   534b4:	bne	50d9c <fputs@plt+0x3fc54>
   534b8:	ldr	r8, [r7, #4]
   534bc:	ldr	r5, [r8, #24]
   534c0:	ldrb	r3, [r5, #42]	; 0x2a
   534c4:	tst	r3, #16
   534c8:	bne	50d9c <fputs@plt+0x3fc54>
   534cc:	ldrb	r3, [r8, #45]	; 0x2d
   534d0:	ands	r3, r3, #2
   534d4:	bne	50d9c <fputs@plt+0x3fc54>
   534d8:	ldr	r4, [sp, #232]	; 0xe8
   534dc:	mov	r6, #0
   534e0:	add	r2, r7, #328	; 0x148
   534e4:	mov	sl, r6
   534e8:	add	r0, r7, #328	; 0x148
   534ec:	ldr	r9, [r8, #52]	; 0x34
   534f0:	str	r2, [sp, #28]
   534f4:	mvn	r2, #0
   534f8:	str	r3, [r4, #36]	; 0x24
   534fc:	strh	r3, [r4, #42]	; 0x2a
   53500:	mov	r1, r9
   53504:	stm	sp, {r6, sl}
   53508:	str	r3, [sp, #12]
   5350c:	mov	r3, #130	; 0x82
   53510:	str	r3, [sp, #8]
   53514:	bl	33084 <fputs@plt+0x21f3c>
   53518:	cmp	r0, #0
   5351c:	beq	50c94 <fputs@plt+0x3fb4c>
   53520:	movw	r3, #4353	; 0x1101
   53524:	str	r3, [r4, #36]	; 0x24
   53528:	ldr	r3, [r4, #48]	; 0x30
   5352c:	str	r0, [r3]
   53530:	ldr	r3, [sp, #52]	; 0x34
   53534:	strh	r3, [r4, #24]
   53538:	strh	r3, [r4, #40]	; 0x28
   5353c:	mov	r3, #33	; 0x21
   53540:	strh	r3, [r4, #20]
   53544:	mov	r5, #1
   53548:	mov	r1, r9
   5354c:	add	r0, r7, #68	; 0x44
   53550:	strh	r5, [r4, #22]
   53554:	str	r4, [r7, #800]	; 0x320
   53558:	bl	164b0 <fputs@plt+0x5368>
   5355c:	ldr	r3, [r7, #8]
   53560:	strd	r0, [r4, #8]
   53564:	strh	r5, [r7, #32]
   53568:	str	r9, [r7, #740]	; 0x2e4
   5356c:	cmp	r3, #0
   53570:	ldrne	r3, [r3]
   53574:	strbne	r3, [r7, #38]	; 0x26
   53578:	ldrh	r3, [r7, #36]	; 0x24
   5357c:	tst	r3, #1024	; 0x400
   53580:	movne	r3, #1
   53584:	strbne	r3, [r7, #42]	; 0x2a
   53588:	ldr	r3, [fp, #8]
   5358c:	cmp	r3, #0
   53590:	bne	50f9c <fputs@plt+0x3fe54>
   53594:	b	50f84 <fputs@plt+0x3fe3c>
   53598:	ldr	r3, [sp, #36]	; 0x24
   5359c:	cmp	r3, #0
   535a0:	moveq	r8, r3
   535a4:	bne	521cc <fputs@plt+0x41084>
   535a8:	cmp	r6, #0
   535ac:	moveq	r6, r8
   535b0:	moveq	r1, #108	; 0x6c
   535b4:	beq	521d0 <fputs@plt+0x41088>
   535b8:	mov	r7, r6
   535bc:	ldr	r3, [pc, #336]	; 53714 <fputs@plt+0x425cc>
   535c0:	add	r2, sp, #212	; 0xd4
   535c4:	mov	r0, r4
   535c8:	str	r3, [sp, #216]	; 0xd8
   535cc:	ldr	r3, [r7]
   535d0:	ldr	r1, [r3, #16]
   535d4:	str	r3, [sp, #28]
   535d8:	bl	4e32c <fputs@plt+0x3d1e4>
   535dc:	ldrd	r2, [sp, #24]
   535e0:	mov	r6, r0
   535e4:	mov	r0, sl
   535e8:	ldrb	r1, [r3]
   535ec:	add	r3, sp, #240	; 0xf0
   535f0:	str	r6, [sp]
   535f4:	add	r1, r3, r1
   535f8:	mov	r3, r5
   535fc:	ldrb	r1, [r1, #-104]	; 0xffffff98
   53600:	bl	2713c <fputs@plt+0x15ff4>
   53604:	mov	r1, r6
   53608:	mov	r0, r4
   5360c:	mov	r2, #1
   53610:	mov	r6, r8
   53614:	bl	1d088 <fputs@plt+0xbf40>
   53618:	ldr	r1, [sp, #212]	; 0xd4
   5361c:	bl	1a120 <fputs@plt+0x8fd8>
   53620:	mov	r1, r7
   53624:	ldr	r0, [sp, #80]	; 0x50
   53628:	bl	162e4 <fputs@plt+0x519c>
   5362c:	cmp	r6, #0
   53630:	moveq	r7, r6
   53634:	moveq	r8, #160	; 0xa0
   53638:	beq	53688 <fputs@plt+0x42540>
   5363c:	ldr	r7, [r4, #76]	; 0x4c
   53640:	mov	r0, r4
   53644:	ldr	r8, [r6]
   53648:	add	r7, r7, #1
   5364c:	mov	r2, r7
   53650:	ldr	r1, [r8, #16]
   53654:	str	r7, [r4, #76]	; 0x4c
   53658:	bl	4d0a0 <fputs@plt+0x3bf58>
   5365c:	ldrb	r3, [r8]
   53660:	and	r3, r3, #253	; 0xfd
   53664:	cmp	r3, #80	; 0x50
   53668:	ldr	r3, [sp, #36]	; 0x24
   5366c:	bne	521e4 <fputs@plt+0x4109c>
   53670:	cmp	r3, #0
   53674:	movne	r8, #81	; 0x51
   53678:	moveq	r8, #83	; 0x53
   5367c:	mov	r1, r6
   53680:	ldr	r0, [sp, #80]	; 0x50
   53684:	bl	162e4 <fputs@plt+0x519c>
   53688:	ldr	r2, [sp, #36]	; 0x24
   5368c:	ldr	r3, [sl, #32]
   53690:	cmp	r2, #0
   53694:	movne	r2, #6
   53698:	moveq	r2, #7
   5369c:	cmp	r8, #160	; 0xa0
   536a0:	strb	r2, [r9, #1]
   536a4:	ldr	r2, [sp, #24]
   536a8:	str	r2, [r9, #4]
   536ac:	str	r3, [r9, #8]
   536b0:	beq	51ef0 <fputs@plt+0x40da8>
   536b4:	ldr	r6, [r4, #76]	; 0x4c
   536b8:	mov	r1, #103	; 0x67
   536bc:	mov	r0, sl
   536c0:	add	r6, r6, #1
   536c4:	mov	r3, r6
   536c8:	str	r6, [r4, #76]	; 0x4c
   536cc:	bl	276a4 <fputs@plt+0x1655c>
   536d0:	mov	r3, r6
   536d4:	mov	r0, r4
   536d8:	ldr	r1, [sp, #24]
   536dc:	mvn	r2, #0
   536e0:	bl	19fc8 <fputs@plt+0x8e80>
   536e4:	mov	r1, r8
   536e8:	mov	r3, r5
   536ec:	str	r6, [sp]
   536f0:	mov	r2, r7
   536f4:	mov	r0, sl
   536f8:	bl	2713c <fputs@plt+0x15ff4>
   536fc:	mov	r1, #83	; 0x53
   53700:	mov	r0, sl
   53704:	bl	19404 <fputs@plt+0x82bc>
   53708:	b	51ef0 <fputs@plt+0x40da8>
   5370c:			; <UNDEFINED> instruction: 0x00072ab0
   53710:	andeq	r7, r7, pc, lsl #20
   53714:	teqmi	pc, r2, asr #32
   53718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5371c:	sub	sp, sp, #84	; 0x54
   53720:	mov	sl, r3
   53724:	mov	r4, r0
   53728:	mov	r6, r2
   5372c:	str	r1, [sp, #20]
   53730:	ldr	r7, [r0]
   53734:	ldr	fp, [sp, #120]	; 0x78
   53738:	bl	271cc <fputs@plt+0x16084>
   5373c:	ldr	r3, [sp, #132]	; 0x84
   53740:	str	r0, [sp, #28]
   53744:	cmn	r3, #1
   53748:	mov	r3, #0
   5374c:	strne	r3, [sp, #24]
   53750:	bne	53764 <fputs@plt+0x4261c>
   53754:	ldrb	r2, [fp, #24]
   53758:	mov	r1, #136	; 0x88
   5375c:	bl	276a4 <fputs@plt+0x1655c>
   53760:	str	r0, [sp, #24]
   53764:	mov	r5, #0
   53768:	mov	r8, r5
   5376c:	ldr	r3, [fp, #20]
   53770:	cmp	r3, r8
   53774:	bgt	538a4 <fputs@plt+0x4275c>
   53778:	ldr	r3, [fp]
   5377c:	ldr	r2, [sp, #132]	; 0x84
   53780:	cmp	r3, r6
   53784:	cmpeq	r2, #1
   53788:	bne	53808 <fputs@plt+0x426c0>
   5378c:	ldrb	r8, [r6, #42]	; 0x2a
   53790:	ands	r8, r8, #32
   53794:	bne	53934 <fputs@plt+0x427ec>
   53798:	mvn	r3, #0
   5379c:	mov	r1, r6
   537a0:	ldr	r2, [sp, #128]	; 0x80
   537a4:	mov	r0, r4
   537a8:	bl	1d8fc <fputs@plt+0xc7b4>
   537ac:	ldr	r3, [sp, #20]
   537b0:	mov	r2, r8
   537b4:	mov	r9, r0
   537b8:	mov	r1, #152	; 0x98
   537bc:	mov	r0, r7
   537c0:	ldr	sl, [r3, #52]	; 0x34
   537c4:	bl	1d860 <fputs@plt+0xc718>
   537c8:	subs	r3, r0, #0
   537cc:	mov	r1, #78	; 0x4e
   537d0:	mvnne	r2, #0
   537d4:	strne	r6, [r3, #44]	; 0x2c
   537d8:	strhne	r2, [r3, #32]
   537dc:	mov	r2, #0
   537e0:	strne	sl, [r3, #28]
   537e4:	str	r2, [sp]
   537e8:	mov	r2, r9
   537ec:	mov	r0, r4
   537f0:	bl	30468 <fputs@plt+0x1f320>
   537f4:	mov	r2, r0
   537f8:	mov	r1, r5
   537fc:	mov	r0, r7
   53800:	bl	20490 <fputs@plt+0xf348>
   53804:	mov	r5, r0
   53808:	mov	r2, #24
   5380c:	mov	r1, #0
   53810:	add	r0, sp, #56	; 0x38
   53814:	bl	10f20 <memset@plt>
   53818:	ldr	r3, [sp, #20]
   5381c:	mov	r1, r5
   53820:	add	r0, sp, #48	; 0x30
   53824:	str	r4, [sp, #48]	; 0x30
   53828:	str	r3, [sp, #52]	; 0x34
   5382c:	bl	301c8 <fputs@plt+0x1f080>
   53830:	mov	r3, #0
   53834:	mov	r2, r5
   53838:	ldr	r1, [sp, #20]
   5383c:	mov	r0, r4
   53840:	str	r3, [sp]
   53844:	str	r3, [sp, #4]
   53848:	str	r3, [sp, #8]
   5384c:	bl	50750 <fputs@plt+0x3f608>
   53850:	mov	r4, r0
   53854:	ldrb	r2, [fp, #24]
   53858:	mov	r1, #135	; 0x87
   5385c:	ldr	r0, [sp, #28]
   53860:	ldr	r3, [sp, #132]	; 0x84
   53864:	bl	276a4 <fputs@plt+0x1655c>
   53868:	cmp	r4, #0
   5386c:	beq	53878 <fputs@plt+0x42730>
   53870:	mov	r0, r4
   53874:	bl	27c80 <fputs@plt+0x16b38>
   53878:	mov	r1, r5
   5387c:	mov	r0, r7
   53880:	bl	200a0 <fputs@plt+0xef58>
   53884:	ldr	r3, [sp, #24]
   53888:	cmp	r3, #0
   5388c:	beq	5389c <fputs@plt+0x42754>
   53890:	mov	r1, r3
   53894:	ldr	r0, [sp, #28]
   53898:	bl	1c254 <fputs@plt+0xb10c>
   5389c:	add	sp, sp, #84	; 0x54
   538a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   538a4:	cmp	sl, #0
   538a8:	mov	r1, r6
   538ac:	ldrne	r2, [sl, #4]
   538b0:	lslne	r3, r8, #1
   538b4:	mvneq	r3, #0
   538b8:	mov	r0, r4
   538bc:	ldrshne	r3, [r2, r3]
   538c0:	ldr	r2, [sp, #128]	; 0x80
   538c4:	bl	1d8fc <fputs@plt+0xc7b4>
   538c8:	ldr	r3, [sp, #124]	; 0x7c
   538cc:	mov	r9, r0
   538d0:	mov	r1, #27
   538d4:	mov	r0, r7
   538d8:	ldr	r2, [fp]
   538dc:	cmp	r3, #0
   538e0:	ldrne	r3, [r3, r8, lsl #2]
   538e4:	add	r8, r8, #1
   538e8:	ldrsheq	r3, [fp, #36]	; 0x24
   538ec:	ldr	r2, [r2, #4]
   538f0:	strne	r3, [sp, #32]
   538f4:	ldrshne	r3, [sp, #32]
   538f8:	ldr	r2, [r2, r3, lsl #4]
   538fc:	bl	1d860 <fputs@plt+0xc718>
   53900:	mov	r3, #0
   53904:	mov	r2, r9
   53908:	mov	r1, #79	; 0x4f
   5390c:	str	r3, [sp]
   53910:	mov	r3, r0
   53914:	mov	r0, r4
   53918:	bl	30468 <fputs@plt+0x1f320>
   5391c:	mov	r2, r0
   53920:	mov	r1, r5
   53924:	mov	r0, r7
   53928:	bl	20490 <fputs@plt+0xf348>
   5392c:	mov	r5, r0
   53930:	b	5376c <fputs@plt+0x42624>
   53934:	mov	r8, #0
   53938:	ldr	r0, [r6, #8]
   5393c:	mov	r9, r8
   53940:	bl	1a178 <fputs@plt+0x9030>
   53944:	str	r0, [sp, #40]	; 0x28
   53948:	ldr	r3, [sp, #40]	; 0x28
   5394c:	ldrh	r3, [r3, #50]	; 0x32
   53950:	cmp	r3, r9
   53954:	bgt	5396c <fputs@plt+0x42824>
   53958:	mov	r3, #0
   5395c:	mov	r2, r8
   53960:	mov	r1, #19
   53964:	str	r3, [sp]
   53968:	b	537ec <fputs@plt+0x426a4>
   5396c:	ldr	r2, [sl, #4]
   53970:	lsl	r3, r9, #1
   53974:	mov	r1, r6
   53978:	mov	r0, r4
   5397c:	ldrsh	r3, [r2, r3]
   53980:	ldr	r2, [sp, #128]	; 0x80
   53984:	str	r3, [sp, #32]
   53988:	bl	1d8fc <fputs@plt+0xc7b4>
   5398c:	ldr	r3, [sp, #20]
   53990:	mov	r2, #0
   53994:	mov	r1, #152	; 0x98
   53998:	str	r0, [sp, #44]	; 0x2c
   5399c:	mov	r0, r7
   539a0:	ldr	r3, [r3, #52]	; 0x34
   539a4:	str	r3, [sp, #36]	; 0x24
   539a8:	bl	1d860 <fputs@plt+0xc718>
   539ac:	subs	r3, r0, #0
   539b0:	beq	539c8 <fputs@plt+0x42880>
   539b4:	ldr	r2, [sp, #36]	; 0x24
   539b8:	str	r2, [r3, #28]
   539bc:	ldr	r2, [sp, #32]
   539c0:	str	r6, [r3, #44]	; 0x2c
   539c4:	strh	r2, [r3, #32]
   539c8:	mov	r2, #0
   539cc:	mov	r1, #79	; 0x4f
   539d0:	mov	r0, r4
   539d4:	add	r9, r9, #1
   539d8:	str	r2, [sp]
   539dc:	ldr	r2, [sp, #44]	; 0x2c
   539e0:	bl	30468 <fputs@plt+0x1f320>
   539e4:	mov	r2, r0
   539e8:	mov	r1, r8
   539ec:	mov	r0, r7
   539f0:	bl	20490 <fputs@plt+0xf348>
   539f4:	mov	r8, r0
   539f8:	b	53948 <fputs@plt+0x42800>
   539fc:	ldr	r3, [r0]
   53a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53a04:	sub	sp, sp, #164	; 0xa4
   53a08:	mov	lr, r2
   53a0c:	mov	fp, r0
   53a10:	mov	sl, r1
   53a14:	add	ip, sp, #100	; 0x64
   53a18:	ldr	r7, [r1, #48]	; 0x30
   53a1c:	str	r3, [sp, #28]
   53a20:	str	r2, [sp, #52]	; 0x34
   53a24:	ldm	lr!, {r0, r1, r2, r3}
   53a28:	ldr	r4, [r7, #44]	; 0x2c
   53a2c:	stmia	ip!, {r0, r1, r2, r3}
   53a30:	ldr	r3, [lr]
   53a34:	cmp	r4, #0
   53a38:	str	r3, [ip]
   53a3c:	beq	53a94 <fputs@plt+0x4294c>
   53a40:	ldrb	r3, [sl, #4]
   53a44:	mov	r0, fp
   53a48:	mov	r4, #0
   53a4c:	ldr	r1, [pc, #4064]	; 54a34 <fputs@plt+0x438ec>
   53a50:	sub	r3, r3, #116	; 0x74
   53a54:	cmp	r3, #2
   53a58:	ldrls	r2, [pc, #4056]	; 54a38 <fputs@plt+0x438f0>
   53a5c:	ldrhi	r2, [pc, #4056]	; 54a3c <fputs@plt+0x438f4>
   53a60:	addls	r3, r2, r3, lsl #2
   53a64:	ldrls	r2, [r3, #3684]	; 0xe64
   53a68:	bl	2fdcc <fputs@plt+0x1ec84>
   53a6c:	mov	r5, #1
   53a70:	mov	r1, r4
   53a74:	ldr	r0, [sp, #28]
   53a78:	ldr	r2, [sp, #52]	; 0x34
   53a7c:	ldr	r3, [sp, #108]	; 0x6c
   53a80:	str	r3, [r2, #8]
   53a84:	ldr	r3, [sp, #112]	; 0x70
   53a88:	str	r3, [r2, #12]
   53a8c:	bl	20098 <fputs@plt+0xef50>
   53a90:	b	5458c <fputs@plt+0x43444>
   53a94:	ldr	r6, [r7, #56]	; 0x38
   53a98:	cmp	r6, #0
   53a9c:	beq	53acc <fputs@plt+0x42984>
   53aa0:	ldrb	r3, [sl, #4]
   53aa4:	mov	r0, fp
   53aa8:	ldr	r1, [pc, #3984]	; 54a40 <fputs@plt+0x438f8>
   53aac:	sub	r3, r3, #116	; 0x74
   53ab0:	cmp	r3, #2
   53ab4:	ldrls	r2, [pc, #3964]	; 54a38 <fputs@plt+0x438f0>
   53ab8:	ldrhi	r2, [pc, #3964]	; 54a3c <fputs@plt+0x438f4>
   53abc:	addls	r3, r2, r3, lsl #2
   53ac0:	ldrls	r2, [r3, #3684]	; 0xe64
   53ac4:	bl	2fdcc <fputs@plt+0x1ec84>
   53ac8:	b	53a6c <fputs@plt+0x42924>
   53acc:	mov	r0, fp
   53ad0:	bl	271cc <fputs@plt+0x16084>
   53ad4:	ldrb	r3, [sp, #100]	; 0x64
   53ad8:	mov	r8, r0
   53adc:	cmp	r3, #12
   53ae0:	bne	53b00 <fputs@plt+0x429b8>
   53ae4:	ldr	r3, [sl]
   53ae8:	mov	r1, #57	; 0x39
   53aec:	ldr	r2, [sp, #104]	; 0x68
   53af0:	ldr	r3, [r3]
   53af4:	bl	276a4 <fputs@plt+0x1655c>
   53af8:	mov	r3, #14
   53afc:	strb	r3, [sp, #100]	; 0x64
   53b00:	ldr	r2, [sl, #8]
   53b04:	ands	r3, r2, #512	; 0x200
   53b08:	beq	53b68 <fputs@plt+0x42a20>
   53b0c:	mov	r4, sl
   53b10:	mov	r7, #1
   53b14:	ldr	r3, [r4, #48]	; 0x30
   53b18:	cmp	r3, #0
   53b1c:	bne	53b5c <fputs@plt+0x42a14>
   53b20:	mov	r6, r3
   53b24:	ldr	r5, [r4, #48]	; 0x30
   53b28:	add	r2, sp, #100	; 0x64
   53b2c:	mov	r1, r4
   53b30:	mov	r0, fp
   53b34:	str	r6, [r4, #48]	; 0x30
   53b38:	bl	49c40 <fputs@plt+0x38af8>
   53b3c:	str	r5, [r4, #48]	; 0x30
   53b40:	subs	r5, r0, #0
   53b44:	bne	54d5c <fputs@plt+0x43c14>
   53b48:	strh	r7, [r4, #6]
   53b4c:	ldr	r4, [r4, #52]	; 0x34
   53b50:	cmp	r4, #0
   53b54:	bne	53b24 <fputs@plt+0x429dc>
   53b58:	b	53a70 <fputs@plt+0x42928>
   53b5c:	add	r7, r7, #1
   53b60:	mov	r4, r3
   53b64:	b	53b14 <fputs@plt+0x429cc>
   53b68:	tst	r2, #8192	; 0x2000
   53b6c:	beq	53f48 <fputs@plt+0x42e00>
   53b70:	ldr	r2, [sl]
   53b74:	mov	r1, #33	; 0x21
   53b78:	mov	r0, fp
   53b7c:	ldr	r4, [fp, #8]
   53b80:	ldr	r5, [sl, #28]
   53b84:	ldr	r2, [r2]
   53b88:	str	r2, [sp, #44]	; 0x2c
   53b8c:	ldr	r2, [sl, #48]	; 0x30
   53b90:	str	r3, [sp]
   53b94:	str	r2, [sp, #32]
   53b98:	mov	r2, r3
   53b9c:	bl	2fe88 <fputs@plt+0x1ed40>
   53ba0:	subs	r6, r0, #0
   53ba4:	bne	53e64 <fputs@plt+0x42d1c>
   53ba8:	ldr	r0, [r4, #24]
   53bac:	bl	2703c <fputs@plt+0x15ef4>
   53bb0:	mov	r2, r0
   53bb4:	mov	r1, sl
   53bb8:	mov	r7, r0
   53bbc:	mov	r0, fp
   53bc0:	bl	4d100 <fputs@plt+0x3bfb8>
   53bc4:	ldr	r9, [sl, #44]	; 0x2c
   53bc8:	mov	r0, #72	; 0x48
   53bcc:	ldr	r3, [sl, #56]	; 0x38
   53bd0:	ldr	r1, [r5]
   53bd4:	str	r6, [sl, #56]	; 0x38
   53bd8:	str	r3, [sp, #56]	; 0x38
   53bdc:	ldr	r3, [sl, #60]	; 0x3c
   53be0:	str	r6, [sl, #60]	; 0x3c
   53be4:	str	r3, [sp, #60]	; 0x3c
   53be8:	ldr	r3, [sl, #12]
   53bec:	str	r6, [sl, #12]
   53bf0:	str	r3, [sp, #48]	; 0x30
   53bf4:	ldr	r3, [sl, #16]
   53bf8:	str	r6, [sl, #16]
   53bfc:	str	r3, [sp, #64]	; 0x40
   53c00:	mov	r3, r6
   53c04:	cmp	r3, r1
   53c08:	movge	r3, #0
   53c0c:	bge	53c24 <fputs@plt+0x42adc>
   53c10:	mla	r2, r0, r3, r5
   53c14:	ldrb	ip, [r2, #45]	; 0x2d
   53c18:	tst	ip, #32
   53c1c:	beq	53ee0 <fputs@plt+0x42d98>
   53c20:	ldr	r3, [r2, #52]	; 0x34
   53c24:	str	r3, [sp, #40]	; 0x28
   53c28:	ldr	r5, [fp, #72]	; 0x48
   53c2c:	add	r2, r5, #1
   53c30:	str	r2, [fp, #72]	; 0x48
   53c34:	ldrb	r3, [sl, #4]
   53c38:	cmp	r3, #115	; 0x73
   53c3c:	bne	53ee8 <fputs@plt+0x42da0>
   53c40:	cmp	r9, #0
   53c44:	add	r1, r5, #2
   53c48:	movne	r3, #8
   53c4c:	moveq	r3, #6
   53c50:	mov	r6, r2
   53c54:	str	r1, [fp, #72]	; 0x48
   53c58:	strb	r3, [sp, #140]	; 0x8c
   53c5c:	mov	r3, #0
   53c60:	mov	r0, r4
   53c64:	ldr	r2, [sp, #40]	; 0x28
   53c68:	strb	r3, [sp, #141]	; 0x8d
   53c6c:	mov	r3, #0
   53c70:	str	r5, [sp, #144]	; 0x90
   53c74:	str	r3, [sp, #148]	; 0x94
   53c78:	str	r3, [sp, #152]	; 0x98
   53c7c:	ldr	r3, [fp, #76]	; 0x4c
   53c80:	add	r1, r3, #1
   53c84:	str	r1, [sp, #36]	; 0x24
   53c88:	str	r1, [fp, #76]	; 0x4c
   53c8c:	ldr	r3, [sp, #36]	; 0x24
   53c90:	ldr	r1, [sp, #44]	; 0x2c
   53c94:	str	r1, [sp]
   53c98:	mov	r1, #60	; 0x3c
   53c9c:	bl	2713c <fputs@plt+0x15ff4>
   53ca0:	cmp	r9, #0
   53ca4:	beq	53ef8 <fputs@plt+0x42db0>
   53ca8:	mov	r1, sl
   53cac:	mov	r0, fp
   53cb0:	bl	34bec <fputs@plt+0x23aa4>
   53cb4:	ldr	r3, [r9]
   53cb8:	mvn	r2, #5
   53cbc:	mov	r1, #57	; 0x39
   53cc0:	stmib	sp, {r0, r2}
   53cc4:	mov	r2, #0
   53cc8:	mov	r0, r4
   53ccc:	str	r2, [sp]
   53cd0:	mov	r2, r5
   53cd4:	add	r3, r3, #2
   53cd8:	bl	2725c <fputs@plt+0x16114>
   53cdc:	str	r9, [sp, #156]	; 0x9c
   53ce0:	cmp	r6, #0
   53ce4:	beq	53d0c <fputs@plt+0x42bc4>
   53ce8:	mov	r3, #0
   53cec:	mov	r2, r6
   53cf0:	mov	r1, #57	; 0x39
   53cf4:	mov	r0, r4
   53cf8:	bl	276a4 <fputs@plt+0x1655c>
   53cfc:	ldr	r3, [sl, #8]
   53d00:	str	r0, [sl, #20]
   53d04:	orr	r3, r3, #16
   53d08:	str	r3, [sl, #8]
   53d0c:	ldr	r2, [sp, #32]
   53d10:	mov	r3, #0
   53d14:	mov	r0, fp
   53d18:	str	r3, [sl, #44]	; 0x2c
   53d1c:	ldr	r1, [sp, #32]
   53d20:	str	r3, [r2, #52]	; 0x34
   53d24:	add	r2, sp, #140	; 0x8c
   53d28:	bl	49c40 <fputs@plt+0x38af8>
   53d2c:	ldr	r3, [sp, #32]
   53d30:	cmp	r0, #0
   53d34:	str	sl, [r3, #52]	; 0x34
   53d38:	bne	53e44 <fputs@plt+0x42cfc>
   53d3c:	mov	r3, r7
   53d40:	mov	r2, r5
   53d44:	mov	r1, #108	; 0x6c
   53d48:	mov	r0, r4
   53d4c:	bl	276a4 <fputs@plt+0x1655c>
   53d50:	mov	r6, r0
   53d54:	mov	r1, #104	; 0x68
   53d58:	ldr	r2, [sp, #40]	; 0x28
   53d5c:	mov	r0, r4
   53d60:	bl	27640 <fputs@plt+0x164f8>
   53d64:	cmp	r9, #0
   53d68:	beq	53f10 <fputs@plt+0x42dc8>
   53d6c:	ldr	r3, [r9]
   53d70:	mov	r1, #47	; 0x2f
   53d74:	mov	r0, r4
   53d78:	ldr	r2, [sp, #36]	; 0x24
   53d7c:	add	r3, r3, #1
   53d80:	str	r2, [sp]
   53d84:	mov	r2, r5
   53d88:	bl	2713c <fputs@plt+0x15ff4>
   53d8c:	mov	r2, r5
   53d90:	mov	r1, #95	; 0x5f
   53d94:	mov	r0, r4
   53d98:	bl	27640 <fputs@plt+0x164f8>
   53d9c:	ldr	r0, [r4, #24]
   53da0:	bl	2703c <fputs@plt+0x15ef4>
   53da4:	mov	r2, r0
   53da8:	mov	r5, r0
   53dac:	ldr	r1, [sp, #64]	; 0x40
   53db0:	mov	r0, r4
   53db4:	bl	278b8 <fputs@plt+0x16770>
   53db8:	add	r3, sp, #100	; 0x64
   53dbc:	mov	r1, sl
   53dc0:	mov	r0, fp
   53dc4:	str	r3, [sp, #8]
   53dc8:	mov	r3, #0
   53dcc:	str	r3, [sp]
   53dd0:	str	r3, [sp, #4]
   53dd4:	str	r5, [sp, #12]
   53dd8:	str	r7, [sp, #16]
   53ddc:	ldr	r2, [sl]
   53de0:	ldr	r3, [sp, #40]	; 0x28
   53de4:	bl	4db20 <fputs@plt+0x3c9d8>
   53de8:	ldr	r3, [sp, #48]	; 0x30
   53dec:	cmp	r3, #0
   53df0:	beq	53e08 <fputs@plt+0x42cc0>
   53df4:	mov	r3, r7
   53df8:	mov	r1, #141	; 0x8d
   53dfc:	ldr	r2, [sp, #48]	; 0x30
   53e00:	mov	r0, r4
   53e04:	bl	276a4 <fputs@plt+0x1655c>
   53e08:	mov	r1, r5
   53e0c:	mov	r0, r4
   53e10:	bl	15144 <fputs@plt+0x3ffc>
   53e14:	ldr	r3, [sl, #8]
   53e18:	ands	r3, r3, #8
   53e1c:	beq	53f28 <fputs@plt+0x42de0>
   53e20:	ldr	r1, [pc, #3100]	; 54a44 <fputs@plt+0x438fc>
   53e24:	mov	r0, fp
   53e28:	bl	2fdcc <fputs@plt+0x1ec84>
   53e2c:	mov	r1, r6
   53e30:	mov	r0, r4
   53e34:	bl	2785c <fputs@plt+0x16714>
   53e38:	mov	r1, r7
   53e3c:	mov	r0, r4
   53e40:	bl	15144 <fputs@plt+0x3ffc>
   53e44:	ldr	r0, [fp]
   53e48:	ldr	r1, [sl, #44]	; 0x2c
   53e4c:	bl	20124 <fputs@plt+0xefdc>
   53e50:	ldr	r3, [sp, #56]	; 0x38
   53e54:	str	r9, [sl, #44]	; 0x2c
   53e58:	str	r3, [sl, #56]	; 0x38
   53e5c:	ldr	r3, [sp, #60]	; 0x3c
   53e60:	str	r3, [sl, #60]	; 0x3c
   53e64:	mov	r4, #0
   53e68:	mov	r5, r4
   53e6c:	str	r4, [sp, #32]
   53e70:	str	r4, [sp, #36]	; 0x24
   53e74:	ldrb	r3, [fp, #453]	; 0x1c5
   53e78:	cmp	r3, #2
   53e7c:	bne	53ea0 <fputs@plt+0x42d58>
   53e80:	ldrb	r1, [sl, #4]
   53e84:	mov	r0, fp
   53e88:	ldr	r2, [sp, #32]
   53e8c:	subs	r3, r1, #116	; 0x74
   53e90:	movne	r3, #1
   53e94:	str	r3, [sp]
   53e98:	ldr	r3, [sp, #36]	; 0x24
   53e9c:	bl	37d24 <fputs@plt+0x26bdc>
   53ea0:	ldr	r3, [sl, #8]
   53ea4:	tst	r3, #16
   53ea8:	beq	53a70 <fputs@plt+0x42928>
   53eac:	ldr	r3, [sl]
   53eb0:	mov	r2, #1
   53eb4:	ldr	r0, [sp, #28]
   53eb8:	ldr	r3, [r3]
   53ebc:	mov	r1, r3
   53ec0:	str	r3, [sp, #32]
   53ec4:	bl	1f274 <fputs@plt+0xe12c>
   53ec8:	subs	r6, r0, #0
   53ecc:	addne	r9, r6, #20
   53ed0:	movne	r7, #0
   53ed4:	bne	54cd4 <fputs@plt+0x43b8c>
   53ed8:	mov	r5, #7
   53edc:	b	53a70 <fputs@plt+0x42928>
   53ee0:	add	r3, r3, #1
   53ee4:	b	53c04 <fputs@plt+0x42abc>
   53ee8:	cmp	r9, #0
   53eec:	movne	r3, #7
   53ef0:	moveq	r3, #5
   53ef4:	b	53c58 <fputs@plt+0x42b10>
   53ef8:	mov	r2, r5
   53efc:	mov	r1, #57	; 0x39
   53f00:	ldr	r3, [sp, #44]	; 0x2c
   53f04:	mov	r0, r4
   53f08:	bl	276a4 <fputs@plt+0x1655c>
   53f0c:	b	53ce0 <fputs@plt+0x42b98>
   53f10:	mov	r2, r5
   53f14:	mov	r1, #102	; 0x66
   53f18:	ldr	r3, [sp, #36]	; 0x24
   53f1c:	mov	r0, r4
   53f20:	bl	276a4 <fputs@plt+0x1655c>
   53f24:	b	53d8c <fputs@plt+0x42c44>
   53f28:	add	r2, sp, #140	; 0x8c
   53f2c:	mov	r1, sl
   53f30:	str	r3, [sl, #48]	; 0x30
   53f34:	mov	r0, fp
   53f38:	bl	49c40 <fputs@plt+0x38af8>
   53f3c:	ldr	r3, [sp, #32]
   53f40:	str	r3, [sl, #48]	; 0x30
   53f44:	b	53e2c <fputs@plt+0x42ce4>
   53f48:	ldr	r4, [sl, #44]	; 0x2c
   53f4c:	cmp	r4, #0
   53f50:	beq	546ec <fputs@plt+0x435a4>
   53f54:	ldr	r3, [fp]
   53f58:	ldr	r4, [fp, #8]
   53f5c:	str	r3, [sp, #44]	; 0x2c
   53f60:	ldr	r0, [r4, #24]
   53f64:	bl	2703c <fputs@plt+0x15ef4>
   53f68:	str	r0, [sp, #32]
   53f6c:	ldr	r0, [r4, #24]
   53f70:	bl	2703c <fputs@plt+0x15ef4>
   53f74:	ldrb	r3, [sl, #4]
   53f78:	ldr	r5, [sl, #44]	; 0x2c
   53f7c:	str	r3, [sp, #36]	; 0x24
   53f80:	ldr	r3, [sl, #48]	; 0x30
   53f84:	str	r0, [sp, #56]	; 0x38
   53f88:	str	r3, [sp, #28]
   53f8c:	ldr	r3, [r5]
   53f90:	str	r3, [sp, #40]	; 0x28
   53f94:	ldr	r3, [sp, #36]	; 0x24
   53f98:	cmp	r3, #116	; 0x74
   53f9c:	movne	r8, #1
   53fa0:	movne	r7, #20
   53fa4:	bne	54600 <fputs@plt+0x434b8>
   53fa8:	ldr	r3, [sp, #40]	; 0x28
   53fac:	ldr	r0, [sp, #44]	; 0x2c
   53fb0:	add	r2, r3, #1
   53fb4:	mov	r3, #0
   53fb8:	lsl	r2, r2, #2
   53fbc:	bl	1d400 <fputs@plt+0xc2b8>
   53fc0:	subs	r3, r0, #0
   53fc4:	str	r3, [sp, #60]	; 0x3c
   53fc8:	ldreq	r3, [sp, #60]	; 0x3c
   53fcc:	streq	r3, [sp, #80]	; 0x50
   53fd0:	beq	54000 <fputs@plt+0x42eb8>
   53fd4:	ldr	r2, [sp, #40]	; 0x28
   53fd8:	str	r2, [r3]
   53fdc:	mov	r3, #1
   53fe0:	ldr	r2, [r5, #4]
   53fe4:	ldr	r1, [sp, #40]	; 0x28
   53fe8:	cmp	r1, r3
   53fec:	bge	5463c <fputs@plt+0x434f4>
   53ff0:	mov	r1, sl
   53ff4:	mov	r0, fp
   53ff8:	bl	34bec <fputs@plt+0x23aa4>
   53ffc:	str	r0, [sp, #80]	; 0x50
   54000:	mov	r2, #0
   54004:	mov	r1, r5
   54008:	ldr	r0, [fp]
   5400c:	str	r5, [sl, #44]	; 0x2c
   54010:	bl	20f00 <fputs@plt+0xfdb8>
   54014:	ldr	r3, [sp, #28]
   54018:	str	r0, [r3, #44]	; 0x2c
   5401c:	ldr	r3, [sp, #36]	; 0x24
   54020:	cmp	r3, #116	; 0x74
   54024:	moveq	r3, #0
   54028:	streq	r3, [sp, #64]	; 0x40
   5402c:	beq	54088 <fputs@plt+0x42f40>
   54030:	ldr	r3, [sl]
   54034:	mov	r1, #22
   54038:	mov	r0, r4
   5403c:	ldr	r2, [fp, #76]	; 0x4c
   54040:	ldr	r7, [r3]
   54044:	add	r3, r2, #1
   54048:	str	r3, [sp, #64]	; 0x40
   5404c:	add	r3, r7, #1
   54050:	add	r3, r3, r2
   54054:	mov	r2, #0
   54058:	str	r3, [fp, #76]	; 0x4c
   5405c:	ldr	r3, [sp, #64]	; 0x40
   54060:	bl	276a4 <fputs@plt+0x1655c>
   54064:	mov	r2, #1
   54068:	mov	r1, r7
   5406c:	ldr	r0, [sp, #44]	; 0x2c
   54070:	bl	1f274 <fputs@plt+0xe12c>
   54074:	subs	r6, r0, #0
   54078:	movne	r5, #0
   5407c:	addne	r8, r6, #20
   54080:	movne	r9, r5
   54084:	bne	54678 <fputs@plt+0x43530>
   54088:	ldr	r2, [sp, #28]
   5408c:	mov	r3, #0
   54090:	mov	r1, sl
   54094:	mov	r0, fp
   54098:	str	r3, [sl, #48]	; 0x30
   5409c:	str	r3, [r2, #52]	; 0x34
   540a0:	ldr	r3, [pc, #2464]	; 54a48 <fputs@plt+0x43900>
   540a4:	ldr	r2, [sl, #44]	; 0x2c
   540a8:	bl	359f8 <fputs@plt+0x248b0>
   540ac:	ldr	r3, [sp, #28]
   540b0:	ldr	r3, [r3, #48]	; 0x30
   540b4:	cmp	r3, #0
   540b8:	bne	540d4 <fputs@plt+0x42f8c>
   540bc:	ldr	r2, [sp, #28]
   540c0:	mov	r0, fp
   540c4:	ldr	r3, [pc, #2428]	; 54a48 <fputs@plt+0x43900>
   540c8:	ldr	r1, [sp, #28]
   540cc:	ldr	r2, [r2, #44]	; 0x2c
   540d0:	bl	359f8 <fputs@plt+0x248b0>
   540d4:	mov	r1, sl
   540d8:	mov	r0, fp
   540dc:	ldr	r2, [sp, #32]
   540e0:	bl	4d100 <fputs@plt+0x3bfb8>
   540e4:	ldr	r8, [sp, #36]	; 0x24
   540e8:	ldr	r2, [sl, #12]
   540ec:	sub	r8, r8, #116	; 0x74
   540f0:	clz	r8, r8
   540f4:	lsr	r8, r8, #5
   540f8:	cmp	r2, #0
   540fc:	moveq	r8, #0
   54100:	cmp	r8, #0
   54104:	moveq	r9, r8
   54108:	beq	5414c <fputs@plt+0x43004>
   5410c:	ldr	r8, [fp, #76]	; 0x4c
   54110:	mov	r1, #30
   54114:	mov	r0, r4
   54118:	ldr	r3, [sl, #16]
   5411c:	add	r9, r8, #1
   54120:	add	r8, r8, #2
   54124:	cmp	r3, #0
   54128:	str	r8, [fp, #76]	; 0x4c
   5412c:	addne	r2, r3, #1
   54130:	mov	r3, r9
   54134:	bl	276a4 <fputs@plt+0x1655c>
   54138:	mov	r3, r8
   5413c:	mov	r2, r9
   54140:	mov	r1, #30
   54144:	mov	r0, r4
   54148:	bl	276a4 <fputs@plt+0x1655c>
   5414c:	mov	r5, #0
   54150:	ldr	r0, [sp, #44]	; 0x2c
   54154:	ldr	r1, [sl, #56]	; 0x38
   54158:	bl	200a0 <fputs@plt+0xef58>
   5415c:	str	r5, [sl, #56]	; 0x38
   54160:	ldr	r0, [sp, #44]	; 0x2c
   54164:	ldr	r1, [sl, #60]	; 0x3c
   54168:	bl	200a0 <fputs@plt+0xef58>
   5416c:	ldr	r3, [fp, #76]	; 0x4c
   54170:	mov	r1, #16
   54174:	mov	r0, r4
   54178:	str	r5, [sl, #60]	; 0x3c
   5417c:	str	r5, [sp, #128]	; 0x80
   54180:	str	r5, [sp, #148]	; 0x94
   54184:	str	r5, [sp, #152]	; 0x98
   54188:	add	r2, r3, #2
   5418c:	add	r7, r3, #1
   54190:	str	r2, [sp, #48]	; 0x30
   54194:	add	r2, r3, #3
   54198:	add	r3, r3, #4
   5419c:	str	r3, [sp, #68]	; 0x44
   541a0:	str	r2, [sp, #72]	; 0x48
   541a4:	ldr	r2, [sp, #48]	; 0x30
   541a8:	str	r3, [fp, #76]	; 0x4c
   541ac:	mov	r3, #13
   541b0:	str	r7, [sp, #124]	; 0x7c
   541b4:	strh	r3, [sp, #120]	; 0x78
   541b8:	str	r5, [sp, #132]	; 0x84
   541bc:	strh	r3, [sp, #140]	; 0x8c
   541c0:	str	r2, [sp, #144]	; 0x90
   541c4:	mov	r2, r7
   541c8:	ldr	r3, [r4, #32]
   541cc:	add	r3, r3, #1
   541d0:	str	r3, [sp]
   541d4:	mov	r3, r5
   541d8:	bl	2713c <fputs@plt+0x15ff4>
   541dc:	mov	r3, r0
   541e0:	add	r2, sp, #120	; 0x78
   541e4:	ldr	r1, [sp, #28]
   541e8:	mov	r0, fp
   541ec:	str	r3, [sp, #76]	; 0x4c
   541f0:	ldr	r3, [sp, #28]
   541f4:	str	r9, [r3, #12]
   541f8:	ldr	r3, [fp, #472]	; 0x1d8
   541fc:	str	r3, [sp, #84]	; 0x54
   54200:	bl	49c40 <fputs@plt+0x38af8>
   54204:	mov	r1, r7
   54208:	mov	r0, r4
   5420c:	bl	2767c <fputs@plt+0x16534>
   54210:	ldr	r3, [sp, #76]	; 0x4c
   54214:	mov	r0, r4
   54218:	mov	r1, r3
   5421c:	bl	1c254 <fputs@plt+0xb10c>
   54220:	ldr	r3, [r4, #32]
   54224:	mov	r1, #16
   54228:	mov	r0, r4
   5422c:	ldr	r2, [sp, #48]	; 0x30
   54230:	add	r3, r3, #1
   54234:	str	r3, [sp]
   54238:	mov	r3, r5
   5423c:	bl	2713c <fputs@plt+0x15ff4>
   54240:	ldr	r3, [sl, #12]
   54244:	add	r2, sp, #140	; 0x8c
   54248:	mov	r1, sl
   5424c:	str	r8, [sl, #12]
   54250:	ldr	r9, [sl, #16]
   54254:	str	r5, [sl, #16]
   54258:	str	r3, [sp, #76]	; 0x4c
   5425c:	ldr	r3, [fp, #472]	; 0x1d8
   54260:	str	r0, [sp, #88]	; 0x58
   54264:	mov	r0, fp
   54268:	str	r3, [sp, #92]	; 0x5c
   5426c:	bl	49c40 <fputs@plt+0x38af8>
   54270:	mov	r0, r4
   54274:	str	r9, [sl, #16]
   54278:	ldr	r3, [sp, #76]	; 0x4c
   5427c:	ldr	r1, [sp, #48]	; 0x30
   54280:	str	r3, [sl, #12]
   54284:	bl	2767c <fputs@plt+0x16534>
   54288:	ldr	r3, [sp, #32]
   5428c:	add	r2, sp, #120	; 0x78
   54290:	mov	r1, sl
   54294:	mov	r0, fp
   54298:	str	r6, [sp, #8]
   5429c:	str	r3, [sp, #12]
   542a0:	ldr	r3, [sp, #64]	; 0x40
   542a4:	str	r3, [sp, #4]
   542a8:	ldr	r3, [sp, #72]	; 0x48
   542ac:	str	r3, [sp]
   542b0:	ldr	r3, [sp, #52]	; 0x34
   542b4:	bl	27924 <fputs@plt+0x167dc>
   542b8:	ldr	r3, [sp, #36]	; 0x24
   542bc:	mov	r8, r0
   542c0:	sub	r3, r3, #115	; 0x73
   542c4:	cmp	r3, #1
   542c8:	str	r3, [sp, #76]	; 0x4c
   542cc:	bhi	54304 <fputs@plt+0x431bc>
   542d0:	ldr	r3, [sp, #32]
   542d4:	add	r2, sp, #140	; 0x8c
   542d8:	mov	r1, sl
   542dc:	mov	r0, fp
   542e0:	str	r6, [sp, #8]
   542e4:	str	r3, [sp, #12]
   542e8:	ldr	r3, [sp, #64]	; 0x40
   542ec:	str	r3, [sp, #4]
   542f0:	ldr	r3, [sp, #68]	; 0x44
   542f4:	str	r3, [sp]
   542f8:	ldr	r3, [sp, #52]	; 0x34
   542fc:	bl	27924 <fputs@plt+0x167dc>
   54300:	mov	r5, r0
   54304:	mov	r0, r6
   54308:	bl	1c5e4 <fputs@plt+0xb49c>
   5430c:	ldr	r3, [sp, #36]	; 0x24
   54310:	sub	r3, r3, #117	; 0x75
   54314:	cmp	r3, #1
   54318:	ldrls	r3, [sp, #32]
   5431c:	movls	r6, r3
   54320:	strls	r3, [sp, #64]	; 0x40
   54324:	bls	54378 <fputs@plt+0x43230>
   54328:	mov	r3, r5
   5432c:	mov	r1, #14
   54330:	ldr	r2, [sp, #68]	; 0x44
   54334:	mov	r0, r4
   54338:	bl	276a4 <fputs@plt+0x1655c>
   5433c:	mov	r6, r0
   54340:	mov	r1, #18
   54344:	ldr	r3, [sp, #32]
   54348:	mov	r0, r4
   5434c:	ldr	r2, [sp, #48]	; 0x30
   54350:	bl	276a4 <fputs@plt+0x1655c>
   54354:	mov	r1, r6
   54358:	str	r0, [sp, #64]	; 0x40
   5435c:	mov	r0, r4
   54360:	bl	2785c <fputs@plt+0x16714>
   54364:	ldr	r3, [sp, #28]
   54368:	ldrsh	r0, [sl, #6]
   5436c:	ldrsh	r1, [r3, #6]
   54370:	bl	188d4 <fputs@plt+0x778c>
   54374:	strh	r0, [sl, #6]
   54378:	ldr	r3, [sp, #36]	; 0x24
   5437c:	cmp	r3, #118	; 0x76
   54380:	bne	54684 <fputs@plt+0x4353c>
   54384:	ldr	r3, [sp, #28]
   54388:	mov	r9, r6
   5438c:	ldrsh	r2, [sl, #6]
   54390:	ldrsh	r3, [r3, #6]
   54394:	cmp	r2, r3
   54398:	strhgt	r3, [sl, #6]
   5439c:	mov	r3, r8
   543a0:	mov	r1, #14
   543a4:	ldr	r2, [sp, #72]	; 0x48
   543a8:	mov	r0, r4
   543ac:	bl	276a4 <fputs@plt+0x1655c>
   543b0:	mov	r8, r0
   543b4:	mov	r3, r6
   543b8:	mov	r2, r7
   543bc:	mov	r1, #18
   543c0:	mov	r0, r4
   543c4:	bl	276a4 <fputs@plt+0x1655c>
   543c8:	mov	r0, r4
   543cc:	ldr	r1, [sp, #56]	; 0x38
   543d0:	bl	2785c <fputs@plt+0x16714>
   543d4:	ldr	r3, [sp, #36]	; 0x24
   543d8:	cmp	r3, #116	; 0x74
   543dc:	moveq	r6, r8
   543e0:	beq	54418 <fputs@plt+0x432d0>
   543e4:	cmp	r3, #118	; 0x76
   543e8:	moveq	r6, r8
   543ec:	addeq	r8, r8, #1
   543f0:	beq	54418 <fputs@plt+0x432d0>
   543f4:	mov	r3, r6
   543f8:	mov	r1, #18
   543fc:	mov	r2, r7
   54400:	mov	r0, r4
   54404:	bl	276a4 <fputs@plt+0x1655c>
   54408:	mov	r6, r0
   5440c:	mov	r0, r4
   54410:	ldr	r1, [sp, #56]	; 0x38
   54414:	bl	2785c <fputs@plt+0x16714>
   54418:	ldr	r3, [r4, #32]
   5441c:	str	r3, [sp, #36]	; 0x24
   54420:	ldr	r3, [sp, #76]	; 0x4c
   54424:	cmp	r3, #1
   54428:	bhi	54440 <fputs@plt+0x432f8>
   5442c:	mov	r3, r5
   54430:	mov	r1, #14
   54434:	ldr	r2, [sp, #68]	; 0x44
   54438:	mov	r0, r4
   5443c:	bl	276a4 <fputs@plt+0x1655c>
   54440:	mov	r3, r9
   54444:	mov	r1, #18
   54448:	ldr	r2, [sp, #48]	; 0x30
   5444c:	mov	r0, r4
   54450:	bl	276a4 <fputs@plt+0x1655c>
   54454:	mov	r0, r4
   54458:	ldr	r1, [sp, #56]	; 0x38
   5445c:	bl	2785c <fputs@plt+0x16714>
   54460:	mov	r0, r4
   54464:	ldr	r1, [sp, #88]	; 0x58
   54468:	bl	1c254 <fputs@plt+0xb10c>
   5446c:	mov	r2, r7
   54470:	mov	r1, #18
   54474:	ldr	r3, [sp, #64]	; 0x40
   54478:	mov	r0, r4
   5447c:	bl	276a4 <fputs@plt+0x1655c>
   54480:	mov	r3, r9
   54484:	mov	r1, #18
   54488:	ldr	r2, [sp, #48]	; 0x30
   5448c:	mov	r0, r4
   54490:	bl	276a4 <fputs@plt+0x1655c>
   54494:	mov	r0, r4
   54498:	ldr	r1, [sp, #56]	; 0x38
   5449c:	bl	15144 <fputs@plt+0x3ffc>
   544a0:	mvn	r3, #14
   544a4:	mov	r1, #41	; 0x29
   544a8:	str	r3, [sp, #8]
   544ac:	ldr	r3, [sp, #60]	; 0x3c
   544b0:	str	r3, [sp, #4]
   544b4:	mov	r3, #0
   544b8:	mov	r2, r3
   544bc:	str	r3, [sp]
   544c0:	bl	2725c <fputs@plt+0x16114>
   544c4:	mvn	r3, #5
   544c8:	mov	r1, #42	; 0x2a
   544cc:	ldr	r2, [sp, #128]	; 0x80
   544d0:	mov	r0, r4
   544d4:	str	r3, [sp, #8]
   544d8:	ldr	r3, [sp, #80]	; 0x50
   544dc:	str	r3, [sp, #4]
   544e0:	ldr	r3, [sp, #40]	; 0x28
   544e4:	str	r3, [sp]
   544e8:	ldr	r3, [sp, #148]	; 0x94
   544ec:	bl	2725c <fputs@plt+0x16114>
   544f0:	mov	r1, #1
   544f4:	mov	r0, r4
   544f8:	bl	19404 <fputs@plt+0x82bc>
   544fc:	ldr	r3, [sp, #36]	; 0x24
   54500:	mov	r2, r8
   54504:	mov	r1, #43	; 0x2b
   54508:	mov	r0, r4
   5450c:	str	r3, [sp]
   54510:	mov	r3, r6
   54514:	bl	2713c <fputs@plt+0x15ff4>
   54518:	mov	r0, r4
   5451c:	ldr	r1, [sp, #32]
   54520:	bl	15144 <fputs@plt+0x3ffc>
   54524:	ldr	r3, [sp, #52]	; 0x34
   54528:	ldrb	r3, [r3]
   5452c:	cmp	r3, #9
   54530:	ldreq	r3, [sp, #28]
   54534:	beq	546c4 <fputs@plt+0x4357c>
   54538:	ldr	r1, [sl, #48]	; 0x30
   5453c:	cmp	r1, #0
   54540:	beq	5454c <fputs@plt+0x43404>
   54544:	ldr	r0, [sp, #44]	; 0x2c
   54548:	bl	20098 <fputs@plt+0xef50>
   5454c:	ldr	r3, [sp, #28]
   54550:	str	r3, [sl, #48]	; 0x30
   54554:	str	sl, [r3, #52]	; 0x34
   54558:	ldrb	r3, [fp, #453]	; 0x1c5
   5455c:	cmp	r3, #2
   54560:	bne	54580 <fputs@plt+0x43438>
   54564:	mov	r3, #0
   54568:	ldrb	r1, [sl, #4]
   5456c:	mov	r0, fp
   54570:	str	r3, [sp]
   54574:	ldr	r2, [sp, #84]	; 0x54
   54578:	ldr	r3, [sp, #92]	; 0x5c
   5457c:	bl	37d24 <fputs@plt+0x26bdc>
   54580:	ldr	r5, [fp, #68]	; 0x44
   54584:	adds	r5, r5, #0
   54588:	movne	r5, #1
   5458c:	mov	r0, r5
   54590:	add	sp, sp, #164	; 0xa4
   54594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54598:	ldr	r2, [r5, #4]
   5459c:	ldr	r1, [sp, #40]	; 0x28
   545a0:	cmp	r3, r1
   545a4:	blt	54624 <fputs@plt+0x434dc>
   545a8:	bne	545fc <fputs@plt+0x434b4>
   545ac:	mov	r2, #0
   545b0:	mov	r1, #132	; 0x84
   545b4:	ldr	r0, [sp, #44]	; 0x2c
   545b8:	bl	1d860 <fputs@plt+0xc718>
   545bc:	subs	r2, r0, #0
   545c0:	beq	546e4 <fputs@plt+0x4359c>
   545c4:	ldr	r3, [r2, #4]
   545c8:	mov	r1, r5
   545cc:	ldr	r0, [fp]
   545d0:	orr	r3, r3, #1024	; 0x400
   545d4:	stmib	r2, {r3, r8}
   545d8:	bl	289c0 <fputs@plt+0x17878>
   545dc:	subs	r5, r0, #0
   545e0:	beq	545fc <fputs@plt+0x434b4>
   545e4:	ldr	r3, [r5, #4]
   545e8:	ldr	r2, [sp, #40]	; 0x28
   545ec:	mla	r3, r7, r2, r3
   545f0:	strh	r8, [r3, #16]
   545f4:	add	r3, r2, #1
   545f8:	str	r3, [sp, #40]	; 0x28
   545fc:	add	r8, r8, #1
   54600:	ldr	r3, [sp, #44]	; 0x2c
   54604:	ldrb	r3, [r3, #69]	; 0x45
   54608:	cmp	r3, #0
   5460c:	bne	53fa8 <fputs@plt+0x42e60>
   54610:	ldr	r2, [sl]
   54614:	ldr	r2, [r2]
   54618:	cmp	r8, r2
   5461c:	ble	54598 <fputs@plt+0x43450>
   54620:	b	53fa8 <fputs@plt+0x42e60>
   54624:	ldrh	r1, [r2, #16]
   54628:	cmp	r1, r8
   5462c:	beq	545fc <fputs@plt+0x434b4>
   54630:	add	r3, r3, #1
   54634:	add	r2, r2, #20
   54638:	b	5459c <fputs@plt+0x43454>
   5463c:	ldrh	r1, [r2, #16]
   54640:	add	r2, r2, #20
   54644:	ldr	r0, [sp, #60]	; 0x3c
   54648:	sub	r1, r1, #1
   5464c:	str	r1, [r0, r3, lsl #2]
   54650:	add	r3, r3, #1
   54654:	b	53fe4 <fputs@plt+0x42e9c>
   54658:	mov	r2, r5
   5465c:	mov	r1, sl
   54660:	mov	r0, fp
   54664:	bl	3431c <fputs@plt+0x231d4>
   54668:	ldr	r3, [r6, #16]
   5466c:	str	r0, [r8], #4
   54670:	strb	r9, [r3, r5]
   54674:	add	r5, r5, #1
   54678:	cmp	r7, r5
   5467c:	bgt	54658 <fputs@plt+0x43510>
   54680:	b	54088 <fputs@plt+0x42f40>
   54684:	mov	r3, r8
   54688:	mov	r1, #14
   5468c:	ldr	r2, [sp, #72]	; 0x48
   54690:	mov	r0, r4
   54694:	bl	276a4 <fputs@plt+0x1655c>
   54698:	mov	r9, r0
   5469c:	mov	r2, r7
   546a0:	ldr	r3, [sp, #32]
   546a4:	mov	r1, #18
   546a8:	mov	r0, r4
   546ac:	bl	276a4 <fputs@plt+0x1655c>
   546b0:	mov	r1, r9
   546b4:	mov	r0, r4
   546b8:	bl	2785c <fputs@plt+0x16714>
   546bc:	b	5439c <fputs@plt+0x43254>
   546c0:	mov	r3, r2
   546c4:	ldr	r2, [r3, #48]	; 0x30
   546c8:	cmp	r2, #0
   546cc:	bne	546c0 <fputs@plt+0x43578>
   546d0:	mov	r0, fp
   546d4:	ldr	r2, [r3]
   546d8:	ldr	r1, [r3, #28]
   546dc:	bl	3765c <fputs@plt+0x26514>
   546e0:	b	54538 <fputs@plt+0x433f0>
   546e4:	mov	r5, #7
   546e8:	b	5458c <fputs@plt+0x43444>
   546ec:	ldrb	r3, [sl, #4]
   546f0:	cmp	r3, #116	; 0x74
   546f4:	beq	54908 <fputs@plt+0x437c0>
   546f8:	cmp	r3, #117	; 0x75
   546fc:	beq	54708 <fputs@plt+0x435c0>
   54700:	cmp	r3, #115	; 0x73
   54704:	bne	54a70 <fputs@plt+0x43928>
   54708:	ldrb	r3, [sp, #100]	; 0x64
   5470c:	cmp	r3, #1
   54710:	ldreq	r6, [sp, #104]	; 0x68
   54714:	beq	54758 <fputs@plt+0x43610>
   54718:	mov	r1, #57	; 0x39
   5471c:	mov	r0, r8
   54720:	ldr	r6, [fp, #72]	; 0x48
   54724:	add	r3, r6, #1
   54728:	mov	r2, r6
   5472c:	str	r3, [fp, #72]	; 0x48
   54730:	mov	r3, #0
   54734:	bl	276a4 <fputs@plt+0x1655c>
   54738:	mov	r3, sl
   5473c:	str	r0, [sl, #20]
   54740:	ldr	r2, [r3, #52]	; 0x34
   54744:	cmp	r2, #0
   54748:	bne	54a2c <fputs@plt+0x438e4>
   5474c:	ldr	r2, [r3, #8]
   54750:	orr	r2, r2, #16
   54754:	str	r2, [r3, #8]
   54758:	mov	r3, #1
   5475c:	mov	r9, #0
   54760:	add	r2, sp, #140	; 0x8c
   54764:	mov	r1, r7
   54768:	strh	r3, [sp, #140]	; 0x8c
   5476c:	mov	r0, fp
   54770:	ldr	r3, [fp, #472]	; 0x1d8
   54774:	str	r3, [sp, #32]
   54778:	str	r6, [sp, #144]	; 0x90
   5477c:	str	r9, [sp, #148]	; 0x94
   54780:	str	r9, [sp, #152]	; 0x98
   54784:	bl	49c40 <fputs@plt+0x38af8>
   54788:	subs	r5, r0, #0
   5478c:	bne	53a70 <fputs@plt+0x42928>
   54790:	ldrb	r3, [sl, #4]
   54794:	mov	r1, sl
   54798:	mov	r0, fp
   5479c:	str	r5, [sl, #48]	; 0x30
   547a0:	ldr	r2, [sl, #56]	; 0x38
   547a4:	str	r5, [sl, #56]	; 0x38
   547a8:	cmp	r3, #117	; 0x75
   547ac:	moveq	r3, #2
   547b0:	movne	r3, #1
   547b4:	str	r2, [sp, #40]	; 0x28
   547b8:	ldr	r2, [sl, #60]	; 0x3c
   547bc:	strb	r3, [sp, #140]	; 0x8c
   547c0:	ldr	r3, [fp, #472]	; 0x1d8
   547c4:	str	r5, [sl, #60]	; 0x3c
   547c8:	str	r2, [sp, #44]	; 0x2c
   547cc:	add	r2, sp, #140	; 0x8c
   547d0:	str	r3, [sp, #36]	; 0x24
   547d4:	bl	49c40 <fputs@plt+0x38af8>
   547d8:	mov	r5, r0
   547dc:	ldr	r0, [sp, #28]
   547e0:	ldr	r1, [sl, #44]	; 0x2c
   547e4:	bl	20124 <fputs@plt+0xefdc>
   547e8:	ldrb	r3, [sl, #4]
   547ec:	str	r9, [sl, #44]	; 0x2c
   547f0:	ldr	r4, [sl, #48]	; 0x30
   547f4:	str	r7, [sl, #48]	; 0x30
   547f8:	cmp	r3, #115	; 0x73
   547fc:	bne	54810 <fputs@plt+0x436c8>
   54800:	ldrsh	r1, [r7, #6]
   54804:	ldrsh	r0, [sl, #6]
   54808:	bl	188d4 <fputs@plt+0x778c>
   5480c:	strh	r0, [sl, #6]
   54810:	ldr	r0, [sp, #28]
   54814:	ldr	r1, [sl, #56]	; 0x38
   54818:	bl	200a0 <fputs@plt+0xef58>
   5481c:	ldr	r3, [sp, #40]	; 0x28
   54820:	str	r3, [sl, #56]	; 0x38
   54824:	ldr	r3, [sp, #44]	; 0x2c
   54828:	str	r3, [sl, #60]	; 0x3c
   5482c:	mov	r3, #0
   54830:	str	r3, [sl, #12]
   54834:	str	r3, [sl, #16]
   54838:	ldrb	r3, [sp, #100]	; 0x64
   5483c:	cmp	r3, #1
   54840:	beq	53e74 <fputs@plt+0x42d2c>
   54844:	cmp	r3, #9
   54848:	moveq	r3, sl
   5484c:	beq	54a50 <fputs@plt+0x43908>
   54850:	ldr	r0, [r8, #24]
   54854:	mov	r9, #0
   54858:	bl	2703c <fputs@plt+0x15ef4>
   5485c:	mov	r7, r0
   54860:	ldr	r0, [r8, #24]
   54864:	bl	2703c <fputs@plt+0x15ef4>
   54868:	mov	r2, r7
   5486c:	mov	r1, sl
   54870:	str	r0, [sp, #40]	; 0x28
   54874:	mov	r0, fp
   54878:	bl	4d100 <fputs@plt+0x3bfb8>
   5487c:	mov	r3, r7
   54880:	mov	r2, r6
   54884:	mov	r1, #108	; 0x6c
   54888:	mov	r0, r8
   5488c:	bl	276a4 <fputs@plt+0x1655c>
   54890:	ldr	r3, [r8, #32]
   54894:	mov	r1, sl
   54898:	mov	r0, fp
   5489c:	str	r9, [sp]
   548a0:	str	r9, [sp, #4]
   548a4:	str	r7, [sp, #16]
   548a8:	str	r3, [sp, #44]	; 0x2c
   548ac:	ldr	r3, [sp, #40]	; 0x28
   548b0:	str	r3, [sp, #12]
   548b4:	add	r3, sp, #100	; 0x64
   548b8:	str	r3, [sp, #8]
   548bc:	mov	r3, r6
   548c0:	ldr	r2, [sl]
   548c4:	bl	4db20 <fputs@plt+0x3c9d8>
   548c8:	mov	r0, r8
   548cc:	ldr	r1, [sp, #40]	; 0x28
   548d0:	bl	15144 <fputs@plt+0x3ffc>
   548d4:	mov	r2, r6
   548d8:	mov	r1, #7
   548dc:	ldr	r3, [sp, #44]	; 0x2c
   548e0:	bl	276a4 <fputs@plt+0x1655c>
   548e4:	mov	r1, r7
   548e8:	mov	r0, r8
   548ec:	bl	15144 <fputs@plt+0x3ffc>
   548f0:	mov	r3, r9
   548f4:	mov	r2, r6
   548f8:	mov	r1, #61	; 0x3d
   548fc:	mov	r0, r8
   54900:	bl	276a4 <fputs@plt+0x1655c>
   54904:	b	53e74 <fputs@plt+0x42d2c>
   54908:	ldr	r3, [sl, #12]
   5490c:	add	r2, sp, #100	; 0x64
   54910:	mov	r1, r7
   54914:	mov	r0, fp
   54918:	str	r3, [r7, #12]
   5491c:	ldr	r3, [sl, #16]
   54920:	str	r3, [r7, #16]
   54924:	ldr	r3, [sl, #56]	; 0x38
   54928:	str	r3, [r7, #56]	; 0x38
   5492c:	ldr	r3, [sl, #60]	; 0x3c
   54930:	str	r3, [r7, #60]	; 0x3c
   54934:	ldr	r3, [fp, #472]	; 0x1d8
   54938:	str	r3, [sp, #32]
   5493c:	bl	49c40 <fputs@plt+0x38af8>
   54940:	subs	r5, r0, #0
   54944:	str	r4, [sl, #56]	; 0x38
   54948:	str	r4, [sl, #60]	; 0x3c
   5494c:	bne	53a70 <fputs@plt+0x42928>
   54950:	ldr	r6, [r7, #12]
   54954:	ldr	r3, [r7, #16]
   54958:	cmp	r6, #0
   5495c:	str	r6, [sl, #12]
   54960:	str	r5, [sl, #48]	; 0x30
   54964:	str	r3, [sl, #16]
   54968:	beq	549a4 <fputs@plt+0x4385c>
   5496c:	mov	r2, r6
   54970:	mov	r1, #46	; 0x2e
   54974:	mov	r0, r8
   54978:	bl	27640 <fputs@plt+0x164f8>
   5497c:	ldr	r3, [sl, #16]
   54980:	mov	r6, r0
   54984:	cmp	r3, #0
   54988:	beq	549a4 <fputs@plt+0x4385c>
   5498c:	mov	r1, #139	; 0x8b
   54990:	mov	r0, r8
   54994:	str	r3, [sp]
   54998:	add	r3, r3, #1
   5499c:	ldr	r2, [sl, #12]
   549a0:	bl	2713c <fputs@plt+0x15ff4>
   549a4:	ldr	r3, [fp, #472]	; 0x1d8
   549a8:	add	r2, sp, #100	; 0x64
   549ac:	mov	r1, sl
   549b0:	mov	r0, fp
   549b4:	str	r3, [sp, #36]	; 0x24
   549b8:	bl	49c40 <fputs@plt+0x38af8>
   549bc:	mov	r5, r0
   549c0:	ldrsh	r1, [r7, #6]
   549c4:	ldrsh	r0, [sl, #6]
   549c8:	ldr	r4, [sl, #48]	; 0x30
   549cc:	str	r7, [sl, #48]	; 0x30
   549d0:	bl	188d4 <fputs@plt+0x778c>
   549d4:	strh	r0, [sl, #6]
   549d8:	ldr	r0, [r7, #56]	; 0x38
   549dc:	cmp	r0, #0
   549e0:	beq	54a14 <fputs@plt+0x438cc>
   549e4:	add	r1, sp, #140	; 0x8c
   549e8:	bl	19bd4 <fputs@plt+0x8a8c>
   549ec:	cmp	r0, #0
   549f0:	beq	54a14 <fputs@plt+0x438cc>
   549f4:	ldr	r0, [sp, #140]	; 0x8c
   549f8:	cmp	r0, #0
   549fc:	ble	54a14 <fputs@plt+0x438cc>
   54a00:	asr	r1, r0, #31
   54a04:	bl	13c58 <fputs@plt+0x2b10>
   54a08:	ldrsh	r3, [sl, #6]
   54a0c:	cmp	r3, r0
   54a10:	strhgt	r0, [sl, #6]
   54a14:	cmp	r6, #0
   54a18:	beq	53e74 <fputs@plt+0x42d2c>
   54a1c:	mov	r1, r6
   54a20:	mov	r0, r8
   54a24:	bl	1c254 <fputs@plt+0xb10c>
   54a28:	b	53e74 <fputs@plt+0x42d2c>
   54a2c:	mov	r3, r2
   54a30:	b	54740 <fputs@plt+0x435f8>
   54a34:	andeq	r7, r7, r3, lsr sl
   54a38:			; <UNDEFINED> instruction: 0x00072ab0
   54a3c:	ldrdeq	r6, [r7], -r2
   54a40:	andeq	r7, r7, r3, ror #20
   54a44:	muleq	r7, r0, sl
   54a48:	andeq	r6, r7, r4, lsl #26
   54a4c:	mov	r3, r2
   54a50:	ldr	r2, [r3, #48]	; 0x30
   54a54:	cmp	r2, #0
   54a58:	bne	54a4c <fputs@plt+0x43904>
   54a5c:	mov	r0, fp
   54a60:	ldr	r2, [r3]
   54a64:	ldr	r1, [r3, #28]
   54a68:	bl	3765c <fputs@plt+0x26514>
   54a6c:	b	54850 <fputs@plt+0x43708>
   54a70:	ldr	r6, [fp, #72]	; 0x48
   54a74:	mov	r1, #57	; 0x39
   54a78:	mov	r0, r8
   54a7c:	add	r3, r6, #2
   54a80:	mov	r2, r6
   54a84:	str	r3, [fp, #72]	; 0x48
   54a88:	mov	r3, r4
   54a8c:	bl	276a4 <fputs@plt+0x1655c>
   54a90:	mov	r3, sl
   54a94:	str	r0, [sl, #20]
   54a98:	ldr	r4, [r3, #52]	; 0x34
   54a9c:	cmp	r4, #0
   54aa0:	bne	54c7c <fputs@plt+0x43b34>
   54aa4:	ldr	r2, [r3, #8]
   54aa8:	mov	r1, r7
   54aac:	mov	r0, fp
   54ab0:	orr	r2, r2, #16
   54ab4:	str	r2, [r3, #8]
   54ab8:	mov	r3, #1
   54abc:	add	r2, sp, #140	; 0x8c
   54ac0:	strh	r3, [sp, #140]	; 0x8c
   54ac4:	ldr	r3, [fp, #472]	; 0x1d8
   54ac8:	str	r6, [sp, #144]	; 0x90
   54acc:	str	r4, [sp, #148]	; 0x94
   54ad0:	str	r4, [sp, #152]	; 0x98
   54ad4:	str	r3, [sp, #32]
   54ad8:	bl	49c40 <fputs@plt+0x38af8>
   54adc:	subs	r5, r0, #0
   54ae0:	bne	53a70 <fputs@plt+0x42928>
   54ae4:	add	r3, r6, #1
   54ae8:	add	r2, r6, #1
   54aec:	mov	r1, #57	; 0x39
   54af0:	mov	r0, r8
   54af4:	str	r3, [sp, #48]	; 0x30
   54af8:	mov	r3, r5
   54afc:	bl	276a4 <fputs@plt+0x1655c>
   54b00:	add	r2, sp, #140	; 0x8c
   54b04:	mov	r1, sl
   54b08:	str	r0, [sl, #24]
   54b0c:	ldr	r3, [sl, #60]	; 0x3c
   54b10:	mov	r0, fp
   54b14:	str	r5, [sl, #48]	; 0x30
   54b18:	str	r5, [sl, #60]	; 0x3c
   54b1c:	ldr	r9, [sl, #56]	; 0x38
   54b20:	str	r5, [sl, #56]	; 0x38
   54b24:	str	r3, [sp, #40]	; 0x28
   54b28:	add	r3, r6, #1
   54b2c:	str	r3, [sp, #144]	; 0x90
   54b30:	ldr	r3, [fp, #472]	; 0x1d8
   54b34:	str	r3, [sp, #36]	; 0x24
   54b38:	bl	49c40 <fputs@plt+0x38af8>
   54b3c:	ldrsh	r3, [r7, #6]
   54b40:	mov	r5, r0
   54b44:	ldrsh	r2, [sl, #6]
   54b48:	ldr	r0, [sp, #28]
   54b4c:	ldr	r4, [sl, #48]	; 0x30
   54b50:	cmp	r2, r3
   54b54:	str	r7, [sl, #48]	; 0x30
   54b58:	ldr	r1, [sl, #56]	; 0x38
   54b5c:	strhgt	r3, [sl, #6]
   54b60:	bl	200a0 <fputs@plt+0xef58>
   54b64:	ldr	r3, [sp, #40]	; 0x28
   54b68:	str	r9, [sl, #56]	; 0x38
   54b6c:	str	r3, [sl, #60]	; 0x3c
   54b70:	ldrb	r3, [sp, #100]	; 0x64
   54b74:	cmp	r3, #9
   54b78:	moveq	r3, sl
   54b7c:	beq	54c88 <fputs@plt+0x43b40>
   54b80:	ldr	r0, [r8, #24]
   54b84:	mov	r7, #0
   54b88:	bl	2703c <fputs@plt+0x15ef4>
   54b8c:	mov	r9, r0
   54b90:	ldr	r0, [r8, #24]
   54b94:	bl	2703c <fputs@plt+0x15ef4>
   54b98:	mov	r2, r9
   54b9c:	mov	r1, sl
   54ba0:	str	r0, [sp, #40]	; 0x28
   54ba4:	mov	r0, fp
   54ba8:	bl	4d100 <fputs@plt+0x3bfb8>
   54bac:	mov	r3, r9
   54bb0:	mov	r2, r6
   54bb4:	mov	r1, #108	; 0x6c
   54bb8:	mov	r0, r8
   54bbc:	bl	276a4 <fputs@plt+0x1655c>
   54bc0:	mov	r0, fp
   54bc4:	bl	155c0 <fputs@plt+0x4478>
   54bc8:	mov	r3, r0
   54bcc:	mov	r2, r6
   54bd0:	str	r0, [sp, #44]	; 0x2c
   54bd4:	mov	r1, #101	; 0x65
   54bd8:	mov	r0, r8
   54bdc:	bl	276a4 <fputs@plt+0x1655c>
   54be0:	ldr	r3, [sp, #44]	; 0x2c
   54be4:	mov	r1, #68	; 0x44
   54be8:	ldr	r2, [sp, #48]	; 0x30
   54bec:	stm	sp, {r3, r7}
   54bf0:	str	r0, [sp, #56]	; 0x38
   54bf4:	mov	r0, r8
   54bf8:	ldr	r3, [sp, #40]	; 0x28
   54bfc:	bl	27224 <fputs@plt+0x160dc>
   54c00:	mov	r0, fp
   54c04:	ldr	r1, [sp, #44]	; 0x2c
   54c08:	bl	1a120 <fputs@plt+0x8fd8>
   54c0c:	ldr	r3, [sp, #40]	; 0x28
   54c10:	mov	r1, sl
   54c14:	mov	r0, fp
   54c18:	str	r7, [sp]
   54c1c:	str	r7, [sp, #4]
   54c20:	str	r3, [sp, #12]
   54c24:	add	r3, sp, #100	; 0x64
   54c28:	str	r9, [sp, #16]
   54c2c:	str	r3, [sp, #8]
   54c30:	mov	r3, r6
   54c34:	ldr	r2, [sl]
   54c38:	bl	4db20 <fputs@plt+0x3c9d8>
   54c3c:	mov	r0, r8
   54c40:	ldr	r1, [sp, #40]	; 0x28
   54c44:	bl	15144 <fputs@plt+0x3ffc>
   54c48:	mov	r2, r6
   54c4c:	mov	r1, #7
   54c50:	ldr	r3, [sp, #56]	; 0x38
   54c54:	bl	276a4 <fputs@plt+0x1655c>
   54c58:	mov	r1, r9
   54c5c:	mov	r0, r8
   54c60:	bl	15144 <fputs@plt+0x3ffc>
   54c64:	mov	r3, r7
   54c68:	mov	r1, #61	; 0x3d
   54c6c:	ldr	r2, [sp, #48]	; 0x30
   54c70:	bl	276a4 <fputs@plt+0x1655c>
   54c74:	mov	r3, r7
   54c78:	b	548f4 <fputs@plt+0x437ac>
   54c7c:	mov	r3, r4
   54c80:	b	54a98 <fputs@plt+0x43950>
   54c84:	mov	r3, r2
   54c88:	ldr	r2, [r3, #48]	; 0x30
   54c8c:	cmp	r2, #0
   54c90:	bne	54c84 <fputs@plt+0x43b3c>
   54c94:	mov	r0, fp
   54c98:	ldr	r2, [r3]
   54c9c:	ldr	r1, [r3, #28]
   54ca0:	bl	3765c <fputs@plt+0x26514>
   54ca4:	b	54b80 <fputs@plt+0x43a38>
   54ca8:	mov	r2, r7
   54cac:	mov	r1, sl
   54cb0:	mov	r0, fp
   54cb4:	add	r7, r7, #1
   54cb8:	bl	3431c <fputs@plt+0x231d4>
   54cbc:	cmp	r0, #0
   54cc0:	str	r0, [r9]
   54cc4:	add	r9, r9, #4
   54cc8:	ldreq	r3, [sp, #28]
   54ccc:	ldreq	r3, [r3, #8]
   54cd0:	streq	r3, [r9, #-4]
   54cd4:	ldr	r3, [sp, #32]
   54cd8:	cmp	r7, r3
   54cdc:	blt	54ca8 <fputs@plt+0x43b60>
   54ce0:	mvn	fp, #0
   54ce4:	add	r3, sl, #28
   54ce8:	add	r7, sl, #20
   54cec:	str	r3, [sp, #36]	; 0x24
   54cf0:	b	54d38 <fputs@plt+0x43bf0>
   54cf4:	mov	r1, r9
   54cf8:	mov	r0, r8
   54cfc:	bl	1516c <fputs@plt+0x4024>
   54d00:	ldr	r3, [sp, #32]
   54d04:	mov	r2, r6
   54d08:	mov	r1, r9
   54d0c:	str	r3, [r0, #8]
   54d10:	mov	r0, r8
   54d14:	ldr	r3, [r6]
   54d18:	add	r3, r3, #1
   54d1c:	str	r3, [r6]
   54d20:	mvn	r3, #5
   54d24:	bl	23500 <fputs@plt+0x123b8>
   54d28:	ldr	r3, [sp, #36]	; 0x24
   54d2c:	str	fp, [r7, #-4]
   54d30:	cmp	r3, r7
   54d34:	beq	54d44 <fputs@plt+0x43bfc>
   54d38:	ldr	r9, [r7], #4
   54d3c:	cmp	r9, #0
   54d40:	bge	54cf4 <fputs@plt+0x43bac>
   54d44:	ldr	sl, [sl, #48]	; 0x30
   54d48:	cmp	sl, #0
   54d4c:	bne	54ce4 <fputs@plt+0x43b9c>
   54d50:	mov	r0, r6
   54d54:	bl	1c5e4 <fputs@plt+0xb49c>
   54d58:	b	53a70 <fputs@plt+0x42928>
   54d5c:	mov	r4, #0
   54d60:	b	53a70 <fputs@plt+0x42928>
   54d64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   54d68:	mov	r6, r0
   54d6c:	sub	sp, sp, #48	; 0x30
   54d70:	mov	r4, r1
   54d74:	mov	r7, r2
   54d78:	mov	r8, r3
   54d7c:	ldr	r5, [r0]
   54d80:	ldr	r1, [r1, #64]	; 0x40
   54d84:	mov	r0, r5
   54d88:	bl	1a260 <fputs@plt+0x9118>
   54d8c:	mov	sl, r0
   54d90:	mov	r1, r7
   54d94:	mov	r2, #0
   54d98:	mov	r0, r5
   54d9c:	bl	20ef8 <fputs@plt+0xfdb0>
   54da0:	mov	r3, #0
   54da4:	mov	r9, r0
   54da8:	mov	r2, r3
   54dac:	mov	r1, r3
   54db0:	mov	r0, r5
   54db4:	bl	284e4 <fputs@plt+0x1739c>
   54db8:	subs	r7, r0, #0
   54dbc:	beq	54de4 <fputs@plt+0x43c9c>
   54dc0:	mov	r0, r5
   54dc4:	ldr	r1, [r4]
   54dc8:	bl	1e740 <fputs@plt+0xd5f8>
   54dcc:	ldr	r3, [r5, #16]
   54dd0:	ldr	r1, [r3, sl, lsl #4]
   54dd4:	str	r0, [r7, #16]
   54dd8:	mov	r0, r5
   54ddc:	bl	1e740 <fputs@plt+0xd5f8>
   54de0:	str	r0, [r7, #12]
   54de4:	mov	r4, #0
   54de8:	mov	r3, #65536	; 0x10000
   54dec:	mov	r2, r7
   54df0:	mov	r1, r4
   54df4:	mov	r0, r6
   54df8:	str	r4, [sp]
   54dfc:	str	r4, [sp, #4]
   54e00:	str	r4, [sp, #8]
   54e04:	str	r3, [sp, #12]
   54e08:	mov	r3, r9
   54e0c:	str	r4, [sp, #16]
   54e10:	str	r4, [sp, #20]
   54e14:	bl	28b74 <fputs@plt+0x17a2c>
   54e18:	mov	r3, #12
   54e1c:	mov	r7, r0
   54e20:	add	r2, sp, #28
   54e24:	mov	r1, r0
   54e28:	mov	r0, r6
   54e2c:	strh	r3, [sp, #28]
   54e30:	str	r8, [sp, #32]
   54e34:	str	r4, [sp, #36]	; 0x24
   54e38:	str	r4, [sp, #40]	; 0x28
   54e3c:	bl	49c40 <fputs@plt+0x38af8>
   54e40:	mov	r1, r7
   54e44:	mov	r0, r5
   54e48:	bl	20098 <fputs@plt+0xef50>
   54e4c:	add	sp, sp, #48	; 0x30
   54e50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54e54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54e58:	mov	r9, r0
   54e5c:	ldr	sl, [r0]
   54e60:	vpush	{d8-d9}
   54e64:	sub	sp, sp, #484	; 0x1e4
   54e68:	ldr	r3, [r0, #4]
   54e6c:	str	r3, [sp, #28]
   54e70:	ldrb	r3, [sl, #66]	; 0x42
   54e74:	str	r3, [sp, #40]	; 0x28
   54e78:	ldr	r3, [r0, #8]
   54e7c:	str	r3, [sp, #24]
   54e80:	ldr	r3, [sl, #32]
   54e84:	str	r3, [sp, #68]	; 0x44
   54e88:	ldr	r3, [sl, #36]	; 0x24
   54e8c:	str	r3, [sp, #88]	; 0x58
   54e90:	bl	151e0 <fputs@plt+0x4098>
   54e94:	ldr	r3, [r9, #80]	; 0x50
   54e98:	cmp	r3, #7
   54e9c:	mov	r3, #0
   54ea0:	beq	5bedc <fputs@plt+0x4ad94>
   54ea4:	ldr	r2, [sl, #248]	; 0xf8
   54ea8:	mov	r0, #0
   54eac:	mov	r1, #0
   54eb0:	str	r3, [r9, #20]
   54eb4:	str	r3, [r9, #80]	; 0x50
   54eb8:	strd	r0, [r9, #136]	; 0x88
   54ebc:	str	r3, [sl, #388]	; 0x184
   54ec0:	cmp	r2, r3
   54ec4:	bne	5beec <fputs@plt+0x4ada4>
   54ec8:	ldr	r3, [sl, #304]	; 0x130
   54ecc:	cmp	r3, #0
   54ed0:	beq	54ee8 <fputs@plt+0x43da0>
   54ed4:	ldr	r1, [r9, #124]	; 0x7c
   54ed8:	ldr	r2, [sl, #312]	; 0x138
   54edc:	udiv	r3, r1, r2
   54ee0:	mls	r3, r2, r3, r1
   54ee4:	sub	r3, r2, r3
   54ee8:	str	r3, [sp, #168]	; 0xa8
   54eec:	mov	r2, #20
   54ef0:	ldr	r3, [sp, #28]
   54ef4:	ldr	r4, [r9, #76]	; 0x4c
   54ef8:	mla	r4, r2, r4, r3
   54efc:	mov	r3, #0
   54f00:	mov	fp, r3
   54f04:	str	r3, [sp, #44]	; 0x2c
   54f08:	str	r3, [sp, #64]	; 0x40
   54f0c:	str	r3, [sp, #112]	; 0x70
   54f10:	str	r3, [sp, #116]	; 0x74
   54f14:	ldr	r3, [sp, #44]	; 0x2c
   54f18:	ldrb	r7, [r4]
   54f1c:	add	r3, r3, #1
   54f20:	str	r3, [sp, #44]	; 0x2c
   54f24:	cmp	r7, #158	; 0x9e
   54f28:	ldrls	pc, [pc, r7, lsl #2]
   54f2c:	b	551fc <fputs@plt+0x440b4>
   54f30:	andeq	r7, r5, r4, lsl #12
   54f34:	andeq	r7, r5, ip, lsr r9
   54f38:	andeq	r7, r5, r0, lsr #20
   54f3c:	andeq	r9, r5, r4, lsl #1
   54f40:			; <UNDEFINED> instruction: 0x000591b0
   54f44:			; <UNDEFINED> instruction: 0x000591b0
   54f48:	andeq	r9, r5, r4, asr #3
   54f4c:	andeq	r9, r5, r4, asr #3
   54f50:	muleq	r5, r0, fp
   54f54:	andeq	sl, r5, r0, lsl ip
   54f58:	andeq	sl, r5, r4, lsr lr
   54f5c:	strdeq	fp, [r5], -r4
   54f60:	strdeq	fp, [r5], -r8
   54f64:	strdeq	r9, [r5], -r4
   54f68:	andeq	r5, r5, ip, lsr #3
   54f6c:	andeq	r5, r5, r4, lsl #4
   54f70:	andeq	r5, r5, r4, lsr r2
   54f74:	andeq	r5, r5, ip, ror #4
   54f78:	andeq	r5, r5, ip, lsr #5
   54f7c:	andeq	r6, r5, r0, lsl #17
   54f80:	andeq	r5, r5, r0, lsl #6
   54f84:	andeq	r5, r5, ip, lsl r3
   54f88:	andeq	r5, r5, r8, lsr #9
   54f8c:	andeq	r5, r5, r4, asr #9
   54f90:	andeq	r5, r5, r0, asr #11
   54f94:	andeq	r5, r5, r0, lsr #12
   54f98:	andeq	r5, r5, r0, ror r6
   54f9c:	muleq	r5, r4, r6
   54fa0:	andeq	r5, r5, r4, asr #13
   54fa4:	andeq	r5, r5, r8, lsl #14
   54fa8:	muleq	r5, ip, r7
   54fac:	andeq	r5, r5, r0, lsl #16
   54fb0:	andeq	r5, r5, r4, lsr #16
   54fb4:	andeq	r5, r5, r0, asr r8
   54fb8:	andeq	r5, r5, r0, lsr pc
   54fbc:	andeq	r5, r5, r8, asr pc
   54fc0:			; <UNDEFINED> instruction: 0x00055fb4
   54fc4:	andeq	r6, r5, r8, ror r3
   54fc8:			; <UNDEFINED> instruction: 0x000563b0
   54fcc:	andeq	r6, r5, r0, lsl r4
   54fd0:	andeq	r6, r5, ip, asr #8
   54fd4:			; <UNDEFINED> instruction: 0x000566b4
   54fd8:	andeq	r6, r5, r4, asr #13
   54fdc:	andeq	r6, r5, r8, lsl #15
   54fe0:	andeq	r6, r5, ip, lsr r9
   54fe4:	andeq	r6, r5, ip, asr r9
   54fe8:	andeq	r6, r5, ip, asr r9
   54fec:	strdeq	r6, [r5], -r0
   54ff0:	andeq	r6, r5, ip, ror #31
   54ff4:	andeq	r7, r5, r0, lsr #32
   54ff8:	andeq	r7, r5, r8, asr #9
   54ffc:	strdeq	r7, [r5], -r8
   55000:	andeq	r7, r5, r0, lsr ip
   55004:	andeq	r7, r5, ip, lsr #25
   55008:	ldrdeq	r7, [r5], -r0
   5500c:	ldrdeq	r7, [r5], -r0
   55010:	strdeq	r7, [r5], -r0
   55014:	strdeq	r7, [r5], -r0
   55018:	andeq	r7, r5, r4, lsl #30
   5501c:	andeq	r8, r5, ip, rrx
   55020:	muleq	r5, r8, r0
   55024:	ldrdeq	r8, [r5], -r4
   55028:	strdeq	r5, [r5], -ip
   5502c:	strdeq	r8, [r5], -ip
   55030:	strdeq	r8, [r5], -ip
   55034:	strdeq	r8, [r5], -ip
   55038:	strdeq	r8, [r5], -ip
   5503c:	andeq	r8, r5, r4, lsl #6
   55040:	andeq	r8, r5, r4, lsl #6
   55044:	andeq	r8, r5, r4, lsl #6
   55048:	andeq	r8, r5, ip, lsr #9
   5504c:	andeq	r6, r5, r4, asr #15
   55050:	andeq	r6, r5, r4, asr #15
   55054:	andeq	r8, r5, r0, lsr r5
   55058:	andeq	r8, r5, ip, ror #10
   5505c:	andeq	r8, r5, r4, ror #14
   55060:			; <UNDEFINED> instruction: 0x000569b4
   55064:	ldrdeq	r6, [r5], -r0
   55068:	andeq	r6, r5, ip, lsl #9
   5506c:	andeq	r6, r5, ip, lsl #9
   55070:	andeq	r6, r5, ip, lsl #9
   55074:	andeq	r6, r5, ip, lsl #9
   55078:	andeq	r6, r5, ip, lsl #9
   5507c:	andeq	r6, r5, ip, lsl #9
   55080:	andeq	r8, r5, r4, ror #14
   55084:	ldrdeq	r6, [r5], -r0
   55088:	ldrdeq	r6, [r5], -r0
   5508c:	ldrdeq	r6, [r5], -r0
   55090:	ldrdeq	r6, [r5], -r0
   55094:	andeq	r5, r5, ip, asr #21
   55098:	andeq	r5, r5, ip, asr #21
   5509c:	andeq	r5, r5, ip, asr #21
   550a0:	andeq	r5, r5, ip, asr #21
   550a4:	andeq	r5, r5, ip, asr #21
   550a8:	andeq	r5, r5, r4, asr r9
   550ac:	andeq	r8, r5, r0, ror r8
   550b0:	andeq	r6, r5, r0, ror #17
   550b4:	andeq	r5, r5, r4, lsl #10
   550b8:	andeq	r8, r5, r8, lsr r9
   550bc:	andeq	r8, r5, r4, asr r9
   550c0:	andeq	r8, r5, ip, lsl sl
   550c4:	muleq	r5, r4, sl
   550c8:	muleq	r5, r4, sl
   550cc:	andeq	r8, r5, r8, ror fp
   550d0:	andeq	r8, r5, r0, ror #24
   550d4:	andeq	r8, r5, r0, lsr #25
   550d8:	strdeq	r8, [r5], -r4
   550dc:	strdeq	r8, [r5], -r4
   550e0:	andeq	r8, r5, r0, lsl #26
   550e4:	andeq	r9, r5, ip, ror #3
   550e8:	andeq	r9, r5, ip, ror #3
   550ec:	andeq	r9, r5, ip, asr #9
   550f0:	andeq	r9, r5, r4, ror #10
   550f4:	andeq	r9, r5, r4, ror #10
   550f8:	andeq	r9, r5, ip, lsr #14
   550fc:	andeq	r9, r5, ip, lsr #14
   55100:	andeq	r9, r5, ip, lsr #14
   55104:	andeq	r9, r5, ip, lsr #14
   55108:	andeq	r9, r5, ip, lsr #16
   5510c:	andeq	r9, r5, r8, lsr #22
   55110:	muleq	r5, r8, fp
   55114:	ldrdeq	r9, [r5], -r8
   55118:	ldrdeq	r9, [r5], -r8
   5511c:	andeq	r9, r5, r0, lsr ip
   55120:	andeq	r9, r5, r0, ror #25
   55124:	strdeq	r9, [r5], -r0
   55128:	andeq	r9, r5, ip, lsr #26
   5512c:	andeq	r9, r5, r8, lsr #27
   55130:	andeq	r9, r5, ip, lsr #28
   55134:	andeq	sl, r5, r4, lsl #3
   55138:	andeq	sl, r5, ip, asr #3
   5513c:	andeq	sl, r5, r4, lsr #5
   55140:	andeq	sl, r5, r8, lsl r5
   55144:	andeq	r5, r5, r0, ror #9
   55148:	andeq	sl, r5, r8, lsr #14
   5514c:	andeq	sl, r5, ip, ror #14
   55150:	andeq	sl, r5, r0, ror #15
   55154:	andeq	sl, r5, ip, lsl r8
   55158:	muleq	r5, r0, r8
   5515c:	andeq	sl, r5, r8, asr #17
   55160:	andeq	sl, r5, r8, lsr r9
   55164:	andeq	sl, r5, r8, asr r9
   55168:	andeq	sl, r5, r0, lsr #19
   5516c:	ldrdeq	sl, [r5], -r4
   55170:	andeq	sl, r5, r8, lsr #20
   55174:	andeq	sl, r5, ip, lsr fp
   55178:			; <UNDEFINED> instruction: 0x0005b2b4
   5517c:	muleq	r5, r4, r3
   55180:			; <UNDEFINED> instruction: 0x0005b3b8
   55184:	andeq	fp, r5, r0, lsr #9
   55188:	andeq	fp, r5, ip, ror r5
   5518c:	andeq	fp, r5, r4, lsr #13
   55190:	andeq	fp, r5, r4, asr r7
   55194:	muleq	r5, r4, r8
   55198:	andeq	fp, r5, r4, asr #18
   5519c:	andeq	fp, r5, r4, lsr #19
   551a0:	andeq	fp, r5, r4, lsl #22
   551a4:	andeq	fp, r5, r8, lsr fp
   551a8:	muleq	r5, r8, fp
   551ac:	ldr	r3, [r4, #4]
   551b0:	mov	r1, #40	; 0x28
   551b4:	mov	r2, #4
   551b8:	ldr	r0, [sp, #24]
   551bc:	mul	r1, r1, r3
   551c0:	ldr	r3, [sp, #24]
   551c4:	add	r3, r3, r1
   551c8:	strh	r2, [r3, #8]
   551cc:	ldr	r3, [sp, #28]
   551d0:	sub	r2, r4, r3
   551d4:	ldr	r3, [pc, #4020]	; 56190 <fputs@plt+0x45048>
   551d8:	asr	r2, r2, #2
   551dc:	mul	r2, r3, r2
   551e0:	asr	r3, r2, #31
   551e4:	strd	r2, [r0, r1]
   551e8:	ldr	r4, [r4, #8]
   551ec:	mov	r2, #20
   551f0:	ldr	r3, [sp, #28]
   551f4:	mla	r4, r2, r4, r3
   551f8:	sub	r4, r4, #20
   551fc:	add	r4, r4, #20
   55200:	b	54f14 <fputs@plt+0x43dcc>
   55204:	ldr	r2, [r4, #4]
   55208:	mov	r3, #40	; 0x28
   5520c:	mul	r3, r3, r2
   55210:	ldr	r2, [sp, #24]
   55214:	add	r1, r2, r3
   55218:	ldr	r4, [r2, r3]
   5521c:	mov	r2, #20
   55220:	ldr	r3, [sp, #28]
   55224:	mla	r4, r2, r4, r3
   55228:	mov	r3, #128	; 0x80
   5522c:	strh	r3, [r1, #8]
   55230:	b	551fc <fputs@plt+0x440b4>
   55234:	ldr	r3, [r4, #4]
   55238:	mov	r1, #40	; 0x28
   5523c:	ldr	r2, [r4, #12]
   55240:	ldr	ip, [sp, #24]
   55244:	mul	r1, r1, r3
   55248:	ldr	r3, [sp, #24]
   5524c:	sub	r2, r2, #1
   55250:	add	r0, r3, r1
   55254:	asr	r3, r2, #31
   55258:	strd	r2, [ip, r1]
   5525c:	mov	r3, #4
   55260:	strh	r3, [r0, #8]
   55264:	ldr	r3, [r4, #8]
   55268:	b	5699c <fputs@plt+0x45854>
   5526c:	ldr	r2, [r4, #4]
   55270:	mov	r3, #40	; 0x28
   55274:	ldr	r1, [sp, #24]
   55278:	ldr	r0, [sp, #28]
   5527c:	mul	r3, r3, r2
   55280:	ldr	r2, [sp, #24]
   55284:	add	r2, r2, r3
   55288:	ldr	r3, [r1, r3]
   5528c:	mov	r1, #20
   55290:	mla	r3, r1, r3, r0
   55294:	ldr	r4, [r3, #8]
   55298:	mov	r3, #128	; 0x80
   5529c:	strh	r3, [r2, #8]
   552a0:	mla	r4, r1, r4, r0
   552a4:	sub	r4, r4, #20
   552a8:	b	551fc <fputs@plt+0x440b4>
   552ac:	ldr	r3, [r4, #4]
   552b0:	mov	r2, #40	; 0x28
   552b4:	mov	r1, #4
   552b8:	mul	r3, r2, r3
   552bc:	ldr	r2, [sp, #24]
   552c0:	add	r2, r2, r3
   552c4:	strh	r1, [r2, #8]
   552c8:	ldr	r2, [sp, #24]
   552cc:	ldr	r1, [r2, r3]
   552d0:	ldr	r2, [sp, #28]
   552d4:	sub	r4, r4, r2
   552d8:	ldr	r2, [pc, #3760]	; 56190 <fputs@plt+0x45048>
   552dc:	asr	r4, r4, #2
   552e0:	mul	r4, r2, r4
   552e4:	ldr	r2, [sp, #24]
   552e8:	asr	r5, r4, #31
   552ec:	strd	r4, [r2, r3]
   552f0:	mov	r4, #20
   552f4:	ldr	r3, [sp, #28]
   552f8:	mla	r4, r4, r1, r3
   552fc:	b	551fc <fputs@plt+0x440b4>
   55300:	ldr	r3, [r4, #12]
   55304:	mov	r2, #40	; 0x28
   55308:	ldr	r1, [sp, #24]
   5530c:	mla	r3, r2, r3, r1
   55310:	ldrh	r3, [r3, #8]
   55314:	tst	r3, #1
   55318:	beq	551fc <fputs@plt+0x440b4>
   5531c:	ldr	r3, [r4, #4]
   55320:	cmp	r3, #0
   55324:	bne	553b0 <fputs@plt+0x44268>
   55328:	ldr	r0, [r9, #176]	; 0xb0
   5532c:	cmp	r0, #0
   55330:	beq	553b0 <fputs@plt+0x44268>
   55334:	ldr	r3, [r0, #4]
   55338:	ldr	r2, [r9, #92]	; 0x5c
   5533c:	str	r3, [r9, #176]	; 0xb0
   55340:	ldr	r3, [r9, #184]	; 0xb8
   55344:	sub	r3, r3, #1
   55348:	str	r3, [r9, #184]	; 0xb8
   5534c:	ldr	r3, [sl, #88]	; 0x58
   55350:	str	r2, [sl, #84]	; 0x54
   55354:	add	r3, r3, r2
   55358:	str	r3, [sl, #88]	; 0x58
   5535c:	bl	45bcc <fputs@plt+0x34a84>
   55360:	ldr	r3, [sl, #32]
   55364:	str	r3, [sp, #68]	; 0x44
   55368:	ldr	r3, [sl, #36]	; 0x24
   5536c:	str	r3, [sp, #88]	; 0x58
   55370:	ldr	r3, [r4, #8]
   55374:	cmp	r3, #4
   55378:	bne	55390 <fputs@plt+0x44248>
   5537c:	ldr	r3, [r9, #4]
   55380:	mov	r2, #20
   55384:	mla	r0, r2, r0, r3
   55388:	ldr	r0, [r0, #8]
   5538c:	sub	r0, r0, #1
   55390:	ldr	r3, [r9, #4]
   55394:	mov	r4, #20
   55398:	str	r3, [sp, #28]
   5539c:	ldr	r3, [r9, #8]
   553a0:	str	r3, [sp, #24]
   553a4:	ldr	r3, [sp, #28]
   553a8:	mla	r4, r4, r0, r3
   553ac:	b	551fc <fputs@plt+0x440b4>
   553b0:	ldr	r2, [sp, #28]
   553b4:	cmp	r3, #0
   553b8:	sub	r5, r4, r2
   553bc:	asr	r2, r5, #2
   553c0:	ldr	r5, [pc, #3528]	; 56190 <fputs@plt+0x45048>
   553c4:	mul	r5, r5, r2
   553c8:	ldr	r2, [r4, #8]
   553cc:	str	r5, [r9, #76]	; 0x4c
   553d0:	str	r3, [r9, #80]	; 0x50
   553d4:	strb	r2, [r9, #86]	; 0x56
   553d8:	beq	55430 <fputs@plt+0x442e8>
   553dc:	ldrb	r1, [r4, #3]
   553e0:	ldr	r3, [r4, #16]
   553e4:	cmp	r1, #0
   553e8:	beq	5544c <fputs@plt+0x44304>
   553ec:	ldr	r2, [pc, #3528]	; 561bc <fputs@plt+0x45074>
   553f0:	add	r2, r2, r1, lsl #2
   553f4:	ldr	r2, [r2, #3964]	; 0xf7c
   553f8:	cmp	r2, #0
   553fc:	beq	5544c <fputs@plt+0x44304>
   55400:	cmp	r3, #0
   55404:	beq	55458 <fputs@plt+0x44310>
   55408:	ldr	r1, [pc, #3460]	; 56194 <fputs@plt+0x4504c>
   5540c:	mov	r0, r9
   55410:	bl	37198 <fputs@plt+0x26050>
   55414:	ldr	r3, [r9, #44]	; 0x2c
   55418:	mov	r2, r5
   5541c:	ldr	r1, [pc, #3444]	; 56198 <fputs@plt+0x45050>
   55420:	str	r3, [sp]
   55424:	ldr	r0, [r4, #4]
   55428:	ldr	r3, [r9, #168]	; 0xa8
   5542c:	bl	2c818 <fputs@plt+0x1b6d0>
   55430:	mov	r0, r9
   55434:	bl	45fd8 <fputs@plt+0x34e90>
   55438:	cmp	r0, #5
   5543c:	mov	fp, r0
   55440:	bne	55468 <fputs@plt+0x44320>
   55444:	str	fp, [r9, #80]	; 0x50
   55448:	b	55478 <fputs@plt+0x44330>
   5544c:	subs	r2, r3, #0
   55450:	ldrne	r1, [pc, #3396]	; 5619c <fputs@plt+0x45054>
   55454:	bne	5545c <fputs@plt+0x44314>
   55458:	ldr	r1, [pc, #3392]	; 561a0 <fputs@plt+0x45058>
   5545c:	mov	r0, r9
   55460:	bl	37198 <fputs@plt+0x26050>
   55464:	b	55414 <fputs@plt+0x442cc>
   55468:	ldr	r3, [r9, #80]	; 0x50
   5546c:	cmp	r3, #0
   55470:	movne	fp, #1
   55474:	moveq	fp, #101	; 0x65
   55478:	ldr	r2, [sp, #44]	; 0x2c
   5547c:	mov	r0, fp
   55480:	ldr	r3, [sp, #68]	; 0x44
   55484:	str	r3, [sl, #32]
   55488:	ldr	r3, [sp, #88]	; 0x58
   5548c:	str	r3, [sl, #36]	; 0x24
   55490:	ldr	r3, [r9, #124]	; 0x7c
   55494:	add	r3, r3, r2
   55498:	str	r3, [r9, #124]	; 0x7c
   5549c:	add	sp, sp, #484	; 0x1e4
   554a0:	vpop	{d8-d9}
   554a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   554a8:	ldr	r1, [r4, #8]
   554ac:	ldr	r0, [r9, #8]
   554b0:	bl	1cbdc <fputs@plt+0xba94>
   554b4:	ldr	r2, [r4, #4]
   554b8:	asr	r3, r2, #31
   554bc:	strd	r2, [r0]
   554c0:	b	551fc <fputs@plt+0x440b4>
   554c4:	ldr	r1, [r4, #8]
   554c8:	ldr	r0, [r9, #8]
   554cc:	bl	1cbdc <fputs@plt+0xba94>
   554d0:	ldr	r3, [r4, #16]
   554d4:	ldrd	r2, [r3]
   554d8:	strd	r2, [r0]
   554dc:	b	551fc <fputs@plt+0x440b4>
   554e0:	ldr	r1, [r4, #8]
   554e4:	ldr	r0, [r9, #8]
   554e8:	bl	1cbdc <fputs@plt+0xba94>
   554ec:	mov	r3, #8
   554f0:	strh	r3, [r0, #8]
   554f4:	ldr	r3, [r4, #16]
   554f8:	ldrd	r2, [r3]
   554fc:	strd	r2, [r0]
   55500:	b	551fc <fputs@plt+0x440b4>
   55504:	ldr	r1, [r4, #8]
   55508:	ldr	r0, [r9, #8]
   5550c:	bl	1cbdc <fputs@plt+0xba94>
   55510:	ldr	r6, [r4, #16]
   55514:	mov	r3, #24
   55518:	mov	r5, r0
   5551c:	strb	r3, [r4]
   55520:	mov	r0, r6
   55524:	bl	16878 <fputs@plt+0x5730>
   55528:	ldr	r3, [sp, #40]	; 0x28
   5552c:	str	r0, [r4, #4]
   55530:	cmp	r3, #1
   55534:	beq	555b0 <fputs@plt+0x44468>
   55538:	mov	r3, #0
   5553c:	mvn	r2, #0
   55540:	mov	r1, r6
   55544:	mov	r0, r5
   55548:	str	r3, [sp]
   5554c:	mov	r3, #1
   55550:	bl	25c30 <fputs@plt+0x14ae8>
   55554:	cmp	r0, #0
   55558:	bne	55a10 <fputs@plt+0x448c8>
   5555c:	mov	r0, r5
   55560:	ldr	r1, [sp, #40]	; 0x28
   55564:	bl	26d30 <fputs@plt+0x15be8>
   55568:	subs	fp, r0, #0
   5556c:	bne	55784 <fputs@plt+0x4463c>
   55570:	ldrh	r3, [r5, #8]
   55574:	str	fp, [r5, #24]
   55578:	orr	r3, r3, #2048	; 0x800
   5557c:	strh	r3, [r5, #8]
   55580:	ldrsb	r3, [r4, #1]
   55584:	cmn	r3, #1
   55588:	bne	55598 <fputs@plt+0x44450>
   5558c:	mov	r0, sl
   55590:	ldr	r1, [r4, #16]
   55594:	bl	1c334 <fputs@plt+0xb1ec>
   55598:	mvn	r3, #0
   5559c:	strb	r3, [r4, #1]
   555a0:	ldr	r3, [r5, #16]
   555a4:	str	r3, [r4, #16]
   555a8:	ldr	r3, [r5, #12]
   555ac:	str	r3, [r4, #4]
   555b0:	ldr	r2, [r4, #4]
   555b4:	ldr	r3, [sl, #92]	; 0x5c
   555b8:	cmp	r2, r3
   555bc:	bgt	55a10 <fputs@plt+0x448c8>
   555c0:	ldr	r1, [r4, #8]
   555c4:	ldr	r0, [r9, #8]
   555c8:	bl	1cbdc <fputs@plt+0xba94>
   555cc:	movw	r3, #2562	; 0xa02
   555d0:	strh	r3, [r0, #8]
   555d4:	ldr	r3, [r4, #16]
   555d8:	str	r3, [r0, #16]
   555dc:	ldr	r3, [r4, #4]
   555e0:	str	r3, [r0, #12]
   555e4:	ldr	r3, [sp, #40]	; 0x28
   555e8:	strb	r3, [r0, #10]
   555ec:	ldrb	r3, [r4, #3]
   555f0:	cmp	r3, #0
   555f4:	beq	551fc <fputs@plt+0x440b4>
   555f8:	ldr	r2, [r4, #12]
   555fc:	mov	r3, #40	; 0x28
   55600:	mul	r3, r3, r2
   55604:	ldr	r2, [sp, #24]
   55608:	add	r2, r2, r3
   5560c:	ldrd	r2, [r2]
   55610:	orrs	r3, r2, r3
   55614:	movne	r3, #2576	; 0xa10
   55618:	strhne	r3, [r0, #8]
   5561c:	b	551fc <fputs@plt+0x440b4>
   55620:	ldr	r1, [r4, #8]
   55624:	movw	r7, #257	; 0x101
   55628:	ldr	r0, [r9, #8]
   5562c:	bl	1cbdc <fputs@plt+0xba94>
   55630:	ldr	r3, [r4, #8]
   55634:	mov	r6, r0
   55638:	ldr	r5, [r4, #12]
   5563c:	sub	r5, r5, r3
   55640:	ldr	r3, [r4, #4]
   55644:	cmp	r3, #0
   55648:	moveq	r7, #1
   5564c:	strh	r7, [r0, #8]
   55650:	cmp	r5, #0
   55654:	ble	551fc <fputs@plt+0x440b4>
   55658:	add	r6, r6, #40	; 0x28
   5565c:	sub	r5, r5, #1
   55660:	mov	r0, r6
   55664:	bl	1ca3c <fputs@plt+0xb8f4>
   55668:	strh	r7, [r6, #8]
   5566c:	b	55650 <fputs@plt+0x44508>
   55670:	ldr	r2, [r4, #4]
   55674:	mov	r3, #40	; 0x28
   55678:	ldr	r1, [sp, #24]
   5567c:	mla	r2, r3, r2, r1
   55680:	ldrh	r3, [r2, #8]
   55684:	bic	r3, r3, #128	; 0x80
   55688:	orr	r3, r3, #1
   5568c:	strh	r3, [r2, #8]
   55690:	b	551fc <fputs@plt+0x440b4>
   55694:	ldr	r1, [r4, #8]
   55698:	ldr	r0, [r9, #8]
   5569c:	bl	1cbdc <fputs@plt+0xba94>
   556a0:	mov	r3, #0
   556a4:	mov	r5, r0
   556a8:	str	r3, [sp]
   556ac:	ldr	r2, [r4, #4]
   556b0:	ldr	r1, [r4, #16]
   556b4:	bl	25c30 <fputs@plt+0x14ae8>
   556b8:	ldr	r3, [sp, #40]	; 0x28
   556bc:	strb	r3, [r5, #10]
   556c0:	b	551fc <fputs@plt+0x440b4>
   556c4:	ldr	r3, [r4, #4]
   556c8:	mov	r5, #40	; 0x28
   556cc:	mul	r5, r5, r3
   556d0:	sub	r3, r5, #40	; 0x28
   556d4:	ldr	r5, [r9, #60]	; 0x3c
   556d8:	add	r5, r5, r3
   556dc:	mov	r0, r5
   556e0:	bl	15108 <fputs@plt+0x3fc0>
   556e4:	cmp	r0, #0
   556e8:	bne	55a10 <fputs@plt+0x448c8>
   556ec:	ldr	r1, [r4, #8]
   556f0:	ldr	r0, [r9, #8]
   556f4:	bl	1cbdc <fputs@plt+0xba94>
   556f8:	mov	r2, #2048	; 0x800
   556fc:	mov	r1, r5
   55700:	bl	1cc2c <fputs@plt+0xbae4>
   55704:	b	551fc <fputs@plt+0x440b4>
   55708:	ldmib	r4, {r2, r8}
   5570c:	mov	r3, #40	; 0x28
   55710:	mov	r7, #0
   55714:	ldr	r1, [sp, #24]
   55718:	ldr	r5, [r4, #12]
   5571c:	mla	r6, r3, r2, r1
   55720:	mla	r8, r3, r8, r1
   55724:	mov	r0, r8
   55728:	bl	1ccd8 <fputs@plt+0xbb90>
   5572c:	mov	r3, r6
   55730:	mov	r2, r8
   55734:	add	r1, r6, #40	; 0x28
   55738:	ldr	r0, [r3], #4
   5573c:	cmp	r3, r1
   55740:	str	r0, [r2], #4
   55744:	bne	55738 <fputs@plt+0x445f0>
   55748:	mov	r3, #1
   5574c:	strh	r3, [r6, #8]
   55750:	ldrh	r3, [r8, #8]
   55754:	str	r7, [r6, #24]
   55758:	tst	r3, #4096	; 0x1000
   5575c:	bne	55774 <fputs@plt+0x4462c>
   55760:	subs	r5, r5, #1
   55764:	add	r6, r6, #40	; 0x28
   55768:	add	r8, r8, #40	; 0x28
   5576c:	bne	55724 <fputs@plt+0x445dc>
   55770:	b	551fc <fputs@plt+0x440b4>
   55774:	mov	r0, r8
   55778:	bl	25b98 <fputs@plt+0x14a50>
   5577c:	cmp	r0, #0
   55780:	beq	55760 <fputs@plt+0x44618>
   55784:	mov	r0, sl
   55788:	bl	185e4 <fputs@plt+0x749c>
   5578c:	ldr	r1, [pc, #2576]	; 561a4 <fputs@plt+0x4505c>
   55790:	mov	r0, r9
   55794:	bl	37198 <fputs@plt+0x26050>
   55798:	b	589a0 <fputs@plt+0x47858>
   5579c:	ldr	r6, [r4, #4]
   557a0:	mov	r3, #40	; 0x28
   557a4:	ldr	r5, [r4, #8]
   557a8:	ldr	r2, [sp, #24]
   557ac:	ldr	r7, [r4, #12]
   557b0:	mla	r6, r3, r6, r2
   557b4:	mla	r5, r3, r5, r2
   557b8:	mov	r2, #4096	; 0x1000
   557bc:	mov	r1, r6
   557c0:	mov	r0, r5
   557c4:	bl	1cc2c <fputs@plt+0xbae4>
   557c8:	ldrh	r3, [r5, #8]
   557cc:	tst	r3, #4096	; 0x1000
   557d0:	bne	557ec <fputs@plt+0x446a4>
   557d4:	cmp	r7, #0
   557d8:	beq	551fc <fputs@plt+0x440b4>
   557dc:	add	r5, r5, #40	; 0x28
   557e0:	add	r6, r6, #40	; 0x28
   557e4:	sub	r7, r7, #1
   557e8:	b	557b8 <fputs@plt+0x44670>
   557ec:	mov	r0, r5
   557f0:	bl	25b98 <fputs@plt+0x14a50>
   557f4:	cmp	r0, #0
   557f8:	beq	557d4 <fputs@plt+0x4468c>
   557fc:	b	55784 <fputs@plt+0x4463c>
   55800:	ldr	r1, [r4, #4]
   55804:	mov	r3, #40	; 0x28
   55808:	mov	r2, #4096	; 0x1000
   5580c:	ldr	r0, [r4, #8]
   55810:	ldr	ip, [sp, #24]
   55814:	mla	r1, r3, r1, ip
   55818:	mla	r0, r3, r0, ip
   5581c:	bl	1cc2c <fputs@plt+0xbae4>
   55820:	b	551fc <fputs@plt+0x440b4>
   55824:	ldr	r3, [r4, #4]
   55828:	mov	r1, #40	; 0x28
   5582c:	ldr	r2, [sp, #24]
   55830:	ldr	r0, [r4, #8]
   55834:	mul	r3, r1, r3
   55838:	ldr	ip, [sp, #24]
   5583c:	add	r2, r2, r3
   55840:	ldrd	r2, [r2]
   55844:	mla	r0, r1, r0, ip
   55848:	bl	1cb8c <fputs@plt+0xba44>
   5584c:	b	551fc <fputs@plt+0x440b4>
   55850:	ldr	r2, [sp, #44]	; 0x2c
   55854:	ldr	r1, [sp, #168]	; 0xa8
   55858:	ldr	r3, [sl, #304]	; 0x130
   5585c:	cmp	r1, r2
   55860:	movhi	r2, #0
   55864:	movls	r2, #1
   55868:	cmp	r3, #0
   5586c:	moveq	r2, #0
   55870:	cmp	r2, #0
   55874:	bne	558fc <fputs@plt+0x447b4>
   55878:	mov	r1, #0
   5587c:	mov	r0, r9
   55880:	bl	371d8 <fputs@plt+0x26090>
   55884:	subs	fp, r0, #0
   55888:	bne	560d4 <fputs@plt+0x44f8c>
   5588c:	mov	r1, #1
   55890:	mov	r0, r9
   55894:	bl	3e7b4 <fputs@plt+0x2d66c>
   55898:	ldr	r3, [r9, #72]	; 0x48
   5589c:	movw	r5, #514	; 0x202
   558a0:	ldr	r6, [r4, #4]
   558a4:	ldr	r2, [sp, #24]
   558a8:	add	r3, r3, #2
   558ac:	orr	r3, r3, #1
   558b0:	str	r3, [r9, #72]	; 0x48
   558b4:	mov	r3, #40	; 0x28
   558b8:	mla	r6, r3, r6, r2
   558bc:	str	r6, [r9, #20]
   558c0:	ldr	r3, [r4, #8]
   558c4:	cmp	r3, fp
   558c8:	bgt	55910 <fputs@plt+0x447c8>
   558cc:	ldrb	r3, [sl, #69]	; 0x45
   558d0:	cmp	r3, #0
   558d4:	bne	55784 <fputs@plt+0x4463c>
   558d8:	ldr	r3, [sp, #28]
   558dc:	mov	fp, #100	; 0x64
   558e0:	sub	r4, r4, r3
   558e4:	asr	r2, r4, #2
   558e8:	ldr	r4, [pc, #2208]	; 56190 <fputs@plt+0x45048>
   558ec:	mul	r4, r4, r2
   558f0:	add	r4, r4, #1
   558f4:	str	r4, [r9, #76]	; 0x4c
   558f8:	b	55478 <fputs@plt+0x44330>
   558fc:	ldr	r0, [sl, #308]	; 0x134
   55900:	blx	r3
   55904:	cmp	r0, #0
   55908:	beq	55878 <fputs@plt+0x44730>
   5590c:	b	5915c <fputs@plt+0x48014>
   55910:	ldrh	r3, [r6, #8]
   55914:	tst	r3, #4096	; 0x1000
   55918:	bne	55940 <fputs@plt+0x447f8>
   5591c:	ldrh	r3, [r6, #8]
   55920:	and	r3, r3, r5
   55924:	cmp	r3, #2
   55928:	bne	55934 <fputs@plt+0x447ec>
   5592c:	mov	r0, r6
   55930:	bl	26f24 <fputs@plt+0x15ddc>
   55934:	add	fp, fp, #1
   55938:	add	r6, r6, #40	; 0x28
   5593c:	b	558c0 <fputs@plt+0x44778>
   55940:	mov	r0, r6
   55944:	bl	25b98 <fputs@plt+0x14a50>
   55948:	cmp	r0, #0
   5594c:	beq	5591c <fputs@plt+0x447d4>
   55950:	b	55784 <fputs@plt+0x4463c>
   55954:	ldr	r7, [r4, #4]
   55958:	mov	r3, #40	; 0x28
   5595c:	ldr	r6, [r4, #8]
   55960:	ldr	r2, [sp, #24]
   55964:	ldr	r5, [r4, #12]
   55968:	mla	r7, r3, r7, r2
   5596c:	mla	r6, r3, r6, r2
   55970:	mla	r5, r3, r5, r2
   55974:	ldrh	r2, [r7, #8]
   55978:	ldrh	r3, [r6, #8]
   5597c:	orr	r3, r2, r3
   55980:	tst	r3, #1
   55984:	beq	55994 <fputs@plt+0x4484c>
   55988:	mov	r0, r5
   5598c:	bl	1ca3c <fputs@plt+0xb8f4>
   55990:	b	551fc <fputs@plt+0x440b4>
   55994:	tst	r2, #16384	; 0x4000
   55998:	bne	55a24 <fputs@plt+0x448dc>
   5599c:	ldrh	r3, [r6, #8]
   559a0:	tst	r3, #16384	; 0x4000
   559a4:	beq	559b8 <fputs@plt+0x44870>
   559a8:	mov	r0, r6
   559ac:	bl	25b20 <fputs@plt+0x149d8>
   559b0:	cmp	r0, #0
   559b4:	bne	55784 <fputs@plt+0x4463c>
   559b8:	ldrh	r2, [r7, #8]
   559bc:	ands	r2, r2, #18
   559c0:	bne	559d8 <fputs@plt+0x44890>
   559c4:	mov	r0, r7
   559c8:	ldr	r1, [sp, #40]	; 0x28
   559cc:	bl	2a06c <fputs@plt+0x18f24>
   559d0:	cmp	r0, #0
   559d4:	bne	55784 <fputs@plt+0x4463c>
   559d8:	ldrh	r2, [r6, #8]
   559dc:	ands	r2, r2, #18
   559e0:	bne	559f8 <fputs@plt+0x448b0>
   559e4:	mov	r0, r6
   559e8:	ldr	r1, [sp, #40]	; 0x28
   559ec:	bl	2a06c <fputs@plt+0x18f24>
   559f0:	cmp	r0, #0
   559f4:	bne	55784 <fputs@plt+0x4463c>
   559f8:	ldr	r3, [r6, #12]
   559fc:	ldr	r8, [r7, #12]
   55a00:	add	r8, r8, r3
   55a04:	ldr	r3, [sl, #92]	; 0x5c
   55a08:	cmp	r8, r3
   55a0c:	ble	55a38 <fputs@plt+0x448f0>
   55a10:	ldr	r1, [pc, #1936]	; 561a8 <fputs@plt+0x45060>
   55a14:	mov	r0, r9
   55a18:	mov	fp, #18
   55a1c:	bl	37198 <fputs@plt+0x26050>
   55a20:	b	560d4 <fputs@plt+0x44f8c>
   55a24:	mov	r0, r7
   55a28:	bl	25b20 <fputs@plt+0x149d8>
   55a2c:	cmp	r0, #0
   55a30:	beq	5599c <fputs@plt+0x44854>
   55a34:	b	55784 <fputs@plt+0x4463c>
   55a38:	sub	r2, r6, r5
   55a3c:	add	r1, r8, #2
   55a40:	clz	r2, r2
   55a44:	mov	r0, r5
   55a48:	lsr	r2, r2, #5
   55a4c:	bl	25794 <fputs@plt+0x1464c>
   55a50:	cmp	r0, #0
   55a54:	bne	55784 <fputs@plt+0x4463c>
   55a58:	ldrh	r3, [r5, #8]
   55a5c:	cmp	r6, r5
   55a60:	and	r3, r3, #15872	; 0x3e00
   55a64:	orr	r3, r3, #2
   55a68:	strh	r3, [r5, #8]
   55a6c:	beq	55a80 <fputs@plt+0x44938>
   55a70:	ldr	r2, [r6, #12]
   55a74:	ldr	r0, [r5, #16]
   55a78:	ldr	r1, [r6, #16]
   55a7c:	bl	10fbc <memcpy@plt>
   55a80:	ldr	r3, [r6, #12]
   55a84:	ldr	r0, [r5, #16]
   55a88:	ldr	r2, [r7, #12]
   55a8c:	ldr	r1, [r7, #16]
   55a90:	add	r0, r0, r3
   55a94:	bl	10fbc <memcpy@plt>
   55a98:	ldr	r3, [r5, #16]
   55a9c:	mov	r2, #0
   55aa0:	strb	r2, [r3, r8]
   55aa4:	ldr	r3, [r5, #16]
   55aa8:	add	r3, r3, r8
   55aac:	strb	r2, [r3, #1]
   55ab0:	ldrh	r3, [r5, #8]
   55ab4:	str	r8, [r5, #12]
   55ab8:	orr	r3, r3, #512	; 0x200
   55abc:	strh	r3, [r5, #8]
   55ac0:	ldr	r3, [sp, #40]	; 0x28
   55ac4:	strb	r3, [r5, #10]
   55ac8:	b	551fc <fputs@plt+0x440b4>
   55acc:	ldr	r3, [r4, #4]
   55ad0:	mov	r5, #40	; 0x28
   55ad4:	ldr	r2, [sp, #24]
   55ad8:	mla	r3, r5, r3, r2
   55adc:	mov	r0, r3
   55ae0:	str	r3, [sp, #72]	; 0x48
   55ae4:	bl	15348 <fputs@plt+0x4200>
   55ae8:	ldr	r7, [r4, #8]
   55aec:	str	r0, [sp, #92]	; 0x5c
   55af0:	ldr	r3, [sp, #24]
   55af4:	mla	r3, r5, r7, r3
   55af8:	mov	r0, r3
   55afc:	str	r3, [sp, #80]	; 0x50
   55b00:	bl	15348 <fputs@plt+0x4200>
   55b04:	ldr	r3, [r4, #12]
   55b08:	str	r0, [sp, #128]	; 0x80
   55b0c:	ldr	r2, [sp, #24]
   55b10:	mla	r8, r5, r3, r2
   55b14:	ldr	r3, [sp, #72]	; 0x48
   55b18:	ldr	r2, [sp, #80]	; 0x50
   55b1c:	ldrh	r3, [r3, #8]
   55b20:	ldrh	r2, [r2, #8]
   55b24:	orr	r3, r3, r2
   55b28:	tst	r3, #1
   55b2c:	bne	55ec8 <fputs@plt+0x44d80>
   55b30:	ldr	r3, [sp, #92]	; 0x5c
   55b34:	and	r5, r3, r0
   55b38:	ands	r5, r5, #4
   55b3c:	beq	55b94 <fputs@plt+0x44a4c>
   55b40:	ldr	r3, [sp, #72]	; 0x48
   55b44:	ldrd	r2, [r3]
   55b48:	strd	r2, [sp, #32]
   55b4c:	ldr	r3, [sp, #80]	; 0x50
   55b50:	ldrd	r6, [r3]
   55b54:	strd	r6, [sp, #224]	; 0xe0
   55b58:	ldrb	r1, [r4]
   55b5c:	sub	r1, r1, #89	; 0x59
   55b60:	cmp	r1, #3
   55b64:	ldrls	pc, [pc, r1, lsl #2]
   55b68:	b	55e18 <fputs@plt+0x44cd0>
   55b6c:	andeq	r5, r5, ip, ror fp
   55b70:	ldrdeq	r5, [r5], -r0
   55b74:	andeq	r5, r5, r4, lsr #24
   55b78:	andeq	r5, r5, r8, asr #27
   55b7c:	ldrd	r2, [sp, #32]
   55b80:	add	r0, sp, #224	; 0xe0
   55b84:	bl	13ba4 <fputs@plt+0x2a5c>
   55b88:	cmp	r0, #0
   55b8c:	beq	55bf8 <fputs@plt+0x44ab0>
   55b90:	mov	r5, #1
   55b94:	ldr	r0, [sp, #72]	; 0x48
   55b98:	bl	19324 <fputs@plt+0x81dc>
   55b9c:	ldr	r0, [sp, #80]	; 0x50
   55ba0:	vmov.f64	d8, d0
   55ba4:	bl	19324 <fputs@plt+0x81dc>
   55ba8:	ldrb	r3, [r4]
   55bac:	vmov.f64	d9, d0
   55bb0:	sub	r3, r3, #89	; 0x59
   55bb4:	cmp	r3, #3
   55bb8:	ldrls	pc, [pc, r3, lsl #2]
   55bbc:	b	55ed4 <fputs@plt+0x44d8c>
   55bc0:	andeq	r5, r5, r8, asr lr
   55bc4:	andeq	r5, r5, r8, lsr #29
   55bc8:			; <UNDEFINED> instruction: 0x00055eb0
   55bcc:			; <UNDEFINED> instruction: 0x00055eb8
   55bd0:	ldrd	r2, [sp, #32]
   55bd4:	cmp	r3, #-2147483648	; 0x80000000
   55bd8:	cmpeq	r2, #0
   55bdc:	bne	55c14 <fputs@plt+0x44acc>
   55be0:	cmp	r6, #0
   55be4:	sbcs	r3, r7, #0
   55be8:	bge	55b90 <fputs@plt+0x44a48>
   55bec:	adds	r2, r6, #0
   55bf0:	adc	r3, r7, #-2147483648	; 0x80000000
   55bf4:	strd	r2, [sp, #224]	; 0xe0
   55bf8:	ldrd	r2, [sp, #224]	; 0xe0
   55bfc:	strd	r2, [r8]
   55c00:	ldrh	r3, [r8, #8]
   55c04:	and	r3, r3, #15872	; 0x3e00
   55c08:	orr	r3, r3, #4
   55c0c:	strh	r3, [r8, #8]
   55c10:	b	551fc <fputs@plt+0x440b4>
   55c14:	ldrd	r2, [sp, #32]
   55c18:	rsbs	r2, r2, #0
   55c1c:	rsc	r3, r3, #0
   55c20:	b	55b80 <fputs@plt+0x44a38>
   55c24:	asr	r1, r7, #31
   55c28:	str	r6, [sp, #96]	; 0x60
   55c2c:	adds	r1, r1, r6
   55c30:	mov	r1, #0
   55c34:	adc	r1, r1, r7
   55c38:	asr	r3, r1, #31
   55c3c:	str	r1, [sp, #48]	; 0x30
   55c40:	str	r3, [sp, #52]	; 0x34
   55c44:	and	r3, r7, #-2147483648	; 0x80000000
   55c48:	str	r3, [sp, #100]	; 0x64
   55c4c:	ldrd	r2, [sp, #96]	; 0x60
   55c50:	cmp	r2, #0
   55c54:	sbcs	r3, r3, #0
   55c58:	bge	55c74 <fputs@plt+0x44b2c>
   55c5c:	sub	r0, r6, #1
   55c60:	mvn	r1, #0
   55c64:	adds	r3, r0, #1
   55c68:	str	r3, [sp, #96]	; 0x60
   55c6c:	adc	r3, r1, #0
   55c70:	str	r3, [sp, #100]	; 0x64
   55c74:	mov	lr, #0
   55c78:	ldr	ip, [sp, #96]	; 0x60
   55c7c:	ldr	r3, [sp, #100]	; 0x64
   55c80:	str	r3, [sp, #172]	; 0xac
   55c84:	ldr	r3, [sp, #36]	; 0x24
   55c88:	asr	r1, r3, #31
   55c8c:	ldr	r3, [sp, #32]
   55c90:	adds	r1, r1, r3
   55c94:	ldr	r3, [sp, #36]	; 0x24
   55c98:	adc	lr, lr, r3
   55c9c:	ldr	r3, [sp, #32]
   55ca0:	mov	r0, lr
   55ca4:	asr	r1, lr, #31
   55ca8:	str	r3, [sp, #104]	; 0x68
   55cac:	ldr	r3, [sp, #36]	; 0x24
   55cb0:	and	r3, r3, #-2147483648	; 0x80000000
   55cb4:	str	r3, [sp, #108]	; 0x6c
   55cb8:	ldrd	r2, [sp, #104]	; 0x68
   55cbc:	cmp	r2, #0
   55cc0:	sbcs	r3, r3, #0
   55cc4:	bge	55ce4 <fputs@plt+0x44b9c>
   55cc8:	ldr	r3, [sp, #104]	; 0x68
   55ccc:	mvn	lr, #0
   55cd0:	sub	r5, r3, #1
   55cd4:	adds	r3, r5, #1
   55cd8:	str	r3, [sp, #104]	; 0x68
   55cdc:	adc	r3, lr, #0
   55ce0:	str	r3, [sp, #108]	; 0x6c
   55ce4:	ldrd	r2, [sp, #48]	; 0x30
   55ce8:	ldr	lr, [sp, #104]	; 0x68
   55cec:	ldr	r5, [sp, #108]	; 0x6c
   55cf0:	orrs	r3, r2, r3
   55cf4:	bne	55da4 <fputs@plt+0x44c5c>
   55cf8:	orrs	r3, r0, r1
   55cfc:	bne	55d1c <fputs@plt+0x44bd4>
   55d00:	ldrd	r2, [sp, #32]
   55d04:	mul	r3, r6, r3
   55d08:	mla	r1, r2, r7, r3
   55d0c:	umull	r2, r3, r6, r2
   55d10:	add	r3, r1, r3
   55d14:	strd	r2, [sp, #224]	; 0xe0
   55d18:	b	55bf8 <fputs@plt+0x44ab0>
   55d1c:	ldr	r2, [sp, #172]	; 0xac
   55d20:	mul	r3, ip, r1
   55d24:	mla	r3, r2, r0, r3
   55d28:	umull	r0, r1, ip, r0
   55d2c:	add	r1, r3, r1
   55d30:	add	r3, sp, #296	; 0x128
   55d34:	mvn	r2, #0
   55d38:	strd	r0, [r3]
   55d3c:	ldr	r1, [sp, #296]	; 0x128
   55d40:	adds	r3, r1, #-2147483648	; 0x80000000
   55d44:	str	r3, [sp, #136]	; 0x88
   55d48:	ldr	r3, [sp, #300]	; 0x12c
   55d4c:	adc	r3, r3, #0
   55d50:	str	r3, [sp, #140]	; 0x8c
   55d54:	mov	r3, #0
   55d58:	ldrd	r6, [sp, #136]	; 0x88
   55d5c:	cmp	r7, r3
   55d60:	cmpeq	r6, r2
   55d64:	bhi	55b90 <fputs@plt+0x44a48>
   55d68:	mov	r3, #0
   55d6c:	mul	r5, ip, r5
   55d70:	add	r0, sp, #296	; 0x128
   55d74:	str	r3, [sp, #296]	; 0x128
   55d78:	ldr	r3, [sp, #172]	; 0xac
   55d7c:	str	r1, [sp, #300]	; 0x12c
   55d80:	mla	r6, lr, r3, r5
   55d84:	umull	r2, r3, ip, lr
   55d88:	add	r3, r6, r3
   55d8c:	bl	13ba4 <fputs@plt+0x2a5c>
   55d90:	cmp	r0, #0
   55d94:	addeq	r3, sp, #296	; 0x128
   55d98:	ldrdeq	r2, [r3]
   55d9c:	beq	55d14 <fputs@plt+0x44bcc>
   55da0:	b	55b90 <fputs@plt+0x44a48>
   55da4:	orrs	r3, r0, r1
   55da8:	bne	55b90 <fputs@plt+0x44a48>
   55dac:	ldr	r3, [sp, #48]	; 0x30
   55db0:	ldr	r2, [sp, #52]	; 0x34
   55db4:	mul	r3, r3, r5
   55db8:	mla	r3, lr, r2, r3
   55dbc:	ldr	r2, [sp, #48]	; 0x30
   55dc0:	umull	r0, r1, r2, lr
   55dc4:	b	55d2c <fputs@plt+0x44be4>
   55dc8:	ldrd	r2, [sp, #32]
   55dcc:	orrs	r3, r2, r3
   55dd0:	beq	55ec8 <fputs@plt+0x44d80>
   55dd4:	ldrd	r2, [sp, #32]
   55dd8:	cmp	r7, #-2147483648	; 0x80000000
   55ddc:	cmpeq	r6, #0
   55de0:	moveq	r0, #1
   55de4:	movne	r0, #0
   55de8:	and	r1, r3, r2
   55dec:	cmn	r1, #1
   55df0:	movne	r1, #0
   55df4:	moveq	r1, #1
   55df8:	tst	r0, r1
   55dfc:	bne	55b90 <fputs@plt+0x44a48>
   55e00:	mov	r0, r6
   55e04:	mov	r1, r7
   55e08:	ldrd	r2, [sp, #32]
   55e0c:	bl	6fac8 <fputs@plt+0x5e980>
   55e10:	strd	r0, [sp, #224]	; 0xe0
   55e14:	b	55bf8 <fputs@plt+0x44ab0>
   55e18:	ldrd	r2, [sp, #32]
   55e1c:	orrs	r3, r2, r3
   55e20:	beq	55ec8 <fputs@plt+0x44d80>
   55e24:	ldrd	r2, [sp, #32]
   55e28:	mvn	r1, #0
   55e2c:	mvn	r0, #0
   55e30:	cmp	r3, r1
   55e34:	mov	r1, r7
   55e38:	cmpeq	r2, r0
   55e3c:	mov	r0, r6
   55e40:	moveq	r2, #1
   55e44:	moveq	r3, #0
   55e48:	strdeq	r2, [sp, #32]
   55e4c:	ldrd	r2, [sp, #32]
   55e50:	bl	6fac8 <fputs@plt+0x5e980>
   55e54:	b	55d14 <fputs@plt+0x44bcc>
   55e58:	vadd.f64	d5, d8, d0
   55e5c:	vmov.f64	d0, d5
   55e60:	bl	12e6c <fputs@plt+0x1d24>
   55e64:	cmp	r0, #0
   55e68:	bne	55ec8 <fputs@plt+0x44d80>
   55e6c:	ldrh	r3, [r8, #8]
   55e70:	eor	r5, r5, #1
   55e74:	vstr	d5, [r8]
   55e78:	ldr	r2, [sp, #128]	; 0x80
   55e7c:	and	r3, r3, #15872	; 0x3e00
   55e80:	orr	r3, r3, #8
   55e84:	strh	r3, [r8, #8]
   55e88:	ldr	r3, [sp, #92]	; 0x5c
   55e8c:	orr	r3, r3, r2
   55e90:	eor	r3, r3, #8
   55e94:	ands	r3, r5, r3, lsr #3
   55e98:	beq	551fc <fputs@plt+0x440b4>
   55e9c:	mov	r0, r8
   55ea0:	bl	15054 <fputs@plt+0x3f0c>
   55ea4:	b	551fc <fputs@plt+0x440b4>
   55ea8:	vsub.f64	d5, d0, d8
   55eac:	b	55e5c <fputs@plt+0x44d14>
   55eb0:	vmul.f64	d5, d8, d0
   55eb4:	b	55e5c <fputs@plt+0x44d14>
   55eb8:	vcmp.f64	d8, #0.0
   55ebc:	vmrs	APSR_nzcv, fpscr
   55ec0:	vdivne.f64	d5, d0, d8
   55ec4:	bne	55e5c <fputs@plt+0x44d14>
   55ec8:	mov	r0, r8
   55ecc:	bl	1ca3c <fputs@plt+0xb8f4>
   55ed0:	b	551fc <fputs@plt+0x440b4>
   55ed4:	vmov	r0, r1, d8
   55ed8:	bl	6fbe8 <fputs@plt+0x5eaa0>
   55edc:	mov	r6, r0
   55ee0:	mov	r7, r1
   55ee4:	vmov	r0, r1, d9
   55ee8:	bl	6fbe8 <fputs@plt+0x5eaa0>
   55eec:	orrs	r3, r6, r7
   55ef0:	strd	r0, [sp, #224]	; 0xe0
   55ef4:	beq	55ec8 <fputs@plt+0x44d80>
   55ef8:	mvn	r3, #0
   55efc:	mvn	r2, #0
   55f00:	cmp	r7, r3
   55f04:	cmpeq	r6, r2
   55f08:	moveq	r6, #1
   55f0c:	moveq	r7, #0
   55f10:	mov	r2, r6
   55f14:	mov	r3, r7
   55f18:	bl	6fac8 <fputs@plt+0x5e980>
   55f1c:	mov	r0, r2
   55f20:	mov	r1, r3
   55f24:	bl	6fa68 <fputs@plt+0x5e920>
   55f28:	vmov	d5, r0, r1
   55f2c:	b	55e5c <fputs@plt+0x44d14>
   55f30:	ldr	r1, [r4, #4]
   55f34:	cmp	r1, #0
   55f38:	beq	551fc <fputs@plt+0x440b4>
   55f3c:	ldr	ip, [sp, #24]
   55f40:	mov	r0, #40	; 0x28
   55f44:	mov	r2, #0
   55f48:	mov	r3, #0
   55f4c:	mla	r0, r0, r1, ip
   55f50:	bl	1cb8c <fputs@plt+0xba44>
   55f54:	b	551fc <fputs@plt+0x440b4>
   55f58:	ldrb	r5, [r4, #3]
   55f5c:	mov	r6, #0
   55f60:	mov	r0, sl
   55f64:	mov	r3, r6
   55f68:	add	r2, r5, #7
   55f6c:	lsl	r2, r2, #2
   55f70:	bl	1d400 <fputs@plt+0xc2b8>
   55f74:	ldr	r3, [sp, #28]
   55f78:	cmp	r0, #0
   55f7c:	ldr	r2, [pc, #524]	; 56190 <fputs@plt+0x45048>
   55f80:	sub	r3, r4, r3
   55f84:	asr	r3, r3, #2
   55f88:	mul	r3, r2, r3
   55f8c:	beq	55784 <fputs@plt+0x4463c>
   55f90:	ldr	r2, [r4, #16]
   55f94:	str	r6, [r0]
   55f98:	str	r3, [r0, #16]
   55f9c:	ldr	r3, [pc, #520]	; 561ac <fputs@plt+0x45064>
   55fa0:	str	r2, [r0, #4]
   55fa4:	str	r9, [r0, #12]
   55fa8:	strb	r5, [r0, #26]
   55fac:	strh	r3, [r4]
   55fb0:	str	r0, [r4, #16]
   55fb4:	ldr	r6, [r4, #12]
   55fb8:	mov	r0, #40	; 0x28
   55fbc:	ldr	r5, [r4, #16]
   55fc0:	ldr	r3, [sp, #24]
   55fc4:	ldrb	r1, [r5, #26]
   55fc8:	mla	r6, r0, r6, r3
   55fcc:	ldr	r3, [r5]
   55fd0:	cmp	r3, r6
   55fd4:	bne	56060 <fputs@plt+0x44f18>
   55fd8:	ldr	r2, [r5]
   55fdc:	mov	r0, r5
   55fe0:	ldrh	r3, [r2, #8]
   55fe4:	and	r3, r3, #15872	; 0x3e00
   55fe8:	orr	r3, r3, #1
   55fec:	strh	r3, [r2, #8]
   55ff0:	mov	r3, #0
   55ff4:	add	r2, r5, #28
   55ff8:	strb	r3, [r5, #25]
   55ffc:	ldr	r3, [sp, #68]	; 0x44
   56000:	str	r3, [sl, #32]
   56004:	ldr	r3, [sp, #88]	; 0x58
   56008:	str	r3, [sl, #36]	; 0x24
   5600c:	ldr	r3, [r5, #4]
   56010:	ldr	r3, [r3, #12]
   56014:	blx	r3
   56018:	ldr	r3, [sl, #32]
   5601c:	str	r3, [sp, #68]	; 0x44
   56020:	ldr	r3, [sl, #36]	; 0x24
   56024:	str	r3, [sp, #88]	; 0x58
   56028:	ldrb	r3, [r5, #25]
   5602c:	cmp	r3, #0
   56030:	bne	56090 <fputs@plt+0x44f48>
   56034:	ldrh	r3, [r6, #8]
   56038:	tst	r3, #18
   5603c:	beq	551fc <fputs@plt+0x440b4>
   56040:	ldr	r0, [r5]
   56044:	ldr	r1, [sp, #40]	; 0x28
   56048:	bl	26d30 <fputs@plt+0x15be8>
   5604c:	ldr	r0, [r5]
   56050:	bl	15108 <fputs@plt+0x3fc0>
   56054:	cmp	r0, #0
   56058:	beq	551fc <fputs@plt+0x440b4>
   5605c:	b	55a10 <fputs@plt+0x448c8>
   56060:	mov	ip, r5
   56064:	sub	r3, r1, #1
   56068:	str	r6, [ip], #28
   5606c:	cmn	r3, #1
   56070:	beq	55fd8 <fputs@plt+0x44e90>
   56074:	ldr	r2, [r4, #8]
   56078:	ldr	lr, [sp, #24]
   5607c:	add	r2, r3, r2
   56080:	mla	r2, r0, r2, lr
   56084:	str	r2, [ip, r3, lsl #2]
   56088:	sub	r3, r3, #1
   5608c:	b	5606c <fputs@plt+0x44f24>
   56090:	ldr	r3, [r5, #20]
   56094:	cmp	r3, #0
   56098:	beq	560b8 <fputs@plt+0x44f70>
   5609c:	ldr	r0, [r5]
   560a0:	bl	2a2c0 <fputs@plt+0x19178>
   560a4:	mov	r2, r0
   560a8:	ldr	r1, [pc, #236]	; 5619c <fputs@plt+0x45054>
   560ac:	mov	r0, r9
   560b0:	bl	37198 <fputs@plt+0x26050>
   560b4:	ldr	fp, [r5, #20]
   560b8:	add	r1, r9, #204	; 0xcc
   560bc:	mov	r0, sl
   560c0:	ldr	r3, [r4, #4]
   560c4:	ldr	r2, [r5, #16]
   560c8:	bl	1c50c <fputs@plt+0xb3c4>
   560cc:	cmp	fp, #0
   560d0:	beq	56034 <fputs@plt+0x44eec>
   560d4:	ldrb	r3, [sl, #69]	; 0x45
   560d8:	ldr	r2, [r9, #44]	; 0x2c
   560dc:	cmp	r3, #0
   560e0:	movw	r3, #3082	; 0xc0a
   560e4:	movne	fp, #7
   560e8:	subs	r3, fp, r3
   560ec:	movne	r3, #1
   560f0:	cmp	r2, #0
   560f4:	movne	r3, #0
   560f8:	cmp	r3, #0
   560fc:	beq	56118 <fputs@plt+0x44fd0>
   56100:	mov	r0, fp
   56104:	bl	1ad5c <fputs@plt+0x9c14>
   56108:	mov	r2, r0
   5610c:	ldr	r1, [pc, #136]	; 5619c <fputs@plt+0x45054>
   56110:	mov	r0, r9
   56114:	bl	37198 <fputs@plt+0x26050>
   56118:	mov	r1, fp
   5611c:	mov	r0, sl
   56120:	str	fp, [r9, #80]	; 0x50
   56124:	bl	18698 <fputs@plt+0x7550>
   56128:	ldr	r3, [sp, #28]
   5612c:	mov	r0, fp
   56130:	ldr	r2, [pc, #88]	; 56190 <fputs@plt+0x45048>
   56134:	ldr	r1, [pc, #116]	; 561b0 <fputs@plt+0x45068>
   56138:	sub	r4, r4, r3
   5613c:	ldr	r3, [r9, #44]	; 0x2c
   56140:	asr	r4, r4, #2
   56144:	mul	r2, r2, r4
   56148:	str	r3, [sp]
   5614c:	ldr	r3, [r9, #168]	; 0xa8
   56150:	bl	2c818 <fputs@plt+0x1b6d0>
   56154:	mov	r0, r9
   56158:	bl	45fd8 <fputs@plt+0x34e90>
   5615c:	movw	r3, #3082	; 0xc0a
   56160:	cmp	fp, r3
   56164:	bne	56170 <fputs@plt+0x45028>
   56168:	mov	r0, sl
   5616c:	bl	185e4 <fputs@plt+0x749c>
   56170:	ldr	r3, [sp, #112]	; 0x70
   56174:	cmp	r3, #0
   56178:	beq	56188 <fputs@plt+0x45040>
   5617c:	sub	r1, r3, #1
   56180:	mov	r0, sl
   56184:	bl	20bac <fputs@plt+0xfa64>
   56188:	mov	fp, #1
   5618c:	b	55478 <fputs@plt+0x44330>
   56190:	stclgt	12, cr12, [ip], {205}	; 0xcd
   56194:	andeq	r7, r7, r3, lsr #23
   56198:	ldrdeq	r7, [r7], -r1
   5619c:	andeq	r6, r7, ip, asr #10
   561a0:			; <UNDEFINED> instruction: 0x00077bbc
   561a4:	andeq	r6, r7, r2, ror #20
   561a8:			; <UNDEFINED> instruction: 0x000763b0
   561ac:			; <UNDEFINED> instruction: 0xffffec24
   561b0:	andeq	r8, r7, r5, lsr r2
   561b4:	andeq	r8, r1, r3
   561b8:	muleq	r1, r5, ip
   561bc:			; <UNDEFINED> instruction: 0x00072ab0
   561c0:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   561c4:	andeq	r3, r7, r2, asr sl
   561c8:	andeq	pc, r8, r7, asr #22
   561cc:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   561d0:	ldr	r8, [r4, #4]
   561d4:	mov	r3, #40	; 0x28
   561d8:	ldr	r0, [r4, #8]
   561dc:	ldr	r2, [sp, #24]
   561e0:	ldr	r5, [r4, #12]
   561e4:	mla	r8, r3, r8, r2
   561e8:	mla	r0, r3, r0, r2
   561ec:	mla	r5, r3, r5, r2
   561f0:	ldrh	r3, [r8, #8]
   561f4:	ldrh	r2, [r0, #8]
   561f8:	orr	r3, r3, r2
   561fc:	tst	r3, #1
   56200:	beq	56210 <fputs@plt+0x450c8>
   56204:	mov	r0, r5
   56208:	bl	1ca3c <fputs@plt+0xb8f4>
   5620c:	b	551fc <fputs@plt+0x440b4>
   56210:	bl	1922c <fputs@plt+0x80e4>
   56214:	mov	r6, r0
   56218:	mov	r0, r8
   5621c:	mov	r7, r1
   56220:	bl	1922c <fputs@plt+0x80e4>
   56224:	ldrb	ip, [r4]
   56228:	strd	r0, [sp, #32]
   5622c:	cmp	ip, #85	; 0x55
   56230:	bne	56250 <fputs@plt+0x45108>
   56234:	ldr	r3, [sp, #32]
   56238:	and	r2, r6, r3
   5623c:	ldr	r3, [sp, #36]	; 0x24
   56240:	and	r3, r3, r7
   56244:	mov	r6, r2
   56248:	mov	r7, r3
   5624c:	b	56318 <fputs@plt+0x451d0>
   56250:	cmp	ip, #86	; 0x56
   56254:	bne	5626c <fputs@plt+0x45124>
   56258:	ldr	r3, [sp, #32]
   5625c:	orr	r2, r6, r3
   56260:	ldr	r3, [sp, #36]	; 0x24
   56264:	orr	r3, r7, r3
   56268:	b	56244 <fputs@plt+0x450fc>
   5626c:	ldrd	r2, [sp, #32]
   56270:	orrs	r3, r2, r3
   56274:	beq	56318 <fputs@plt+0x451d0>
   56278:	ldrd	r2, [sp, #32]
   5627c:	cmp	r2, #0
   56280:	sbcs	r3, r3, #0
   56284:	bge	562ec <fputs@plt+0x451a4>
   56288:	ldrd	r0, [sp, #32]
   5628c:	rsb	ip, ip, #-16777216	; 0xff000000
   56290:	mvn	r2, #62	; 0x3e
   56294:	add	ip, ip, #16711680	; 0xff0000
   56298:	mvn	r3, #0
   5629c:	add	ip, ip, #65280	; 0xff00
   562a0:	add	ip, ip, #175	; 0xaf
   562a4:	uxtb	ip, ip
   562a8:	cmp	r0, r2
   562ac:	sbcs	r3, r1, r3
   562b0:	blt	562fc <fputs@plt+0x451b4>
   562b4:	rsbs	r2, r0, #0
   562b8:	rsc	r3, r1, #0
   562bc:	strd	r2, [sp, #32]
   562c0:	ldr	r2, [sp, #32]
   562c4:	cmp	ip, #87	; 0x57
   562c8:	rsb	lr, r2, #32
   562cc:	sub	ip, r2, #32
   562d0:	bne	56330 <fputs@plt+0x451e8>
   562d4:	lsl	r3, r7, r2
   562d8:	lsl	r1, r6, r2
   562dc:	orr	r3, r3, r6, lsl ip
   562e0:	orr	r3, r3, r6, lsr lr
   562e4:	mov	r6, r1
   562e8:	b	56248 <fputs@plt+0x45100>
   562ec:	ldrd	r2, [sp, #32]
   562f0:	cmp	r2, #64	; 0x40
   562f4:	sbcs	r3, r3, #0
   562f8:	blt	562c0 <fputs@plt+0x45178>
   562fc:	cmp	ip, #87	; 0x57
   56300:	cmpne	r7, #0
   56304:	movge	r6, #1
   56308:	movlt	r6, #0
   5630c:	eor	r6, r6, #1
   56310:	rsbs	r6, r6, #0
   56314:	sbc	r7, r7, r7
   56318:	ldrh	r3, [r5, #8]
   5631c:	strd	r6, [r5]
   56320:	and	r3, r3, #15872	; 0x3e00
   56324:	orr	r3, r3, #4
   56328:	strh	r3, [r5, #8]
   5632c:	b	551fc <fputs@plt+0x440b4>
   56330:	ldr	r3, [sp, #32]
   56334:	cmp	r6, #0
   56338:	sbcs	r0, r7, #0
   5633c:	lsr	r1, r6, r3
   56340:	lsr	r3, r7, r3
   56344:	orr	r1, r1, r7, lsl lr
   56348:	orr	r1, r1, r7, lsr ip
   5634c:	bge	562e4 <fputs@plt+0x4519c>
   56350:	rsb	r2, r2, #64	; 0x40
   56354:	mvn	ip, #0
   56358:	lsl	r0, ip, r2
   5635c:	sub	r6, r2, #32
   56360:	rsb	lr, r2, #32
   56364:	orr	r1, r1, ip, lsl r2
   56368:	orr	r0, r0, ip, lsl r6
   5636c:	orr	r0, r0, ip, lsr lr
   56370:	orr	r3, r0, r3
   56374:	b	562e4 <fputs@plt+0x4519c>
   56378:	ldr	r3, [r4, #4]
   5637c:	mov	r5, #40	; 0x28
   56380:	mul	r5, r5, r3
   56384:	ldr	r3, [sp, #24]
   56388:	add	r0, r3, r5
   5638c:	bl	192d0 <fputs@plt+0x8188>
   56390:	ldr	r3, [sp, #24]
   56394:	ldr	r1, [r4, #8]
   56398:	ldrd	r2, [r3, r5]
   5639c:	adds	r6, r2, r1
   563a0:	adc	r7, r3, r1, asr #31
   563a4:	ldr	r3, [sp, #24]
   563a8:	strd	r6, [r3, r5]
   563ac:	b	551fc <fputs@plt+0x440b4>
   563b0:	ldr	r5, [r4, #4]
   563b4:	mov	r3, #40	; 0x28
   563b8:	ldr	r2, [sp, #24]
   563bc:	mla	r5, r3, r5, r2
   563c0:	ldrh	r3, [r5, #8]
   563c4:	tst	r3, #4
   563c8:	bne	563fc <fputs@plt+0x452b4>
   563cc:	mov	r1, #67	; 0x43
   563d0:	mov	r0, r5
   563d4:	ldr	r2, [sp, #40]	; 0x28
   563d8:	bl	2bdb0 <fputs@plt+0x1ac68>
   563dc:	ldrh	r3, [r5, #8]
   563e0:	tst	r3, #4
   563e4:	bne	563fc <fputs@plt+0x452b4>
   563e8:	ldr	r3, [r4, #8]
   563ec:	cmp	r3, #0
   563f0:	bne	551e8 <fputs@plt+0x440a0>
   563f4:	mov	fp, #20
   563f8:	b	560d4 <fputs@plt+0x44f8c>
   563fc:	ldrh	r3, [r5, #8]
   56400:	and	r3, r3, #15872	; 0x3e00
   56404:	orr	r3, r3, #4
   56408:	strh	r3, [r5, #8]
   5640c:	b	551fc <fputs@plt+0x440b4>
   56410:	ldr	r5, [r4, #4]
   56414:	mov	r3, #40	; 0x28
   56418:	ldr	r2, [sp, #24]
   5641c:	mla	r5, r3, r5, r2
   56420:	ldrh	r3, [r5, #8]
   56424:	tst	r3, #4
   56428:	beq	551fc <fputs@plt+0x440b4>
   5642c:	mov	r0, r5
   56430:	bl	19324 <fputs@plt+0x81dc>
   56434:	ldrh	r3, [r5, #8]
   56438:	vstr	d0, [r5]
   5643c:	and	r3, r3, #15872	; 0x3e00
   56440:	orr	r3, r3, #8
   56444:	strh	r3, [r5, #8]
   56448:	b	551fc <fputs@plt+0x440b4>
   5644c:	ldr	r5, [r4, #4]
   56450:	mov	r3, #40	; 0x28
   56454:	ldr	r2, [sp, #24]
   56458:	mla	r5, r3, r5, r2
   5645c:	ldrh	r0, [r5, #8]
   56460:	ands	r0, r0, #16384	; 0x4000
   56464:	beq	56470 <fputs@plt+0x45328>
   56468:	mov	r0, r5
   5646c:	bl	25b20 <fputs@plt+0x149d8>
   56470:	mov	fp, r0
   56474:	ldrb	r1, [r4, #8]
   56478:	mov	r0, r5
   5647c:	ldr	r2, [sp, #40]	; 0x28
   56480:	bl	2bdec <fputs@plt+0x1aca4>
   56484:	cmp	fp, #0
   56488:	b	577fc <fputs@plt+0x466b4>
   5648c:	ldr	r8, [r4, #4]
   56490:	mov	r0, #40	; 0x28
   56494:	ldr	r7, [r4, #12]
   56498:	ldr	r3, [sp, #24]
   5649c:	mla	r8, r0, r8, r3
   564a0:	mla	r7, r0, r7, r3
   564a4:	ldrb	r3, [r4, #3]
   564a8:	ldrh	r6, [r8, #8]
   564ac:	ldrh	r5, [r7, #8]
   564b0:	orr	r1, r6, r5
   564b4:	ands	r1, r1, #1
   564b8:	beq	5653c <fputs@plt+0x453f4>
   564bc:	tst	r3, #128	; 0x80
   564c0:	beq	56508 <fputs@plt+0x453c0>
   564c4:	tst	r6, #1
   564c8:	moveq	r0, #1
   564cc:	beq	564e0 <fputs@plt+0x45398>
   564d0:	movw	r0, #257	; 0x101
   564d4:	and	r0, r5, r0
   564d8:	subs	r0, r0, #1
   564dc:	movne	r0, #1
   564e0:	ldrb	r3, [r4]
   564e4:	sub	r3, r3, #78	; 0x4e
   564e8:	cmp	r3, #4
   564ec:	ldrls	pc, [pc, r3, lsl #2]
   564f0:	b	5669c <fputs@plt+0x45554>
   564f4:	andeq	r6, r5, r0, ror r6
   564f8:	andeq	r6, r5, r0, lsr #12
   564fc:	andeq	r6, r5, ip, lsl #13
   56500:	andeq	r6, r5, ip, ror r6
   56504:	andeq	r6, r5, r0, lsr #13
   56508:	tst	r3, #32
   5650c:	beq	56530 <fputs@plt+0x453e8>
   56510:	ldr	r2, [r4, #8]
   56514:	ldr	r3, [sp, #24]
   56518:	mla	r2, r0, r2, r3
   5651c:	ldrh	r3, [r2, #8]
   56520:	and	r3, r3, #15872	; 0x3e00
   56524:	orr	r3, r3, #1
   56528:	strh	r3, [r2, #8]
   5652c:	b	551fc <fputs@plt+0x440b4>
   56530:	tst	r3, #16
   56534:	beq	551fc <fputs@plt+0x440b4>
   56538:	b	551e8 <fputs@plt+0x440a0>
   5653c:	and	r3, r3, #71	; 0x47
   56540:	cmp	r3, #66	; 0x42
   56544:	bls	565b8 <fputs@plt+0x45470>
   56548:	and	r3, r6, #14
   5654c:	cmp	r3, #2
   56550:	bne	5655c <fputs@plt+0x45414>
   56554:	mov	r0, r8
   56558:	bl	15278 <fputs@plt+0x4130>
   5655c:	and	r3, r5, #14
   56560:	cmp	r3, #2
   56564:	bne	56574 <fputs@plt+0x4542c>
   56568:	mov	r1, #0
   5656c:	mov	r0, r7
   56570:	bl	15278 <fputs@plt+0x4130>
   56574:	tst	r6, #16384	; 0x4000
   56578:	beq	5658c <fputs@plt+0x45444>
   5657c:	bic	r6, r6, #16384	; 0x4000
   56580:	mov	r0, r8
   56584:	uxth	r6, r6
   56588:	bl	25b20 <fputs@plt+0x149d8>
   5658c:	tst	r5, #16384	; 0x4000
   56590:	beq	565a4 <fputs@plt+0x4545c>
   56594:	bic	r5, r5, #16384	; 0x4000
   56598:	mov	r0, r7
   5659c:	uxth	r5, r5
   565a0:	bl	25b20 <fputs@plt+0x149d8>
   565a4:	mov	r1, r8
   565a8:	mov	r0, r7
   565ac:	ldr	r2, [r4, #16]
   565b0:	bl	2ba6c <fputs@plt+0x1a924>
   565b4:	b	564e0 <fputs@plt+0x45398>
   565b8:	bne	56574 <fputs@plt+0x4542c>
   565bc:	tst	r6, #2
   565c0:	bne	565ec <fputs@plt+0x454a4>
   565c4:	tst	r6, #12
   565c8:	beq	565ec <fputs@plt+0x454a4>
   565cc:	mov	r2, #1
   565d0:	mov	r0, r8
   565d4:	ldr	r1, [sp, #40]	; 0x28
   565d8:	bl	2a06c <fputs@plt+0x18f24>
   565dc:	ldrh	r3, [r8, #8]
   565e0:	bic	r6, r6, #32256	; 0x7e00
   565e4:	and	r3, r3, #32256	; 0x7e00
   565e8:	orr	r6, r3, r6
   565ec:	tst	r5, #2
   565f0:	bne	56574 <fputs@plt+0x4542c>
   565f4:	tst	r5, #12
   565f8:	beq	56574 <fputs@plt+0x4542c>
   565fc:	mov	r2, #1
   56600:	mov	r0, r7
   56604:	ldr	r1, [sp, #40]	; 0x28
   56608:	bl	2a06c <fputs@plt+0x18f24>
   5660c:	ldrh	r3, [r7, #8]
   56610:	bic	r5, r5, #32256	; 0x7e00
   56614:	and	r3, r3, #32256	; 0x7e00
   56618:	orr	r5, r3, r5
   5661c:	b	56574 <fputs@plt+0x4542c>
   56620:	clz	r0, r0
   56624:	lsr	r0, r0, #5
   56628:	strh	r6, [r8, #8]
   5662c:	strh	r5, [r7, #8]
   56630:	ldrb	r3, [r4, #3]
   56634:	tst	r3, #32
   56638:	beq	566a8 <fputs@plt+0x45560>
   5663c:	ldr	r3, [r4, #8]
   56640:	mov	r2, #40	; 0x28
   56644:	mul	r2, r2, r3
   56648:	ldr	r3, [sp, #24]
   5664c:	add	r1, r3, r2
   56650:	ldrh	r3, [r1, #8]
   56654:	and	r3, r3, #15872	; 0x3e00
   56658:	orr	r3, r3, #4
   5665c:	strh	r3, [r1, #8]
   56660:	asr	r1, r0, #31
   56664:	ldr	r3, [sp, #24]
   56668:	strd	r0, [r3, r2]
   5666c:	b	551fc <fputs@plt+0x440b4>
   56670:	adds	r0, r0, #0
   56674:	movne	r0, #1
   56678:	b	56628 <fputs@plt+0x454e0>
   5667c:	cmp	r0, #0
   56680:	movgt	r0, #0
   56684:	movle	r0, #1
   56688:	b	56628 <fputs@plt+0x454e0>
   5668c:	cmp	r0, #0
   56690:	movle	r0, #0
   56694:	movgt	r0, #1
   56698:	b	56628 <fputs@plt+0x454e0>
   5669c:	mvn	r0, r0
   566a0:	lsr	r0, r0, #31
   566a4:	b	56628 <fputs@plt+0x454e0>
   566a8:	cmp	r0, #0
   566ac:	beq	551fc <fputs@plt+0x440b4>
   566b0:	b	551e8 <fputs@plt+0x440a0>
   566b4:	ldr	r3, [r4, #16]
   566b8:	add	r3, r3, #4
   566bc:	str	r3, [sp, #64]	; 0x40
   566c0:	b	551fc <fputs@plt+0x440b4>
   566c4:	ldrb	r3, [r4, #3]
   566c8:	mov	r5, #0
   566cc:	ldr	r7, [r4, #16]
   566d0:	tst	r3, #1
   566d4:	ldr	r3, [sp, #64]	; 0x40
   566d8:	moveq	r3, #0
   566dc:	add	r8, r7, #20
   566e0:	str	r3, [sp, #64]	; 0x40
   566e4:	ldr	r3, [r4, #12]
   566e8:	str	r3, [sp, #32]
   566ec:	ldr	r3, [r4, #4]
   566f0:	str	r3, [sp, #48]	; 0x30
   566f4:	ldr	r3, [r4, #8]
   566f8:	str	r3, [sp, #72]	; 0x48
   566fc:	mov	r3, #40	; 0x28
   56700:	ldr	r2, [sp, #32]
   56704:	cmp	r5, r2
   56708:	movge	r3, #0
   5670c:	strge	r3, [sp, #64]	; 0x40
   56710:	bge	551fc <fputs@plt+0x440b4>
   56714:	ldr	ip, [sp, #24]
   56718:	ldr	r2, [sp, #64]	; 0x40
   5671c:	cmp	r2, #0
   56720:	ldrne	r0, [r2, r5, lsl #2]
   56724:	moveq	r0, r5
   56728:	ldr	r2, [r7, #16]
   5672c:	ldrb	r6, [r2, r5]
   56730:	ldr	r2, [sp, #72]	; 0x48
   56734:	add	r1, r0, r2
   56738:	ldr	r2, [sp, #48]	; 0x30
   5673c:	mla	r1, r3, r1, ip
   56740:	add	r0, r0, r2
   56744:	ldr	r2, [r8], #4
   56748:	mla	r0, r3, r0, ip
   5674c:	bl	2ba6c <fputs@plt+0x1a924>
   56750:	subs	r3, r0, #0
   56754:	str	r3, [sp, #116]	; 0x74
   56758:	mov	r3, #40	; 0x28
   5675c:	beq	56780 <fputs@plt+0x45638>
   56760:	cmp	r6, #0
   56764:	streq	r6, [sp, #64]	; 0x40
   56768:	beq	551fc <fputs@plt+0x440b4>
   5676c:	rsb	r3, r0, #0
   56770:	str	r3, [sp, #116]	; 0x74
   56774:	mov	r3, #0
   56778:	str	r3, [sp, #64]	; 0x40
   5677c:	b	551fc <fputs@plt+0x440b4>
   56780:	add	r5, r5, #1
   56784:	b	56700 <fputs@plt+0x455b8>
   56788:	ldr	r3, [sp, #116]	; 0x74
   5678c:	mov	r2, #20
   56790:	cmp	r3, #0
   56794:	bge	567ac <fputs@plt+0x45664>
   56798:	ldr	r4, [r4, #4]
   5679c:	ldr	r3, [sp, #28]
   567a0:	mla	r4, r2, r4, r3
   567a4:	sub	r4, r4, #20
   567a8:	b	551fc <fputs@plt+0x440b4>
   567ac:	ldreq	r4, [r4, #8]
   567b0:	ldrne	r4, [r4, #12]
   567b4:	ldr	r3, [sp, #28]
   567b8:	mla	r4, r2, r4, r3
   567bc:	sub	r4, r4, #20
   567c0:	b	551fc <fputs@plt+0x440b4>
   567c4:	ldr	r0, [r4, #4]
   567c8:	mov	r3, #40	; 0x28
   567cc:	ldr	r2, [sp, #24]
   567d0:	mla	r0, r3, r0, r2
   567d4:	ldrh	r3, [r0, #8]
   567d8:	tst	r3, #1
   567dc:	movne	r5, #2
   567e0:	bne	567f4 <fputs@plt+0x456ac>
   567e4:	bl	1922c <fputs@plt+0x80e4>
   567e8:	orrs	r3, r0, r1
   567ec:	movne	r5, #1
   567f0:	moveq	r5, #0
   567f4:	ldr	r0, [r4, #8]
   567f8:	mov	r3, #40	; 0x28
   567fc:	ldr	r2, [sp, #24]
   56800:	mla	r0, r3, r0, r2
   56804:	ldrh	r3, [r0, #8]
   56808:	tst	r3, #1
   5680c:	movne	r2, #2
   56810:	bne	56824 <fputs@plt+0x456dc>
   56814:	bl	1922c <fputs@plt+0x80e4>
   56818:	orrs	r3, r0, r1
   5681c:	movne	r2, #1
   56820:	moveq	r2, #0
   56824:	add	r3, r5, r5, lsl #1
   56828:	mov	ip, #40	; 0x28
   5682c:	add	r3, r3, r2
   56830:	ldrb	r2, [r4]
   56834:	cmp	r2, #72	; 0x48
   56838:	ldr	r2, [pc, #-1668]	; 561bc <fputs@plt+0x45074>
   5683c:	add	r3, r2, r3
   56840:	ldrbne	r0, [r3, #3993]	; 0xf99
   56844:	ldrbeq	r0, [r3, #3984]	; 0xf90
   56848:	ldr	r3, [r4, #12]
   5684c:	cmp	r0, #2
   56850:	ldrne	lr, [sp, #24]
   56854:	asrne	r1, r0, #31
   56858:	mul	ip, ip, r3
   5685c:	ldr	r3, [sp, #24]
   56860:	add	r2, r3, ip
   56864:	ldrh	r3, [r2, #8]
   56868:	strdne	r0, [lr, ip]
   5686c:	and	r3, r3, #15872	; 0x3e00
   56870:	orreq	r3, r3, #1
   56874:	orrne	r3, r3, #4
   56878:	strh	r3, [r2, #8]
   5687c:	b	551fc <fputs@plt+0x440b4>
   56880:	ldr	r8, [r4, #4]
   56884:	mov	r5, #40	; 0x28
   56888:	ldr	r3, [sp, #24]
   5688c:	mla	r8, r5, r8, r3
   56890:	ldr	r3, [r4, #8]
   56894:	mul	r5, r5, r3
   56898:	ldr	r3, [sp, #24]
   5689c:	add	r7, r3, r5
   568a0:	mov	r0, r7
   568a4:	bl	1ca3c <fputs@plt+0xb8f4>
   568a8:	ldrh	r6, [r8, #8]
   568ac:	ands	r6, r6, #1
   568b0:	bne	551fc <fputs@plt+0x440b4>
   568b4:	mov	r3, #4
   568b8:	mov	r0, r8
   568bc:	strh	r3, [r7, #8]
   568c0:	bl	1922c <fputs@plt+0x80e4>
   568c4:	ldr	r2, [sp, #24]
   568c8:	orrs	r3, r0, r1
   568cc:	moveq	r3, #1
   568d0:	movne	r3, #0
   568d4:	str	r3, [r2, r5]
   568d8:	str	r6, [r7, #4]
   568dc:	b	551fc <fputs@plt+0x440b4>
   568e0:	ldr	r6, [r4, #4]
   568e4:	mov	r5, #40	; 0x28
   568e8:	ldr	r3, [sp, #24]
   568ec:	mla	r6, r5, r6, r3
   568f0:	ldr	r3, [r4, #8]
   568f4:	mul	r5, r5, r3
   568f8:	ldr	r3, [sp, #24]
   568fc:	add	r7, r3, r5
   56900:	mov	r0, r7
   56904:	bl	1ca3c <fputs@plt+0xb8f4>
   56908:	ldrh	r3, [r6, #8]
   5690c:	tst	r3, #1
   56910:	bne	551fc <fputs@plt+0x440b4>
   56914:	mov	r3, #4
   56918:	mov	r0, r6
   5691c:	strh	r3, [r7, #8]
   56920:	bl	1922c <fputs@plt+0x80e4>
   56924:	ldr	r3, [sp, #24]
   56928:	mvn	r0, r0
   5692c:	mvn	r1, r1
   56930:	str	r0, [r3, r5]
   56934:	str	r1, [r7, #4]
   56938:	b	551fc <fputs@plt+0x440b4>
   5693c:	ldr	r3, [r4, #4]
   56940:	ldr	r2, [r9, #200]	; 0xc8
   56944:	ldrb	r1, [r2, r3]
   56948:	cmp	r1, #0
   5694c:	moveq	r1, #1
   56950:	strbeq	r1, [r2, r3]
   56954:	beq	551fc <fputs@plt+0x440b4>
   56958:	b	551e8 <fputs@plt+0x440a0>
   5695c:	ldr	r0, [r4, #4]
   56960:	mov	r3, #40	; 0x28
   56964:	ldr	r2, [sp, #24]
   56968:	mla	r0, r3, r0, r2
   5696c:	ldrh	r3, [r0, #8]
   56970:	tst	r3, #1
   56974:	ldrne	r3, [r4, #12]
   56978:	bne	5699c <fputs@plt+0x45854>
   5697c:	bl	19324 <fputs@plt+0x81dc>
   56980:	ldrb	r3, [r4]
   56984:	vcmp.f64	d0, #0.0
   56988:	cmp	r3, #46	; 0x2e
   5698c:	beq	569a4 <fputs@plt+0x4585c>
   56990:	vmrs	APSR_nzcv, fpscr
   56994:	movne	r3, #1
   56998:	moveq	r3, #0
   5699c:	cmp	r3, #0
   569a0:	b	566ac <fputs@plt+0x45564>
   569a4:	vmrs	APSR_nzcv, fpscr
   569a8:	moveq	r3, #1
   569ac:	movne	r3, #0
   569b0:	b	5699c <fputs@plt+0x45854>
   569b4:	ldr	r3, [r4, #4]
   569b8:	mov	r2, #40	; 0x28
   569bc:	ldr	r1, [sp, #24]
   569c0:	mla	r3, r2, r3, r1
   569c4:	ldrh	r3, [r3, #8]
   569c8:	tst	r3, #1
   569cc:	b	56534 <fputs@plt+0x453ec>
   569d0:	ldr	r3, [r4, #4]
   569d4:	mov	r2, #40	; 0x28
   569d8:	ldr	r1, [sp, #24]
   569dc:	mla	r3, r2, r3, r1
   569e0:	ldrh	r3, [r3, #8]
   569e4:	tst	r3, #1
   569e8:	bne	551fc <fputs@plt+0x440b4>
   569ec:	b	551e8 <fputs@plt+0x440a0>
   569f0:	ldr	r2, [r4, #4]
   569f4:	ldr	r3, [r9, #56]	; 0x38
   569f8:	ldr	r5, [r3, r2, lsl #2]
   569fc:	ldr	r3, [r4, #8]
   56a00:	str	r3, [sp, #72]	; 0x48
   56a04:	ldrb	r3, [r5]
   56a08:	cmp	r3, #0
   56a0c:	bne	56a74 <fputs@plt+0x4592c>
   56a10:	ldrb	r0, [r5, #3]
   56a14:	cmp	r0, #0
   56a18:	beq	56a58 <fputs@plt+0x45910>
   56a1c:	ldr	r2, [r5, #52]	; 0x34
   56a20:	cmp	r2, #0
   56a24:	beq	56a48 <fputs@plt+0x45900>
   56a28:	ldr	r1, [sp, #72]	; 0x48
   56a2c:	add	r1, r1, #1
   56a30:	ldr	r2, [r2, r1, lsl #2]
   56a34:	cmp	r2, #0
   56a38:	subgt	r2, r2, #1
   56a3c:	ldrgt	r5, [r5, #48]	; 0x30
   56a40:	strgt	r2, [sp, #72]	; 0x48
   56a44:	bgt	56a74 <fputs@plt+0x4592c>
   56a48:	mov	r0, r5
   56a4c:	bl	42bf0 <fputs@plt+0x31aa8>
   56a50:	mov	fp, r0
   56a54:	b	56a78 <fputs@plt+0x45930>
   56a58:	ldr	r3, [r5, #16]
   56a5c:	ldrb	r3, [r3, #66]	; 0x42
   56a60:	cmp	r3, #1
   56a64:	beq	56a50 <fputs@plt+0x45908>
   56a68:	mov	r0, r5
   56a6c:	bl	42b98 <fputs@plt+0x31a50>
   56a70:	b	56a50 <fputs@plt+0x45908>
   56a74:	mov	fp, #0
   56a78:	ldr	r6, [r4, #12]
   56a7c:	mov	r3, #40	; 0x28
   56a80:	cmp	fp, #0
   56a84:	ldr	r2, [sp, #24]
   56a88:	ldr	r7, [r5, #16]
   56a8c:	mla	r6, r3, r6, r2
   56a90:	ldr	r2, [r5, #76]	; 0x4c
   56a94:	str	r2, [sp, #48]	; 0x30
   56a98:	bne	56fe4 <fputs@plt+0x45e9c>
   56a9c:	ldr	r1, [r5, #56]	; 0x38
   56aa0:	ldr	r2, [r9, #72]	; 0x48
   56aa4:	cmp	r1, r2
   56aa8:	beq	56c24 <fputs@plt+0x45adc>
   56aac:	ldrb	r2, [r5, #2]
   56ab0:	cmp	r2, #0
   56ab4:	beq	56b58 <fputs@plt+0x45a10>
   56ab8:	ldrb	r2, [r5]
   56abc:	cmp	r2, #3
   56ac0:	bne	56b4c <fputs@plt+0x45a04>
   56ac4:	ldr	r2, [sp, #24]
   56ac8:	mla	r3, r7, r3, r2
   56acc:	ldr	r8, [r3, #12]
   56ad0:	ldr	r3, [r3, #16]
   56ad4:	str	r8, [r5, #60]	; 0x3c
   56ad8:	str	r8, [r5, #64]	; 0x40
   56adc:	str	r3, [r5, #72]	; 0x48
   56ae0:	ldr	r0, [r5, #72]	; 0x48
   56ae4:	ldr	r3, [r9, #72]	; 0x48
   56ae8:	str	r3, [r5, #56]	; 0x38
   56aec:	ldrb	r3, [r0]
   56af0:	tst	r3, #128	; 0x80
   56af4:	moveq	r0, #1
   56af8:	streq	r3, [sp, #192]	; 0xc0
   56afc:	beq	56b08 <fputs@plt+0x459c0>
   56b00:	add	r1, sp, #192	; 0xc0
   56b04:	bl	18764 <fputs@plt+0x761c>
   56b08:	str	r0, [r5, #68]	; 0x44
   56b0c:	mov	r2, #0
   56b10:	ldr	r1, [sp, #48]	; 0x30
   56b14:	strh	r2, [r5, #14]
   56b18:	ldr	r3, [sp, #192]	; 0xc0
   56b1c:	str	r3, [r1]
   56b20:	ldr	r3, [sp, #192]	; 0xc0
   56b24:	cmp	r3, r8
   56b28:	bhi	56bf4 <fputs@plt+0x45aac>
   56b2c:	ldr	r3, [sp, #48]	; 0x30
   56b30:	ldr	r2, [r5, #68]	; 0x44
   56b34:	ldr	r3, [r3]
   56b38:	cmp	r2, r3
   56b3c:	bcc	56cb0 <fputs@plt+0x45b68>
   56b40:	mov	r3, #0
   56b44:	str	r3, [sp, #224]	; 0xe0
   56b48:	b	56e90 <fputs@plt+0x45d48>
   56b4c:	mov	r0, r6
   56b50:	bl	1ca3c <fputs@plt+0xb8f4>
   56b54:	b	551fc <fputs@plt+0x440b4>
   56b58:	ldrb	r3, [r5, #4]
   56b5c:	mov	r0, r7
   56b60:	cmp	r3, #0
   56b64:	bne	56bc0 <fputs@plt+0x45a78>
   56b68:	bl	17b58 <fputs@plt+0x6a10>
   56b6c:	ldrsb	r3, [r7, #68]	; 0x44
   56b70:	ldr	r1, [r7, #16]
   56b74:	ldr	r2, [r7, #24]
   56b78:	add	r3, r3, #30
   56b7c:	ldr	r3, [r7, r3, lsl #2]
   56b80:	ldr	r8, [r3, #60]	; 0x3c
   56b84:	sub	r3, r8, r2
   56b88:	ldrh	r8, [r7, #32]
   56b8c:	str	r1, [r5, #60]	; 0x3c
   56b90:	str	r2, [r5, #72]	; 0x48
   56b94:	cmp	r8, r3
   56b98:	movcs	r8, r3
   56b9c:	ldr	r3, [r5, #60]	; 0x3c
   56ba0:	cmp	r3, r8
   56ba4:	strls	r3, [r5, #64]	; 0x40
   56ba8:	bls	56ae0 <fputs@plt+0x45998>
   56bac:	ldr	r2, [sl, #92]	; 0x5c
   56bb0:	cmp	r3, r2
   56bb4:	bhi	55a10 <fputs@plt+0x448c8>
   56bb8:	str	r8, [r5, #64]	; 0x40
   56bbc:	b	56ae0 <fputs@plt+0x45998>
   56bc0:	bl	17b58 <fputs@plt+0x6a10>
   56bc4:	ldrd	r2, [r7, #24]
   56bc8:	str	r3, [r5, #60]	; 0x3c
   56bcc:	ldrsb	r3, [r7, #68]	; 0x44
   56bd0:	add	r3, r3, #30
   56bd4:	ldr	r3, [r7, r3, lsl #2]
   56bd8:	ldr	r8, [r3, #60]	; 0x3c
   56bdc:	sub	r3, r8, r2
   56be0:	ldrh	r8, [r7, #32]
   56be4:	str	r2, [r5, #72]	; 0x48
   56be8:	cmp	r8, r3
   56bec:	movcs	r8, r3
   56bf0:	b	56b9c <fputs@plt+0x45a54>
   56bf4:	str	r2, [r5, #64]	; 0x40
   56bf8:	str	r2, [r5, #72]	; 0x48
   56bfc:	ldr	r2, [pc, #-2640]	; 561b4 <fputs@plt+0x4506c>
   56c00:	cmp	r3, r2
   56c04:	bhi	56c14 <fputs@plt+0x45acc>
   56c08:	ldr	r2, [r5, #60]	; 0x3c
   56c0c:	cmp	r3, r2
   56c10:	bls	56b2c <fputs@plt+0x459e4>
   56c14:	ldr	r0, [pc, #-2660]	; 561b8 <fputs@plt+0x45070>
   56c18:	bl	2e084 <fputs@plt+0x1cf3c>
   56c1c:	mov	fp, r0
   56c20:	b	560d4 <fputs@plt+0x44f8c>
   56c24:	ldrh	r3, [r5, #14]
   56c28:	ldr	r2, [sp, #72]	; 0x48
   56c2c:	cmp	r3, r2
   56c30:	ble	56b2c <fputs@plt+0x459e4>
   56c34:	ldr	r3, [sp, #72]	; 0x48
   56c38:	add	r3, r3, #20
   56c3c:	ldr	r3, [r5, r3, lsl #2]
   56c40:	str	r3, [sp, #224]	; 0xe0
   56c44:	ldrh	r3, [r6, #8]
   56c48:	movw	r2, #9312	; 0x2460
   56c4c:	tst	r2, r3
   56c50:	beq	56c5c <fputs@plt+0x45b14>
   56c54:	mov	r0, r6
   56c58:	bl	1ca3c <fputs@plt+0xb8f4>
   56c5c:	ldr	r3, [sp, #40]	; 0x28
   56c60:	ldr	r0, [sp, #48]	; 0x30
   56c64:	strb	r3, [r6, #10]
   56c68:	ldr	r3, [sp, #72]	; 0x48
   56c6c:	ldr	r2, [r5, #64]	; 0x40
   56c70:	ldr	r1, [sp, #224]	; 0xe0
   56c74:	add	r3, r3, #1
   56c78:	lsl	r8, r3, #2
   56c7c:	ldr	r3, [r0, r3, lsl #2]
   56c80:	cmp	r2, r3
   56c84:	bcc	56f54 <fputs@plt+0x45e0c>
   56c88:	add	r8, r0, r8
   56c8c:	ldr	r2, [r5, #72]	; 0x48
   56c90:	cmp	r1, #11
   56c94:	ldr	r3, [r8, #-4]
   56c98:	add	r8, r2, r3
   56c9c:	bhi	56ecc <fputs@plt+0x45d84>
   56ca0:	mov	r2, r6
   56ca4:	mov	r0, r8
   56ca8:	bl	17010 <fputs@plt+0x5ec8>
   56cac:	b	551fc <fputs@plt+0x440b4>
   56cb0:	ldr	r3, [r5, #72]	; 0x48
   56cb4:	cmp	r3, #0
   56cb8:	str	r3, [sp, #80]	; 0x50
   56cbc:	bne	56d08 <fputs@plt+0x45bc0>
   56cc0:	add	r8, sp, #296	; 0x128
   56cc4:	mov	r1, r3
   56cc8:	mov	r2, #40	; 0x28
   56ccc:	mov	r0, r8
   56cd0:	bl	10f20 <memset@plt>
   56cd4:	ldrb	r3, [r5, #4]
   56cd8:	mov	r0, r7
   56cdc:	str	r8, [sp]
   56ce0:	ldr	r2, [sp, #48]	; 0x30
   56ce4:	ldr	r1, [sp, #80]	; 0x50
   56ce8:	clz	r3, r3
   56cec:	lsr	r3, r3, #5
   56cf0:	ldr	r2, [r2]
   56cf4:	bl	43d7c <fputs@plt+0x32c34>
   56cf8:	cmp	r0, #0
   56cfc:	bne	56c1c <fputs@plt+0x45ad4>
   56d00:	ldr	r3, [sp, #312]	; 0x138
   56d04:	str	r3, [sp, #80]	; 0x50
   56d08:	ldrh	r3, [r5, #14]
   56d0c:	mov	r1, #0
   56d10:	ldr	r8, [r5, #68]	; 0x44
   56d14:	str	r3, [sp, #92]	; 0x5c
   56d18:	ldr	r3, [sp, #48]	; 0x30
   56d1c:	ldr	r2, [sp, #92]	; 0x5c
   56d20:	ldr	r3, [r3, r2, lsl #2]
   56d24:	mov	r0, r3
   56d28:	ldr	r3, [sp, #80]	; 0x50
   56d2c:	strd	r0, [sp, #32]
   56d30:	add	r8, r3, r8
   56d34:	ldr	r3, [sp, #48]	; 0x30
   56d38:	ldr	r1, [r3]
   56d3c:	ldr	r3, [sp, #80]	; 0x50
   56d40:	add	r3, r3, r1
   56d44:	str	r3, [sp, #128]	; 0x80
   56d48:	add	r3, r5, #76	; 0x4c
   56d4c:	str	r3, [sp, #172]	; 0xac
   56d50:	ldrb	r1, [r8]
   56d54:	cmp	r1, #127	; 0x7f
   56d58:	str	r1, [sp, #224]	; 0xe0
   56d5c:	bhi	56e54 <fputs@plt+0x45d0c>
   56d60:	ldr	r3, [pc, #-2988]	; 561bc <fputs@plt+0x45074>
   56d64:	add	r8, r8, #1
   56d68:	add	r1, r3, r1
   56d6c:	ldr	r3, [sp, #32]
   56d70:	ldrb	r0, [r1, #820]	; 0x334
   56d74:	mov	r1, #0
   56d78:	adds	r3, r3, r0
   56d7c:	str	r3, [sp, #32]
   56d80:	ldr	r3, [sp, #36]	; 0x24
   56d84:	adc	r3, r3, r1
   56d88:	str	r3, [sp, #36]	; 0x24
   56d8c:	ldr	r3, [sp, #92]	; 0x5c
   56d90:	ldr	r1, [sp, #224]	; 0xe0
   56d94:	add	r3, r3, #1
   56d98:	str	r3, [sp, #92]	; 0x5c
   56d9c:	ldr	r2, [sp, #92]	; 0x5c
   56da0:	ldr	r3, [sp, #172]	; 0xac
   56da4:	str	r1, [r3, r2, lsl #2]
   56da8:	ldr	r1, [sp, #32]
   56dac:	ldr	r3, [sp, #48]	; 0x30
   56db0:	str	r1, [r3, r2, lsl #2]
   56db4:	mov	r3, r2
   56db8:	ldr	r2, [sp, #72]	; 0x48
   56dbc:	ldr	r1, [sp, #128]	; 0x80
   56dc0:	cmp	r8, r1
   56dc4:	movcs	r1, #0
   56dc8:	movcc	r1, #1
   56dcc:	cmp	r3, r2
   56dd0:	movgt	r1, #0
   56dd4:	cmp	r1, #0
   56dd8:	bne	56d50 <fputs@plt+0x45c08>
   56ddc:	strh	r3, [r5, #14]
   56de0:	ldr	r3, [sp, #80]	; 0x50
   56de4:	sub	r1, r8, r3
   56de8:	ldr	r3, [sp, #128]	; 0x80
   56dec:	str	r1, [r5, #68]	; 0x44
   56df0:	cmp	r8, r3
   56df4:	bcc	56e18 <fputs@plt+0x45cd0>
   56df8:	bhi	56e38 <fputs@plt+0x45cf0>
   56dfc:	ldr	r1, [r5, #60]	; 0x3c
   56e00:	ldrd	r2, [sp, #32]
   56e04:	mov	r0, r1
   56e08:	mov	r1, #0
   56e0c:	cmp	r1, r3
   56e10:	cmpeq	r0, r2
   56e14:	bne	56e38 <fputs@plt+0x45cf0>
   56e18:	ldr	r0, [r5, #60]	; 0x3c
   56e1c:	mov	r3, #0
   56e20:	ldr	ip, [r5, #72]	; 0x48
   56e24:	mov	r2, r0
   56e28:	ldrd	r0, [sp, #32]
   56e2c:	cmp	r3, r1
   56e30:	cmpeq	r2, r0
   56e34:	bcs	56e80 <fputs@plt+0x45d38>
   56e38:	ldr	r3, [r5, #72]	; 0x48
   56e3c:	cmp	r3, #0
   56e40:	bne	56e4c <fputs@plt+0x45d04>
   56e44:	add	r0, sp, #296	; 0x128
   56e48:	bl	1ccd8 <fputs@plt+0xbb90>
   56e4c:	ldr	r0, [pc, #-3220]	; 561c0 <fputs@plt+0x45078>
   56e50:	b	56c18 <fputs@plt+0x45ad0>
   56e54:	add	r1, sp, #224	; 0xe0
   56e58:	mov	r0, r8
   56e5c:	bl	18764 <fputs@plt+0x761c>
   56e60:	add	r8, r8, r0
   56e64:	ldr	r0, [sp, #224]	; 0xe0
   56e68:	bl	15238 <fputs@plt+0x40f0>
   56e6c:	ldrd	r2, [sp, #32]
   56e70:	adds	r2, r2, r0
   56e74:	adc	r3, r3, #0
   56e78:	strd	r2, [sp, #32]
   56e7c:	b	56d8c <fputs@plt+0x45c44>
   56e80:	cmp	ip, #0
   56e84:	bne	56e90 <fputs@plt+0x45d48>
   56e88:	add	r0, sp, #296	; 0x128
   56e8c:	bl	1ccd8 <fputs@plt+0xbb90>
   56e90:	ldrh	r3, [r5, #14]
   56e94:	ldr	r2, [sp, #72]	; 0x48
   56e98:	cmp	r3, r2
   56e9c:	bgt	56c44 <fputs@plt+0x45afc>
   56ea0:	ldrsb	r3, [r4, #1]
   56ea4:	cmn	r3, #8
   56ea8:	bne	56ec0 <fputs@plt+0x45d78>
   56eac:	mov	r2, #2048	; 0x800
   56eb0:	mov	r0, r6
   56eb4:	ldr	r1, [r4, #16]
   56eb8:	bl	1cc2c <fputs@plt+0xbae4>
   56ebc:	b	551fc <fputs@plt+0x440b4>
   56ec0:	mov	r0, r6
   56ec4:	bl	1ca3c <fputs@plt+0xb8f4>
   56ec8:	b	551fc <fputs@plt+0x440b4>
   56ecc:	ldr	r3, [r6, #24]
   56ed0:	sub	r5, r1, #12
   56ed4:	lsr	r7, r5, #1
   56ed8:	add	r2, r7, #1
   56edc:	str	r7, [r6, #12]
   56ee0:	cmp	r2, r3
   56ee4:	ldrlt	r3, [r6, #20]
   56ee8:	strlt	r3, [r6, #16]
   56eec:	blt	56f10 <fputs@plt+0x45dc8>
   56ef0:	mov	r3, #1
   56ef4:	mov	r2, #0
   56ef8:	add	r1, r7, #2
   56efc:	mov	r0, r6
   56f00:	strh	r3, [r6, #8]
   56f04:	bl	25794 <fputs@plt+0x1464c>
   56f08:	cmp	r0, #0
   56f0c:	bne	55784 <fputs@plt+0x4463c>
   56f10:	mov	r2, r7
   56f14:	mov	r1, r8
   56f18:	ldr	r0, [r6, #16]
   56f1c:	bl	10fbc <memcpy@plt>
   56f20:	ldr	r3, [r6, #16]
   56f24:	mov	r2, #0
   56f28:	strb	r2, [r3, r5, lsr #1]
   56f2c:	ldr	r3, [r6, #16]
   56f30:	add	r7, r3, r7
   56f34:	strb	r2, [r7, #1]
   56f38:	ldr	r3, [sp, #224]	; 0xe0
   56f3c:	ldr	r2, [pc, #-3456]	; 561c4 <fputs@plt+0x4507c>
   56f40:	and	r3, r3, #1
   56f44:	lsl	r3, r3, #1
   56f48:	ldrh	r3, [r2, r3]
   56f4c:	strh	r3, [r6, #8]
   56f50:	b	551fc <fputs@plt+0x440b4>
   56f54:	ldrb	r3, [r4, #3]
   56f58:	tst	r3, #192	; 0xc0
   56f5c:	beq	56f78 <fputs@plt+0x45e30>
   56f60:	cmp	r1, #11
   56f64:	bls	56f70 <fputs@plt+0x45e28>
   56f68:	tst	r1, #1
   56f6c:	beq	56f88 <fputs@plt+0x45e40>
   56f70:	tst	r3, #128	; 0x80
   56f74:	bne	56f88 <fputs@plt+0x45e40>
   56f78:	mov	r0, r1
   56f7c:	bl	15238 <fputs@plt+0x40f0>
   56f80:	subs	r2, r0, #0
   56f84:	bne	56f98 <fputs@plt+0x45e50>
   56f88:	mov	r2, r6
   56f8c:	ldr	r0, [pc, #-3532]	; 561c8 <fputs@plt+0x45080>
   56f90:	bl	17010 <fputs@plt+0x5ec8>
   56f94:	b	551fc <fputs@plt+0x440b4>
   56f98:	ldrb	r3, [r5, #4]
   56f9c:	mov	r0, r7
   56fa0:	str	r6, [sp]
   56fa4:	ldr	r1, [sp, #48]	; 0x30
   56fa8:	clz	r3, r3
   56fac:	lsr	r3, r3, #5
   56fb0:	add	r1, r1, r8
   56fb4:	ldr	r1, [r1, #-4]
   56fb8:	bl	43d7c <fputs@plt+0x32c34>
   56fbc:	cmp	r0, #0
   56fc0:	bne	56c1c <fputs@plt+0x45ad4>
   56fc4:	mov	r2, r6
   56fc8:	ldr	r0, [r6, #16]
   56fcc:	ldr	r1, [sp, #224]	; 0xe0
   56fd0:	bl	17010 <fputs@plt+0x5ec8>
   56fd4:	ldrh	r3, [r6, #8]
   56fd8:	bic	r3, r3, #4096	; 0x1000
   56fdc:	strh	r3, [r6, #8]
   56fe0:	b	551fc <fputs@plt+0x440b4>
   56fe4:	mov	r0, fp
   56fe8:	b	56c1c <fputs@plt+0x45ad4>
   56fec:	ldr	r5, [r4, #4]
   56ff0:	mov	r3, #40	; 0x28
   56ff4:	ldr	r2, [sp, #24]
   56ff8:	ldr	r6, [r4, #16]
   56ffc:	mla	r5, r3, r5, r2
   57000:	ldrb	r1, [r6], #1
   57004:	cmp	r1, #0
   57008:	beq	551fc <fputs@plt+0x440b4>
   5700c:	mov	r0, r5
   57010:	ldr	r2, [sp, #40]	; 0x28
   57014:	add	r5, r5, #40	; 0x28
   57018:	bl	2bdb0 <fputs@plt+0x1ac68>
   5701c:	b	57000 <fputs@plt+0x45eb8>
   57020:	ldr	r6, [r4, #4]
   57024:	mov	r3, #40	; 0x28
   57028:	ldr	r2, [sp, #24]
   5702c:	ldr	r1, [sp, #24]
   57030:	ldr	r5, [r4, #16]
   57034:	mla	r6, r3, r6, r2
   57038:	ldr	r2, [r4, #8]
   5703c:	cmp	r5, #0
   57040:	mla	r2, r3, r2, r6
   57044:	sub	r2, r2, #40	; 0x28
   57048:	str	r2, [sp, #92]	; 0x5c
   5704c:	ldrb	r2, [r9, #88]	; 0x58
   57050:	str	r2, [sp, #80]	; 0x50
   57054:	ldr	r2, [r4, #12]
   57058:	mla	r3, r3, r2, r1
   5705c:	str	r3, [sp, #32]
   57060:	bne	57110 <fputs@plt+0x45fc8>
   57064:	ldr	r7, [sp, #92]	; 0x5c
   57068:	mov	r2, #0
   5706c:	mov	r3, #0
   57070:	mov	r5, #0
   57074:	strd	r2, [sp, #48]	; 0x30
   57078:	strd	r2, [sp, #72]	; 0x48
   5707c:	ldrh	r3, [r7, #8]
   57080:	tst	r3, #1
   57084:	and	ip, r3, #16384	; 0x4000
   57088:	bne	57224 <fputs@plt+0x460dc>
   5708c:	tst	r3, #4
   57090:	beq	571f4 <fputs@plt+0x460ac>
   57094:	ldrd	r2, [r7]
   57098:	cmp	r2, #0
   5709c:	sbcs	r1, r3, #0
   570a0:	mvnlt	r1, r2
   570a4:	strdge	r2, [sp, #56]	; 0x38
   570a8:	strlt	r1, [sp, #56]	; 0x38
   570ac:	mvnlt	r1, r3
   570b0:	strlt	r1, [sp, #60]	; 0x3c
   570b4:	ldrd	r0, [sp, #56]	; 0x38
   570b8:	cmp	r1, #0
   570bc:	cmpeq	r0, #127	; 0x7f
   570c0:	bhi	57138 <fputs@plt+0x45ff0>
   570c4:	mov	r8, #0
   570c8:	and	r1, r2, #1
   570cc:	str	r1, [sp, #144]	; 0x90
   570d0:	str	r8, [sp, #148]	; 0x94
   570d4:	ldrd	r0, [sp, #144]	; 0x90
   570d8:	cmp	r1, r3
   570dc:	cmpeq	r0, r2
   570e0:	ldr	r2, [sp, #80]	; 0x50
   570e4:	moveq	r3, #1
   570e8:	movne	r3, r8
   570ec:	cmp	r2, #3
   570f0:	movls	r3, #0
   570f4:	andhi	r3, r3, #1
   570f8:	cmp	r3, r8
   570fc:	ldrne	r3, [sp, #56]	; 0x38
   57100:	addne	r2, r3, #8
   57104:	bne	5719c <fputs@plt+0x46054>
   57108:	mov	r8, #1
   5710c:	b	57228 <fputs@plt+0x460e0>
   57110:	mov	r0, r6
   57114:	ldrb	r1, [r5], #1
   57118:	add	r7, r0, #40	; 0x28
   5711c:	ldr	r2, [sp, #40]	; 0x28
   57120:	bl	2bdb0 <fputs@plt+0x1ac68>
   57124:	mov	r0, r7
   57128:	ldrb	r3, [r5]
   5712c:	cmp	r3, #0
   57130:	bne	57114 <fputs@plt+0x45fcc>
   57134:	b	57064 <fputs@plt+0x45f1c>
   57138:	ldrd	r2, [sp, #56]	; 0x38
   5713c:	mov	r1, #0
   57140:	movw	r0, #32767	; 0x7fff
   57144:	cmp	r3, r1
   57148:	cmpeq	r2, r0
   5714c:	bls	57230 <fputs@plt+0x460e8>
   57150:	ldr	r0, [pc, #-3980]	; 561cc <fputs@plt+0x45084>
   57154:	mov	r1, #0
   57158:	cmp	r3, r1
   5715c:	cmpeq	r2, r0
   57160:	bls	57238 <fputs@plt+0x460f0>
   57164:	mov	r1, #0
   57168:	mvn	r0, #-2147483648	; 0x80000000
   5716c:	cmp	r3, r1
   57170:	cmpeq	r2, r0
   57174:	bls	57240 <fputs@plt+0x460f8>
   57178:	ldrd	r0, [sp, #56]	; 0x38
   5717c:	movw	r3, #32767	; 0x7fff
   57180:	mvn	r2, #0
   57184:	cmp	r1, r3
   57188:	cmpeq	r0, r2
   5718c:	movls	r8, #6
   57190:	movhi	r8, #8
   57194:	movls	r2, #5
   57198:	movhi	r2, #6
   5719c:	cmp	ip, #0
   571a0:	str	r2, [r7, #28]
   571a4:	beq	571cc <fputs@plt+0x46084>
   571a8:	ldrd	r0, [sp, #72]	; 0x48
   571ac:	orrs	r3, r0, r1
   571b0:	beq	57248 <fputs@plt+0x46100>
   571b4:	mov	r0, r7
   571b8:	str	r2, [sp, #128]	; 0x80
   571bc:	bl	25b20 <fputs@plt+0x149d8>
   571c0:	cmp	r0, #0
   571c4:	ldr	r2, [sp, #128]	; 0x80
   571c8:	bne	55784 <fputs@plt+0x4463c>
   571cc:	ldrd	r0, [sp, #72]	; 0x48
   571d0:	adds	r0, r0, r8
   571d4:	adc	r1, r1, #0
   571d8:	cmp	r2, #127	; 0x7f
   571dc:	movhi	r3, #0
   571e0:	strd	r0, [sp, #72]	; 0x48
   571e4:	movhi	r1, #1
   571e8:	bhi	57268 <fputs@plt+0x46120>
   571ec:	mov	r1, #1
   571f0:	b	57284 <fputs@plt+0x4613c>
   571f4:	tst	r3, #8
   571f8:	movne	r8, #8
   571fc:	movne	r2, #7
   57200:	bne	5719c <fputs@plt+0x46054>
   57204:	cmp	ip, #0
   57208:	ldr	r8, [r7, #12]
   5720c:	ubfx	r3, r3, #1, #1
   57210:	ldrne	r2, [r7]
   57214:	addne	r8, r8, r2
   57218:	add	r2, r8, #6
   5721c:	add	r2, r3, r2, lsl #1
   57220:	b	5719c <fputs@plt+0x46054>
   57224:	mov	r8, #0
   57228:	mov	r2, r8
   5722c:	b	5719c <fputs@plt+0x46054>
   57230:	mov	r8, #2
   57234:	b	57228 <fputs@plt+0x460e0>
   57238:	mov	r8, #3
   5723c:	b	57228 <fputs@plt+0x460e0>
   57240:	mov	r8, #4
   57244:	b	57228 <fputs@plt+0x460e0>
   57248:	ldr	r3, [r7]
   5724c:	ldrd	r0, [sp, #48]	; 0x30
   57250:	sub	r8, r8, r3
   57254:	adds	r0, r0, r3
   57258:	adc	r1, r1, r3, asr #31
   5725c:	strd	r0, [sp, #48]	; 0x30
   57260:	b	571cc <fputs@plt+0x46084>
   57264:	add	r1, r1, #1
   57268:	lsr	r0, r2, #7
   5726c:	lsr	ip, r3, #7
   57270:	orr	r0, r0, r3, lsl #25
   57274:	mov	r3, ip
   57278:	mov	r2, r0
   5727c:	orrs	r0, r2, r3
   57280:	bne	57264 <fputs@plt+0x4611c>
   57284:	sub	r7, r7, #40	; 0x28
   57288:	add	r5, r5, r1
   5728c:	cmp	r6, r7
   57290:	bls	5707c <fputs@plt+0x45f34>
   57294:	cmp	r5, #126	; 0x7e
   57298:	bgt	572a4 <fputs@plt+0x4615c>
   5729c:	add	r5, r5, #1
   572a0:	b	57300 <fputs@plt+0x461b8>
   572a4:	asr	r3, r5, #31
   572a8:	mov	r2, r5
   572ac:	mov	r1, #1
   572b0:	lsr	r0, r2, #7
   572b4:	lsr	ip, r3, #7
   572b8:	orr	r0, r0, r3, lsl #25
   572bc:	mov	r3, ip
   572c0:	mov	r2, r0
   572c4:	orrs	r0, r2, r3
   572c8:	bne	5748c <fputs@plt+0x46344>
   572cc:	add	r5, r5, r1
   572d0:	mov	r0, #1
   572d4:	asr	r3, r5, #31
   572d8:	mov	r2, r5
   572dc:	lsr	ip, r2, #7
   572e0:	lsr	lr, r3, #7
   572e4:	orr	ip, ip, r3, lsl #25
   572e8:	mov	r3, lr
   572ec:	mov	r2, ip
   572f0:	orrs	ip, r2, r3
   572f4:	bne	57494 <fputs@plt+0x4634c>
   572f8:	cmp	r1, r0
   572fc:	blt	5729c <fputs@plt+0x46154>
   57300:	ldr	r1, [sp, #72]	; 0x48
   57304:	asr	r3, r5, #31
   57308:	mov	r2, r5
   5730c:	ldr	r0, [sl, #92]	; 0x5c
   57310:	strd	r2, [sp, #128]	; 0x80
   57314:	ldr	r2, [sp, #48]	; 0x30
   57318:	adds	r1, r5, r1
   5731c:	str	r1, [sp, #80]	; 0x50
   57320:	ldr	r1, [sp, #76]	; 0x4c
   57324:	adc	r1, r3, r1
   57328:	ldr	r3, [sp, #80]	; 0x50
   5732c:	adds	r3, r3, r2
   57330:	str	r3, [sp, #152]	; 0x98
   57334:	ldr	r3, [sp, #52]	; 0x34
   57338:	adc	r3, r1, r3
   5733c:	asr	r1, r0, #31
   57340:	str	r3, [sp, #156]	; 0x9c
   57344:	ldrd	r2, [sp, #152]	; 0x98
   57348:	cmp	r0, r2
   5734c:	sbcs	r3, r1, r3
   57350:	blt	55a10 <fputs@plt+0x448c8>
   57354:	ldr	r0, [sp, #32]
   57358:	ldr	r1, [sp, #80]	; 0x50
   5735c:	bl	258b4 <fputs@plt+0x1476c>
   57360:	cmp	r0, #0
   57364:	bne	55784 <fputs@plt+0x4463c>
   57368:	ldr	r3, [sp, #32]
   5736c:	cmp	r5, #127	; 0x7f
   57370:	movle	r8, #1
   57374:	ldr	r3, [r3, #16]
   57378:	str	r3, [sp, #72]	; 0x48
   5737c:	ldrd	r2, [sp, #128]	; 0x80
   57380:	ldrle	r3, [sp, #72]	; 0x48
   57384:	strble	r5, [r3]
   57388:	ble	57398 <fputs@plt+0x46250>
   5738c:	ldr	r0, [sp, #72]	; 0x48
   57390:	bl	186e0 <fputs@plt+0x7598>
   57394:	uxtb	r8, r0
   57398:	ldr	r7, [r6, #28]
   5739c:	ldr	r3, [sp, #72]	; 0x48
   573a0:	cmp	r7, #127	; 0x7f
   573a4:	add	r0, r3, r8
   573a8:	strbls	r7, [r3, r8]
   573ac:	movls	r0, #1
   573b0:	bls	573c4 <fputs@plt+0x4627c>
   573b4:	mov	r2, r7
   573b8:	mov	r3, #0
   573bc:	bl	186e0 <fputs@plt+0x7598>
   573c0:	uxtb	r0, r0
   573c4:	ldr	r3, [sp, #72]	; 0x48
   573c8:	add	r8, r8, r0
   573cc:	add	ip, r3, r5
   573d0:	sub	r3, r7, #1
   573d4:	cmp	r3, #6
   573d8:	bhi	5749c <fputs@plt+0x46354>
   573dc:	cmp	r7, #7
   573e0:	ldrdne	r2, [r6]
   573e4:	addeq	r3, sp, #296	; 0x128
   573e8:	addne	r1, sp, #296	; 0x128
   573ec:	ldreq	r1, [r6, #4]
   573f0:	ldreq	r0, [r6]
   573f4:	strdne	r2, [r1]
   573f8:	stmiaeq	r3!, {r0, r1}
   573fc:	ldr	r3, [pc, #4064]	; 583e4 <fputs@plt+0x4729c>
   57400:	ldr	r1, [sp, #300]	; 0x12c
   57404:	add	r7, r3, r7
   57408:	ldr	r3, [sp, #296]	; 0x128
   5740c:	ldrb	r7, [r7, #820]	; 0x334
   57410:	add	r2, ip, r7
   57414:	strb	r3, [r2, #-1]!
   57418:	lsr	r3, r3, #8
   5741c:	cmp	ip, r2
   57420:	orr	r3, r3, r1, lsl #24
   57424:	lsr	r1, r1, #8
   57428:	bne	57414 <fputs@plt+0x462cc>
   5742c:	ldr	r3, [sp, #92]	; 0x5c
   57430:	add	r6, r6, #40	; 0x28
   57434:	add	r5, r5, r7
   57438:	cmp	r3, r6
   5743c:	bcs	57398 <fputs@plt+0x46250>
   57440:	ldr	r3, [sp, #32]
   57444:	ldr	r2, [sp, #80]	; 0x50
   57448:	str	r2, [r3, #12]
   5744c:	mov	r3, #16
   57450:	ldr	r2, [sp, #32]
   57454:	strh	r3, [r2, #8]
   57458:	ldrd	r2, [sp, #48]	; 0x30
   5745c:	orrs	r3, r2, r3
   57460:	beq	5747c <fputs@plt+0x46334>
   57464:	ldr	r3, [sp, #32]
   57468:	ldr	r2, [sp, #48]	; 0x30
   5746c:	str	r2, [r3]
   57470:	movw	r3, #16400	; 0x4010
   57474:	ldr	r2, [sp, #32]
   57478:	strh	r3, [r2, #8]
   5747c:	ldr	r2, [sp, #32]
   57480:	mov	r3, #1
   57484:	strb	r3, [r2, #10]
   57488:	b	551fc <fputs@plt+0x440b4>
   5748c:	add	r1, r1, #1
   57490:	b	572b0 <fputs@plt+0x46168>
   57494:	add	r0, r0, #1
   57498:	b	572dc <fputs@plt+0x46194>
   5749c:	cmp	r7, #11
   574a0:	movls	r7, #0
   574a4:	bls	5742c <fputs@plt+0x462e4>
   574a8:	ldr	r7, [r6, #12]
   574ac:	cmp	r7, #0
   574b0:	beq	5742c <fputs@plt+0x462e4>
   574b4:	mov	r2, r7
   574b8:	mov	r0, ip
   574bc:	ldr	r1, [r6, #16]
   574c0:	bl	10fbc <memcpy@plt>
   574c4:	b	5742c <fputs@plt+0x462e4>
   574c8:	ldr	r2, [r4, #4]
   574cc:	ldr	r3, [r9, #56]	; 0x38
   574d0:	ldr	r3, [r3, r2, lsl #2]
   574d4:	ldr	r7, [r3, #16]
   574d8:	ldr	r3, [r7, #52]	; 0x34
   574dc:	cmp	r3, #0
   574e0:	moveq	r5, #0
   574e4:	moveq	r6, r5
   574e8:	beq	57560 <fputs@plt+0x46418>
   574ec:	mov	r0, r7
   574f0:	mov	r5, #0
   574f4:	bl	3daa4 <fputs@plt+0x2c95c>
   574f8:	mov	fp, r0
   574fc:	mov	r6, r5
   57500:	cmp	fp, #0
   57504:	bne	560d4 <fputs@plt+0x44f8c>
   57508:	ldrsb	r3, [r7, #68]	; 0x44
   5750c:	add	r3, r3, #30
   57510:	ldr	r1, [r7, r3, lsl #2]
   57514:	ldrb	r0, [r1, #4]
   57518:	cmp	r0, #0
   5751c:	bne	5752c <fputs@plt+0x463e4>
   57520:	ldrb	r3, [r1, #2]
   57524:	cmp	r3, #0
   57528:	bne	575ac <fputs@plt+0x46464>
   5752c:	ldrh	r2, [r1, #18]
   57530:	mov	r3, #0
   57534:	adds	r5, r5, r2
   57538:	adc	r6, r6, r3
   5753c:	cmp	r0, #0
   57540:	beq	575ac <fputs@plt+0x46464>
   57544:	ldrsb	r3, [r7, #68]	; 0x44
   57548:	mov	r0, r7
   5754c:	cmp	r3, #0
   57550:	bne	57578 <fputs@plt+0x46430>
   57554:	bl	3daa4 <fputs@plt+0x2c95c>
   57558:	subs	fp, r0, #0
   5755c:	bne	560d4 <fputs@plt+0x44f8c>
   57560:	ldr	r1, [r4, #8]
   57564:	mov	fp, #0
   57568:	ldr	r0, [r9, #8]
   5756c:	bl	1cbdc <fputs@plt+0xba94>
   57570:	stm	r0, {r5, r6}
   57574:	b	551fc <fputs@plt+0x440b4>
   57578:	bl	3c8e0 <fputs@plt+0x2b798>
   5757c:	ldrsb	r2, [r7, #68]	; 0x44
   57580:	add	r3, r2, #40	; 0x28
   57584:	add	r2, r2, #30
   57588:	ldr	r1, [r7, r2, lsl #2]
   5758c:	lsl	r3, r3, #1
   57590:	add	r0, r7, r3
   57594:	ldrh	r3, [r7, r3]
   57598:	ldrh	r2, [r1, #18]
   5759c:	cmp	r2, r3
   575a0:	bls	57544 <fputs@plt+0x463fc>
   575a4:	add	r3, r3, #1
   575a8:	strh	r3, [r0]
   575ac:	ldrsb	r3, [r7, #68]	; 0x44
   575b0:	ldrh	r0, [r1, #18]
   575b4:	ldr	r2, [r1, #56]	; 0x38
   575b8:	add	r3, r7, r3, lsl #1
   575bc:	ldrh	r3, [r3, #80]	; 0x50
   575c0:	cmp	r0, r3
   575c4:	ldrbeq	r3, [r1, #5]
   575c8:	addeq	r2, r2, r3
   575cc:	ldreq	r1, [r2, #8]
   575d0:	beq	575f0 <fputs@plt+0x464a8>
   575d4:	lsl	r3, r3, #1
   575d8:	ldr	r0, [r1, #64]	; 0x40
   575dc:	ldrh	r3, [r0, r3]
   575e0:	rev16	r0, r3
   575e4:	ldrh	r3, [r1, #20]
   575e8:	and	r3, r3, r0
   575ec:	ldr	r1, [r2, r3]
   575f0:	rev	r1, r1
   575f4:	mov	r0, r7
   575f8:	bl	3d960 <fputs@plt+0x2c818>
   575fc:	mov	fp, r0
   57600:	b	57500 <fputs@plt+0x463b8>
   57604:	ldr	r5, [r4, #4]
   57608:	ldr	r7, [r4, #16]
   5760c:	cmp	r5, #0
   57610:	bne	576d0 <fputs@plt+0x46588>
   57614:	ldr	r3, [sl, #160]	; 0xa0
   57618:	cmp	r3, #0
   5761c:	ble	57634 <fputs@plt+0x464ec>
   57620:	ldr	r1, [pc, #3520]	; 583e8 <fputs@plt+0x472a0>
   57624:	mov	r0, r9
   57628:	mov	fp, #5
   5762c:	bl	37198 <fputs@plt+0x26050>
   57630:	b	560d4 <fputs@plt+0x44f8c>
   57634:	mov	r0, r7
   57638:	bl	16878 <fputs@plt+0x5730>
   5763c:	ldr	r3, [sl, #432]	; 0x1b0
   57640:	mov	r6, r0
   57644:	mov	r1, r5
   57648:	mov	r0, sl
   5764c:	ldr	r2, [sl, #436]	; 0x1b4
   57650:	add	r2, r2, r3
   57654:	bl	1a318 <fputs@plt+0x91d0>
   57658:	subs	fp, r0, #0
   5765c:	bne	560d4 <fputs@plt+0x44f8c>
   57660:	add	r2, r6, #33	; 0x21
   57664:	mov	r3, fp
   57668:	mov	r0, sl
   5766c:	bl	1d400 <fputs@plt+0xc2b8>
   57670:	subs	r5, r0, #0
   57674:	beq	551fc <fputs@plt+0x440b4>
   57678:	add	r0, r5, #32
   5767c:	add	r2, r6, #1
   57680:	mov	r1, r7
   57684:	str	r0, [r5]
   57688:	bl	10fbc <memcpy@plt>
   5768c:	ldrb	r3, [sl, #67]	; 0x43
   57690:	add	r1, sl, #448	; 0x1c0
   57694:	cmp	r3, #0
   57698:	ldreq	r3, [sl, #432]	; 0x1b0
   5769c:	movne	r3, #1
   576a0:	strbne	fp, [sl, #67]	; 0x43
   576a4:	strbne	r3, [sl, #75]	; 0x4b
   576a8:	addeq	r3, r3, #1
   576ac:	streq	r3, [sl, #432]	; 0x1b0
   576b0:	ldr	r3, [sl, #424]	; 0x1a8
   576b4:	str	r3, [r5, #24]
   576b8:	ldrd	r2, [r1, #-8]
   576bc:	str	r5, [sl, #424]	; 0x1a8
   576c0:	strd	r2, [r5, #8]
   576c4:	ldrd	r2, [r1]
   576c8:	strd	r2, [r5, #16]
   576cc:	b	551fc <fputs@plt+0x440b4>
   576d0:	ldr	r6, [sl, #424]	; 0x1a8
   576d4:	mov	r3, #0
   576d8:	str	r3, [sp, #32]
   576dc:	cmp	r6, #0
   576e0:	beq	5bf18 <fputs@plt+0x4add0>
   576e4:	mov	r1, r7
   576e8:	ldr	r0, [r6]
   576ec:	bl	12f2c <fputs@plt+0x1de4>
   576f0:	subs	r8, r0, #0
   576f4:	bne	57720 <fputs@plt+0x465d8>
   576f8:	ldr	r2, [sl, #160]	; 0xa0
   576fc:	cmp	r2, #0
   57700:	movle	r3, #0
   57704:	movgt	r3, #1
   57708:	cmp	r5, #1
   5770c:	movne	r3, #0
   57710:	cmp	r3, #0
   57714:	beq	57734 <fputs@plt+0x465ec>
   57718:	ldr	r1, [pc, #3276]	; 583ec <fputs@plt+0x472a4>
   5771c:	b	57624 <fputs@plt+0x464dc>
   57720:	ldr	r3, [sp, #32]
   57724:	ldr	r6, [r6, #24]
   57728:	add	r3, r3, #1
   5772c:	str	r3, [sp, #32]
   57730:	b	576dc <fputs@plt+0x46594>
   57734:	ldr	r7, [r6, #24]
   57738:	cmp	r7, #0
   5773c:	bne	57804 <fputs@plt+0x466bc>
   57740:	ldrb	r3, [sl, #75]	; 0x4b
   57744:	cmp	r3, #0
   57748:	beq	57804 <fputs@plt+0x466bc>
   5774c:	cmp	r5, #1
   57750:	bne	57888 <fputs@plt+0x46740>
   57754:	mov	r1, r5
   57758:	mov	r0, r9
   5775c:	bl	371d8 <fputs@plt+0x26090>
   57760:	subs	fp, r0, #0
   57764:	bne	55478 <fputs@plt+0x44330>
   57768:	mov	r0, r9
   5776c:	strb	r5, [sl, #67]	; 0x43
   57770:	bl	45fd8 <fputs@plt+0x34e90>
   57774:	cmp	r0, #5
   57778:	mov	fp, r0
   5777c:	bne	577a0 <fputs@plt+0x46658>
   57780:	ldr	r3, [sp, #28]
   57784:	sub	r4, r4, r3
   57788:	asr	r2, r4, #2
   5778c:	ldr	r4, [pc, #3164]	; 583f0 <fputs@plt+0x472a8>
   57790:	mul	r4, r4, r2
   57794:	str	r4, [r9, #76]	; 0x4c
   57798:	strb	r7, [sl, #67]	; 0x43
   5779c:	b	55444 <fputs@plt+0x442fc>
   577a0:	strb	r7, [sl, #75]	; 0x4b
   577a4:	mov	r7, r5
   577a8:	ldr	fp, [r9, #80]	; 0x50
   577ac:	ldr	r1, [sl, #424]	; 0x1a8
   577b0:	cmp	r1, r6
   577b4:	bne	578f0 <fputs@plt+0x467a8>
   577b8:	cmp	r5, #1
   577bc:	bne	57910 <fputs@plt+0x467c8>
   577c0:	ldr	r3, [r6, #24]
   577c4:	mov	r1, r6
   577c8:	mov	r0, sl
   577cc:	str	r3, [sl, #424]	; 0x1a8
   577d0:	bl	1c334 <fputs@plt+0xb1ec>
   577d4:	cmp	r7, #0
   577d8:	ldreq	r3, [sl, #432]	; 0x1b0
   577dc:	subeq	r3, r3, #1
   577e0:	streq	r3, [sl, #432]	; 0x1b0
   577e4:	bne	56484 <fputs@plt+0x4533c>
   577e8:	mov	r1, r5
   577ec:	mov	r0, sl
   577f0:	ldr	r2, [sp, #32]
   577f4:	bl	1a318 <fputs@plt+0x91d0>
   577f8:	subs	fp, r0, #0
   577fc:	beq	551fc <fputs@plt+0x440b4>
   57800:	b	560d4 <fputs@plt+0x44f8c>
   57804:	mov	r7, r8
   57808:	ldr	r2, [sp, #32]
   5780c:	cmp	r5, #2
   57810:	ldr	r3, [sl, #432]	; 0x1b0
   57814:	sub	r3, r3, r2
   57818:	sub	r3, r3, #1
   5781c:	str	r3, [sp, #32]
   57820:	movne	r3, #0
   57824:	bne	57850 <fputs@plt+0x46708>
   57828:	ldr	r3, [sl, #24]
   5782c:	and	r3, r3, #2
   57830:	str	r3, [sp, #48]	; 0x30
   57834:	mov	r3, #0
   57838:	ldr	r2, [sl, #20]
   5783c:	cmp	r2, r3
   57840:	bgt	57890 <fputs@plt+0x46748>
   57844:	ldr	r3, [sp, #48]	; 0x30
   57848:	adds	r3, r3, #0
   5784c:	movne	r3, #1
   57850:	str	r3, [sp, #48]	; 0x30
   57854:	ldr	r3, [sl, #20]
   57858:	cmp	r3, r8
   5785c:	bgt	578c8 <fputs@plt+0x46780>
   57860:	ldr	r3, [sp, #48]	; 0x30
   57864:	cmp	r3, #0
   57868:	beq	577ac <fputs@plt+0x46664>
   5786c:	mov	r0, sl
   57870:	bl	15258 <fputs@plt+0x4110>
   57874:	bl	20b50 <fputs@plt+0xfa08>
   57878:	ldr	r3, [sl, #24]
   5787c:	orr	r3, r3, #2
   57880:	str	r3, [sl, #24]
   57884:	b	577ac <fputs@plt+0x46664>
   57888:	mov	r7, #1
   5788c:	b	57808 <fputs@plt+0x466c0>
   57890:	ldr	r2, [sl, #16]
   57894:	mov	r1, #516	; 0x204
   57898:	str	r3, [sp, #72]	; 0x48
   5789c:	add	r0, r2, r3, lsl #4
   578a0:	ldr	r3, [sp, #48]	; 0x30
   578a4:	ldr	r0, [r0, #4]
   578a8:	clz	r2, r3
   578ac:	lsr	r2, r2, #5
   578b0:	bl	4371c <fputs@plt+0x325d4>
   578b4:	subs	fp, r0, #0
   578b8:	bne	560d4 <fputs@plt+0x44f8c>
   578bc:	ldr	r3, [sp, #72]	; 0x48
   578c0:	add	r3, r3, #1
   578c4:	b	57838 <fputs@plt+0x466f0>
   578c8:	ldr	r3, [sl, #16]
   578cc:	mov	r1, r5
   578d0:	ldr	r2, [sp, #32]
   578d4:	add	r3, r3, r8, lsl #4
   578d8:	ldr	r0, [r3, #4]
   578dc:	bl	3e70c <fputs@plt+0x2d5c4>
   578e0:	subs	fp, r0, #0
   578e4:	bne	560d4 <fputs@plt+0x44f8c>
   578e8:	add	r8, r8, #1
   578ec:	b	57854 <fputs@plt+0x4670c>
   578f0:	ldr	r3, [r1, #24]
   578f4:	mov	r0, sl
   578f8:	str	r3, [sl, #424]	; 0x1a8
   578fc:	bl	1c334 <fputs@plt+0xb1ec>
   57900:	ldr	r3, [sl, #432]	; 0x1b0
   57904:	sub	r3, r3, #1
   57908:	str	r3, [sl, #432]	; 0x1b0
   5790c:	b	577ac <fputs@plt+0x46664>
   57910:	ldrd	r2, [r6, #8]
   57914:	add	r1, sl, #448	; 0x1c0
   57918:	eor	r7, r7, #1
   5791c:	cmp	r5, #2
   57920:	orreq	r7, r7, #1
   57924:	cmp	r7, #0
   57928:	strd	r2, [r1, #-8]
   5792c:	ldrd	r2, [r6, #16]
   57930:	strd	r2, [r1]
   57934:	beq	56484 <fputs@plt+0x4533c>
   57938:	b	577e8 <fputs@plt+0x466a0>
   5793c:	ldrb	r2, [sl, #67]	; 0x43
   57940:	ldr	r5, [r4, #4]
   57944:	ldr	r3, [r4, #8]
   57948:	cmp	r2, r5
   5794c:	beq	579f4 <fputs@plt+0x468ac>
   57950:	cmp	r3, #0
   57954:	beq	579a4 <fputs@plt+0x4685c>
   57958:	mov	r1, #516	; 0x204
   5795c:	mov	r0, sl
   57960:	bl	438c4 <fputs@plt+0x3277c>
   57964:	mov	r3, #1
   57968:	strb	r3, [sl, #67]	; 0x43
   5796c:	mov	r0, r9
   57970:	bl	45fd8 <fputs@plt+0x34e90>
   57974:	cmp	r0, #5
   57978:	mov	fp, r0
   5797c:	bne	579d8 <fputs@plt+0x46890>
   57980:	ldr	r3, [sp, #28]
   57984:	rsb	r5, r5, #1
   57988:	sub	r4, r4, r3
   5798c:	asr	r2, r4, #2
   57990:	ldr	r4, [pc, #2648]	; 583f0 <fputs@plt+0x472a8>
   57994:	mul	r4, r4, r2
   57998:	str	r4, [r9, #76]	; 0x4c
   5799c:	strb	r5, [sl, #67]	; 0x43
   579a0:	b	55444 <fputs@plt+0x442fc>
   579a4:	cmp	r5, #0
   579a8:	beq	579bc <fputs@plt+0x46874>
   579ac:	ldr	r3, [sl, #160]	; 0xa0
   579b0:	cmp	r3, #0
   579b4:	ldrgt	r1, [pc, #2616]	; 583f4 <fputs@plt+0x472ac>
   579b8:	bgt	57624 <fputs@plt+0x464dc>
   579bc:	mov	r1, #1
   579c0:	mov	r0, r9
   579c4:	bl	371d8 <fputs@plt+0x26090>
   579c8:	subs	fp, r0, #0
   579cc:	bne	55478 <fputs@plt+0x44330>
   579d0:	strb	r5, [sl, #67]	; 0x43
   579d4:	b	5796c <fputs@plt+0x46824>
   579d8:	mov	r0, sl
   579dc:	bl	1c86c <fputs@plt+0xb724>
   579e0:	ldr	r3, [r9, #80]	; 0x50
   579e4:	cmp	r3, #0
   579e8:	moveq	fp, #101	; 0x65
   579ec:	movne	fp, #1
   579f0:	b	55478 <fputs@plt+0x44330>
   579f4:	cmp	r2, #0
   579f8:	ldreq	r1, [pc, #2552]	; 583f8 <fputs@plt+0x472b0>
   579fc:	beq	57a10 <fputs@plt+0x468c8>
   57a00:	cmp	r3, #0
   57a04:	ldr	r2, [pc, #2544]	; 583fc <fputs@plt+0x472b4>
   57a08:	ldr	r1, [pc, #2544]	; 58400 <fputs@plt+0x472b8>
   57a0c:	moveq	r1, r2
   57a10:	mov	r0, r9
   57a14:	bl	37198 <fputs@plt+0x26050>
   57a18:	mov	fp, #1
   57a1c:	b	560d4 <fputs@plt+0x44f8c>
   57a20:	ldr	r1, [r4, #8]
   57a24:	cmp	r1, #0
   57a28:	beq	57a38 <fputs@plt+0x468f0>
   57a2c:	ldr	r3, [sl, #24]
   57a30:	tst	r3, #33554432	; 0x2000000
   57a34:	bne	57bf0 <fputs@plt+0x46aa8>
   57a38:	ldr	r2, [r4, #4]
   57a3c:	ldr	r3, [sl, #16]
   57a40:	add	r3, r3, r2, lsl #4
   57a44:	ldr	r5, [r3, #4]
   57a48:	cmp	r5, #0
   57a4c:	beq	57be4 <fputs@plt+0x46a9c>
   57a50:	mov	r0, r5
   57a54:	bl	3e8c4 <fputs@plt+0x2d77c>
   57a58:	uxtb	r3, r0
   57a5c:	mov	fp, r0
   57a60:	cmp	r3, #5
   57a64:	bne	57a84 <fputs@plt+0x4693c>
   57a68:	ldr	r3, [sp, #28]
   57a6c:	sub	r4, r4, r3
   57a70:	asr	r2, r4, #2
   57a74:	ldr	r4, [pc, #2420]	; 583f0 <fputs@plt+0x472a8>
   57a78:	mul	r4, r4, r2
   57a7c:	str	r4, [r9, #76]	; 0x4c
   57a80:	b	55444 <fputs@plt+0x442fc>
   57a84:	cmp	r0, #0
   57a88:	bne	560d4 <fputs@plt+0x44f8c>
   57a8c:	ldr	r3, [r4, #8]
   57a90:	cmp	r3, #0
   57a94:	beq	57b40 <fputs@plt+0x469f8>
   57a98:	ldrb	r3, [r9, #89]	; 0x59
   57a9c:	tst	r3, #16
   57aa0:	beq	57b40 <fputs@plt+0x469f8>
   57aa4:	ldrb	r3, [sl, #67]	; 0x43
   57aa8:	cmp	r3, #0
   57aac:	beq	57abc <fputs@plt+0x46974>
   57ab0:	ldr	r3, [sl, #156]	; 0x9c
   57ab4:	cmp	r3, #1
   57ab8:	ble	57b40 <fputs@plt+0x469f8>
   57abc:	ldr	r3, [r9, #104]	; 0x68
   57ac0:	cmp	r3, #0
   57ac4:	bne	57ae0 <fputs@plt+0x46998>
   57ac8:	ldr	r2, [sl, #432]	; 0x1b0
   57acc:	ldr	r3, [sl, #436]	; 0x1b4
   57ad0:	add	r3, r3, #1
   57ad4:	str	r3, [sl, #436]	; 0x1b4
   57ad8:	add	r3, r2, r3
   57adc:	str	r3, [r9, #104]	; 0x68
   57ae0:	ldr	r2, [r9, #104]	; 0x68
   57ae4:	mov	r1, #0
   57ae8:	mov	r0, sl
   57aec:	sub	r2, r2, #1
   57af0:	bl	1a318 <fputs@plt+0x91d0>
   57af4:	subs	fp, r0, #0
   57af8:	bne	57b2c <fputs@plt+0x469e4>
   57afc:	ldrd	r2, [r5]
   57b00:	ldr	r1, [r9, #104]	; 0x68
   57b04:	ldr	r0, [r3]
   57b08:	str	r2, [r3, #4]
   57b0c:	ldr	r3, [r0, #104]	; 0x68
   57b10:	cmp	r1, r3
   57b14:	ble	57b2c <fputs@plt+0x469e4>
   57b18:	ldrb	r3, [r0, #6]
   57b1c:	cmp	r3, #0
   57b20:	beq	57b2c <fputs@plt+0x469e4>
   57b24:	bl	1f5a8 <fputs@plt+0xe460>
   57b28:	mov	fp, r0
   57b2c:	add	r1, sl, #448	; 0x1c0
   57b30:	ldrd	r2, [r1, #-8]
   57b34:	strd	r2, [r9, #152]	; 0x98
   57b38:	ldrd	r2, [r1]
   57b3c:	strd	r2, [r9, #160]	; 0xa0
   57b40:	add	r2, sp, #296	; 0x128
   57b44:	mov	r0, r5
   57b48:	mov	r1, #1
   57b4c:	bl	17e2c <fputs@plt+0x6ce4>
   57b50:	ldr	r2, [r4, #4]
   57b54:	ldr	r3, [sl, #16]
   57b58:	add	r3, r3, r2, lsl #4
   57b5c:	ldr	r3, [r3, #12]
   57b60:	ldr	r0, [r3, #4]
   57b64:	ldrb	r3, [r4, #3]
   57b68:	cmp	r3, #0
   57b6c:	beq	56484 <fputs@plt+0x4533c>
   57b70:	ldr	r2, [r4, #12]
   57b74:	ldr	r3, [sp, #296]	; 0x128
   57b78:	cmp	r2, r3
   57b7c:	bne	57b8c <fputs@plt+0x46a44>
   57b80:	ldr	r3, [r4, #16]
   57b84:	cmp	r3, r0
   57b88:	beq	56484 <fputs@plt+0x4533c>
   57b8c:	mov	r0, sl
   57b90:	ldr	r1, [r9, #44]	; 0x2c
   57b94:	bl	1c334 <fputs@plt+0xb1ec>
   57b98:	ldr	r1, [pc, #2148]	; 58404 <fputs@plt+0x472bc>
   57b9c:	mov	r0, sl
   57ba0:	bl	1e740 <fputs@plt+0xd5f8>
   57ba4:	ldr	r1, [r4, #4]
   57ba8:	ldr	r3, [sl, #16]
   57bac:	add	r3, r3, r1, lsl #4
   57bb0:	ldr	r3, [r3, #12]
   57bb4:	ldr	r2, [r3]
   57bb8:	str	r0, [r9, #44]	; 0x2c
   57bbc:	ldr	r3, [sp, #296]	; 0x128
   57bc0:	cmp	r2, r3
   57bc4:	beq	57bd0 <fputs@plt+0x46a88>
   57bc8:	mov	r0, sl
   57bcc:	bl	20bac <fputs@plt+0xfa64>
   57bd0:	ldrb	r3, [r9, #87]	; 0x57
   57bd4:	mov	fp, #17
   57bd8:	orr	r3, r3, #1
   57bdc:	strb	r3, [r9, #87]	; 0x57
   57be0:	b	560d4 <fputs@plt+0x44f8c>
   57be4:	mov	r0, r5
   57be8:	str	r5, [sp, #296]	; 0x128
   57bec:	b	57b64 <fputs@plt+0x46a1c>
   57bf0:	mov	fp, #8
   57bf4:	b	560d4 <fputs@plt+0x44f8c>
   57bf8:	ldr	r2, [r4, #4]
   57bfc:	ldr	r3, [sl, #16]
   57c00:	ldr	r1, [r4, #12]
   57c04:	add	r3, r3, r2, lsl #4
   57c08:	add	r2, sp, #296	; 0x128
   57c0c:	ldr	r0, [r3, #4]
   57c10:	bl	17e2c <fputs@plt+0x6ce4>
   57c14:	ldr	r1, [r4, #8]
   57c18:	ldr	r0, [r9, #8]
   57c1c:	bl	1cbdc <fputs@plt+0xba94>
   57c20:	ldr	r2, [sp, #296]	; 0x128
   57c24:	asr	r3, r2, #31
   57c28:	strd	r2, [r0]
   57c2c:	b	551fc <fputs@plt+0x440b4>
   57c30:	ldr	r3, [r4, #4]
   57c34:	ldr	r5, [sl, #16]
   57c38:	ldr	r1, [r4, #8]
   57c3c:	ldr	r2, [r4, #12]
   57c40:	add	r5, r5, r3, lsl #4
   57c44:	ldr	r0, [r5, #4]
   57c48:	bl	3ef10 <fputs@plt+0x2ddc8>
   57c4c:	ldr	r3, [r4, #8]
   57c50:	mov	fp, r0
   57c54:	cmp	r3, #1
   57c58:	bne	57c98 <fputs@plt+0x46b50>
   57c5c:	ldr	r3, [r5, #12]
   57c60:	ldr	r2, [r4, #12]
   57c64:	str	r2, [r3]
   57c68:	ldr	r3, [sl, #24]
   57c6c:	orr	r3, r3, #2
   57c70:	str	r3, [sl, #24]
   57c74:	ldr	r3, [r4, #4]
   57c78:	cmp	r3, #1
   57c7c:	bne	56484 <fputs@plt+0x4533c>
   57c80:	mov	r0, sl
   57c84:	bl	15258 <fputs@plt+0x4110>
   57c88:	ldrb	r3, [r9, #87]	; 0x57
   57c8c:	bfc	r3, #0, #1
   57c90:	strb	r3, [r9, #87]	; 0x57
   57c94:	b	56484 <fputs@plt+0x4533c>
   57c98:	cmp	r3, #2
   57c9c:	ldreq	r2, [r4, #12]
   57ca0:	ldreq	r3, [r5, #12]
   57ca4:	strbeq	r2, [r3, #76]	; 0x4c
   57ca8:	b	57c74 <fputs@plt+0x46b2c>
   57cac:	ldr	r2, [r4, #4]
   57cb0:	ldr	r3, [r9, #56]	; 0x38
   57cb4:	ldr	r5, [r3, r2, lsl #2]
   57cb8:	cmp	r5, #0
   57cbc:	beq	57cd0 <fputs@plt+0x46b88>
   57cc0:	ldr	r3, [r4, #8]
   57cc4:	ldr	r2, [r5, #8]
   57cc8:	cmp	r2, r3
   57ccc:	beq	57dc4 <fputs@plt+0x46c7c>
   57cd0:	ldrb	r6, [r9, #87]	; 0x57
   57cd4:	ands	r6, r6, #1
   57cd8:	bne	5bec4 <fputs@plt+0x4ad7c>
   57cdc:	ldr	r3, [sl, #16]
   57ce0:	cmp	r7, #55	; 0x37
   57ce4:	ldr	r5, [r4, #12]
   57ce8:	ldrb	r2, [r4, #3]
   57cec:	ldr	r8, [r4, #8]
   57cf0:	add	r3, r3, r5, lsl #4
   57cf4:	ldr	fp, [r3, #4]
   57cf8:	bne	57d18 <fputs@plt+0x46bd0>
   57cfc:	and	r6, r2, #8
   57d00:	ldr	r3, [r3, #12]
   57d04:	orr	r6, r6, #4
   57d08:	ldrb	r1, [r9, #88]	; 0x58
   57d0c:	ldrb	r3, [r3, #76]	; 0x4c
   57d10:	cmp	r1, r3
   57d14:	strbhi	r3, [r9, #88]	; 0x58
   57d18:	tst	r2, #16
   57d1c:	beq	57d3c <fputs@plt+0x46bf4>
   57d20:	mov	r3, #40	; 0x28
   57d24:	mul	r8, r3, r8
   57d28:	ldr	r3, [sp, #24]
   57d2c:	add	r0, r3, r8
   57d30:	bl	192d0 <fputs@plt+0x8188>
   57d34:	ldr	r3, [sp, #24]
   57d38:	ldr	r8, [r3, r8]
   57d3c:	ldrsb	r3, [r4, #1]
   57d40:	cmn	r3, #6
   57d44:	bne	57dd8 <fputs@plt+0x46c90>
   57d48:	ldr	r7, [r4, #16]
   57d4c:	ldrh	r2, [r7, #6]
   57d50:	ldrh	r3, [r7, #8]
   57d54:	add	r2, r2, r3
   57d58:	mov	r3, #0
   57d5c:	mov	r0, r9
   57d60:	str	r3, [sp]
   57d64:	mov	r3, r5
   57d68:	ldr	r1, [r4, #4]
   57d6c:	bl	45c70 <fputs@plt+0x34b28>
   57d70:	subs	r5, r0, #0
   57d74:	beq	55784 <fputs@plt+0x4463c>
   57d78:	mov	r3, #1
   57d7c:	mov	r0, fp
   57d80:	mov	r2, r6
   57d84:	mov	r1, r8
   57d88:	strb	r3, [r5, #2]
   57d8c:	ldrb	r3, [r5, #5]
   57d90:	str	r8, [r5, #8]
   57d94:	orr	r3, r3, #4
   57d98:	strb	r3, [r5, #5]
   57d9c:	ldr	r3, [r5, #16]
   57da0:	str	r3, [sp]
   57da4:	mov	r3, r7
   57da8:	bl	2e47c <fputs@plt+0x1d334>
   57dac:	str	r7, [r5, #24]
   57db0:	mov	fp, r0
   57db4:	ldrsb	r3, [r4, #1]
   57db8:	adds	r3, r3, #6
   57dbc:	movne	r3, #1
   57dc0:	strb	r3, [r5, #4]
   57dc4:	ldrb	r3, [r4, #3]
   57dc8:	ldr	r2, [r5, #16]
   57dcc:	and	r3, r3, #3
   57dd0:	strb	r3, [r2, #67]	; 0x43
   57dd4:	b	56484 <fputs@plt+0x4533c>
   57dd8:	cmn	r3, #14
   57ddc:	movne	r2, #0
   57de0:	moveq	r7, #0
   57de4:	ldreq	r2, [r4, #16]
   57de8:	movne	r7, r2
   57dec:	b	57d58 <fputs@plt+0x46c10>
   57df0:	mov	r7, #0
   57df4:	mvn	r3, #0
   57df8:	mov	r0, r9
   57dfc:	str	r7, [sp]
   57e00:	ldmib	r4, {r1, r2}
   57e04:	bl	45c70 <fputs@plt+0x34b28>
   57e08:	subs	r5, r0, #0
   57e0c:	beq	55784 <fputs@plt+0x4463c>
   57e10:	ldrb	r3, [r5, #5]
   57e14:	mov	r6, #1
   57e18:	mov	r2, sl
   57e1c:	mov	r1, r7
   57e20:	strb	r6, [r5, #2]
   57e24:	orr	r3, r3, r6
   57e28:	strb	r3, [r5, #5]
   57e2c:	movw	r3, #1054	; 0x41e
   57e30:	str	r3, [sp, #4]
   57e34:	ldrb	r3, [r4, #3]
   57e38:	orr	r3, r3, #5
   57e3c:	str	r3, [sp]
   57e40:	add	r3, r5, #20
   57e44:	ldr	r0, [sl]
   57e48:	bl	48e0c <fputs@plt+0x37cc4>
   57e4c:	subs	fp, r0, #0
   57e50:	bne	560d4 <fputs@plt+0x44f8c>
   57e54:	mov	r1, r6
   57e58:	ldr	r0, [r5, #20]
   57e5c:	bl	3e8c4 <fputs@plt+0x2d77c>
   57e60:	subs	fp, r0, #0
   57e64:	bne	560d4 <fputs@plt+0x44f8c>
   57e68:	ldr	r7, [r4, #16]
   57e6c:	ldr	r0, [r5, #20]
   57e70:	cmp	r7, #0
   57e74:	beq	57ee0 <fputs@plt+0x46d98>
   57e78:	ldrb	r2, [r4, #3]
   57e7c:	add	r1, sp, #296	; 0x128
   57e80:	orr	r2, r2, #2
   57e84:	bl	43498 <fputs@plt+0x32350>
   57e88:	subs	fp, r0, #0
   57e8c:	bne	57eb4 <fputs@plt+0x46d6c>
   57e90:	ldr	r3, [r5, #16]
   57e94:	mov	r2, #4
   57e98:	ldr	r1, [sp, #296]	; 0x128
   57e9c:	str	r7, [r5, #24]
   57ea0:	str	r3, [sp]
   57ea4:	mov	r3, r7
   57ea8:	ldr	r0, [r5, #20]
   57eac:	bl	2e47c <fputs@plt+0x1d334>
   57eb0:	mov	fp, r0
   57eb4:	mov	r3, #0
   57eb8:	strb	r3, [r5, #4]
   57ebc:	cmp	fp, #0
   57ec0:	bne	560d4 <fputs@plt+0x44f8c>
   57ec4:	ldrb	r3, [r4, #3]
   57ec8:	ldrb	r2, [r5, #5]
   57ecc:	subs	r3, r3, #8
   57ed0:	movne	r3, #1
   57ed4:	bfi	r2, r3, #2, #1
   57ed8:	strb	r2, [r5, #5]
   57edc:	b	551fc <fputs@plt+0x440b4>
   57ee0:	ldr	r3, [r5, #16]
   57ee4:	mov	r2, #4
   57ee8:	mov	r1, r6
   57eec:	str	r3, [sp]
   57ef0:	mov	r3, fp
   57ef4:	bl	2e47c <fputs@plt+0x1d334>
   57ef8:	mov	fp, r0
   57efc:	strb	r6, [r5, #4]
   57f00:	b	57ebc <fputs@plt+0x46d74>
   57f04:	mov	r3, #1
   57f08:	mov	r0, r9
   57f0c:	str	r3, [sp]
   57f10:	mvn	r3, #0
   57f14:	ldmib	r4, {r1, r2}
   57f18:	bl	45c70 <fputs@plt+0x34b28>
   57f1c:	subs	r8, r0, #0
   57f20:	beq	55784 <fputs@plt+0x4463c>
   57f24:	mov	r0, sl
   57f28:	ldr	r7, [r4, #12]
   57f2c:	ldr	r3, [r4, #16]
   57f30:	ldrh	r6, [r3, #6]
   57f34:	str	r3, [r8, #24]
   57f38:	add	r6, r6, #5
   57f3c:	lsl	r6, r6, #2
   57f40:	add	r2, r6, #136	; 0x88
   57f44:	asr	r3, r2, #31
   57f48:	bl	1def8 <fputs@plt+0xcdb0>
   57f4c:	cmp	r0, #0
   57f50:	mov	r5, r0
   57f54:	str	r0, [r8, #16]
   57f58:	beq	589a0 <fputs@plt+0x47858>
   57f5c:	add	r0, r0, #136	; 0x88
   57f60:	mov	r2, r6
   57f64:	ldr	r1, [r8, #24]
   57f68:	str	r0, [r5, #28]
   57f6c:	bl	10fbc <memcpy@plt>
   57f70:	mov	r3, #0
   57f74:	cmp	r7, r3
   57f78:	str	r3, [r5, #148]	; 0x94
   57f7c:	beq	57f9c <fputs@plt+0x46e54>
   57f80:	ldrh	r3, [r5, #144]	; 0x90
   57f84:	uxth	r7, r7
   57f88:	ldrh	r2, [r5, #142]	; 0x8e
   57f8c:	strh	r7, [r5, #142]	; 0x8e
   57f90:	add	r3, r3, r2
   57f94:	sub	r3, r3, r7
   57f98:	strh	r3, [r5, #144]	; 0x90
   57f9c:	ldr	r2, [sl, #16]
   57fa0:	ldr	r3, [r2, #4]
   57fa4:	ldr	r3, [r3, #4]
   57fa8:	ldr	r0, [r3, #32]
   57fac:	mov	r3, #0
   57fb0:	str	r5, [r5, #72]	; 0x48
   57fb4:	strb	r3, [r5, #57]	; 0x39
   57fb8:	mvn	r3, #65024	; 0xfe00
   57fbc:	str	r0, [r5, #12]
   57fc0:	str	sl, [r5, #24]
   57fc4:	strh	r3, [r5, #58]	; 0x3a
   57fc8:	ldrb	r3, [sl, #68]	; 0x44
   57fcc:	cmp	r3, #2
   57fd0:	beq	58030 <fputs@plt+0x46ee8>
   57fd4:	ldr	r1, [pc, #1068]	; 58408 <fputs@plt+0x472c0>
   57fd8:	ldr	r2, [r2, #12]
   57fdc:	ldr	r3, [r1, #224]	; 0xe0
   57fe0:	ldr	r2, [r2, #80]	; 0x50
   57fe4:	mul	ip, r3, r0
   57fe8:	cmp	r3, r2
   57fec:	movlt	r3, r2
   57ff0:	str	ip, [r5]
   57ff4:	smull	r2, r3, r3, r0
   57ff8:	cmp	r2, #536870913	; 0x20000001
   57ffc:	sbcs	ip, r3, #0
   58000:	ldr	r3, [r1, #192]	; 0xc0
   58004:	movge	r2, #536870912	; 0x20000000
   58008:	str	r2, [r5, #4]
   5800c:	cmp	r3, #0
   58010:	bne	58030 <fputs@plt+0x46ee8>
   58014:	asr	r1, r0, #31
   58018:	str	r0, [r5, #52]	; 0x34
   5801c:	bl	1d128 <fputs@plt+0xbfe0>
   58020:	cmp	r0, #0
   58024:	str	r0, [r5, #40]	; 0x28
   58028:	moveq	fp, #7
   5802c:	beq	58034 <fputs@plt+0x46eec>
   58030:	mov	fp, #0
   58034:	ldrh	r3, [r5, #142]	; 0x8e
   58038:	ldrh	r2, [r5, #144]	; 0x90
   5803c:	add	r3, r3, r2
   58040:	cmp	r3, #12
   58044:	bgt	56484 <fputs@plt+0x4533c>
   58048:	ldr	r3, [r5, #156]	; 0x9c
   5804c:	cmp	r3, #0
   58050:	beq	58060 <fputs@plt+0x46f18>
   58054:	ldr	r2, [sl, #8]
   58058:	cmp	r3, r2
   5805c:	bne	56484 <fputs@plt+0x4533c>
   58060:	mov	r3, #3
   58064:	strb	r3, [r5, #60]	; 0x3c
   58068:	b	56484 <fputs@plt+0x4533c>
   5806c:	ldr	r2, [r4, #4]
   58070:	ldr	r3, [r9, #56]	; 0x38
   58074:	ldr	r1, [r3, r2, lsl #2]
   58078:	ldrd	r2, [r1, #32]
   5807c:	adds	ip, r2, #1
   58080:	adc	r0, r3, #0
   58084:	str	ip, [r1, #32]
   58088:	str	r0, [r1, #36]	; 0x24
   5808c:	orrs	r3, r2, r3
   58090:	bne	551fc <fputs@plt+0x440b4>
   58094:	b	551e8 <fputs@plt+0x440a0>
   58098:	mov	r3, #3
   5809c:	mov	r0, r9
   580a0:	str	r3, [sp]
   580a4:	mvn	r3, #0
   580a8:	ldr	r1, [r4, #4]
   580ac:	ldr	r2, [r4, #12]
   580b0:	bl	45c70 <fputs@plt+0x34b28>
   580b4:	cmp	r0, #0
   580b8:	beq	55784 <fputs@plt+0x4463c>
   580bc:	mov	r3, #1
   580c0:	strb	r3, [r0, #2]
   580c4:	ldr	r2, [r4, #8]
   580c8:	strb	r3, [r0, #4]
   580cc:	str	r2, [r0, #16]
   580d0:	b	551fc <fputs@plt+0x440b4>
   580d4:	ldr	r2, [r4, #4]
   580d8:	mov	r0, r9
   580dc:	ldr	r3, [r9, #56]	; 0x38
   580e0:	ldr	r1, [r3, r2, lsl #2]
   580e4:	bl	45ae4 <fputs@plt+0x3499c>
   580e8:	ldr	r2, [r4, #4]
   580ec:	mov	r1, #0
   580f0:	ldr	r3, [r9, #56]	; 0x38
   580f4:	str	r1, [r3, r2, lsl #2]
   580f8:	b	551fc <fputs@plt+0x440b4>
   580fc:	ldr	r2, [r4, #4]
   58100:	mov	r1, #0
   58104:	mov	r8, r7
   58108:	ldr	r3, [r9, #56]	; 0x38
   5810c:	ldr	r0, [sp, #24]
   58110:	ldr	r5, [r3, r2, lsl #2]
   58114:	mov	r3, #40	; 0x28
   58118:	strb	r1, [r5, #2]
   5811c:	ldr	r2, [r4, #12]
   58120:	mla	r6, r3, r2, r0
   58124:	ldrb	r2, [r5, #4]
   58128:	ldrh	r3, [r6, #8]
   5812c:	cmp	r2, r1
   58130:	beq	581c8 <fputs@plt+0x47080>
   58134:	and	r3, r3, #14
   58138:	cmp	r3, #2
   5813c:	bne	58148 <fputs@plt+0x47000>
   58140:	mov	r0, r6
   58144:	bl	15278 <fputs@plt+0x4130>
   58148:	mov	r0, r6
   5814c:	bl	1922c <fputs@plt+0x80e4>
   58150:	ldrh	r3, [r6, #8]
   58154:	strd	r0, [sp, #32]
   58158:	tst	r3, #4
   5815c:	bne	58188 <fputs@plt+0x47040>
   58160:	tst	r3, #8
   58164:	beq	551e8 <fputs@plt+0x440a0>
   58168:	bl	6fa68 <fputs@plt+0x5e920>
   5816c:	vmov	d7, r0, r1
   58170:	vldr	d8, [r6]
   58174:	vcmpe.f64	d8, d7
   58178:	vmrs	APSR_nzcv, fpscr
   5817c:	bpl	581b8 <fputs@plt+0x47070>
   58180:	tst	r7, #1
   58184:	subeq	r8, r7, #1
   58188:	add	r3, sp, #224	; 0xe0
   5818c:	mov	r1, #0
   58190:	stm	sp, {r1, r3}
   58194:	ldr	r0, [r5, #16]
   58198:	ldrd	r2, [sp, #32]
   5819c:	bl	42278 <fputs@plt+0x31130>
   581a0:	ldrd	r2, [sp, #32]
   581a4:	subs	r7, r0, #0
   581a8:	strd	r2, [r5, #40]	; 0x28
   581ac:	beq	58254 <fputs@plt+0x4710c>
   581b0:	mov	fp, r7
   581b4:	b	560d4 <fputs@plt+0x44f8c>
   581b8:	ble	58188 <fputs@plt+0x47040>
   581bc:	tst	r7, #1
   581c0:	addne	r8, r7, #1
   581c4:	b	58188 <fputs@plt+0x47040>
   581c8:	ldr	r2, [r5, #16]
   581cc:	tst	r7, #1
   581d0:	ldr	r1, [r5, #24]
   581d4:	ldrb	r2, [r2, #67]	; 0x43
   581d8:	and	fp, r2, #2
   581dc:	ldr	r2, [r4, #16]
   581e0:	str	r1, [sp, #296]	; 0x128
   581e4:	add	r1, sp, #304	; 0x130
   581e8:	str	r6, [sp, #300]	; 0x12c
   581ec:	strh	r2, [r1]
   581f0:	mvneq	r2, #0
   581f4:	movne	r2, #1
   581f8:	tst	r3, #16384	; 0x4000
   581fc:	strb	r2, [sp, #306]	; 0x132
   58200:	beq	5820c <fputs@plt+0x470c4>
   58204:	mov	r0, r6
   58208:	bl	25b20 <fputs@plt+0x149d8>
   5820c:	mov	r3, #0
   58210:	add	r2, sp, #224	; 0xe0
   58214:	add	r1, sp, #296	; 0x128
   58218:	str	r3, [sp]
   5821c:	str	r2, [sp, #4]
   58220:	mov	r2, #0
   58224:	strb	r3, [sp, #310]	; 0x136
   58228:	mov	r3, #0
   5822c:	ldr	r0, [r5, #16]
   58230:	bl	42278 <fputs@plt+0x31130>
   58234:	subs	r7, r0, #0
   58238:	bne	581b0 <fputs@plt+0x47068>
   5823c:	cmp	fp, #0
   58240:	beq	58254 <fputs@plt+0x4710c>
   58244:	ldrb	r3, [sp, #310]	; 0x136
   58248:	mov	r7, #1
   5824c:	cmp	r3, #0
   58250:	beq	582ec <fputs@plt+0x471a4>
   58254:	mov	r3, #0
   58258:	cmp	r8, #64	; 0x40
   5825c:	strb	r3, [r5, #3]
   58260:	str	r3, [r5, #56]	; 0x38
   58264:	ldr	r3, [sp, #224]	; 0xe0
   58268:	ble	582b0 <fputs@plt+0x47168>
   5826c:	cmp	r3, #0
   58270:	blt	5828c <fputs@plt+0x47144>
   58274:	cmp	r8, #66	; 0x42
   58278:	cmpeq	r3, #0
   5827c:	movne	r8, #0
   58280:	moveq	r8, #1
   58284:	strne	r8, [sp, #224]	; 0xe0
   58288:	bne	582ec <fputs@plt+0x471a4>
   5828c:	mov	r3, #0
   58290:	add	r1, sp, #224	; 0xe0
   58294:	str	r3, [sp, #224]	; 0xe0
   58298:	ldr	r0, [r5, #16]
   5829c:	bl	42b1c <fputs@plt+0x319d4>
   582a0:	cmp	r0, #0
   582a4:	beq	582ec <fputs@plt+0x471a4>
   582a8:	mov	r7, r0
   582ac:	b	581b0 <fputs@plt+0x47068>
   582b0:	cmp	r3, #0
   582b4:	ldr	r0, [r5, #16]
   582b8:	bgt	582c8 <fputs@plt+0x47180>
   582bc:	cmp	r8, #63	; 0x3f
   582c0:	cmpeq	r3, #0
   582c4:	bne	582dc <fputs@plt+0x47194>
   582c8:	mov	r3, #0
   582cc:	add	r1, sp, #224	; 0xe0
   582d0:	str	r3, [sp, #224]	; 0xe0
   582d4:	bl	42970 <fputs@plt+0x31828>
   582d8:	b	582a0 <fputs@plt+0x47158>
   582dc:	ldrb	r3, [r0, #66]	; 0x42
   582e0:	subs	r3, r3, #1
   582e4:	movne	r3, #1
   582e8:	str	r3, [sp, #224]	; 0xe0
   582ec:	ldr	fp, [sp, #224]	; 0xe0
   582f0:	cmp	fp, #0
   582f4:	bne	589f8 <fputs@plt+0x478b0>
   582f8:	cmp	r7, #0
   582fc:	addne	r4, r4, #20
   58300:	b	551fc <fputs@plt+0x440b4>
   58304:	ldr	r2, [r4, #4]
   58308:	mov	r8, #40	; 0x28
   5830c:	ldr	r3, [r9, #56]	; 0x38
   58310:	ldr	r5, [r4, #12]
   58314:	ldr	r6, [r3, r2, lsl #2]
   58318:	ldr	r3, [sp, #24]
   5831c:	ldr	r0, [r6, #24]
   58320:	mla	r5, r8, r5, r3
   58324:	mov	r3, #0
   58328:	str	r3, [sp, #192]	; 0xc0
   5832c:	ldr	r2, [r4, #16]
   58330:	cmp	r2, r3
   58334:	ble	58430 <fputs@plt+0x472e8>
   58338:	add	r7, sp, #224	; 0xe0
   5833c:	strh	r2, [r7, #8]
   58340:	str	r5, [sp, #228]	; 0xe4
   58344:	mov	r5, r3
   58348:	str	r0, [sp, #224]	; 0xe0
   5834c:	ldrh	r3, [r7, #8]
   58350:	cmp	r3, r5
   58354:	bgt	58410 <fputs@plt+0x472c8>
   58358:	mov	r5, #0
   5835c:	strb	r5, [r7, #10]
   58360:	ldrb	r3, [r4]
   58364:	cmp	r3, #67	; 0x43
   58368:	ldrheq	r2, [r7, #8]
   5836c:	moveq	r1, #40	; 0x28
   58370:	beq	5848c <fputs@plt+0x47344>
   58374:	add	r3, sp, #188	; 0xbc
   58378:	mov	r2, #0
   5837c:	mov	r1, r7
   58380:	str	r3, [sp, #4]
   58384:	mov	r3, #0
   58388:	str	r3, [sp]
   5838c:	mov	r3, #0
   58390:	ldr	r0, [r6, #16]
   58394:	bl	42278 <fputs@plt+0x31130>
   58398:	mov	fp, r0
   5839c:	mov	r0, sl
   583a0:	ldr	r1, [sp, #192]	; 0xc0
   583a4:	bl	1c334 <fputs@plt+0xb1ec>
   583a8:	cmp	fp, #0
   583ac:	bne	560d4 <fputs@plt+0x44f8c>
   583b0:	ldr	r3, [sp, #188]	; 0xbc
   583b4:	strb	fp, [r6, #3]
   583b8:	adds	r2, r3, #0
   583bc:	str	r3, [r6, #28]
   583c0:	movne	r2, #1
   583c4:	str	fp, [r6, #56]	; 0x38
   583c8:	strb	r2, [r6, #2]
   583cc:	ldrb	r2, [r4]
   583d0:	cmp	r2, #69	; 0x45
   583d4:	bne	584a4 <fputs@plt+0x4735c>
   583d8:	cmp	r3, #0
   583dc:	bne	551fc <fputs@plt+0x440b4>
   583e0:	b	551e8 <fputs@plt+0x440a0>
   583e4:			; <UNDEFINED> instruction: 0x00072ab0
   583e8:	andeq	r7, r7, r9, ror #23
   583ec:	andeq	r7, r7, ip, lsl ip
   583f0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   583f4:	andeq	r7, r7, r2, asr ip
   583f8:			; <UNDEFINED> instruction: 0x00077aba
   583fc:	andeq	r7, r7, r5, lsl fp
   58400:	andeq	r7, r7, sl, ror #21
   58404:	andeq	r7, r7, r9, lsl #25
   58408:	andeq	fp, r8, r0, lsr r1
   5840c:	andeq	r3, r1, r7, asr #5
   58410:	ldr	r0, [sp, #228]	; 0xe4
   58414:	mla	r0, r8, r5, r0
   58418:	ldrh	r3, [r0, #8]
   5841c:	tst	r3, #16384	; 0x4000
   58420:	beq	58428 <fputs@plt+0x472e0>
   58424:	bl	25b20 <fputs@plt+0x149d8>
   58428:	add	r5, r5, #1
   5842c:	b	5834c <fputs@plt+0x47204>
   58430:	add	r3, sp, #192	; 0xc0
   58434:	mov	r2, #183	; 0xb7
   58438:	add	r1, sp, #296	; 0x128
   5843c:	bl	1ea18 <fputs@plt+0xd8d0>
   58440:	subs	r7, r0, #0
   58444:	beq	55784 <fputs@plt+0x4463c>
   58448:	ldrh	r3, [r5, #8]
   5844c:	tst	r3, #16384	; 0x4000
   58450:	beq	5845c <fputs@plt+0x47314>
   58454:	mov	r0, r5
   58458:	bl	25b20 <fputs@plt+0x149d8>
   5845c:	mov	r3, r7
   58460:	ldr	r1, [r5, #12]
   58464:	ldr	r2, [r5, #16]
   58468:	ldr	r0, [r6, #24]
   5846c:	bl	187ec <fputs@plt+0x76a4>
   58470:	b	58358 <fputs@plt+0x47210>
   58474:	ldr	r3, [r7, #4]
   58478:	mla	r3, r1, r5, r3
   5847c:	ldrh	r3, [r3, #8]
   58480:	tst	r3, #1
   58484:	bne	5849c <fputs@plt+0x47354>
   58488:	add	r5, r5, #1
   5848c:	cmp	r2, r5
   58490:	bgt	58474 <fputs@plt+0x4732c>
   58494:	mov	r5, #0
   58498:	b	58374 <fputs@plt+0x4722c>
   5849c:	mov	r5, #1
   584a0:	b	58374 <fputs@plt+0x4722c>
   584a4:	orrs	r3, r3, r5
   584a8:	b	56534 <fputs@plt+0x453ec>
   584ac:	mov	r3, #40	; 0x28
   584b0:	ldr	r1, [r4, #4]
   584b4:	mov	r8, #0
   584b8:	ldr	r2, [r4, #12]
   584bc:	mul	r3, r3, r2
   584c0:	ldr	r2, [r9, #56]	; 0x38
   584c4:	ldr	r5, [r2, r1, lsl #2]
   584c8:	mov	r1, r8
   584cc:	ldr	r2, [sp, #24]
   584d0:	ldr	r0, [r5, #16]
   584d4:	str	r8, [sp, #296]	; 0x128
   584d8:	ldrd	r6, [r2, r3]
   584dc:	add	r3, sp, #296	; 0x128
   584e0:	str	r8, [sp]
   584e4:	str	r3, [sp, #4]
   584e8:	mov	r2, r6
   584ec:	mov	r3, r7
   584f0:	bl	42278 <fputs@plt+0x31130>
   584f4:	strh	r8, [r5, #2]
   584f8:	mov	fp, r0
   584fc:	strd	r6, [r5, #40]	; 0x28
   58500:	str	r8, [r5, #56]	; 0x38
   58504:	ldr	r3, [sp, #296]	; 0x128
   58508:	cmp	r3, r8
   5850c:	str	r3, [r5, #28]
   58510:	beq	56484 <fputs@plt+0x4533c>
   58514:	ldr	r3, [r4, #8]
   58518:	cmp	r3, r8
   5851c:	bne	551e8 <fputs@plt+0x440a0>
   58520:	ldr	r0, [pc, #-284]	; 5840c <fputs@plt+0x472c4>
   58524:	bl	2e084 <fputs@plt+0x1cf3c>
   58528:	mov	fp, r0
   5852c:	b	56484 <fputs@plt+0x4533c>
   58530:	ldr	r1, [r4, #8]
   58534:	ldr	r0, [r9, #8]
   58538:	bl	1cbdc <fputs@plt+0xba94>
   5853c:	ldr	r2, [r4, #4]
   58540:	ldr	r3, [r9, #56]	; 0x38
   58544:	ldr	r2, [r3, r2, lsl #2]
   58548:	ldr	r3, [r2, #32]
   5854c:	ldr	r1, [r2, #36]	; 0x24
   58550:	adds	lr, r3, #1
   58554:	adc	ip, r1, #0
   58558:	str	lr, [r2, #32]
   5855c:	str	ip, [r2, #36]	; 0x24
   58560:	str	r3, [r0]
   58564:	str	r1, [r0, #4]
   58568:	b	551fc <fputs@plt+0x440b4>
   5856c:	mov	r2, #0
   58570:	mov	r3, #0
   58574:	ldr	r0, [r9, #8]
   58578:	add	r1, sp, #296	; 0x128
   5857c:	strd	r2, [r1]
   58580:	mov	r3, #0
   58584:	str	r3, [sp, #224]	; 0xe0
   58588:	ldr	r1, [r4, #8]
   5858c:	bl	1cbdc <fputs@plt+0xba94>
   58590:	ldr	r2, [r4, #4]
   58594:	mov	r7, r0
   58598:	ldr	r3, [r9, #56]	; 0x38
   5859c:	ldr	r5, [r3, r2, lsl #2]
   585a0:	ldrb	r3, [r5, #5]
   585a4:	tst	r3, #2
   585a8:	bne	585e0 <fputs@plt+0x47498>
   585ac:	add	r1, sp, #224	; 0xe0
   585b0:	ldr	r0, [r5, #16]
   585b4:	bl	3dc0c <fputs@plt+0x2cac4>
   585b8:	cmp	r0, #0
   585bc:	bne	56c1c <fputs@plt+0x45ad4>
   585c0:	ldr	fp, [sp, #224]	; 0xe0
   585c4:	cmp	fp, #0
   585c8:	beq	58640 <fputs@plt+0x474f8>
   585cc:	mov	r2, #1
   585d0:	mov	r3, #0
   585d4:	add	r1, sp, #296	; 0x128
   585d8:	mov	fp, r0
   585dc:	strd	r2, [r1]
   585e0:	ldr	r2, [r4, #12]
   585e4:	cmp	r2, #0
   585e8:	beq	586f8 <fputs@plt+0x475b0>
   585ec:	ldr	r3, [r9, #176]	; 0xb0
   585f0:	mov	r6, #40	; 0x28
   585f4:	mul	r6, r6, r2
   585f8:	cmp	r3, #0
   585fc:	ldreq	r3, [sp, #24]
   58600:	beq	58614 <fputs@plt+0x474cc>
   58604:	ldr	r2, [r3, #4]
   58608:	cmp	r2, #0
   5860c:	bne	58698 <fputs@plt+0x47550>
   58610:	ldr	r3, [r3, #16]
   58614:	add	r6, r3, r6
   58618:	mov	r0, r6
   5861c:	bl	192d0 <fputs@plt+0x8188>
   58620:	ldrd	r0, [r6]
   58624:	mvn	r3, #-2147483648	; 0x80000000
   58628:	mvn	r2, #0
   5862c:	cmp	r1, r3
   58630:	cmpeq	r0, r2
   58634:	bne	586a0 <fputs@plt+0x47558>
   58638:	mov	fp, #13
   5863c:	b	560d4 <fputs@plt+0x44f8c>
   58640:	ldr	r6, [r5, #16]
   58644:	mov	r0, r6
   58648:	bl	17b58 <fputs@plt+0x6a10>
   5864c:	ldrd	r2, [r6, #16]
   58650:	add	r1, sp, #296	; 0x128
   58654:	mvn	r0, #0
   58658:	strd	r2, [r1]
   5865c:	mvn	r1, #-2147483648	; 0x80000000
   58660:	cmp	r3, r1
   58664:	strd	r2, [sp, #32]
   58668:	cmpeq	r2, r0
   5866c:	ldrbeq	r3, [r5, #5]
   58670:	orreq	r3, r3, #2
   58674:	strbeq	r3, [r5, #5]
   58678:	beq	585e0 <fputs@plt+0x47498>
   5867c:	ldr	r3, [sp, #32]
   58680:	adds	r2, r3, #1
   58684:	ldr	r3, [sp, #36]	; 0x24
   58688:	str	r2, [sp, #296]	; 0x128
   5868c:	adc	r3, r3, #0
   58690:	str	r3, [sp, #300]	; 0x12c
   58694:	b	585e0 <fputs@plt+0x47498>
   58698:	mov	r3, r2
   5869c:	b	58604 <fputs@plt+0x474bc>
   586a0:	ldrb	r3, [r5, #5]
   586a4:	tst	r3, #2
   586a8:	bne	58638 <fputs@plt+0x474f0>
   586ac:	add	r3, sp, #296	; 0x128
   586b0:	ldrd	r2, [r3]
   586b4:	cmp	r0, r2
   586b8:	sbcs	r3, r1, r3
   586bc:	blt	586d0 <fputs@plt+0x47588>
   586c0:	adds	r2, r0, #1
   586c4:	adc	r3, r1, #0
   586c8:	str	r2, [sp, #296]	; 0x128
   586cc:	str	r3, [sp, #300]	; 0x12c
   586d0:	add	r3, sp, #296	; 0x128
   586d4:	ldrd	r2, [r3]
   586d8:	strd	r2, [r6]
   586dc:	mov	r3, #0
   586e0:	strb	r3, [r5, #3]
   586e4:	str	r3, [r5, #56]	; 0x38
   586e8:	add	r3, sp, #296	; 0x128
   586ec:	ldrd	r2, [r3]
   586f0:	strd	r2, [r7]
   586f4:	b	551fc <fputs@plt+0x440b4>
   586f8:	ldrb	r3, [r5, #5]
   586fc:	tst	r3, #2
   58700:	beq	586dc <fputs@plt+0x47594>
   58704:	mov	r6, #100	; 0x64
   58708:	add	r8, sp, #224	; 0xe0
   5870c:	add	r1, sp, #296	; 0x128
   58710:	mov	r0, #8
   58714:	bl	3a31c <fputs@plt+0x291d4>
   58718:	ldr	r2, [sp, #296]	; 0x128
   5871c:	mov	r1, #0
   58720:	ldr	r3, [sp, #300]	; 0x12c
   58724:	stm	sp, {r1, r8}
   58728:	ldr	r0, [r5, #16]
   5872c:	adds	r2, r2, #1
   58730:	bic	r3, r3, #-1073741824	; 0xc0000000
   58734:	str	r2, [sp, #296]	; 0x128
   58738:	adc	r3, r3, #0
   5873c:	str	r3, [sp, #300]	; 0x12c
   58740:	bl	42278 <fputs@plt+0x31130>
   58744:	subs	fp, r0, #0
   58748:	bne	560d4 <fputs@plt+0x44f8c>
   5874c:	ldr	r3, [sp, #224]	; 0xe0
   58750:	cmp	r3, #0
   58754:	bne	586dc <fputs@plt+0x47594>
   58758:	subs	r6, r6, #1
   5875c:	bne	5870c <fputs@plt+0x475c4>
   58760:	b	58638 <fputs@plt+0x474f0>
   58764:	ldr	r3, [sp, #24]
   58768:	mov	r6, #40	; 0x28
   5876c:	cmp	r7, #75	; 0x4b
   58770:	ldr	r1, [r4, #8]
   58774:	ldr	r2, [r4, #4]
   58778:	mla	r1, r6, r1, r3
   5877c:	ldr	r3, [r9, #56]	; 0x38
   58780:	ldr	r5, [r3, r2, lsl #2]
   58784:	ldr	r3, [r4, #12]
   58788:	ldrb	r2, [r4, #3]
   5878c:	muleq	r6, r6, r3
   58790:	ldreq	r3, [sp, #24]
   58794:	movne	r6, r3
   58798:	asrne	r7, r6, #31
   5879c:	ldrdeq	r6, [r6, r3]
   587a0:	tst	r2, #1
   587a4:	ldrne	r3, [r9, #92]	; 0x5c
   587a8:	addne	r3, r3, #1
   587ac:	strne	r3, [r9, #92]	; 0x5c
   587b0:	tst	r2, #2
   587b4:	ldrh	r3, [r1, #8]
   587b8:	strdne	r6, [sl, #32]
   587bc:	strne	r6, [sp, #68]	; 0x44
   587c0:	strne	r7, [sp, #88]	; 0x58
   587c4:	tst	r3, #1
   587c8:	movne	r0, #0
   587cc:	strne	r0, [r1, #12]
   587d0:	strne	r0, [r1, #16]
   587d4:	ands	r0, r2, #16
   587d8:	ubfx	r2, r2, #3, #1
   587dc:	ldrne	r0, [r5, #28]
   587e0:	ands	r3, r3, #16384	; 0x4000
   587e4:	ldrne	r3, [r1]
   587e8:	str	r3, [sp, #8]
   587ec:	str	r2, [sp, #12]
   587f0:	mov	r2, r6
   587f4:	str	r0, [sp, #16]
   587f8:	ldr	r3, [r1, #12]
   587fc:	str	r3, [sp, #4]
   58800:	ldr	r3, [r1, #16]
   58804:	mov	r1, #0
   58808:	str	r3, [sp]
   5880c:	mov	r3, r7
   58810:	ldr	r0, [r5, #16]
   58814:	bl	42ee8 <fputs@plt+0x31da0>
   58818:	mov	r3, #0
   5881c:	subs	fp, r0, #0
   58820:	strb	r3, [r5, #3]
   58824:	str	r3, [r5, #56]	; 0x38
   58828:	bne	560d4 <fputs@plt+0x44f8c>
   5882c:	ldr	r8, [sl, #216]	; 0xd8
   58830:	cmp	r8, r3
   58834:	beq	551fc <fputs@plt+0x440b4>
   58838:	ldr	r3, [r4, #16]
   5883c:	cmp	r3, #0
   58840:	beq	551fc <fputs@plt+0x440b4>
   58844:	ldrsb	r1, [r5, #1]
   58848:	ldr	r2, [sl, #16]
   5884c:	ldr	r2, [r2, r1, lsl #4]
   58850:	ldrb	r1, [r4, #3]
   58854:	strd	r6, [sp]
   58858:	ldr	r0, [sl, #212]	; 0xd4
   5885c:	tst	r1, #4
   58860:	movne	r1, #23
   58864:	moveq	r1, #18
   58868:	blx	r8
   5886c:	b	551fc <fputs@plt+0x440b4>
   58870:	ldr	r5, [sl, #216]	; 0xd8
   58874:	ldr	r2, [r4, #4]
   58878:	ldr	r3, [r9, #56]	; 0x38
   5887c:	cmp	r5, #0
   58880:	ldr	r6, [r3, r2, lsl #2]
   58884:	beq	588a0 <fputs@plt+0x47758>
   58888:	ldr	r5, [r4, #16]
   5888c:	cmp	r5, #0
   58890:	beq	588a0 <fputs@plt+0x47758>
   58894:	ldrb	r5, [r6, #4]
   58898:	adds	r5, r5, #0
   5889c:	movne	r5, #1
   588a0:	ldrb	r3, [r4, #3]
   588a4:	cmp	r3, #0
   588a8:	movne	r3, r5
   588ac:	moveq	r3, #0
   588b0:	cmp	r3, #0
   588b4:	beq	588cc <fputs@plt+0x47784>
   588b8:	ldr	r7, [r6, #16]
   588bc:	mov	r0, r7
   588c0:	bl	17b58 <fputs@plt+0x6a10>
   588c4:	ldrd	r2, [r7, #16]
   588c8:	strd	r2, [r6, #40]	; 0x28
   588cc:	ldrb	r1, [r4, #3]
   588d0:	ldr	r0, [r6, #16]
   588d4:	bl	439bc <fputs@plt+0x32874>
   588d8:	mov	r3, #0
   588dc:	subs	fp, r0, #0
   588e0:	str	r3, [r6, #56]	; 0x38
   588e4:	bne	560d4 <fputs@plt+0x44f8c>
   588e8:	cmp	r5, r3
   588ec:	beq	58918 <fputs@plt+0x477d0>
   588f0:	ldrsb	r0, [r6, #1]
   588f4:	ldr	r1, [sl, #16]
   588f8:	ldrd	r2, [r6, #40]	; 0x28
   588fc:	strd	r2, [sp]
   58900:	ldr	r2, [r1, r0, lsl #4]
   58904:	mov	r1, #9
   58908:	ldr	r3, [r4, #16]
   5890c:	ldr	r0, [sl, #212]	; 0xd4
   58910:	ldr	r5, [sl, #216]	; 0xd8
   58914:	blx	r5
   58918:	ldr	r0, [r4, #8]
   5891c:	ands	fp, r0, #1
   58920:	beq	551fc <fputs@plt+0x440b4>
   58924:	ldr	r3, [r9, #92]	; 0x5c
   58928:	mov	fp, #0
   5892c:	add	r3, r3, #1
   58930:	str	r3, [r9, #92]	; 0x5c
   58934:	b	551fc <fputs@plt+0x440b4>
   58938:	ldr	r3, [sl, #88]	; 0x58
   5893c:	ldr	r2, [r9, #92]	; 0x5c
   58940:	add	r3, r3, r2
   58944:	strd	r2, [sl, #84]	; 0x54
   58948:	mov	r3, #0
   5894c:	str	r3, [r9, #92]	; 0x5c
   58950:	b	551fc <fputs@plt+0x440b4>
   58954:	ldr	r2, [r4, #4]
   58958:	ldr	r3, [r9, #56]	; 0x38
   5895c:	ldr	r6, [r4, #12]
   58960:	ldr	r8, [r4, #16]
   58964:	ldr	r3, [r3, r2, lsl #2]
   58968:	ldr	r7, [r3, #16]
   5896c:	ldr	fp, [r3, #24]
   58970:	ldr	r5, [r7, #32]
   58974:	cmp	r5, #0
   58978:	bne	589ac <fputs@plt+0x47864>
   5897c:	mov	r2, r5
   58980:	mov	r1, r5
   58984:	add	r3, sp, #296	; 0x128
   58988:	mov	r0, fp
   5898c:	bl	1ea18 <fputs@plt+0xd8d0>
   58990:	cmp	r0, #0
   58994:	mov	r5, r0
   58998:	str	r0, [r7, #32]
   5899c:	bne	589a8 <fputs@plt+0x47860>
   589a0:	mov	fp, #7
   589a4:	b	560d4 <fputs@plt+0x44f8c>
   589a8:	strh	r8, [r0, #8]
   589ac:	add	r1, sp, #296	; 0x128
   589b0:	mov	r0, r7
   589b4:	bl	19530 <fputs@plt+0x83e8>
   589b8:	mov	r2, r0
   589bc:	mov	r3, r5
   589c0:	ldr	r1, [sp, #296]	; 0x128
   589c4:	mov	r0, fp
   589c8:	bl	187ec <fputs@plt+0x76a4>
   589cc:	mov	r3, #0
   589d0:	mov	r1, #40	; 0x28
   589d4:	cmp	r8, r3
   589d8:	bgt	58a00 <fputs@plt+0x478b8>
   589dc:	ldr	r3, [sp, #24]
   589e0:	mov	r2, r5
   589e4:	mla	r6, r1, r6, r3
   589e8:	ldrd	r0, [r6, #12]
   589ec:	bl	2f344 <fputs@plt+0x1e1fc>
   589f0:	subs	fp, r0, #0
   589f4:	beq	551fc <fputs@plt+0x440b4>
   589f8:	mov	fp, #0
   589fc:	b	551e8 <fputs@plt+0x440a0>
   58a00:	ldr	r2, [r5, #4]
   58a04:	mla	r2, r1, r3, r2
   58a08:	ldrh	r2, [r2, #8]
   58a0c:	tst	r2, #1
   58a10:	bne	589f8 <fputs@plt+0x478b0>
   58a14:	add	r3, r3, #1
   58a18:	b	589d4 <fputs@plt+0x4788c>
   58a1c:	ldr	r5, [r4, #8]
   58a20:	mov	r3, #40	; 0x28
   58a24:	add	r1, sp, #296	; 0x128
   58a28:	ldr	r2, [sp, #24]
   58a2c:	mla	r5, r3, r5, r2
   58a30:	ldr	r2, [r4, #4]
   58a34:	ldr	r3, [r9, #56]	; 0x38
   58a38:	ldr	r3, [r3, r2, lsl #2]
   58a3c:	ldr	r0, [r3, #16]
   58a40:	bl	19530 <fputs@plt+0x83e8>
   58a44:	mov	r6, r0
   58a48:	mov	r0, r5
   58a4c:	ldr	r1, [sp, #296]	; 0x128
   58a50:	bl	258b4 <fputs@plt+0x1476c>
   58a54:	subs	fp, r0, #0
   58a58:	bne	589a0 <fputs@plt+0x47858>
   58a5c:	ldrh	r3, [r5, #8]
   58a60:	mov	r1, r6
   58a64:	ldr	r2, [sp, #296]	; 0x128
   58a68:	ldr	r0, [r5, #16]
   58a6c:	and	r3, r3, #15872	; 0x3e00
   58a70:	orr	r3, r3, #16
   58a74:	strh	r3, [r5, #8]
   58a78:	str	r2, [r5, #12]
   58a7c:	bl	10fbc <memcpy@plt>
   58a80:	ldr	r2, [r4, #12]
   58a84:	ldr	r3, [r9, #56]	; 0x38
   58a88:	ldr	r3, [r3, r2, lsl #2]
   58a8c:	str	fp, [r3, #56]	; 0x38
   58a90:	b	551fc <fputs@plt+0x440b4>
   58a94:	ldr	r5, [r4, #8]
   58a98:	mov	r3, #40	; 0x28
   58a9c:	ldr	r2, [sp, #24]
   58aa0:	mla	r5, r3, r5, r2
   58aa4:	ldr	r2, [r4, #4]
   58aa8:	ldr	r3, [r9, #56]	; 0x38
   58aac:	ldr	r7, [r3, r2, lsl #2]
   58ab0:	ldrb	r3, [r7, #4]
   58ab4:	ldr	r6, [r7, #16]
   58ab8:	cmp	r3, #0
   58abc:	mov	r0, r6
   58ac0:	bne	58b4c <fputs@plt+0x47a04>
   58ac4:	bl	17b58 <fputs@plt+0x6a10>
   58ac8:	ldr	r0, [sl, #92]	; 0x5c
   58acc:	ldrd	r2, [r6, #16]
   58ad0:	asr	r1, r0, #31
   58ad4:	cmp	r0, r2
   58ad8:	sbcs	r1, r1, r3
   58adc:	blt	55a10 <fputs@plt+0x448c8>
   58ae0:	mov	r8, r2
   58ae4:	cmp	r8, #32
   58ae8:	mov	r0, r5
   58aec:	movcs	r1, r8
   58af0:	movcc	r1, #32
   58af4:	bl	258b4 <fputs@plt+0x1476c>
   58af8:	cmp	r0, #0
   58afc:	bne	55784 <fputs@plt+0x4463c>
   58b00:	ldrh	r3, [r5, #8]
   58b04:	str	r8, [r5, #12]
   58b08:	and	r3, r3, #15872	; 0x3e00
   58b0c:	orr	r3, r3, #16
   58b10:	strh	r3, [r5, #8]
   58b14:	ldrb	r1, [r7, #4]
   58b18:	ldr	r3, [r5, #16]
   58b1c:	cmp	r1, #0
   58b20:	bne	58b64 <fputs@plt+0x47a1c>
   58b24:	mov	r2, r8
   58b28:	mov	r0, r6
   58b2c:	str	r1, [sp]
   58b30:	bl	41f6c <fputs@plt+0x30e24>
   58b34:	cmp	r0, #0
   58b38:	mov	fp, r0
   58b3c:	bne	560d4 <fputs@plt+0x44f8c>
   58b40:	mov	r3, #1
   58b44:	strb	r3, [r5, #10]
   58b48:	b	551fc <fputs@plt+0x440b4>
   58b4c:	bl	17b58 <fputs@plt+0x6a10>
   58b50:	ldr	r8, [r6, #28]
   58b54:	ldr	r3, [sl, #92]	; 0x5c
   58b58:	cmp	r3, r8
   58b5c:	bcs	58ae4 <fputs@plt+0x4799c>
   58b60:	b	55a10 <fputs@plt+0x448c8>
   58b64:	mov	r1, r0
   58b68:	mov	r2, r8
   58b6c:	mov	r0, r6
   58b70:	bl	42c40 <fputs@plt+0x31af8>
   58b74:	b	58b34 <fputs@plt+0x479ec>
   58b78:	ldr	r1, [r4, #8]
   58b7c:	ldr	r0, [r9, #8]
   58b80:	bl	1cbdc <fputs@plt+0xba94>
   58b84:	ldr	r2, [r4, #4]
   58b88:	mov	r5, r0
   58b8c:	ldr	r3, [r9, #56]	; 0x38
   58b90:	ldr	r6, [r3, r2, lsl #2]
   58b94:	ldrb	r3, [r6, #2]
   58b98:	cmp	r3, #0
   58b9c:	movne	r3, #1
   58ba0:	strhne	r3, [r0, #8]
   58ba4:	bne	551fc <fputs@plt+0x440b4>
   58ba8:	ldrb	r3, [r6, #3]
   58bac:	cmp	r3, #0
   58bb0:	ldrdne	r2, [r6, #40]	; 0x28
   58bb4:	addne	r1, sp, #296	; 0x128
   58bb8:	strdne	r2, [r1]
   58bbc:	bne	58bfc <fputs@plt+0x47ab4>
   58bc0:	ldrb	r3, [r6]
   58bc4:	cmp	r3, #2
   58bc8:	bne	58c0c <fputs@plt+0x47ac4>
   58bcc:	ldr	r0, [r6, #16]
   58bd0:	add	r1, sp, #296	; 0x128
   58bd4:	ldr	r6, [r0]
   58bd8:	ldr	r3, [r6], #8
   58bdc:	ldr	r3, [r3, #48]	; 0x30
   58be0:	blx	r3
   58be4:	mov	fp, r0
   58be8:	mov	r1, r6
   58bec:	mov	r0, r9
   58bf0:	bl	1e78c <fputs@plt+0xd644>
   58bf4:	cmp	fp, #0
   58bf8:	bne	560d4 <fputs@plt+0x44f8c>
   58bfc:	add	r3, sp, #296	; 0x128
   58c00:	ldrd	r2, [r3]
   58c04:	strd	r2, [r5]
   58c08:	b	551fc <fputs@plt+0x440b4>
   58c0c:	ldr	r3, [r6, #16]
   58c10:	ldrb	r3, [r3, #66]	; 0x42
   58c14:	cmp	r3, #1
   58c18:	beq	58c40 <fputs@plt+0x47af8>
   58c1c:	mov	r0, r6
   58c20:	bl	42b98 <fputs@plt+0x31a50>
   58c24:	subs	fp, r0, #0
   58c28:	bne	560d4 <fputs@plt+0x44f8c>
   58c2c:	ldrb	r3, [r6, #2]
   58c30:	cmp	r3, #0
   58c34:	movne	r3, #1
   58c38:	strhne	r3, [r5, #8]
   58c3c:	bne	551fc <fputs@plt+0x440b4>
   58c40:	ldr	r6, [r6, #16]
   58c44:	mov	fp, #0
   58c48:	mov	r0, r6
   58c4c:	bl	17b58 <fputs@plt+0x6a10>
   58c50:	ldrd	r2, [r6, #16]
   58c54:	add	r1, sp, #296	; 0x128
   58c58:	strd	r2, [r1]
   58c5c:	b	58bfc <fputs@plt+0x47ab4>
   58c60:	ldr	r2, [r4, #4]
   58c64:	ldr	r3, [r9, #56]	; 0x38
   58c68:	ldr	r3, [r3, r2, lsl #2]
   58c6c:	mov	r2, #1
   58c70:	ldrb	r6, [r3]
   58c74:	strb	r2, [r3, #2]
   58c78:	mov	r2, #0
   58c7c:	str	r2, [r3, #56]	; 0x38
   58c80:	cmp	r6, r2
   58c84:	bne	551fc <fputs@plt+0x440b4>
   58c88:	ldr	r5, [r3, #16]
   58c8c:	ldr	r0, [r5, #48]	; 0x30
   58c90:	bl	183dc <fputs@plt+0x7294>
   58c94:	str	r6, [r5, #48]	; 0x30
   58c98:	strb	r6, [r5, #66]	; 0x42
   58c9c:	b	551fc <fputs@plt+0x440b4>
   58ca0:	ldr	r2, [r4, #4]
   58ca4:	mov	r6, #0
   58ca8:	add	r1, sp, #296	; 0x128
   58cac:	ldr	r3, [r9, #56]	; 0x38
   58cb0:	ldr	r5, [r3, r2, lsl #2]
   58cb4:	ldr	r0, [r5, #16]
   58cb8:	str	r6, [sp, #296]	; 0x128
   58cbc:	bl	3dc0c <fputs@plt+0x2cac4>
   58cc0:	ldr	r3, [sp, #296]	; 0x128
   58cc4:	subs	fp, r0, #0
   58cc8:	strb	r3, [r5, #2]
   58ccc:	strb	r6, [r5, #3]
   58cd0:	ldr	r2, [r4, #12]
   58cd4:	str	r6, [r5, #56]	; 0x38
   58cd8:	str	r2, [r5, #28]
   58cdc:	bne	560d4 <fputs@plt+0x44f8c>
   58ce0:	ldr	r2, [r4, #8]
   58ce4:	cmp	r3, r6
   58ce8:	cmpne	r2, r6
   58cec:	ble	551fc <fputs@plt+0x440b4>
   58cf0:	b	551e8 <fputs@plt+0x440a0>
   58cf4:	ldr	r3, [r9, #116]	; 0x74
   58cf8:	add	r3, r3, #1
   58cfc:	str	r3, [r9, #116]	; 0x74
   58d00:	ldr	r2, [r4, #4]
   58d04:	ldr	r3, [r9, #56]	; 0x38
   58d08:	ldr	r3, [r3, r2, lsl #2]
   58d0c:	str	r3, [sp, #32]
   58d10:	ldr	r5, [r3, #16]
   58d14:	ldrb	r3, [r3]
   58d18:	cmp	r3, #1
   58d1c:	bne	5903c <fputs@plt+0x47ef4>
   58d20:	ldrb	r6, [r5, #56]	; 0x38
   58d24:	cmp	r6, #0
   58d28:	bne	58d6c <fputs@plt+0x47c24>
   58d2c:	ldr	r0, [r5, #36]	; 0x24
   58d30:	cmp	r0, #0
   58d34:	ldreq	r2, [sp, #32]
   58d38:	strbeq	r3, [r2, #2]
   58d3c:	beq	589f8 <fputs@plt+0x478b0>
   58d40:	add	r1, r5, #36	; 0x24
   58d44:	add	r0, r5, #64	; 0x40
   58d48:	bl	1ebac <fputs@plt+0xda64>
   58d4c:	mov	fp, r0
   58d50:	mov	r3, r6
   58d54:	cmp	fp, #0
   58d58:	bne	560d4 <fputs@plt+0x44f8c>
   58d5c:	ldr	r2, [sp, #32]
   58d60:	cmp	r3, #0
   58d64:	strb	r3, [r2, #2]
   58d68:	b	589f4 <fputs@plt+0x478ac>
   58d6c:	strb	r3, [r5, #56]	; 0x38
   58d70:	add	r3, r5, #64	; 0x40
   58d74:	add	r1, r5, #36	; 0x24
   58d78:	mov	r0, r3
   58d7c:	str	r3, [sp, #172]	; 0xac
   58d80:	bl	22628 <fputs@plt+0x114e0>
   58d84:	subs	fp, r0, #0
   58d88:	bne	560d4 <fputs@plt+0x44f8c>
   58d8c:	add	r7, r5, #64	; 0x40
   58d90:	str	fp, [sp, #72]	; 0x48
   58d94:	str	fp, [sp, #80]	; 0x50
   58d98:	ldrb	r3, [r5, #59]	; 0x3b
   58d9c:	ldr	r2, [sp, #72]	; 0x48
   58da0:	cmp	r3, r2
   58da4:	bgt	58dd0 <fputs@plt+0x47c88>
   58da8:	ldr	r1, [sp, #80]	; 0x50
   58dac:	ldr	r0, [sp, #172]	; 0xac
   58db0:	bl	22474 <fputs@plt+0x1132c>
   58db4:	ldr	r3, [sp, #80]	; 0x50
   58db8:	subs	fp, r0, #0
   58dbc:	str	r3, [r5, #20]
   58dc0:	bne	58e5c <fputs@plt+0x47d14>
   58dc4:	ldr	r3, [sp, #32]
   58dc8:	strb	fp, [r3, #2]
   58dcc:	b	551fc <fputs@plt+0x440b4>
   58dd0:	ldr	ip, [r7, #28]
   58dd4:	mov	r3, #0
   58dd8:	mov	r2, #16
   58ddc:	str	r3, [sp, #92]	; 0x5c
   58de0:	str	r3, [sp, #188]	; 0xbc
   58de4:	mov	r3, #0
   58de8:	asr	r1, ip, #31
   58dec:	mov	r0, ip
   58df0:	cmp	r2, r0
   58df4:	sbcs	lr, r3, r1
   58df8:	blt	58e68 <fputs@plt+0x47d20>
   58dfc:	mov	r2, #0
   58e00:	mov	r3, #0
   58e04:	add	r1, sp, #296	; 0x128
   58e08:	cmp	ip, #16
   58e0c:	strd	r2, [r1]
   58e10:	bgt	58e8c <fputs@plt+0x47d44>
   58e14:	mov	r2, r1
   58e18:	add	r3, sp, #188	; 0xbc
   58e1c:	mov	r1, ip
   58e20:	mov	r0, r7
   58e24:	bl	21fdc <fputs@plt+0x10e94>
   58e28:	mov	fp, r0
   58e2c:	cmp	fp, #0
   58e30:	ldreq	r3, [sp, #188]	; 0xbc
   58e34:	streq	r3, [sp, #80]	; 0x50
   58e38:	bne	58ec4 <fputs@plt+0x47d7c>
   58e3c:	ldr	r3, [sp, #72]	; 0x48
   58e40:	cmp	fp, #0
   58e44:	add	r7, r7, #72	; 0x48
   58e48:	add	r3, r3, #1
   58e4c:	str	r3, [sp, #72]	; 0x48
   58e50:	beq	58d98 <fputs@plt+0x47c50>
   58e54:	ldr	r0, [sp, #80]	; 0x50
   58e58:	bl	21920 <fputs@plt+0x107d8>
   58e5c:	mov	r0, #0
   58e60:	bl	21920 <fputs@plt+0x107d8>
   58e64:	b	560d4 <fputs@plt+0x44f8c>
   58e68:	lsl	lr, r3, #4
   58e6c:	lsl	r6, r2, #4
   58e70:	orr	lr, lr, r2, lsr #28
   58e74:	mov	r2, r6
   58e78:	mov	r3, lr
   58e7c:	ldr	lr, [sp, #92]	; 0x5c
   58e80:	add	lr, lr, #1
   58e84:	str	lr, [sp, #92]	; 0x5c
   58e88:	b	58df0 <fputs@plt+0x47ca8>
   58e8c:	mov	r0, #16
   58e90:	mov	r6, #0
   58e94:	bl	1ed04 <fputs@plt+0xdbbc>
   58e98:	cmp	r0, #0
   58e9c:	str	r6, [sp, #48]	; 0x30
   58ea0:	movne	fp, #0
   58ea4:	moveq	fp, #7
   58ea8:	str	r0, [sp, #188]	; 0xbc
   58eac:	ldr	r1, [r7, #28]
   58eb0:	ldr	r3, [sp, #48]	; 0x30
   58eb4:	cmp	r1, r3
   58eb8:	ble	58e2c <fputs@plt+0x47ce4>
   58ebc:	cmp	fp, #0
   58ec0:	beq	58ed0 <fputs@plt+0x47d88>
   58ec4:	ldr	r0, [sp, #188]	; 0xbc
   58ec8:	bl	21920 <fputs@plt+0x107d8>
   58ecc:	b	58e3c <fputs@plt+0x47cf4>
   58ed0:	ldr	r3, [sp, #48]	; 0x30
   58ed4:	add	r2, sp, #296	; 0x128
   58ed8:	mov	r0, r7
   58edc:	str	fp, [sp, #192]	; 0xc0
   58ee0:	sub	r1, r1, r3
   58ee4:	add	r3, sp, #192	; 0xc0
   58ee8:	cmp	r1, #16
   58eec:	movge	r1, #16
   58ef0:	bl	21fdc <fputs@plt+0x10e94>
   58ef4:	subs	fp, r0, #0
   58ef8:	bne	58f84 <fputs@plt+0x47e3c>
   58efc:	add	r3, r6, #1
   58f00:	add	r2, sp, #224	; 0xe0
   58f04:	ldr	r1, [sp, #192]	; 0xc0
   58f08:	mov	r0, r7
   58f0c:	str	r3, [sp, #176]	; 0xb0
   58f10:	ldr	r3, [sp, #188]	; 0xbc
   58f14:	str	r3, [sp, #128]	; 0x80
   58f18:	bl	21960 <fputs@plt+0x10818>
   58f1c:	mov	r3, #1
   58f20:	mov	r2, r0
   58f24:	mov	fp, r3
   58f28:	ldr	r1, [sp, #92]	; 0x5c
   58f2c:	cmp	r1, r3
   58f30:	bgt	58f94 <fputs@plt+0x47e4c>
   58f34:	mov	r3, #1
   58f38:	ldr	r1, [sp, #92]	; 0x5c
   58f3c:	cmp	r1, r3
   58f40:	movle	r1, #0
   58f44:	movgt	r1, #1
   58f48:	cmp	r2, #0
   58f4c:	movne	r1, #0
   58f50:	cmp	r1, #0
   58f54:	bne	58fa0 <fputs@plt+0x47e58>
   58f58:	cmp	r2, #0
   58f5c:	ldr	r8, [sp, #224]	; 0xe0
   58f60:	bne	59018 <fputs@plt+0x47ed0>
   58f64:	ldr	r3, [sp, #128]	; 0x80
   58f68:	and	r6, r6, #15
   58f6c:	mov	r1, #56	; 0x38
   58f70:	ldr	r3, [r3, #12]
   58f74:	mla	r6, r1, r6, r3
   58f78:	str	r8, [r6, #48]	; 0x30
   58f7c:	ldr	r6, [sp, #176]	; 0xb0
   58f80:	mov	fp, r2
   58f84:	ldr	r3, [sp, #48]	; 0x30
   58f88:	add	r3, r3, #16
   58f8c:	str	r3, [sp, #48]	; 0x30
   58f90:	b	58eac <fputs@plt+0x47d64>
   58f94:	lsl	fp, fp, #4
   58f98:	add	r3, r3, #1
   58f9c:	b	58f28 <fputs@plt+0x47de0>
   58fa0:	udiv	r8, r6, fp
   58fa4:	ldr	r2, [sp, #128]	; 0x80
   58fa8:	mov	r1, #56	; 0x38
   58fac:	ldr	r2, [r2, #12]
   58fb0:	and	r8, r8, #15
   58fb4:	mla	r8, r1, r8, r2
   58fb8:	ldr	r2, [r8, #48]	; 0x30
   58fbc:	cmp	r2, #0
   58fc0:	beq	58fe0 <fputs@plt+0x47e98>
   58fc4:	ldr	r2, [r8, #48]	; 0x30
   58fc8:	asr	fp, fp, #4
   58fcc:	ldr	r2, [r2, #4]
   58fd0:	str	r2, [sp, #128]	; 0x80
   58fd4:	mov	r2, #0
   58fd8:	add	r3, r3, #1
   58fdc:	b	58f38 <fputs@plt+0x47df0>
   58fe0:	mov	r0, #16
   58fe4:	str	r3, [sp, #180]	; 0xb4
   58fe8:	bl	1ed04 <fputs@plt+0xdbbc>
   58fec:	subs	r1, r0, #0
   58ff0:	ldr	r3, [sp, #180]	; 0xb4
   58ff4:	moveq	r2, #7
   58ff8:	beq	58fd8 <fputs@plt+0x47e90>
   58ffc:	add	r2, r8, #48	; 0x30
   59000:	mov	r0, r7
   59004:	bl	21960 <fputs@plt+0x10818>
   59008:	subs	r2, r0, #0
   5900c:	ldr	r3, [sp, #180]	; 0xb4
   59010:	bne	58fd8 <fputs@plt+0x47e90>
   59014:	b	58fc4 <fputs@plt+0x47e7c>
   59018:	cmp	r8, #0
   5901c:	beq	58f7c <fputs@plt+0x47e34>
   59020:	ldr	r0, [r8, #4]
   59024:	str	r2, [sp, #128]	; 0x80
   59028:	bl	21920 <fputs@plt+0x107d8>
   5902c:	mov	r0, r8
   59030:	bl	183dc <fputs@plt+0x7294>
   59034:	ldr	r2, [sp, #128]	; 0x80
   59038:	b	58f7c <fputs@plt+0x47e34>
   5903c:	mov	r0, r5
   59040:	bl	3daa4 <fputs@plt+0x2c95c>
   59044:	subs	fp, r0, #0
   59048:	bne	5907c <fputs@plt+0x47f34>
   5904c:	ldrb	r3, [r5, #66]	; 0x42
   59050:	cmp	r3, #0
   59054:	beq	5907c <fputs@plt+0x47f34>
   59058:	mov	r0, r5
   5905c:	bl	3da3c <fputs@plt+0x2c8f4>
   59060:	mov	r3, fp
   59064:	mov	fp, r0
   59068:	ldr	r1, [sp, #32]
   5906c:	mov	r2, #0
   59070:	strb	r2, [r1, #3]
   59074:	str	r2, [r1, #56]	; 0x38
   59078:	b	58d54 <fputs@plt+0x47c0c>
   5907c:	mov	r3, #1
   59080:	b	59068 <fputs@plt+0x47f20>
   59084:	ldr	r2, [r4, #4]
   59088:	ldr	r3, [r9, #56]	; 0x38
   5908c:	ldr	r5, [r3, r2, lsl #2]
   59090:	mov	r3, #0
   59094:	str	r3, [sp, #296]	; 0x128
   59098:	ldr	r6, [r5, #16]
   5909c:	ldrb	r3, [r6, #56]	; 0x38
   590a0:	cmp	r3, #0
   590a4:	beq	59164 <fputs@plt+0x4801c>
   590a8:	add	r1, sp, #296	; 0x128
   590ac:	ldr	r0, [r6, #20]
   590b0:	bl	21e6c <fputs@plt+0x10d24>
   590b4:	mov	r3, #0
   590b8:	cmp	r0, r3
   590bc:	str	r3, [r5, #56]	; 0x38
   590c0:	bne	56c1c <fputs@plt+0x45ad4>
   590c4:	ldr	fp, [sp, #296]	; 0x128
   590c8:	cmp	fp, #0
   590cc:	movne	r3, #1
   590d0:	movne	fp, r0
   590d4:	strbne	r3, [r5, #2]
   590d8:	bne	59108 <fputs@plt+0x47fc0>
   590dc:	strb	r0, [r5, #2]
   590e0:	ldrb	r3, [r4, #3]
   590e4:	add	r3, r9, r3, lsl #2
   590e8:	ldr	r2, [r3, #108]	; 0x6c
   590ec:	add	r2, r2, #1
   590f0:	str	r2, [r3, #108]	; 0x6c
   590f4:	ldr	r4, [r4, #8]
   590f8:	mov	r2, #20
   590fc:	ldr	r3, [sp, #28]
   59100:	mla	r4, r2, r4, r3
   59104:	sub	r4, r4, #20
   59108:	ldr	r3, [sl, #248]	; 0xf8
   5910c:	cmp	r3, #0
   59110:	bne	5bef8 <fputs@plt+0x4adb0>
   59114:	ldr	r1, [sp, #44]	; 0x2c
   59118:	ldr	r3, [sp, #168]	; 0xa8
   5911c:	ldr	r2, [sl, #304]	; 0x130
   59120:	cmp	r3, r1
   59124:	movhi	r3, #0
   59128:	movls	r3, #1
   5912c:	cmp	r2, #0
   59130:	moveq	r3, #0
   59134:	cmp	r3, #0
   59138:	beq	551fc <fputs@plt+0x440b4>
   5913c:	ldr	r0, [sl, #308]	; 0x134
   59140:	ldr	r3, [sl, #312]	; 0x138
   59144:	udiv	r1, r1, r3
   59148:	mla	r3, r3, r1, r3
   5914c:	str	r3, [sp, #168]	; 0xa8
   59150:	blx	r2
   59154:	cmp	r0, #0
   59158:	beq	551fc <fputs@plt+0x440b4>
   5915c:	mov	fp, #9
   59160:	b	560d4 <fputs@plt+0x44f8c>
   59164:	ldr	r1, [r6, #36]	; 0x24
   59168:	ldr	r2, [r1, #4]
   5916c:	str	r2, [r6, #36]	; 0x24
   59170:	str	r3, [r1, #4]
   59174:	ldr	r3, [r6, #40]	; 0x28
   59178:	cmp	r3, #0
   5917c:	beq	59198 <fputs@plt+0x48050>
   59180:	ldr	r3, [r6, #36]	; 0x24
   59184:	mov	r0, #0
   59188:	clz	r3, r3
   5918c:	lsr	r3, r3, #5
   59190:	str	r3, [sp, #296]	; 0x128
   59194:	b	590b4 <fputs@plt+0x47f6c>
   59198:	ldr	r7, [r1, #4]
   5919c:	mov	r0, sl
   591a0:	bl	1c334 <fputs@plt+0xb1ec>
   591a4:	subs	r1, r7, #0
   591a8:	bne	59198 <fputs@plt+0x48050>
   591ac:	b	59180 <fputs@plt+0x48038>
   591b0:	ldr	r2, [r4, #4]
   591b4:	ldr	r3, [r9, #56]	; 0x38
   591b8:	ldr	r3, [r3, r2, lsl #2]
   591bc:	cmp	r3, #0
   591c0:	beq	551fc <fputs@plt+0x440b4>
   591c4:	ldr	r2, [r4, #4]
   591c8:	add	r1, sp, #296	; 0x128
   591cc:	ldr	r3, [r9, #56]	; 0x38
   591d0:	ldr	r5, [r3, r2, lsl #2]
   591d4:	ldr	r3, [r4, #12]
   591d8:	str	r3, [sp, #296]	; 0x128
   591dc:	ldr	r3, [r4, #16]
   591e0:	ldr	r0, [r5, #16]
   591e4:	blx	r3
   591e8:	b	590b4 <fputs@plt+0x47f6c>
   591ec:	ldmib	r4, {r2, r6}
   591f0:	ldr	r3, [r9, #56]	; 0x38
   591f4:	ldr	r7, [r3, r2, lsl #2]
   591f8:	mov	r3, #40	; 0x28
   591fc:	ldr	r2, [sp, #24]
   59200:	mla	r6, r3, r6, r2
   59204:	ldrb	r3, [r4, #3]
   59208:	tst	r3, #1
   5920c:	ldrne	r3, [r9, #92]	; 0x5c
   59210:	addne	r3, r3, #1
   59214:	strne	r3, [r9, #92]	; 0x5c
   59218:	ldrh	r3, [r6, #8]
   5921c:	tst	r3, #16384	; 0x4000
   59220:	bne	593ec <fputs@plt+0x482a4>
   59224:	ldrb	r3, [r4]
   59228:	ldr	r0, [r6, #16]
   5922c:	ldr	r5, [r7, #16]
   59230:	cmp	r3, #109	; 0x6d
   59234:	bne	5947c <fputs@plt+0x48334>
   59238:	ldrb	r3, [r0, #1]
   5923c:	tst	r3, #128	; 0x80
   59240:	streq	r3, [sp, #296]	; 0x128
   59244:	beq	59254 <fputs@plt+0x4810c>
   59248:	add	r1, sp, #296	; 0x128
   5924c:	add	r0, r0, #1
   59250:	bl	18764 <fputs@plt+0x761c>
   59254:	ldr	r3, [sp, #296]	; 0x128
   59258:	sub	r1, r3, #1
   5925c:	cmp	r1, #8
   59260:	movhi	r2, #0
   59264:	movls	r2, #1
   59268:	cmp	r3, #7
   5926c:	moveq	r2, #0
   59270:	cmp	r2, #0
   59274:	ldrbne	r3, [r5, #60]	; 0x3c
   59278:	andne	r3, r3, #1
   5927c:	bne	5929c <fputs@plt+0x48154>
   59280:	cmp	r3, #10
   59284:	ble	59298 <fputs@plt+0x48150>
   59288:	tst	r3, #1
   5928c:	ldrbne	r3, [r5, #60]	; 0x3c
   59290:	andne	r3, r3, #2
   59294:	bne	5929c <fputs@plt+0x48154>
   59298:	mov	r3, #0
   5929c:	strb	r3, [r5, #60]	; 0x3c
   592a0:	mov	ip, #1
   592a4:	ldr	r7, [r6, #12]
   592a8:	asr	r3, r7, #31
   592ac:	add	r8, r7, #8
   592b0:	mov	r2, r7
   592b4:	lsr	r1, r2, #7
   592b8:	lsr	r0, r3, #7
   592bc:	orr	r1, r1, r3, lsl #25
   592c0:	mov	r3, r0
   592c4:	mov	r2, r1
   592c8:	orrs	r1, r2, r3
   592cc:	bne	59400 <fputs@plt+0x482b8>
   592d0:	ldr	fp, [r5, #4]
   592d4:	add	r3, r7, ip
   592d8:	str	r3, [sp, #32]
   592dc:	cmp	fp, #0
   592e0:	beq	5930c <fputs@plt+0x481c4>
   592e4:	ldr	r3, [r5, #40]	; 0x28
   592e8:	cmp	r3, #0
   592ec:	beq	59408 <fputs@plt+0x482c0>
   592f0:	ldr	r3, [r5, #48]	; 0x30
   592f4:	cmp	r3, #0
   592f8:	beq	59308 <fputs@plt+0x481c0>
   592fc:	add	r3, r8, r3
   59300:	cmp	fp, r3
   59304:	blt	59434 <fputs@plt+0x482ec>
   59308:	mov	fp, #0
   5930c:	ldr	r2, [sp, #32]
   59310:	ldr	r0, [r5, #40]	; 0x28
   59314:	ldr	r3, [r5, #44]	; 0x2c
   59318:	add	r3, r3, r2
   5931c:	str	r3, [r5, #44]	; 0x2c
   59320:	ldr	r3, [r5, #8]
   59324:	cmp	r2, r3
   59328:	movgt	r3, r2
   5932c:	strgt	r3, [r5, #8]
   59330:	cmp	r0, #0
   59334:	beq	5945c <fputs@plt+0x48314>
   59338:	ldr	r3, [r5, #48]	; 0x30
   5933c:	add	r8, r8, r3
   59340:	ldr	r3, [r5, #52]	; 0x34
   59344:	cmp	r8, r3
   59348:	ble	593a0 <fputs@plt+0x48258>
   5934c:	ldr	r2, [r5, #36]	; 0x24
   59350:	sub	r1, r2, r0
   59354:	lsl	r3, r3, #1
   59358:	cmp	r8, r3
   5935c:	bgt	59354 <fputs@plt+0x4820c>
   59360:	ldr	r2, [r5, #4]
   59364:	str	r1, [sp, #32]
   59368:	cmp	r3, r2
   5936c:	movge	r3, r2
   59370:	cmp	r8, r3
   59374:	movlt	r8, r3
   59378:	mov	r2, r8
   5937c:	asr	r3, r8, #31
   59380:	bl	1f4a0 <fputs@plt+0xe358>
   59384:	cmp	r0, #0
   59388:	ldr	r1, [sp, #32]
   5938c:	beq	589a0 <fputs@plt+0x47858>
   59390:	add	r3, r0, r1
   59394:	str	r3, [r5, #36]	; 0x24
   59398:	str	r0, [r5, #40]	; 0x28
   5939c:	str	r8, [r5, #52]	; 0x34
   593a0:	ldr	r2, [r5, #40]	; 0x28
   593a4:	add	r7, r7, #15
   593a8:	bic	r7, r7, #7
   593ac:	ldr	r3, [r5, #48]	; 0x30
   593b0:	add	r7, r7, r3
   593b4:	add	r8, r2, r3
   593b8:	ldr	r3, [r5, #36]	; 0x24
   593bc:	str	r7, [r5, #48]	; 0x30
   593c0:	cmp	r3, #0
   593c4:	subne	r3, r3, r2
   593c8:	bne	59474 <fputs@plt+0x4832c>
   593cc:	add	r0, r8, #8
   593d0:	ldr	r2, [r6, #12]
   593d4:	ldr	r1, [r6, #16]
   593d8:	bl	10fbc <memcpy@plt>
   593dc:	ldr	r3, [r6, #12]
   593e0:	str	r3, [r8]
   593e4:	str	r8, [r5, #36]	; 0x24
   593e8:	b	56484 <fputs@plt+0x4533c>
   593ec:	mov	r0, r6
   593f0:	bl	25b20 <fputs@plt+0x149d8>
   593f4:	subs	fp, r0, #0
   593f8:	beq	59224 <fputs@plt+0x480dc>
   593fc:	b	560d4 <fputs@plt+0x44f8c>
   59400:	add	ip, ip, #1
   59404:	b	592b4 <fputs@plt+0x4816c>
   59408:	ldr	r2, [r5, #44]	; 0x2c
   5940c:	cmp	fp, r2
   59410:	blt	59434 <fputs@plt+0x482ec>
   59414:	ldr	r1, [r5]
   59418:	cmp	r2, r1
   5941c:	movle	fp, r3
   59420:	ble	5930c <fputs@plt+0x481c4>
   59424:	ldr	r3, [pc, #4076]	; 5a418 <fputs@plt+0x492d0>
   59428:	ldr	fp, [r3, #244]	; 0xf4
   5942c:	cmp	fp, #0
   59430:	beq	5930c <fputs@plt+0x481c4>
   59434:	mov	r3, #1
   59438:	add	r1, r5, #36	; 0x24
   5943c:	add	r0, r5, #64	; 0x40
   59440:	strb	r3, [r5, #56]	; 0x38
   59444:	bl	22628 <fputs@plt+0x114e0>
   59448:	mov	r3, #0
   5944c:	mov	fp, r0
   59450:	str	r3, [r5, #44]	; 0x2c
   59454:	str	r3, [r5, #48]	; 0x30
   59458:	b	5930c <fputs@plt+0x481c4>
   5945c:	mov	r0, r8
   59460:	asr	r1, r8, #31
   59464:	bl	1d128 <fputs@plt+0xbfe0>
   59468:	subs	r8, r0, #0
   5946c:	beq	589a0 <fputs@plt+0x47858>
   59470:	ldr	r3, [r5, #36]	; 0x24
   59474:	str	r3, [r8, #4]
   59478:	b	593cc <fputs@plt+0x48284>
   5947c:	ldrb	r1, [r4, #3]
   59480:	ldr	r2, [r6, #12]
   59484:	mov	r6, #0
   59488:	ldr	ip, [r4, #12]
   5948c:	tst	r1, #16
   59490:	ldrne	r1, [r7, #28]
   59494:	moveq	r1, r6
   59498:	asr	r3, r2, #31
   5949c:	str	r6, [sp, #4]
   594a0:	str	r6, [sp, #8]
   594a4:	str	ip, [sp, #12]
   594a8:	str	r1, [sp, #16]
   594ac:	ldr	r1, [pc, #4008]	; 5a45c <fputs@plt+0x49314>
   594b0:	str	r1, [sp]
   594b4:	mov	r1, r0
   594b8:	mov	r0, r5
   594bc:	bl	42ee8 <fputs@plt+0x31da0>
   594c0:	mov	fp, r0
   594c4:	str	r6, [r7, #56]	; 0x38
   594c8:	b	56484 <fputs@plt+0x4533c>
   594cc:	ldr	r2, [r4, #4]
   594d0:	mov	r1, #40	; 0x28
   594d4:	ldr	r3, [r9, #56]	; 0x38
   594d8:	ldr	r0, [sp, #24]
   594dc:	ldr	r5, [r3, r2, lsl #2]
   594e0:	add	r2, sp, #304	; 0x130
   594e4:	ldr	r6, [r5, #16]
   594e8:	ldr	r3, [r5, #24]
   594ec:	str	r3, [sp, #296]	; 0x128
   594f0:	ldr	r3, [r4, #12]
   594f4:	strh	r3, [r2]
   594f8:	mov	r2, #0
   594fc:	strb	r2, [sp, #306]	; 0x132
   59500:	ldr	r3, [r4, #8]
   59504:	str	r2, [sp]
   59508:	mov	r2, #0
   5950c:	mla	r3, r1, r3, r0
   59510:	add	r1, sp, #296	; 0x128
   59514:	mov	r0, r6
   59518:	str	r3, [sp, #300]	; 0x12c
   5951c:	add	r3, sp, #224	; 0xe0
   59520:	str	r3, [sp, #4]
   59524:	mov	r3, #0
   59528:	bl	42278 <fputs@plt+0x31130>
   5952c:	subs	fp, r0, #0
   59530:	bne	560d4 <fputs@plt+0x44f8c>
   59534:	ldr	r3, [sp, #224]	; 0xe0
   59538:	cmp	r3, #0
   5953c:	beq	5954c <fputs@plt+0x48404>
   59540:	mov	r3, #0
   59544:	str	r3, [r5, #56]	; 0x38
   59548:	b	551fc <fputs@plt+0x440b4>
   5954c:	mov	r1, #4
   59550:	mov	r0, r6
   59554:	bl	439bc <fputs@plt+0x32874>
   59558:	cmp	r0, #0
   5955c:	beq	59540 <fputs@plt+0x483f8>
   59560:	b	56c1c <fputs@plt+0x45ad4>
   59564:	ldr	r2, [r4, #4]
   59568:	ldr	r3, [r9, #56]	; 0x38
   5956c:	ldr	r5, [r3, r2, lsl #2]
   59570:	ldr	r3, [r5, #16]
   59574:	ldrb	r3, [r3, #66]	; 0x42
   59578:	cmp	r3, #1
   5957c:	bne	595a8 <fputs@plt+0x48460>
   59580:	ldrb	r7, [r5, #2]
   59584:	cmp	r7, #0
   59588:	beq	595bc <fputs@plt+0x48474>
   5958c:	ldr	r3, [r4, #8]
   59590:	mov	r0, #40	; 0x28
   59594:	mov	fp, #0
   59598:	ldr	r2, [sp, #24]
   5959c:	mla	r0, r0, r3, r2
   595a0:	bl	1ca3c <fputs@plt+0xb8f4>
   595a4:	b	551fc <fputs@plt+0x440b4>
   595a8:	mov	r0, r5
   595ac:	bl	42b98 <fputs@plt+0x31a50>
   595b0:	subs	fp, r0, #0
   595b4:	beq	59580 <fputs@plt+0x48438>
   595b8:	b	560d4 <fputs@plt+0x44f8c>
   595bc:	ldr	r6, [r5, #16]
   595c0:	mov	r0, r6
   595c4:	bl	17b58 <fputs@plt+0x6a10>
   595c8:	add	r3, sp, #224	; 0xe0
   595cc:	mov	r1, r7
   595d0:	ldr	r2, [r6, #16]
   595d4:	mov	r0, r6
   595d8:	str	r3, [sp]
   595dc:	mov	r3, #1
   595e0:	strh	r7, [sp, #232]	; 0xe8
   595e4:	str	r7, [sp, #248]	; 0xf8
   595e8:	str	sl, [sp, #256]	; 0x100
   595ec:	bl	43d7c <fputs@plt+0x32c34>
   595f0:	subs	fp, r0, #0
   595f4:	bne	560d4 <fputs@plt+0x44f8c>
   595f8:	ldr	r0, [sp, #240]	; 0xf0
   595fc:	ldrb	r3, [r0]
   59600:	tst	r3, #128	; 0x80
   59604:	streq	r3, [sp, #188]	; 0xbc
   59608:	beq	59614 <fputs@plt+0x484cc>
   5960c:	add	r1, sp, #188	; 0xbc
   59610:	bl	18764 <fputs@plt+0x761c>
   59614:	ldr	r3, [sp, #188]	; 0xbc
   59618:	cmp	r3, #2
   5961c:	bls	596ec <fputs@plt+0x485a4>
   59620:	ldr	r2, [sp, #236]	; 0xec
   59624:	cmp	r2, r3
   59628:	blt	596ec <fputs@plt+0x485a4>
   5962c:	ldr	r2, [sp, #240]	; 0xf0
   59630:	sub	r3, r3, #1
   59634:	add	r0, r2, r3
   59638:	ldrb	r3, [r2, r3]
   5963c:	tst	r3, #128	; 0x80
   59640:	streq	r3, [sp, #192]	; 0xc0
   59644:	beq	59650 <fputs@plt+0x48508>
   59648:	add	r1, sp, #192	; 0xc0
   5964c:	bl	18764 <fputs@plt+0x761c>
   59650:	ldr	r1, [sp, #192]	; 0xc0
   59654:	sub	r3, r1, #7
   59658:	sub	r2, r1, #1
   5965c:	clz	r3, r3
   59660:	lsr	r3, r3, #5
   59664:	cmp	r2, #8
   59668:	orrhi	r3, r3, #1
   5966c:	cmp	r3, #0
   59670:	bne	596ec <fputs@plt+0x485a4>
   59674:	ldr	r3, [pc, #3568]	; 5a46c <fputs@plt+0x49324>
   59678:	ldr	r0, [sp, #236]	; 0xec
   5967c:	add	r3, r3, r1
   59680:	ldrb	r2, [r3, #820]	; 0x334
   59684:	ldr	r3, [sp, #188]	; 0xbc
   59688:	add	r3, r2, r3
   5968c:	cmp	r0, r3
   59690:	bcc	596ec <fputs@plt+0x485a4>
   59694:	ldr	r3, [sp, #240]	; 0xf0
   59698:	sub	r0, r0, r2
   5969c:	add	r2, sp, #296	; 0x128
   596a0:	add	r0, r3, r0
   596a4:	bl	17010 <fputs@plt+0x5ec8>
   596a8:	add	r3, sp, #296	; 0x128
   596ac:	add	r0, sp, #224	; 0xe0
   596b0:	ldrd	r6, [r3]
   596b4:	bl	1ccd8 <fputs@plt+0xbb90>
   596b8:	ldrb	r3, [r4]
   596bc:	cmp	r3, #112	; 0x70
   596c0:	bne	59710 <fputs@plt+0x485c8>
   596c4:	ldr	r2, [r4, #12]
   596c8:	ldr	r3, [r9, #56]	; 0x38
   596cc:	ldr	r3, [r3, r2, lsl #2]
   596d0:	mov	r2, #256	; 0x100
   596d4:	strh	r2, [r3, #2]
   596d8:	ldr	r2, [r4, #16]
   596dc:	strd	r6, [r3, #40]	; 0x28
   596e0:	str	r5, [r3, #48]	; 0x30
   596e4:	str	r2, [r3, #52]	; 0x34
   596e8:	b	551fc <fputs@plt+0x440b4>
   596ec:	add	r0, sp, #224	; 0xe0
   596f0:	bl	1ccd8 <fputs@plt+0xbb90>
   596f4:	ldr	r0, [pc, #3360]	; 5a41c <fputs@plt+0x492d4>
   596f8:	bl	2e084 <fputs@plt+0x1cf3c>
   596fc:	cmp	r0, #0
   59700:	bne	56c1c <fputs@plt+0x45ad4>
   59704:	mov	r6, #0
   59708:	mov	r7, #0
   5970c:	b	596b8 <fputs@plt+0x48570>
   59710:	ldr	r1, [r4, #8]
   59714:	ldr	r0, [r9, #8]
   59718:	bl	1cbdc <fputs@plt+0xba94>
   5971c:	mov	r3, #4
   59720:	strd	r6, [r0]
   59724:	strh	r3, [r0, #8]
   59728:	b	551fc <fputs@plt+0x440b4>
   5972c:	ldr	r2, [r4, #4]
   59730:	cmp	r7, #115	; 0x73
   59734:	mov	r1, #40	; 0x28
   59738:	mov	r5, #0
   5973c:	ldr	r3, [r9, #56]	; 0x38
   59740:	ldr	r0, [sp, #24]
   59744:	ldr	r2, [r3, r2, lsl #2]
   59748:	ldr	r3, [r2, #24]
   5974c:	str	r3, [sp, #224]	; 0xe0
   59750:	ldr	r3, [r4, #16]
   59754:	strh	r3, [sp, #232]	; 0xe8
   59758:	movhi	r3, #0
   5975c:	mvnls	r3, #0
   59760:	strb	r3, [sp, #234]	; 0xea
   59764:	ldr	r3, [r4, #12]
   59768:	ldr	r7, [r2, #16]
   5976c:	mla	r3, r1, r3, r0
   59770:	mov	r0, r7
   59774:	str	r3, [sp, #228]	; 0xe4
   59778:	bl	17b58 <fputs@plt+0x6a10>
   5977c:	ldr	ip, [r7, #16]
   59780:	mov	r1, #0
   59784:	mvn	r0, #-2147483647	; 0x80000001
   59788:	ldr	r3, [r7, #20]
   5978c:	subs	r2, ip, #1
   59790:	sbc	r3, r3, #0
   59794:	strd	r2, [sp, #160]	; 0xa0
   59798:	ldrd	r2, [sp, #160]	; 0xa0
   5979c:	cmp	r3, r1
   597a0:	cmpeq	r2, r0
   597a4:	bls	597d8 <fputs@plt+0x48690>
   597a8:	ldr	r0, [pc, #3184]	; 5a420 <fputs@plt+0x492d8>
   597ac:	bl	2e084 <fputs@plt+0x1cf3c>
   597b0:	mov	fp, r0
   597b4:	ldrb	r3, [r4]
   597b8:	tst	r3, #1
   597bc:	rsbeq	r5, r5, #0
   597c0:	addne	r5, r5, #1
   597c4:	cmp	fp, #0
   597c8:	bne	560d4 <fputs@plt+0x44f8c>
   597cc:	cmp	r5, #0
   597d0:	ble	551fc <fputs@plt+0x440b4>
   597d4:	b	551e8 <fputs@plt+0x440a0>
   597d8:	add	r3, sp, #304	; 0x130
   597dc:	add	r6, sp, #296	; 0x128
   597e0:	str	r5, [sp, #320]	; 0x140
   597e4:	mov	r2, ip
   597e8:	mov	r1, r5
   597ec:	str	sl, [sp, #328]	; 0x148
   597f0:	mov	r0, r7
   597f4:	strh	r5, [r3]
   597f8:	mov	r3, #1
   597fc:	str	r6, [sp]
   59800:	bl	43d7c <fputs@plt+0x32c34>
   59804:	subs	fp, r0, #0
   59808:	bne	597b4 <fputs@plt+0x4866c>
   5980c:	add	r2, sp, #224	; 0xe0
   59810:	ldr	r0, [sp, #308]	; 0x134
   59814:	ldr	r1, [sp, #312]	; 0x138
   59818:	bl	2f344 <fputs@plt+0x1e1fc>
   5981c:	mov	r5, r0
   59820:	mov	r0, r6
   59824:	bl	1ccd8 <fputs@plt+0xbb90>
   59828:	b	597b4 <fputs@plt+0x4866c>
   5982c:	ldr	r1, [r4, #8]
   59830:	mov	r8, #1
   59834:	ldr	r0, [r9, #8]
   59838:	bl	1cbdc <fputs@plt+0xba94>
   5983c:	ldr	r2, [sl, #156]	; 0x9c
   59840:	strh	r8, [r0, #8]
   59844:	ldr	r3, [sl, #168]	; 0xa8
   59848:	str	r0, [sp, #48]	; 0x30
   5984c:	add	r3, r3, r8
   59850:	cmp	r2, r3
   59854:	ble	59868 <fputs@plt+0x48720>
   59858:	mov	r3, #2
   5985c:	strb	r3, [r9, #86]	; 0x56
   59860:	mov	fp, #6
   59864:	b	560d4 <fputs@plt+0x44f8c>
   59868:	mov	r0, #0
   5986c:	ldr	r7, [r4, #4]
   59870:	ldr	r3, [r4, #12]
   59874:	str	r3, [sp, #80]	; 0x50
   59878:	lsl	r3, r3, #4
   5987c:	str	r3, [sp, #72]	; 0x48
   59880:	ldr	r3, [sl, #16]
   59884:	ldr	r2, [sp, #72]	; 0x48
   59888:	add	r3, r3, r2
   5988c:	ldr	r3, [r3, #4]
   59890:	ldr	r5, [r3, #4]
   59894:	str	r3, [sp, #32]
   59898:	ldr	r3, [r3]
   5989c:	ldr	fp, [r5, #8]
   598a0:	str	r3, [r5, #4]
   598a4:	str	r0, [sp, #192]	; 0xc0
   598a8:	cmp	fp, r0
   598ac:	movne	fp, r0
   598b0:	movwne	r6, #262	; 0x106
   598b4:	bne	598cc <fputs@plt+0x48784>
   598b8:	cmp	r7, #1
   598bc:	bhi	59938 <fputs@plt+0x487f0>
   598c0:	movw	r0, #64375	; 0xfb77
   598c4:	bl	2e084 <fputs@plt+0x1cf3c>
   598c8:	mov	r6, r0
   598cc:	ldr	r3, [sp, #48]	; 0x30
   598d0:	asr	r1, fp, #31
   598d4:	mov	r2, #4
   598d8:	mov	r0, fp
   598dc:	cmp	r6, #0
   598e0:	strd	r0, [r3]
   598e4:	strh	r2, [r3, #8]
   598e8:	bne	5becc <fputs@plt+0x4ad84>
   598ec:	cmp	fp, #0
   598f0:	beq	551fc <fputs@plt+0x440b4>
   598f4:	ldr	r3, [sl, #16]
   598f8:	ldr	r1, [sp, #72]	; 0x48
   598fc:	ldr	r2, [r4, #4]
   59900:	add	r3, r3, r1
   59904:	ldr	r1, [r3, #12]
   59908:	ldr	r3, [r1, #16]
   5990c:	cmp	r3, #0
   59910:	bne	59af8 <fputs@plt+0x489b0>
   59914:	ldr	r3, [r1, #32]
   59918:	cmp	r3, #0
   5991c:	bne	59b10 <fputs@plt+0x489c8>
   59920:	ldr	r2, [sp, #80]	; 0x50
   59924:	mov	fp, r3
   59928:	add	r2, r2, #1
   5992c:	uxtb	r2, r2
   59930:	str	r2, [sp, #112]	; 0x70
   59934:	b	551fc <fputs@plt+0x440b4>
   59938:	mov	r3, fp
   5993c:	add	r2, sp, #192	; 0xc0
   59940:	mov	r1, r7
   59944:	mov	r0, r5
   59948:	bl	3cd78 <fputs@plt+0x2bc30>
   5994c:	cmp	r0, #0
   59950:	mov	r6, r0
   59954:	str	r0, [sp, #188]	; 0xbc
   59958:	bne	598cc <fputs@plt+0x48784>
   5995c:	mov	r2, r0
   59960:	mov	r1, r7
   59964:	ldr	r0, [sp, #32]
   59968:	bl	43418 <fputs@plt+0x322d0>
   5996c:	cmp	r0, #0
   59970:	mov	fp, r0
   59974:	str	r0, [sp, #188]	; 0xbc
   59978:	beq	59990 <fputs@plt+0x48848>
   5997c:	ldr	r0, [sp, #192]	; 0xc0
   59980:	bl	3c628 <fputs@plt+0x2b4e0>
   59984:	mov	fp, r6
   59988:	ldr	r6, [sp, #188]	; 0xbc
   5998c:	b	598cc <fputs@plt+0x48784>
   59990:	ldrb	r3, [r5, #17]
   59994:	cmp	r3, #0
   59998:	beq	59ae0 <fputs@plt+0x48998>
   5999c:	add	r2, sp, #224	; 0xe0
   599a0:	mov	r1, #4
   599a4:	ldr	r0, [sp, #32]
   599a8:	bl	17e2c <fputs@plt+0x6ce4>
   599ac:	ldr	r3, [sp, #224]	; 0xe0
   599b0:	cmp	r7, r3
   599b4:	bne	59a30 <fputs@plt+0x488e8>
   599b8:	add	r1, sp, #188	; 0xbc
   599bc:	ldr	r0, [sp, #192]	; 0xc0
   599c0:	bl	40350 <fputs@plt+0x2f208>
   599c4:	ldr	r0, [sp, #192]	; 0xc0
   599c8:	bl	3c628 <fputs@plt+0x2b4e0>
   599cc:	ldr	r6, [sp, #188]	; 0xbc
   599d0:	cmp	r6, #0
   599d4:	bne	598cc <fputs@plt+0x48784>
   599d8:	ldr	r2, [sp, #224]	; 0xe0
   599dc:	sub	r2, r2, #1
   599e0:	str	r2, [sp, #224]	; 0xe0
   599e4:	ldr	r2, [pc, #2616]	; 5a424 <fputs@plt+0x492dc>
   599e8:	ldr	r8, [r2, #608]	; 0x260
   599ec:	ldr	r2, [r5, #32]
   599f0:	udiv	r8, r8, r2
   599f4:	add	r8, r8, #1
   599f8:	ldr	r7, [sp, #224]	; 0xe0
   599fc:	cmp	r7, r8
   59a00:	beq	59ad4 <fputs@plt+0x4898c>
   59a04:	mov	r1, r7
   59a08:	mov	r0, r5
   59a0c:	bl	14af4 <fputs@plt+0x39ac>
   59a10:	cmp	r7, r0
   59a14:	beq	59ad4 <fputs@plt+0x4898c>
   59a18:	mov	r2, r7
   59a1c:	mov	r1, #4
   59a20:	ldr	r0, [sp, #32]
   59a24:	bl	3ef10 <fputs@plt+0x2ddc8>
   59a28:	str	r0, [sp, #188]	; 0xbc
   59a2c:	b	59984 <fputs@plt+0x4883c>
   59a30:	ldr	r0, [sp, #192]	; 0xc0
   59a34:	bl	3c628 <fputs@plt+0x2b4e0>
   59a38:	mov	r3, fp
   59a3c:	add	r2, sp, #296	; 0x128
   59a40:	ldr	r1, [sp, #224]	; 0xe0
   59a44:	mov	r0, r5
   59a48:	bl	3cd78 <fputs@plt+0x2bc30>
   59a4c:	cmp	r0, #0
   59a50:	mov	r6, r0
   59a54:	str	r0, [sp, #188]	; 0xbc
   59a58:	bne	598cc <fputs@plt+0x48784>
   59a5c:	mov	r3, r0
   59a60:	mov	r2, r8
   59a64:	str	r7, [sp]
   59a68:	mov	r0, r5
   59a6c:	str	r6, [sp, #4]
   59a70:	ldr	r1, [sp, #296]	; 0x128
   59a74:	bl	3f95c <fputs@plt+0x2e814>
   59a78:	str	r0, [sp, #188]	; 0xbc
   59a7c:	ldr	r0, [sp, #296]	; 0x128
   59a80:	bl	3c628 <fputs@plt+0x2b4e0>
   59a84:	ldr	r6, [sp, #188]	; 0xbc
   59a88:	cmp	r6, #0
   59a8c:	bne	598cc <fputs@plt+0x48784>
   59a90:	mov	r3, r6
   59a94:	add	r2, sp, #296	; 0x128
   59a98:	ldr	r1, [sp, #224]	; 0xe0
   59a9c:	mov	r0, r5
   59aa0:	str	r6, [sp, #296]	; 0x128
   59aa4:	bl	3cd78 <fputs@plt+0x2bc30>
   59aa8:	add	r1, sp, #188	; 0xbc
   59aac:	str	r0, [sp, #188]	; 0xbc
   59ab0:	ldr	r0, [sp, #296]	; 0x128
   59ab4:	bl	40350 <fputs@plt+0x2f208>
   59ab8:	ldr	r0, [sp, #296]	; 0x128
   59abc:	bl	3c628 <fputs@plt+0x2b4e0>
   59ac0:	ldr	r6, [sp, #188]	; 0xbc
   59ac4:	cmp	r6, #0
   59ac8:	bne	598cc <fputs@plt+0x48784>
   59acc:	ldr	r6, [sp, #224]	; 0xe0
   59ad0:	b	599d8 <fputs@plt+0x48890>
   59ad4:	sub	r7, r7, #1
   59ad8:	str	r7, [sp, #224]	; 0xe0
   59adc:	b	599f8 <fputs@plt+0x488b0>
   59ae0:	add	r1, sp, #188	; 0xbc
   59ae4:	ldr	r0, [sp, #192]	; 0xc0
   59ae8:	bl	40350 <fputs@plt+0x2f208>
   59aec:	ldr	r0, [sp, #192]	; 0xc0
   59af0:	bl	3c628 <fputs@plt+0x2b4e0>
   59af4:	b	59988 <fputs@plt+0x48840>
   59af8:	ldr	r0, [r3, #8]
   59afc:	ldr	r3, [r3]
   59b00:	ldr	ip, [r0, #28]
   59b04:	cmp	ip, fp
   59b08:	streq	r2, [r0, #28]
   59b0c:	b	5990c <fputs@plt+0x487c4>
   59b10:	ldr	r1, [r3, #8]
   59b14:	ldr	r3, [r3]
   59b18:	ldr	r0, [r1, #44]	; 0x2c
   59b1c:	cmp	r0, fp
   59b20:	streq	r2, [r1, #44]	; 0x2c
   59b24:	b	59918 <fputs@plt+0x487d0>
   59b28:	mov	r3, #0
   59b2c:	str	r3, [sp, #296]	; 0x128
   59b30:	ldmib	r4, {r1, r2}
   59b34:	ldr	r3, [sl, #16]
   59b38:	add	r3, r3, r2, lsl #4
   59b3c:	ldr	r2, [r4, #12]
   59b40:	ldr	r0, [r3, #4]
   59b44:	cmp	r2, #0
   59b48:	addne	r2, sp, #296	; 0x128
   59b4c:	bl	43418 <fputs@plt+0x322d0>
   59b50:	ldr	r2, [r4, #12]
   59b54:	mov	fp, r0
   59b58:	cmp	r2, #0
   59b5c:	beq	56484 <fputs@plt+0x4533c>
   59b60:	ldr	r3, [r9, #92]	; 0x5c
   59b64:	ldr	r0, [sp, #296]	; 0x128
   59b68:	add	r3, r3, r0
   59b6c:	str	r3, [r9, #92]	; 0x5c
   59b70:	ble	56484 <fputs@plt+0x4533c>
   59b74:	mov	r1, #40	; 0x28
   59b78:	ldr	r3, [sp, #24]
   59b7c:	mul	r1, r1, r2
   59b80:	ldrd	r2, [r3, r1]
   59b84:	adds	r6, r2, r0
   59b88:	adc	r7, r3, r0, asr #31
   59b8c:	ldr	r3, [sp, #24]
   59b90:	strd	r6, [r3, r1]
   59b94:	b	56484 <fputs@plt+0x4533c>
   59b98:	ldr	r2, [r4, #4]
   59b9c:	ldr	r3, [r9, #56]	; 0x38
   59ba0:	ldr	r2, [r3, r2, lsl #2]
   59ba4:	ldr	r3, [r2, #16]
   59ba8:	ldrb	r2, [r2]
   59bac:	cmp	r2, #1
   59bb0:	bne	59bc4 <fputs@plt+0x48a7c>
   59bb4:	mov	r1, r3
   59bb8:	mov	r0, sl
   59bbc:	bl	220fc <fputs@plt+0x10fb4>
   59bc0:	b	551fc <fputs@plt+0x440b4>
   59bc4:	mov	r2, #0
   59bc8:	ldr	r0, [r3]
   59bcc:	ldr	r1, [r3, #52]	; 0x34
   59bd0:	bl	43418 <fputs@plt+0x322d0>
   59bd4:	b	577f8 <fputs@plt+0x466b0>
   59bd8:	ldr	r1, [r4, #8]
   59bdc:	ldr	r0, [r9, #8]
   59be0:	bl	1cbdc <fputs@plt+0xba94>
   59be4:	mov	r3, #0
   59be8:	mov	r5, r0
   59bec:	add	r1, sp, #296	; 0x128
   59bf0:	str	r3, [sp, #296]	; 0x128
   59bf4:	ldr	r2, [r4, #4]
   59bf8:	ldr	r3, [sl, #16]
   59bfc:	add	r3, r3, r2, lsl #4
   59c00:	ldrb	r2, [r4]
   59c04:	ldr	r0, [r3, #4]
   59c08:	cmp	r2, #122	; 0x7a
   59c0c:	moveq	r2, #1
   59c10:	movne	r2, #2
   59c14:	bl	43498 <fputs@plt+0x32350>
   59c18:	subs	fp, r0, #0
   59c1c:	bne	560d4 <fputs@plt+0x44f8c>
   59c20:	ldr	r2, [sp, #296]	; 0x128
   59c24:	asr	r3, r2, #31
   59c28:	strd	r2, [r5]
   59c2c:	b	551fc <fputs@plt+0x440b4>
   59c30:	add	r3, r9, #44	; 0x2c
   59c34:	ldr	r2, [r4, #4]
   59c38:	ldr	r0, [pc, #2024]	; 5a428 <fputs@plt+0x492e0>
   59c3c:	ldr	r1, [sl, #16]
   59c40:	cmp	r2, #1
   59c44:	str	sl, [sp, #296]	; 0x128
   59c48:	str	r3, [sp, #300]	; 0x12c
   59c4c:	ldr	r3, [r4, #16]
   59c50:	str	r2, [sp, #304]	; 0x130
   59c54:	str	r3, [sp]
   59c58:	ldr	r3, [pc, #1996]	; 5a42c <fputs@plt+0x492e4>
   59c5c:	moveq	r3, r0
   59c60:	mov	r0, sl
   59c64:	ldr	r2, [r1, r2, lsl #4]
   59c68:	ldr	r1, [pc, #1984]	; 5a430 <fputs@plt+0x492e8>
   59c6c:	bl	37250 <fputs@plt+0x26108>
   59c70:	subs	r5, r0, #0
   59c74:	beq	59cd8 <fputs@plt+0x48b90>
   59c78:	mov	r3, #1
   59c7c:	ldr	r2, [pc, #1968]	; 5a434 <fputs@plt+0x492ec>
   59c80:	mov	r1, r5
   59c84:	mov	r0, sl
   59c88:	strb	r3, [sl, #149]	; 0x95
   59c8c:	mov	r3, #0
   59c90:	str	r3, [sp]
   59c94:	str	r3, [sp, #308]	; 0x134
   59c98:	add	r3, sp, #296	; 0x128
   59c9c:	bl	5cb2c <fputs@plt+0x4b9e4>
   59ca0:	subs	fp, r0, #0
   59ca4:	mov	r1, r5
   59ca8:	ldreq	fp, [sp, #308]	; 0x134
   59cac:	mov	r0, sl
   59cb0:	bl	1c334 <fputs@plt+0xb1ec>
   59cb4:	mov	r3, #0
   59cb8:	strb	r3, [sl, #149]	; 0x95
   59cbc:	cmp	fp, r3
   59cc0:	beq	551fc <fputs@plt+0x440b4>
   59cc4:	mov	r0, sl
   59cc8:	bl	20b50 <fputs@plt+0xfa08>
   59ccc:	cmp	fp, #7
   59cd0:	bne	560d4 <fputs@plt+0x44f8c>
   59cd4:	b	55784 <fputs@plt+0x4463c>
   59cd8:	mov	fp, #7
   59cdc:	b	59cc4 <fputs@plt+0x48b7c>
   59ce0:	mov	r0, sl
   59ce4:	ldr	r1, [r4, #4]
   59ce8:	bl	5ce54 <fputs@plt+0x4bd0c>
   59cec:	b	577f8 <fputs@plt+0x466b0>
   59cf0:	ldr	r2, [r4, #4]
   59cf4:	ldr	r3, [sl, #16]
   59cf8:	ldr	r1, [r4, #16]
   59cfc:	add	r3, r3, r2, lsl #4
   59d00:	mov	r2, #0
   59d04:	ldr	r0, [r3, #12]
   59d08:	add	r0, r0, #8
   59d0c:	bl	1d200 <fputs@plt+0xc0b8>
   59d10:	mov	r1, r0
   59d14:	mov	r0, sl
   59d18:	bl	20834 <fputs@plt+0xf6ec>
   59d1c:	ldr	r3, [sl, #24]
   59d20:	orr	r3, r3, #2
   59d24:	str	r3, [sl, #24]
   59d28:	b	551fc <fputs@plt+0x440b4>
   59d2c:	ldr	r2, [r4, #4]
   59d30:	ldr	r3, [sl, #16]
   59d34:	ldr	r1, [r4, #16]
   59d38:	add	r3, r3, r2, lsl #4
   59d3c:	mov	r2, #0
   59d40:	ldr	r0, [r3, #12]
   59d44:	add	r0, r0, #24
   59d48:	bl	1d200 <fputs@plt+0xc0b8>
   59d4c:	subs	r1, r0, #0
   59d50:	beq	59d90 <fputs@plt+0x48c48>
   59d54:	ldr	r2, [r1, #12]
   59d58:	ldr	r3, [r2, #8]
   59d5c:	cmp	r1, r3
   59d60:	ldreq	r3, [r1, #20]
   59d64:	streq	r3, [r2, #8]
   59d68:	beq	59d88 <fputs@plt+0x48c40>
   59d6c:	cmp	r3, #0
   59d70:	beq	59d88 <fputs@plt+0x48c40>
   59d74:	ldr	r2, [r3, #20]
   59d78:	cmp	r1, r2
   59d7c:	bne	59da0 <fputs@plt+0x48c58>
   59d80:	ldr	r2, [r1, #20]
   59d84:	str	r2, [r3, #20]
   59d88:	mov	r0, sl
   59d8c:	bl	201dc <fputs@plt+0xf094>
   59d90:	ldr	r3, [sl, #24]
   59d94:	orr	r3, r3, #2
   59d98:	str	r3, [sl, #24]
   59d9c:	b	551fc <fputs@plt+0x440b4>
   59da0:	mov	r3, r2
   59da4:	b	59d6c <fputs@plt+0x48c24>
   59da8:	ldr	r2, [r4, #4]
   59dac:	ldr	r3, [sl, #16]
   59db0:	ldr	r1, [r4, #16]
   59db4:	add	r3, r3, r2, lsl #4
   59db8:	mov	r2, #0
   59dbc:	ldr	r0, [r3, #12]
   59dc0:	add	r0, r0, #40	; 0x28
   59dc4:	bl	1d200 <fputs@plt+0xc0b8>
   59dc8:	subs	r5, r0, #0
   59dcc:	beq	551fc <fputs@plt+0x440b4>
   59dd0:	ldr	r0, [r5, #20]
   59dd4:	ldr	r3, [r5, #24]
   59dd8:	cmp	r0, r3
   59ddc:	bne	59e04 <fputs@plt+0x48cbc>
   59de0:	add	r0, r0, #8
   59de4:	ldr	r1, [r5, #4]
   59de8:	bl	13dc8 <fputs@plt+0x2c80>
   59dec:	ldr	r3, [r0, #60]	; 0x3c
   59df0:	add	r2, r0, #60	; 0x3c
   59df4:	cmp	r5, r3
   59df8:	ldr	r1, [r3, #32]
   59dfc:	bne	59e20 <fputs@plt+0x48cd8>
   59e00:	str	r1, [r2]
   59e04:	mov	r1, r5
   59e08:	mov	r0, sl
   59e0c:	bl	20730 <fputs@plt+0xf5e8>
   59e10:	ldr	r3, [sl, #24]
   59e14:	orr	r3, r3, #2
   59e18:	str	r3, [sl, #24]
   59e1c:	b	551fc <fputs@plt+0x440b4>
   59e20:	add	r2, r3, #32
   59e24:	mov	r3, r1
   59e28:	b	59df4 <fputs@plt+0x48cac>
   59e2c:	ldr	r3, [r4, #8]
   59e30:	ldr	r2, [r4, #12]
   59e34:	ldr	r1, [sp, #24]
   59e38:	str	r3, [sp, #72]	; 0x48
   59e3c:	mov	r3, #40	; 0x28
   59e40:	ldr	r0, [sp, #24]
   59e44:	mul	r2, r3, r2
   59e48:	ldr	r8, [r4, #16]
   59e4c:	add	r1, r1, r2
   59e50:	ldr	r2, [r0, r2]
   59e54:	str	r1, [sp, #48]	; 0x30
   59e58:	ldr	r1, [r4, #4]
   59e5c:	mla	r3, r3, r1, r0
   59e60:	ldrb	r1, [r4, #3]
   59e64:	str	r3, [sp, #32]
   59e68:	ldr	r3, [sl, #16]
   59e6c:	add	r3, r3, r1, lsl #4
   59e70:	ldr	r3, [r3, #4]
   59e74:	ldm	r3, {r3, r5}
   59e78:	ldr	r1, [r5, #4]
   59e7c:	ldr	r0, [r5, #44]	; 0x2c
   59e80:	ldr	r1, [r1, #24]
   59e84:	str	r3, [r5, #4]
   59e88:	ldr	r3, [r5]
   59e8c:	str	r1, [sp, #80]	; 0x50
   59e90:	mov	r1, #0
   59e94:	str	r5, [sp, #224]	; 0xe0
   59e98:	cmp	r0, r1
   59e9c:	str	r3, [sp, #228]	; 0xe4
   59ea0:	add	r3, sp, #296	; 0x128
   59ea4:	str	r1, [sp, #232]	; 0xe8
   59ea8:	str	r0, [sp, #236]	; 0xec
   59eac:	str	r2, [sp, #240]	; 0xf0
   59eb0:	add	r2, sp, #288	; 0x120
   59eb4:	str	r1, [sp, #244]	; 0xf4
   59eb8:	str	r1, [sp, #248]	; 0xf8
   59ebc:	str	r1, [sp, #252]	; 0xfc
   59ec0:	str	r1, [sp, #256]	; 0x100
   59ec4:	str	r1, [sp, #260]	; 0x104
   59ec8:	str	r1, [sp, #292]	; 0x124
   59ecc:	str	r3, [sp, #268]	; 0x10c
   59ed0:	str	r1, [sp, #264]	; 0x108
   59ed4:	str	r3, [sp, #272]	; 0x110
   59ed8:	mov	r3, #100	; 0x64
   59edc:	str	r1, [sp, #276]	; 0x114
   59ee0:	str	r3, [sp, #280]	; 0x118
   59ee4:	ldr	r3, [pc, #1356]	; 5a438 <fputs@plt+0x492f0>
   59ee8:	str	r3, [sp, #284]	; 0x11c
   59eec:	mov	r3, #256	; 0x100
   59ef0:	strh	r3, [r2]
   59ef4:	beq	59f18 <fputs@plt+0x48dd0>
   59ef8:	lsr	r0, r0, #3
   59efc:	add	r0, r0, #1
   59f00:	bl	1eb64 <fputs@plt+0xda1c>
   59f04:	cmp	r0, #0
   59f08:	str	r0, [sp, #232]	; 0xe8
   59f0c:	bne	59fc4 <fputs@plt+0x48e7c>
   59f10:	mov	r3, #1
   59f14:	str	r3, [sp, #248]	; 0xf8
   59f18:	ldr	r0, [sp, #292]	; 0x124
   59f1c:	bl	18c14 <fputs@plt+0x7acc>
   59f20:	ldr	r0, [sp, #232]	; 0xe8
   59f24:	bl	183dc <fputs@plt+0x7294>
   59f28:	ldr	r3, [sp, #248]	; 0xf8
   59f2c:	cmp	r3, #0
   59f30:	beq	59f48 <fputs@plt+0x48e00>
   59f34:	add	r0, sp, #264	; 0x108
   59f38:	bl	1c390 <fputs@plt+0xb248>
   59f3c:	ldr	r3, [sp, #244]	; 0xf4
   59f40:	add	r3, r3, #1
   59f44:	str	r3, [sp, #244]	; 0xf4
   59f48:	ldr	r5, [sp, #244]	; 0xf4
   59f4c:	cmp	r5, #0
   59f50:	bne	59f5c <fputs@plt+0x48e14>
   59f54:	add	r0, sp, #264	; 0x108
   59f58:	bl	1c390 <fputs@plt+0xb248>
   59f5c:	add	r0, sp, #264	; 0x108
   59f60:	bl	1de74 <fputs@plt+0xcd2c>
   59f64:	ldr	r3, [sp, #48]	; 0x30
   59f68:	mov	r6, r0
   59f6c:	ldrd	r2, [r3]
   59f70:	subs	r0, r2, r5
   59f74:	sbc	r1, r3, r5, asr #31
   59f78:	ldr	r3, [sp, #48]	; 0x30
   59f7c:	strd	r0, [r3]
   59f80:	ldr	r0, [sp, #32]
   59f84:	bl	1ca3c <fputs@plt+0xb8f4>
   59f88:	cmp	r5, #0
   59f8c:	beq	59fb4 <fputs@plt+0x48e6c>
   59f90:	cmp	r6, #0
   59f94:	beq	55784 <fputs@plt+0x4463c>
   59f98:	ldr	r3, [pc, #1180]	; 5a43c <fputs@plt+0x492f4>
   59f9c:	mvn	r2, #0
   59fa0:	mov	r1, r6
   59fa4:	ldr	r0, [sp, #32]
   59fa8:	str	r3, [sp]
   59fac:	mov	r3, #1
   59fb0:	bl	25c30 <fputs@plt+0x14ae8>
   59fb4:	ldr	r0, [sp, #32]
   59fb8:	ldr	r1, [sp, #40]	; 0x28
   59fbc:	bl	26d30 <fputs@plt+0x15be8>
   59fc0:	b	551fc <fputs@plt+0x440b4>
   59fc4:	ldr	r0, [r5, #32]
   59fc8:	bl	1facc <fputs@plt+0xe984>
   59fcc:	cmp	r0, #0
   59fd0:	str	r0, [sp, #292]	; 0x124
   59fd4:	beq	59f10 <fputs@plt+0x48dc8>
   59fd8:	ldr	r3, [pc, #1092]	; 5a424 <fputs@plt+0x492dc>
   59fdc:	ldr	r2, [r5, #32]
   59fe0:	ldr	r3, [r3, #608]	; 0x260
   59fe4:	udiv	r3, r3, r2
   59fe8:	ldr	r2, [sp, #236]	; 0xec
   59fec:	add	r3, r3, #1
   59ff0:	cmp	r3, r2
   59ff4:	bhi	5a010 <fputs@plt+0x48ec8>
   59ff8:	ldr	r1, [sp, #232]	; 0xe8
   59ffc:	and	r0, r3, #7
   5a000:	mov	ip, #1
   5a004:	ldrb	r2, [r1, r3, lsr #3]
   5a008:	orr	r2, r2, ip, lsl r0
   5a00c:	strb	r2, [r1, r3, lsr #3]
   5a010:	ldr	r3, [pc, #1064]	; 5a440 <fputs@plt+0x492f8>
   5a014:	add	r7, sp, #224	; 0xe0
   5a018:	mov	r1, #1
   5a01c:	mov	r0, r7
   5a020:	mov	r6, #0
   5a024:	str	r3, [sp, #252]	; 0xfc
   5a028:	ldr	r3, [r5, #12]
   5a02c:	ldr	r3, [r3, #56]	; 0x38
   5a030:	ldr	r2, [r3, #32]
   5a034:	ldr	r3, [r3, #36]	; 0x24
   5a038:	rev	r2, r2
   5a03c:	rev	r3, r3
   5a040:	bl	3d068 <fputs@plt+0x2bf20>
   5a044:	ldr	r2, [r5, #4]
   5a048:	ldr	r3, [r2, #24]
   5a04c:	str	r6, [sp, #252]	; 0xfc
   5a050:	bic	r3, r3, #268435456	; 0x10000000
   5a054:	str	r3, [r2, #24]
   5a058:	ldr	r3, [sp, #72]	; 0x48
   5a05c:	cmp	r6, r3
   5a060:	bge	5a070 <fputs@plt+0x48f28>
   5a064:	ldr	r3, [sp, #240]	; 0xf0
   5a068:	cmp	r3, #0
   5a06c:	bne	5a0ec <fputs@plt+0x48fa4>
   5a070:	ldr	r3, [r5, #4]
   5a074:	mov	r7, #1
   5a078:	ldr	r2, [sp, #80]	; 0x50
   5a07c:	str	r2, [r3, #24]
   5a080:	ldr	r2, [sp, #236]	; 0xec
   5a084:	cmp	r7, r2
   5a088:	bhi	59f18 <fputs@plt+0x48dd0>
   5a08c:	ldr	r2, [sp, #240]	; 0xf0
   5a090:	cmp	r2, #0
   5a094:	beq	59f18 <fputs@plt+0x48dd0>
   5a098:	ldr	r2, [sp, #232]	; 0xe8
   5a09c:	and	r6, r7, #7
   5a0a0:	mov	r3, #1
   5a0a4:	lsl	r6, r3, r6
   5a0a8:	lsr	r8, r7, #3
   5a0ac:	ldrb	r2, [r2, r7, lsr #3]
   5a0b0:	tst	r2, r6
   5a0b4:	beq	5a13c <fputs@plt+0x48ff4>
   5a0b8:	mov	r1, r7
   5a0bc:	mov	r0, r5
   5a0c0:	bl	14af4 <fputs@plt+0x39ac>
   5a0c4:	cmp	r7, r0
   5a0c8:	bne	5a17c <fputs@plt+0x49034>
   5a0cc:	ldrb	r2, [r5, #17]
   5a0d0:	cmp	r2, #0
   5a0d4:	beq	5a17c <fputs@plt+0x49034>
   5a0d8:	mov	r2, r7
   5a0dc:	ldr	r1, [pc, #864]	; 5a444 <fputs@plt+0x492fc>
   5a0e0:	add	r0, sp, #224	; 0xe0
   5a0e4:	bl	38abc <fputs@plt+0x27974>
   5a0e8:	b	5a17c <fputs@plt+0x49034>
   5a0ec:	ldr	r1, [r8, r6, lsl #2]
   5a0f0:	cmp	r1, #0
   5a0f4:	beq	5a134 <fputs@plt+0x48fec>
   5a0f8:	ldrb	r3, [r5, #17]
   5a0fc:	cmp	r3, #0
   5a100:	cmpne	r1, #1
   5a104:	ble	5a118 <fputs@plt+0x48fd0>
   5a108:	mov	r3, #0
   5a10c:	mov	r2, #1
   5a110:	mov	r0, r7
   5a114:	bl	3ceb0 <fputs@plt+0x2bd68>
   5a118:	mvn	r2, #0
   5a11c:	mvn	r3, #-2147483648	; 0x80000000
   5a120:	mov	r0, r7
   5a124:	strd	r2, [sp]
   5a128:	add	r2, sp, #192	; 0xc0
   5a12c:	ldr	r1, [r8, r6, lsl #2]
   5a130:	bl	3d250 <fputs@plt+0x2c108>
   5a134:	add	r6, r6, #1
   5a138:	b	5a058 <fputs@plt+0x48f10>
   5a13c:	mov	r1, r7
   5a140:	mov	r0, r5
   5a144:	bl	14af4 <fputs@plt+0x39ac>
   5a148:	cmp	r7, r0
   5a14c:	bne	5a15c <fputs@plt+0x49014>
   5a150:	ldrb	r2, [r5, #17]
   5a154:	cmp	r2, #0
   5a158:	bne	5a17c <fputs@plt+0x49034>
   5a15c:	mov	r2, r7
   5a160:	ldr	r1, [pc, #736]	; 5a448 <fputs@plt+0x49300>
   5a164:	add	r0, sp, #224	; 0xe0
   5a168:	bl	38abc <fputs@plt+0x27974>
   5a16c:	ldr	r2, [sp, #232]	; 0xe8
   5a170:	ldrb	r2, [r2, r8]
   5a174:	tst	r2, r6
   5a178:	bne	5a0b8 <fputs@plt+0x48f70>
   5a17c:	add	r7, r7, #1
   5a180:	b	5a080 <fputs@plt+0x48f38>
   5a184:	ldmib	r4, {r5, r6}
   5a188:	mov	r3, #40	; 0x28
   5a18c:	ldr	r2, [sp, #24]
   5a190:	mla	r5, r3, r5, r2
   5a194:	mla	r6, r3, r6, r2
   5a198:	ldrh	r3, [r5, #8]
   5a19c:	tst	r3, #32
   5a1a0:	beq	5a1b4 <fputs@plt+0x4906c>
   5a1a4:	ldr	r0, [r5]
   5a1a8:	ldrd	r2, [r6]
   5a1ac:	bl	1ddf0 <fputs@plt+0xcca8>
   5a1b0:	b	551fc <fputs@plt+0x440b4>
   5a1b4:	mov	r0, r5
   5a1b8:	bl	1dcf4 <fputs@plt+0xcbac>
   5a1bc:	ldrh	r3, [r5, #8]
   5a1c0:	tst	r3, #32
   5a1c4:	bne	5a1a4 <fputs@plt+0x4905c>
   5a1c8:	b	55784 <fputs@plt+0x4463c>
   5a1cc:	ldr	r2, [r4, #4]
   5a1d0:	mov	r3, #40	; 0x28
   5a1d4:	mul	r3, r3, r2
   5a1d8:	ldr	r2, [sp, #24]
   5a1dc:	add	r6, r2, r3
   5a1e0:	ldrh	r2, [r6, #8]
   5a1e4:	tst	r2, #32
   5a1e8:	beq	5a298 <fputs@plt+0x49150>
   5a1ec:	ldr	r2, [sp, #24]
   5a1f0:	ldr	r5, [r2, r3]
   5a1f4:	ldrh	r3, [r5, #26]
   5a1f8:	tst	r3, #2
   5a1fc:	bne	5a220 <fputs@plt+0x490d8>
   5a200:	tst	r3, #1
   5a204:	bne	5a214 <fputs@plt+0x490cc>
   5a208:	ldr	r0, [r5, #8]
   5a20c:	bl	16a30 <fputs@plt+0x58e8>
   5a210:	str	r0, [r5, #8]
   5a214:	ldrh	r3, [r5, #26]
   5a218:	orr	r3, r3, #2
   5a21c:	strh	r3, [r5, #26]
   5a220:	ldr	r3, [r5, #8]
   5a224:	cmp	r3, #0
   5a228:	beq	5a298 <fputs@plt+0x49150>
   5a22c:	ldrd	r6, [r3]
   5a230:	ldr	r3, [r3, #8]
   5a234:	cmp	r3, #0
   5a238:	str	r3, [r5, #8]
   5a23c:	ldreq	r1, [r5]
   5a240:	beq	5a274 <fputs@plt+0x4912c>
   5a244:	mov	r0, #40	; 0x28
   5a248:	mov	r2, r6
   5a24c:	ldr	r1, [r4, #12]
   5a250:	mov	r3, r7
   5a254:	ldr	ip, [sp, #24]
   5a258:	mla	r0, r0, r1, ip
   5a25c:	bl	1cb8c <fputs@plt+0xba44>
   5a260:	b	59108 <fputs@plt+0x47fc0>
   5a264:	ldr	r8, [r1]
   5a268:	ldr	r0, [r5, #4]
   5a26c:	bl	1c334 <fputs@plt+0xb1ec>
   5a270:	mov	r1, r8
   5a274:	cmp	r1, #0
   5a278:	bne	5a264 <fputs@plt+0x4911c>
   5a27c:	mov	r3, #65536	; 0x10000
   5a280:	str	r1, [r5]
   5a284:	str	r1, [r5, #8]
   5a288:	str	r1, [r5, #12]
   5a28c:	str	r1, [r5, #20]
   5a290:	str	r3, [r5, #24]
   5a294:	b	5a244 <fputs@plt+0x490fc>
   5a298:	mov	r0, r6
   5a29c:	bl	1ca3c <fputs@plt+0xb8f4>
   5a2a0:	b	590f4 <fputs@plt+0x47fac>
   5a2a4:	ldr	r7, [r4, #4]
   5a2a8:	mov	r3, #40	; 0x28
   5a2ac:	ldr	r2, [sp, #24]
   5a2b0:	ldr	r1, [sp, #24]
   5a2b4:	mla	r2, r3, r7, r2
   5a2b8:	str	r2, [sp, #32]
   5a2bc:	ldr	r2, [r4, #12]
   5a2c0:	mla	r3, r3, r2, r1
   5a2c4:	str	r3, [sp, #72]	; 0x48
   5a2c8:	ldr	r3, [r4, #16]
   5a2cc:	str	r3, [sp, #48]	; 0x30
   5a2d0:	ldr	r3, [sp, #32]
   5a2d4:	ldrh	r3, [r3, #8]
   5a2d8:	tst	r3, #32
   5a2dc:	beq	5a38c <fputs@plt+0x49244>
   5a2e0:	ldr	r3, [sp, #48]	; 0x30
   5a2e4:	cmp	r3, #0
   5a2e8:	beq	5a400 <fputs@plt+0x492b8>
   5a2ec:	ldr	r3, [sp, #32]
   5a2f0:	ldr	r5, [r3]
   5a2f4:	ldr	r3, [sp, #72]	; 0x48
   5a2f8:	ldrd	r2, [r3]
   5a2fc:	strd	r2, [sp, #80]	; 0x50
   5a300:	ldr	r3, [r5, #28]
   5a304:	ldr	r2, [sp, #48]	; 0x30
   5a308:	cmp	r2, r3
   5a30c:	beq	5a3e8 <fputs@plt+0x492a0>
   5a310:	ldr	r8, [r5, #8]
   5a314:	cmp	r8, #0
   5a318:	beq	5a3e0 <fputs@plt+0x49298>
   5a31c:	add	r3, r5, #20
   5a320:	mov	r7, r3
   5a324:	ldrh	r3, [r5, #26]
   5a328:	tst	r3, #1
   5a32c:	bne	5a33c <fputs@plt+0x491f4>
   5a330:	mov	r0, r8
   5a334:	bl	16a30 <fputs@plt+0x58e8>
   5a338:	mov	r8, r0
   5a33c:	ldr	r6, [r5, #20]
   5a340:	cmp	r6, #0
   5a344:	bne	5a3a8 <fputs@plt+0x49260>
   5a348:	mov	r0, r5
   5a34c:	bl	1dd8c <fputs@plt+0xcc44>
   5a350:	mov	r3, r7
   5a354:	cmp	r0, #0
   5a358:	mov	r1, r0
   5a35c:	str	r0, [r3]
   5a360:	beq	5a3c8 <fputs@plt+0x49280>
   5a364:	mov	r2, #0
   5a368:	mov	r3, #0
   5a36c:	str	r1, [sp, #92]	; 0x5c
   5a370:	mov	r0, r8
   5a374:	strd	r2, [r1]
   5a378:	str	r6, [r1, #8]
   5a37c:	bl	14540 <fputs@plt+0x33f8>
   5a380:	ldr	r1, [sp, #92]	; 0x5c
   5a384:	str	r0, [r1, #12]
   5a388:	b	5a3c8 <fputs@plt+0x49280>
   5a38c:	ldr	r0, [sp, #32]
   5a390:	bl	1dcf4 <fputs@plt+0xcbac>
   5a394:	ldr	r3, [sp, #32]
   5a398:	ldrh	r3, [r3, #8]
   5a39c:	tst	r3, #32
   5a3a0:	bne	5a2e0 <fputs@plt+0x49198>
   5a3a4:	b	55784 <fputs@plt+0x4463c>
   5a3a8:	ldr	r0, [r6, #12]
   5a3ac:	add	r3, r6, #8
   5a3b0:	mov	r7, r3
   5a3b4:	cmp	r0, #0
   5a3b8:	bne	5a4ac <fputs@plt+0x49364>
   5a3bc:	mov	r0, r8
   5a3c0:	bl	14540 <fputs@plt+0x33f8>
   5a3c4:	str	r0, [r6, #12]
   5a3c8:	mov	r3, #0
   5a3cc:	str	r3, [r5, #8]
   5a3d0:	str	r3, [r5, #12]
   5a3d4:	ldrh	r3, [r5, #26]
   5a3d8:	orr	r3, r3, #1
   5a3dc:	strh	r3, [r5, #26]
   5a3e0:	ldr	r3, [sp, #48]	; 0x30
   5a3e4:	str	r3, [r5, #28]
   5a3e8:	ldr	r2, [r5, #20]
   5a3ec:	cmp	r2, #0
   5a3f0:	bne	5a4d8 <fputs@plt+0x49390>
   5a3f4:	ldr	r3, [sp, #48]	; 0x30
   5a3f8:	cmp	r3, #0
   5a3fc:	blt	551fc <fputs@plt+0x440b4>
   5a400:	ldr	r1, [sp, #32]
   5a404:	ldr	r3, [sp, #72]	; 0x48
   5a408:	ldr	r0, [r1]
   5a40c:	ldrd	r2, [r3]
   5a410:	bl	1ddf0 <fputs@plt+0xcca8>
   5a414:	b	551fc <fputs@plt+0x440b4>
   5a418:	ldrdeq	pc, [r8], -r0
   5a41c:			; <UNDEFINED> instruction: 0x00011ab4
   5a420:	ldrdeq	r1, [r1], -r6
   5a424:	andeq	fp, r8, r0, lsr r1
   5a428:	andeq	r7, r7, lr, lsr fp
   5a42c:	andeq	r7, r7, r1, asr fp
   5a430:	andeq	r7, r7, r5, lsr #25
   5a434:	andeq	fp, r6, r0, lsl #24
   5a438:	blcc	fe70cc40 <stderr@@GLIBC_2.4+0xfe680ed8>
   5a43c:	ldrdeq	r8, [r1], -ip
   5a440:	andeq	r7, r7, r5, ror #25
   5a444:	andeq	r7, r7, fp, lsl #26
   5a448:	strdeq	r7, [r7], -r5
   5a44c:	andeq	r7, r7, sp, lsr #26
   5a450:	stclgt	12, cr12, [ip], {205}	; 0xcd
   5a454:			; <UNDEFINED> instruction: 0xffffec90
   5a458:	andeq	r6, r7, ip, asr #10
   5a45c:	ldrdeq	pc, [r6], -ip
   5a460:	andeq	r7, r7, r4, ror #22
   5a464:	andeq	r7, r7, r2, asr sp
   5a468:	andeq	r7, r7, pc, asr fp
   5a46c:			; <UNDEFINED> instruction: 0x00072ab0
   5a470:	andeq	r7, r7, r6, lsl #27
   5a474:	andeq	r7, r7, lr, lsr #27
   5a478:	andeq	r7, r7, fp, ror #22
   5a47c:	andeq	r7, r7, fp, lsl #23
   5a480:	ldrdeq	r7, [r7], -r9
   5a484:	strdeq	r7, [r7], -sl
   5a488:	andeq	r7, r7, r1, lsl #28
   5a48c:	muleq	r7, r5, lr
   5a490:	strdeq	r7, [r7], -sp
   5a494:	andeq	r7, r7, r3, ror pc
   5a498:	andeq	r8, r7, r7, lsr r0
   5a49c:	andeq	r8, r7, r8, lsr #1
   5a4a0:	andeq	r8, r7, r3, asr #2
   5a4a4:	andeq	r3, r7, r0, ror sl
   5a4a8:	strdeq	r8, [r7], -fp
   5a4ac:	add	r2, sp, #296	; 0x128
   5a4b0:	add	r1, sp, #224	; 0xe0
   5a4b4:	bl	1446c <fputs@plt+0x3324>
   5a4b8:	mov	r3, #0
   5a4bc:	mov	r1, r8
   5a4c0:	str	r3, [r6, #12]
   5a4c4:	ldr	r0, [sp, #224]	; 0xe0
   5a4c8:	bl	14400 <fputs@plt+0x32b8>
   5a4cc:	mov	r8, r0
   5a4d0:	ldr	r6, [r6, #8]
   5a4d4:	b	5a340 <fputs@plt+0x491f8>
   5a4d8:	ldr	r3, [r2, #12]
   5a4dc:	cmp	r3, #0
   5a4e0:	ldreq	r2, [r2, #8]
   5a4e4:	beq	5a3ec <fputs@plt+0x492a4>
   5a4e8:	ldrd	r0, [r3]
   5a4ec:	ldrd	r6, [sp, #80]	; 0x50
   5a4f0:	cmp	r0, r6
   5a4f4:	sbcs	ip, r1, r7
   5a4f8:	ldrlt	r3, [r3, #8]
   5a4fc:	blt	5a4dc <fputs@plt+0x49394>
   5a500:	ldrd	r6, [sp, #80]	; 0x50
   5a504:	cmp	r6, r0
   5a508:	sbcs	r1, r7, r1
   5a50c:	bge	551e8 <fputs@plt+0x440a0>
   5a510:	ldr	r3, [r3, #12]
   5a514:	b	5a4dc <fputs@plt+0x49394>
   5a518:	ldr	r6, [r4, #12]
   5a51c:	mov	r3, #40	; 0x28
   5a520:	ldr	r2, [sp, #24]
   5a524:	ldr	r5, [r4, #16]
   5a528:	mla	r6, r3, r6, r2
   5a52c:	ldrb	r3, [r4, #3]
   5a530:	cmp	r3, #0
   5a534:	ldrne	r2, [r5, #20]
   5a538:	ldrne	r3, [r9, #176]	; 0xb0
   5a53c:	bne	5a55c <fputs@plt+0x49414>
   5a540:	ldr	r3, [sl, #132]	; 0x84
   5a544:	ldr	r2, [r9, #184]	; 0xb8
   5a548:	cmp	r2, r3
   5a54c:	blt	5a574 <fputs@plt+0x4942c>
   5a550:	ldr	r1, [pc, #-268]	; 5a44c <fputs@plt+0x49304>
   5a554:	b	57a10 <fputs@plt+0x468c8>
   5a558:	ldr	r3, [r3, #4]
   5a55c:	cmp	r3, #0
   5a560:	beq	5a540 <fputs@plt+0x493f8>
   5a564:	ldr	r1, [r3, #28]
   5a568:	cmp	r1, r2
   5a56c:	bne	5a558 <fputs@plt+0x49410>
   5a570:	b	551fc <fputs@plt+0x440b4>
   5a574:	ldrh	r3, [r6, #8]
   5a578:	tst	r3, #64	; 0x40
   5a57c:	ldrne	r8, [r6]
   5a580:	bne	5a668 <fputs@plt+0x49520>
   5a584:	mov	r3, #10
   5a588:	mov	r0, sl
   5a58c:	ldr	r7, [r5, #8]
   5a590:	ldr	r2, [r5, #12]
   5a594:	cmp	r2, #0
   5a598:	add	r7, r2, r7
   5a59c:	addeq	r7, r7, #1
   5a5a0:	add	r2, r2, #20
   5a5a4:	mla	r3, r3, r7, r2
   5a5a8:	ldr	r2, [r5, #16]
   5a5ac:	add	r2, r2, r3, lsl #2
   5a5b0:	asr	r3, r2, #31
   5a5b4:	bl	1def8 <fputs@plt+0xcdb0>
   5a5b8:	ldr	r3, [sp, #28]
   5a5bc:	subs	r8, r0, #0
   5a5c0:	ldr	r2, [pc, #-376]	; 5a450 <fputs@plt+0x49308>
   5a5c4:	sub	r3, r4, r3
   5a5c8:	asr	r3, r3, #2
   5a5cc:	mul	r2, r2, r3
   5a5d0:	str	r2, [sp, #24]
   5a5d4:	beq	55784 <fputs@plt+0x4463c>
   5a5d8:	mov	r0, r6
   5a5dc:	bl	1ccd8 <fputs@plt+0xbb90>
   5a5e0:	mov	r3, #64	; 0x40
   5a5e4:	str	r8, [r6]
   5a5e8:	ldr	r2, [sp, #24]
   5a5ec:	strh	r3, [r6, #8]
   5a5f0:	ldr	r3, [r5, #12]
   5a5f4:	str	r9, [r8]
   5a5f8:	str	r7, [r8, #64]	; 0x40
   5a5fc:	str	r2, [r8, #48]	; 0x30
   5a600:	mov	r2, #128	; 0x80
   5a604:	str	r3, [r8, #68]	; 0x44
   5a608:	ldr	r3, [r9, #8]
   5a60c:	str	r3, [r8, #16]
   5a610:	ldr	r3, [r9, #28]
   5a614:	str	r3, [r8, #56]	; 0x38
   5a618:	ldr	r3, [r9, #56]	; 0x38
   5a61c:	str	r3, [r8, #24]
   5a620:	ldr	r3, [r9, #36]	; 0x24
   5a624:	str	r3, [r8, #44]	; 0x2c
   5a628:	ldr	r3, [r9, #4]
   5a62c:	str	r3, [r8, #8]
   5a630:	ldr	r3, [r9, #32]
   5a634:	str	r3, [r8, #52]	; 0x34
   5a638:	ldr	r3, [r5, #20]
   5a63c:	str	r3, [r8, #28]
   5a640:	ldr	r3, [r9, #200]	; 0xc8
   5a644:	str	r3, [r8, #20]
   5a648:	ldr	r3, [r9, #196]	; 0xc4
   5a64c:	str	r3, [r8, #60]	; 0x3c
   5a650:	mov	r3, #40	; 0x28
   5a654:	mla	r7, r3, r7, r8
   5a658:	add	r3, r8, #80	; 0x50
   5a65c:	add	r7, r7, #80	; 0x50
   5a660:	cmp	r3, r7
   5a664:	bne	5a718 <fputs@plt+0x495d0>
   5a668:	ldr	r3, [r9, #184]	; 0xb8
   5a66c:	mov	r2, #40	; 0x28
   5a670:	mov	r1, #0
   5a674:	ldr	r0, [r8, #64]	; 0x40
   5a678:	add	r3, r3, #1
   5a67c:	str	r3, [r9, #184]	; 0xb8
   5a680:	ldr	r3, [r9, #176]	; 0xb0
   5a684:	str	r3, [r8, #4]
   5a688:	ldr	r3, [sp, #68]	; 0x44
   5a68c:	str	r3, [r8, #32]
   5a690:	ldr	r3, [sp, #88]	; 0x58
   5a694:	str	r3, [r8, #36]	; 0x24
   5a698:	ldr	r3, [r9, #92]	; 0x5c
   5a69c:	str	r3, [r8, #72]	; 0x48
   5a6a0:	ldr	r3, [r9]
   5a6a4:	ldr	r3, [r3, #84]	; 0x54
   5a6a8:	str	r3, [r8, #76]	; 0x4c
   5a6ac:	ldr	r3, [r9, #204]	; 0xcc
   5a6b0:	str	r3, [r8, #40]	; 0x28
   5a6b4:	add	r3, r8, #80	; 0x50
   5a6b8:	str	r3, [sp, #24]
   5a6bc:	ldr	ip, [sp, #24]
   5a6c0:	str	r0, [r9, #28]
   5a6c4:	str	r3, [r9, #8]
   5a6c8:	ldrh	r3, [r8, #68]	; 0x44
   5a6cc:	str	r1, [r9, #92]	; 0x5c
   5a6d0:	mla	r0, r2, r0, ip
   5a6d4:	ldr	r2, [r5]
   5a6d8:	str	r8, [r9, #176]	; 0xb0
   5a6dc:	str	r1, [r9, #204]	; 0xcc
   5a6e0:	str	r0, [r9, #56]	; 0x38
   5a6e4:	add	r0, r0, r3, lsl #2
   5a6e8:	str	r2, [r9, #4]
   5a6ec:	str	r2, [sp, #28]
   5a6f0:	ldr	r2, [r5, #4]
   5a6f4:	str	r3, [r9, #36]	; 0x24
   5a6f8:	str	r2, [r9, #32]
   5a6fc:	str	r0, [r9, #200]	; 0xc8
   5a700:	ldr	r2, [r5, #16]
   5a704:	ldr	r3, [sp, #28]
   5a708:	str	r2, [r9, #196]	; 0xc4
   5a70c:	sub	r4, r3, #20
   5a710:	bl	10f20 <memset@plt>
   5a714:	b	551fc <fputs@plt+0x440b4>
   5a718:	add	r3, r3, #40	; 0x28
   5a71c:	strh	r2, [r3, #-32]	; 0xffffffe0
   5a720:	str	sl, [r3, #-8]
   5a724:	b	5a660 <fputs@plt+0x49518>
   5a728:	ldr	r1, [r4, #8]
   5a72c:	ldr	r0, [r9, #8]
   5a730:	bl	1cbdc <fputs@plt+0xba94>
   5a734:	ldr	r2, [r9, #176]	; 0xb0
   5a738:	mov	ip, #20
   5a73c:	ldr	r1, [r2, #8]
   5a740:	ldr	r3, [r2, #48]	; 0x30
   5a744:	mla	r3, ip, r3, r1
   5a748:	ldr	r1, [r4, #4]
   5a74c:	mov	ip, #40	; 0x28
   5a750:	ldr	r3, [r3, #4]
   5a754:	add	r3, r3, r1
   5a758:	ldr	r1, [r2, #16]
   5a75c:	mov	r2, #4096	; 0x1000
   5a760:	mla	r1, ip, r3, r1
   5a764:	bl	1cc2c <fputs@plt+0xbae4>
   5a768:	b	551fc <fputs@plt+0x440b4>
   5a76c:	ldr	r1, [sl, #24]
   5a770:	ldr	r2, [r4, #8]
   5a774:	tst	r1, #16777216	; 0x1000000
   5a778:	asr	r3, r2, #31
   5a77c:	beq	5a79c <fputs@plt+0x49654>
   5a780:	ldr	r1, [sl, #448]	; 0x1c0
   5a784:	ldr	ip, [sl, #452]	; 0x1c4
   5a788:	adds	r1, r1, r2
   5a78c:	adc	r3, ip, r3
   5a790:	str	r1, [sl, #448]	; 0x1c0
   5a794:	str	r3, [sl, #452]	; 0x1c4
   5a798:	b	551fc <fputs@plt+0x440b4>
   5a79c:	ldr	r1, [r4, #4]
   5a7a0:	cmp	r1, #0
   5a7a4:	beq	5a7c4 <fputs@plt+0x4967c>
   5a7a8:	ldr	r1, [sl, #440]	; 0x1b8
   5a7ac:	ldr	ip, [sl, #444]	; 0x1bc
   5a7b0:	adds	r1, r1, r2
   5a7b4:	adc	r3, ip, r3
   5a7b8:	str	r1, [sl, #440]	; 0x1b8
   5a7bc:	str	r3, [sl, #444]	; 0x1bc
   5a7c0:	b	551fc <fputs@plt+0x440b4>
   5a7c4:	ldr	r1, [r9, #144]	; 0x90
   5a7c8:	ldr	r0, [r9, #148]	; 0x94
   5a7cc:	adds	r1, r1, r2
   5a7d0:	adc	r3, r0, r3
   5a7d4:	str	r1, [r9, #144]	; 0x90
   5a7d8:	str	r3, [r9, #148]	; 0x94
   5a7dc:	b	551fc <fputs@plt+0x440b4>
   5a7e0:	ldr	r3, [r4, #4]
   5a7e4:	cmp	r3, #0
   5a7e8:	beq	5a804 <fputs@plt+0x496bc>
   5a7ec:	add	r1, sl, #448	; 0x1c0
   5a7f0:	ldrd	r2, [r1, #-8]
   5a7f4:	orrs	r3, r2, r3
   5a7f8:	ldrdeq	r2, [r1]
   5a7fc:	beq	5808c <fputs@plt+0x46f44>
   5a800:	b	551fc <fputs@plt+0x440b4>
   5a804:	ldrd	r2, [r9, #144]	; 0x90
   5a808:	orrs	r3, r2, r3
   5a80c:	addeq	r3, sl, #448	; 0x1c0
   5a810:	ldrdeq	r2, [r3]
   5a814:	beq	5808c <fputs@plt+0x46f44>
   5a818:	b	551fc <fputs@plt+0x440b4>
   5a81c:	ldr	r3, [r9, #176]	; 0xb0
   5a820:	mov	r5, #40	; 0x28
   5a824:	ldr	r2, [r4, #4]
   5a828:	cmp	r3, #0
   5a82c:	ldreq	r3, [sp, #24]
   5a830:	mul	r5, r5, r2
   5a834:	beq	5a848 <fputs@plt+0x49700>
   5a838:	ldr	r2, [r3, #4]
   5a83c:	cmp	r2, #0
   5a840:	bne	5a888 <fputs@plt+0x49740>
   5a844:	ldr	r3, [r3, #16]
   5a848:	add	r5, r3, r5
   5a84c:	mov	r6, #40	; 0x28
   5a850:	mov	r0, r5
   5a854:	bl	192d0 <fputs@plt+0x8188>
   5a858:	ldr	r3, [r4, #8]
   5a85c:	mul	r6, r6, r3
   5a860:	ldr	r3, [sp, #24]
   5a864:	add	r0, r3, r6
   5a868:	bl	192d0 <fputs@plt+0x8188>
   5a86c:	ldr	r3, [sp, #24]
   5a870:	ldrd	r0, [r3, r6]
   5a874:	ldrd	r2, [r5]
   5a878:	cmp	r2, r0
   5a87c:	sbcs	r3, r3, r1
   5a880:	strdlt	r0, [r5]
   5a884:	b	551fc <fputs@plt+0x440b4>
   5a888:	mov	r3, r2
   5a88c:	b	5a838 <fputs@plt+0x496f0>
   5a890:	ldr	r2, [r4, #4]
   5a894:	mov	r3, #40	; 0x28
   5a898:	mul	r3, r3, r2
   5a89c:	ldr	r2, [sp, #24]
   5a8a0:	ldrd	r6, [r2, r3]
   5a8a4:	cmp	r6, #1
   5a8a8:	sbcs	r2, r7, #0
   5a8ac:	blt	551fc <fputs@plt+0x440b4>
   5a8b0:	ldr	r2, [r4, #12]
   5a8b4:	subs	r0, r6, r2
   5a8b8:	sbc	r1, r7, r2, asr #31
   5a8bc:	ldr	r2, [sp, #24]
   5a8c0:	strd	r0, [r2, r3]
   5a8c4:	b	551e8 <fputs@plt+0x440a0>
   5a8c8:	ldr	r6, [r4, #4]
   5a8cc:	mov	r5, #40	; 0x28
   5a8d0:	ldr	r1, [r4, #8]
   5a8d4:	ldr	r0, [r9, #8]
   5a8d8:	mul	r6, r5, r6
   5a8dc:	ldr	r7, [r4, #12]
   5a8e0:	bl	1cbdc <fputs@plt+0xba94>
   5a8e4:	ldr	r3, [sp, #24]
   5a8e8:	ldrd	r2, [r3, r6]
   5a8ec:	cmp	r2, #1
   5a8f0:	strd	r2, [sp, #32]
   5a8f4:	sbcs	r3, r3, #0
   5a8f8:	mvnlt	r2, #0
   5a8fc:	movlt	r3, r2
   5a900:	blt	5a930 <fputs@plt+0x497e8>
   5a904:	ldr	r3, [sp, #24]
   5a908:	mul	r5, r5, r7
   5a90c:	ldrd	r6, [r3, r5]
   5a910:	cmp	r6, #0
   5a914:	sbcs	r3, r7, #0
   5a918:	ldr	r3, [sp, #32]
   5a91c:	movlt	r6, #0
   5a920:	movlt	r7, #0
   5a924:	adds	r2, r6, r3
   5a928:	ldr	r3, [sp, #36]	; 0x24
   5a92c:	adc	r3, r7, r3
   5a930:	strd	r2, [r0]
   5a934:	b	551fc <fputs@plt+0x440b4>
   5a938:	ldr	r2, [r4, #4]
   5a93c:	mov	r3, #40	; 0x28
   5a940:	mul	r3, r3, r2
   5a944:	ldr	r2, [sp, #24]
   5a948:	ldrd	r6, [r2, r3]
   5a94c:	orrs	r2, r6, r7
   5a950:	beq	551fc <fputs@plt+0x440b4>
   5a954:	b	5a8b0 <fputs@plt+0x49768>
   5a958:	ldr	r2, [r4, #4]
   5a95c:	mov	r3, #40	; 0x28
   5a960:	ldr	r1, [sp, #24]
   5a964:	mul	r3, r3, r2
   5a968:	ldr	r2, [sp, #24]
   5a96c:	add	r1, r1, r3
   5a970:	ldr	r1, [r1, #4]
   5a974:	ldr	r2, [r2, r3]
   5a978:	subs	r2, r2, #1
   5a97c:	str	r2, [sp, #120]	; 0x78
   5a980:	sbc	r2, r1, #0
   5a984:	str	r2, [sp, #124]	; 0x7c
   5a988:	ldr	r2, [sp, #24]
   5a98c:	ldrd	r0, [sp, #120]	; 0x78
   5a990:	strd	r0, [r2, r3]
   5a994:	mov	r2, r0
   5a998:	mov	r3, r1
   5a99c:	b	5808c <fputs@plt+0x46f44>
   5a9a0:	ldr	r2, [r4, #4]
   5a9a4:	mov	r3, #40	; 0x28
   5a9a8:	ldr	lr, [sp, #24]
   5a9ac:	mul	r3, r3, r2
   5a9b0:	ldr	r2, [sp, #24]
   5a9b4:	ldrd	r0, [r2, r3]
   5a9b8:	adds	ip, r0, #1
   5a9bc:	adc	r2, r1, #0
   5a9c0:	str	ip, [lr, r3]
   5a9c4:	add	r3, lr, r3
   5a9c8:	str	r2, [r3, #4]
   5a9cc:	orrs	r3, r0, r1
   5a9d0:	b	58090 <fputs@plt+0x46f48>
   5a9d4:	ldrb	r5, [r4, #3]
   5a9d8:	mov	r6, #0
   5a9dc:	mov	r0, sl
   5a9e0:	mov	r3, r6
   5a9e4:	add	r2, r5, #7
   5a9e8:	lsl	r2, r2, #2
   5a9ec:	bl	1d400 <fputs@plt+0xc2b8>
   5a9f0:	ldr	r3, [sp, #28]
   5a9f4:	cmp	r0, #0
   5a9f8:	ldr	r2, [pc, #-1456]	; 5a450 <fputs@plt+0x49308>
   5a9fc:	sub	r3, r4, r3
   5aa00:	asr	r3, r3, #2
   5aa04:	mul	r3, r2, r3
   5aa08:	beq	55784 <fputs@plt+0x4463c>
   5aa0c:	ldr	r2, [r4, #16]
   5aa10:	str	r3, [r0, #16]
   5aa14:	ldr	r3, [pc, #-1480]	; 5a454 <fputs@plt+0x4930c>
   5aa18:	stmib	r0, {r2, r6, r9}
   5aa1c:	strb	r5, [r0, #26]
   5aa20:	strh	r3, [r4]
   5aa24:	str	r0, [r4, #16]
   5aa28:	ldr	r3, [r4, #12]
   5aa2c:	mov	ip, #40	; 0x28
   5aa30:	ldr	r5, [r4, #16]
   5aa34:	ldr	r2, [sp, #24]
   5aa38:	ldrb	r1, [r5, #26]
   5aa3c:	mla	r3, ip, r3, r2
   5aa40:	ldr	r2, [r5, #8]
   5aa44:	cmp	r2, r3
   5aa48:	bne	5aad0 <fputs@plt+0x49988>
   5aa4c:	ldr	r2, [r3, #12]
   5aa50:	add	r6, sp, #296	; 0x128
   5aa54:	mov	r0, r5
   5aa58:	add	r2, r2, #1
   5aa5c:	str	r2, [r3, #12]
   5aa60:	mov	r3, #1
   5aa64:	add	r2, sp, #304	; 0x130
   5aa68:	str	sl, [sp, #328]	; 0x148
   5aa6c:	strh	r3, [r2]
   5aa70:	mov	r3, #0
   5aa74:	add	r2, r5, #28
   5aa78:	str	r3, [sp, #320]	; 0x140
   5aa7c:	str	r6, [r5]
   5aa80:	strh	r3, [r5, #24]
   5aa84:	ldr	r3, [r5, #4]
   5aa88:	ldr	r3, [r3, #12]
   5aa8c:	blx	r3
   5aa90:	ldrb	r3, [r5, #25]
   5aa94:	cmp	r3, #0
   5aa98:	bne	5ab00 <fputs@plt+0x499b8>
   5aa9c:	ldrb	r3, [r5, #24]
   5aaa0:	cmp	r3, #0
   5aaa4:	beq	551fc <fputs@plt+0x440b4>
   5aaa8:	ldr	r1, [r4, #-16]
   5aaac:	cmp	r1, #0
   5aab0:	beq	551fc <fputs@plt+0x440b4>
   5aab4:	ldr	ip, [sp, #24]
   5aab8:	mov	r0, #40	; 0x28
   5aabc:	mov	r2, #1
   5aac0:	mov	r3, #0
   5aac4:	mla	r0, r0, r1, ip
   5aac8:	bl	1cb8c <fputs@plt+0xba44>
   5aacc:	b	551fc <fputs@plt+0x440b4>
   5aad0:	sub	r2, r1, #1
   5aad4:	add	lr, r5, #28
   5aad8:	str	r3, [r5, #8]
   5aadc:	cmn	r2, #1
   5aae0:	beq	5aa4c <fputs@plt+0x49904>
   5aae4:	ldr	r0, [r4, #8]
   5aae8:	ldr	r6, [sp, #24]
   5aaec:	add	r0, r2, r0
   5aaf0:	mla	r0, ip, r0, r6
   5aaf4:	str	r0, [lr, r2, lsl #2]
   5aaf8:	sub	r2, r2, #1
   5aafc:	b	5aadc <fputs@plt+0x49994>
   5ab00:	ldr	r3, [r5, #20]
   5ab04:	cmp	r3, #0
   5ab08:	beq	5ab28 <fputs@plt+0x499e0>
   5ab0c:	mov	r0, r6
   5ab10:	bl	2a2c0 <fputs@plt+0x19178>
   5ab14:	mov	r2, r0
   5ab18:	ldr	r1, [pc, #-1736]	; 5a458 <fputs@plt+0x49310>
   5ab1c:	mov	r0, r9
   5ab20:	bl	37198 <fputs@plt+0x26050>
   5ab24:	ldr	fp, [r5, #20]
   5ab28:	add	r0, sp, #296	; 0x128
   5ab2c:	bl	1ccd8 <fputs@plt+0xbb90>
   5ab30:	cmp	fp, #0
   5ab34:	beq	5aa9c <fputs@plt+0x49954>
   5ab38:	b	560d4 <fputs@plt+0x44f8c>
   5ab3c:	ldr	r5, [r4, #4]
   5ab40:	mov	r3, #40	; 0x28
   5ab44:	ldr	r2, [sp, #24]
   5ab48:	ldr	r1, [r4, #16]
   5ab4c:	mla	r5, r3, r5, r2
   5ab50:	mov	r0, r5
   5ab54:	bl	1c8e4 <fputs@plt+0xb79c>
   5ab58:	subs	fp, r0, #0
   5ab5c:	beq	5ab74 <fputs@plt+0x49a2c>
   5ab60:	mov	r0, r5
   5ab64:	bl	2a2c0 <fputs@plt+0x19178>
   5ab68:	mov	r2, r0
   5ab6c:	ldr	r1, [pc, #-1820]	; 5a458 <fputs@plt+0x49310>
   5ab70:	b	5b494 <fputs@plt+0x4a34c>
   5ab74:	mov	r0, r5
   5ab78:	ldr	r1, [sp, #40]	; 0x28
   5ab7c:	bl	26d30 <fputs@plt+0x15be8>
   5ab80:	mov	r0, r5
   5ab84:	bl	15108 <fputs@plt+0x3fc0>
   5ab88:	subs	fp, r0, #0
   5ab8c:	b	56058 <fputs@plt+0x44f10>
   5ab90:	mov	r3, #0
   5ab94:	mov	r0, sl
   5ab98:	str	r3, [sp, #296]	; 0x128
   5ab9c:	mvn	r3, #0
   5aba0:	str	r3, [sp, #300]	; 0x12c
   5aba4:	str	r3, [sp, #304]	; 0x130
   5aba8:	add	r3, sp, #304	; 0x130
   5abac:	str	r3, [sp]
   5abb0:	add	r3, sp, #300	; 0x12c
   5abb4:	ldmib	r4, {r1, r2}
   5abb8:	bl	45ed0 <fputs@plt+0x34d88>
   5abbc:	subs	fp, r0, #0
   5abc0:	beq	5abd4 <fputs@plt+0x49a8c>
   5abc4:	cmp	fp, #5
   5abc8:	bne	560d4 <fputs@plt+0x44f8c>
   5abcc:	mov	r3, #1
   5abd0:	str	r3, [sp, #296]	; 0x128
   5abd4:	ldr	r5, [r4, #12]
   5abd8:	mov	r3, #40	; 0x28
   5abdc:	add	r6, sp, #296	; 0x128
   5abe0:	ldr	r2, [sp, #24]
   5abe4:	mla	r5, r3, r5, r2
   5abe8:	add	r7, r5, #120	; 0x78
   5abec:	ldr	r2, [r6], #4
   5abf0:	mov	r0, r5
   5abf4:	add	r5, r5, #40	; 0x28
   5abf8:	asr	r3, r2, #31
   5abfc:	bl	1cb8c <fputs@plt+0xba44>
   5ac00:	cmp	r7, r5
   5ac04:	bne	5abec <fputs@plt+0x49aa4>
   5ac08:	mov	fp, #0
   5ac0c:	b	551fc <fputs@plt+0x440b4>
   5ac10:	ldr	r1, [r4, #8]
   5ac14:	ldr	r0, [r9, #8]
   5ac18:	bl	1cbdc <fputs@plt+0xba94>
   5ac1c:	ldr	r2, [r4, #4]
   5ac20:	mov	r8, r0
   5ac24:	ldr	r3, [sl, #16]
   5ac28:	ldr	r6, [r4, #12]
   5ac2c:	add	r3, r3, r2, lsl #4
   5ac30:	ldr	r3, [r3, #4]
   5ac34:	cmn	r6, #1
   5ac38:	str	r3, [sp, #32]
   5ac3c:	ldr	r3, [r3, #4]
   5ac40:	ldr	r5, [r3]
   5ac44:	ldrb	r7, [r5, #5]
   5ac48:	ldrb	r3, [r5, #17]
   5ac4c:	moveq	r6, r7
   5ac50:	cmp	r3, #2
   5ac54:	movhi	r6, r7
   5ac58:	bhi	5ac7c <fputs@plt+0x49b34>
   5ac5c:	ldr	r3, [r5, #68]	; 0x44
   5ac60:	ldr	r3, [r3]
   5ac64:	cmp	r3, #0
   5ac68:	beq	5ac7c <fputs@plt+0x49b34>
   5ac6c:	ldrd	r2, [r5, #80]	; 0x50
   5ac70:	cmp	r2, #1
   5ac74:	sbcs	r3, r3, #0
   5ac78:	movge	r6, r7
   5ac7c:	ldrb	r3, [r5, #16]
   5ac80:	cmp	r3, #0
   5ac84:	ldreq	r0, [r5, #176]	; 0xb0
   5ac88:	ldrne	r0, [pc, #-2100]	; 5a45c <fputs@plt+0x49314>
   5ac8c:	cmp	r6, #5
   5ac90:	bne	5acc0 <fputs@plt+0x49b78>
   5ac94:	bl	16878 <fputs@plt+0x5730>
   5ac98:	cmp	r0, #0
   5ac9c:	beq	5acb8 <fputs@plt+0x49b70>
   5aca0:	mov	r0, r5
   5aca4:	bl	1478c <fputs@plt+0x3644>
   5aca8:	cmp	r0, #0
   5acac:	beq	5acb8 <fputs@plt+0x49b70>
   5acb0:	cmp	r7, #5
   5acb4:	bne	5acd0 <fputs@plt+0x49b88>
   5acb8:	mov	r6, r7
   5acbc:	b	5ae08 <fputs@plt+0x49cc0>
   5acc0:	cmp	r6, r7
   5acc4:	beq	5ae08 <fputs@plt+0x49cc0>
   5acc8:	cmp	r7, #5
   5accc:	bne	5ae08 <fputs@plt+0x49cc0>
   5acd0:	ldrb	r3, [sl, #67]	; 0x43
   5acd4:	cmp	r3, #0
   5acd8:	beq	5ace8 <fputs@plt+0x49ba0>
   5acdc:	ldr	r3, [sl, #156]	; 0x9c
   5ace0:	cmp	r3, #1
   5ace4:	ble	5ad08 <fputs@plt+0x49bc0>
   5ace8:	ldr	r3, [pc, #-2192]	; 5a460 <fputs@plt+0x49318>
   5acec:	cmp	r6, #5
   5acf0:	ldr	r1, [pc, #-2196]	; 5a464 <fputs@plt+0x4931c>
   5acf4:	ldr	r2, [pc, #-2196]	; 5a468 <fputs@plt+0x49320>
   5acf8:	movne	r2, r3
   5acfc:	mov	r0, r9
   5ad00:	bl	37198 <fputs@plt+0x26050>
   5ad04:	b	57a18 <fputs@plt+0x468d0>
   5ad08:	cmp	r7, #5
   5ad0c:	bne	5ae14 <fputs@plt+0x49ccc>
   5ad10:	ldr	r3, [r5, #216]	; 0xd8
   5ad14:	cmp	r3, #0
   5ad18:	beq	5ad88 <fputs@plt+0x49c40>
   5ad1c:	mov	r1, #4
   5ad20:	mov	r0, r5
   5ad24:	bl	18f9c <fputs@plt+0x7e54>
   5ad28:	subs	fp, r0, #0
   5ad2c:	beq	5bf24 <fputs@plt+0x4addc>
   5ad30:	mov	r1, #1
   5ad34:	mov	r0, r5
   5ad38:	bl	14598 <fputs@plt+0x3450>
   5ad3c:	mov	r1, r7
   5ad40:	mov	r0, r5
   5ad44:	bl	3be50 <fputs@plt+0x2ad08>
   5ad48:	movw	r3, #2562	; 0xa02
   5ad4c:	cmp	r0, #6
   5ad50:	moveq	r0, #0
   5ad54:	strh	r3, [r8, #8]
   5ad58:	ldrne	r3, [pc, #-2292]	; 5a46c <fputs@plt+0x49324>
   5ad5c:	addne	r3, r3, r0, lsl #2
   5ad60:	ldrne	r0, [r3, #4008]	; 0xfa8
   5ad64:	str	r0, [r8, #16]
   5ad68:	bl	16878 <fputs@plt+0x5730>
   5ad6c:	mov	r3, #1
   5ad70:	ldr	r1, [sp, #40]	; 0x28
   5ad74:	strb	r3, [r8, #10]
   5ad78:	str	r0, [r8, #12]
   5ad7c:	mov	r0, r8
   5ad80:	bl	26d30 <fputs@plt+0x15be8>
   5ad84:	b	56484 <fputs@plt+0x4533c>
   5ad88:	mov	r1, #1
   5ad8c:	mov	r0, r5
   5ad90:	str	r3, [sp, #296]	; 0x128
   5ad94:	bl	18f9c <fputs@plt+0x7e54>
   5ad98:	subs	fp, r0, #0
   5ad9c:	bne	5ad3c <fputs@plt+0x49bf4>
   5ada0:	mov	r2, fp
   5ada4:	add	r3, sp, #296	; 0x128
   5ada8:	ldr	r0, [r5]
   5adac:	ldr	r1, [r5, #220]	; 0xdc
   5adb0:	bl	12c9c <fputs@plt+0x1b54>
   5adb4:	subs	fp, r0, #0
   5adb8:	bne	5ad3c <fputs@plt+0x49bf4>
   5adbc:	ldr	r3, [sp, #296]	; 0x128
   5adc0:	cmp	r3, #0
   5adc4:	beq	5add8 <fputs@plt+0x49c90>
   5adc8:	mov	r0, r5
   5adcc:	bl	21638 <fputs@plt+0x104f0>
   5add0:	subs	fp, r0, #0
   5add4:	bne	5ad3c <fputs@plt+0x49bf4>
   5add8:	ldr	r3, [r5, #216]	; 0xd8
   5addc:	cmp	r3, #0
   5ade0:	bne	5ad1c <fputs@plt+0x49bd4>
   5ade4:	mov	r1, r6
   5ade8:	mov	r0, r5
   5adec:	bl	3be50 <fputs@plt+0x2ad08>
   5adf0:	cmp	r6, #5
   5adf4:	ldr	r0, [sp, #32]
   5adf8:	moveq	r1, #2
   5adfc:	movne	r1, #1
   5ae00:	bl	3ef54 <fputs@plt+0x2de0c>
   5ae04:	mov	fp, r0
   5ae08:	cmp	fp, #0
   5ae0c:	moveq	r7, r6
   5ae10:	b	5ad3c <fputs@plt+0x49bf4>
   5ae14:	cmp	r7, #4
   5ae18:	bne	5ae28 <fputs@plt+0x49ce0>
   5ae1c:	mov	r1, #2
   5ae20:	mov	r0, r5
   5ae24:	bl	3be50 <fputs@plt+0x2ad08>
   5ae28:	cmp	fp, #0
   5ae2c:	beq	5adf0 <fputs@plt+0x49ca8>
   5ae30:	b	5ad3c <fputs@plt+0x49bf4>
   5ae34:	ldrb	r3, [sl, #67]	; 0x43
   5ae38:	add	r7, r9, #44	; 0x2c
   5ae3c:	cmp	r3, #0
   5ae40:	bne	5ae58 <fputs@plt+0x49d10>
   5ae44:	ldr	r2, [pc, #-2524]	; 5a470 <fputs@plt+0x49328>
   5ae48:	mov	r1, sl
   5ae4c:	mov	r0, r7
   5ae50:	bl	1e9e8 <fputs@plt+0xd8a0>
   5ae54:	b	57a18 <fputs@plt+0x468d0>
   5ae58:	ldr	r3, [sl, #152]	; 0x98
   5ae5c:	cmp	r3, #1
   5ae60:	ldrgt	r2, [pc, #-2548]	; 5a474 <fputs@plt+0x4932c>
   5ae64:	bgt	5ae48 <fputs@plt+0x49d00>
   5ae68:	ldr	r3, [sl, #24]
   5ae6c:	mov	r6, #0
   5ae70:	mov	r0, sl
   5ae74:	ldrb	r1, [sl, #68]	; 0x44
   5ae78:	ldr	r2, [pc, #-2568]	; 5a478 <fputs@plt+0x49330>
   5ae7c:	str	r3, [sp, #72]	; 0x48
   5ae80:	ldr	r3, [sl, #84]	; 0x54
   5ae84:	cmp	r1, #2
   5ae88:	mov	r1, r7
   5ae8c:	str	r3, [sp, #80]	; 0x50
   5ae90:	ldr	r3, [sl, #88]	; 0x58
   5ae94:	str	r3, [sp, #92]	; 0x5c
   5ae98:	ldr	r3, [sl, #180]	; 0xb4
   5ae9c:	str	r6, [sl, #180]	; 0xb4
   5aea0:	str	r3, [sp, #128]	; 0x80
   5aea4:	ldr	r3, [sp, #72]	; 0x48
   5aea8:	bic	r3, r3, #655360	; 0xa0000
   5aeac:	orr	r3, r3, #2097152	; 0x200000
   5aeb0:	orr	r3, r3, #10240	; 0x2800
   5aeb4:	str	r3, [sl, #24]
   5aeb8:	ldr	r3, [sl, #16]
   5aebc:	ldr	r5, [r3, #4]
   5aec0:	ldr	r3, [r5, #4]
   5aec4:	ldr	r3, [r3]
   5aec8:	ldrb	r8, [r3, #16]
   5aecc:	ldr	r3, [sl, #20]
   5aed0:	str	r3, [sp, #32]
   5aed4:	ldr	r3, [pc, #-2656]	; 5a47c <fputs@plt+0x49334>
   5aed8:	movne	r2, r3
   5aedc:	bl	6eba8 <fputs@plt+0x5da60>
   5aee0:	ldr	r2, [sl, #20]
   5aee4:	mov	fp, r0
   5aee8:	ldr	r3, [sp, #32]
   5aeec:	cmp	r3, r2
   5aef0:	ldrlt	r1, [sl, #16]
   5aef4:	sublt	r3, r2, #-268435455	; 0xf0000001
   5aef8:	strge	r6, [sp, #32]
   5aefc:	addlt	r3, r1, r3, lsl #4
   5af00:	strlt	r3, [sp, #32]
   5af04:	cmp	r0, #0
   5af08:	bne	5afbc <fputs@plt+0x49e74>
   5af0c:	ldr	r3, [sl, #16]
   5af10:	add	r3, r3, r2, lsl #4
   5af14:	ldr	r6, [r3, #-12]
   5af18:	mov	r0, r6
   5af1c:	bl	44618 <fputs@plt+0x334d0>
   5af20:	ldrd	r2, [r5]
   5af24:	mov	r1, r7
   5af28:	mov	r0, sl
   5af2c:	str	r2, [r3, #4]
   5af30:	ldrd	r2, [r3, #32]
   5af34:	str	r2, [sp, #48]	; 0x30
   5af38:	ldr	r2, [pc, #-2752]	; 5a480 <fputs@plt+0x49338>
   5af3c:	str	r3, [sp, #172]	; 0xac
   5af40:	bl	6eba8 <fputs@plt+0x5da60>
   5af44:	subs	fp, r0, #0
   5af48:	bne	5afbc <fputs@plt+0x49e74>
   5af4c:	ldr	r2, [pc, #-2768]	; 5a484 <fputs@plt+0x4933c>
   5af50:	mov	r1, r7
   5af54:	mov	r0, sl
   5af58:	bl	6eba8 <fputs@plt+0x5da60>
   5af5c:	subs	fp, r0, #0
   5af60:	bne	5afbc <fputs@plt+0x49e74>
   5af64:	mov	r1, #2
   5af68:	mov	r0, r5
   5af6c:	bl	3e8c4 <fputs@plt+0x2d77c>
   5af70:	subs	fp, r0, #0
   5af74:	bne	5afbc <fputs@plt+0x49e74>
   5af78:	ldr	r1, [r5, #4]
   5af7c:	mov	r0, r6
   5af80:	ldr	r2, [sp, #172]	; 0xac
   5af84:	ldr	r3, [r1]
   5af88:	ldr	r1, [r1, #32]
   5af8c:	ldrb	r3, [r3, #5]
   5af90:	cmp	r3, #5
   5af94:	ldr	r3, [sp, #48]	; 0x30
   5af98:	streq	fp, [sl, #76]	; 0x4c
   5af9c:	sub	r3, r3, r2
   5afa0:	str	r3, [sp, #48]	; 0x30
   5afa4:	mov	r3, #0
   5afa8:	ldr	r2, [sp, #48]	; 0x30
   5afac:	bl	1fe80 <fputs@plt+0xed38>
   5afb0:	cmp	r0, #0
   5afb4:	beq	5b028 <fputs@plt+0x49ee0>
   5afb8:	mov	fp, #7
   5afbc:	ldr	r3, [sp, #72]	; 0x48
   5afc0:	mvn	r2, #0
   5afc4:	mov	r0, r5
   5afc8:	mov	r1, r2
   5afcc:	str	r3, [sl, #24]
   5afd0:	ldr	r3, [sp, #80]	; 0x50
   5afd4:	str	r3, [sl, #84]	; 0x54
   5afd8:	ldr	r3, [sp, #92]	; 0x5c
   5afdc:	str	r3, [sl, #88]	; 0x58
   5afe0:	ldr	r3, [sp, #128]	; 0x80
   5afe4:	str	r3, [sl, #180]	; 0xb4
   5afe8:	mov	r3, #1
   5afec:	bl	1fe80 <fputs@plt+0xed38>
   5aff0:	mov	r3, #1
   5aff4:	strb	r3, [sl, #67]	; 0x43
   5aff8:	ldr	r3, [sp, #32]
   5affc:	cmp	r3, #0
   5b000:	beq	5b01c <fputs@plt+0x49ed4>
   5b004:	ldr	r0, [r3, #4]
   5b008:	bl	455fc <fputs@plt+0x344b4>
   5b00c:	ldr	r2, [sp, #32]
   5b010:	mov	r3, #0
   5b014:	str	r3, [r2, #4]
   5b018:	str	r3, [r2, #12]
   5b01c:	mov	r0, sl
   5b020:	bl	20b50 <fputs@plt+0xfa08>
   5b024:	b	56484 <fputs@plt+0x4533c>
   5b028:	cmp	r8, #0
   5b02c:	beq	5b264 <fputs@plt+0x4a11c>
   5b030:	ldrb	r3, [sl, #69]	; 0x45
   5b034:	cmp	r3, #0
   5b038:	bne	5afb8 <fputs@plt+0x49e70>
   5b03c:	ldrsb	r1, [sl, #72]	; 0x48
   5b040:	cmp	r1, #0
   5b044:	bge	5b054 <fputs@plt+0x49f0c>
   5b048:	mov	r0, r5
   5b04c:	bl	14f18 <fputs@plt+0x3dd0>
   5b050:	mov	r1, r0
   5b054:	mov	r0, r6
   5b058:	bl	14ec8 <fputs@plt+0x3d80>
   5b05c:	ldr	r2, [pc, #-3036]	; 5a488 <fputs@plt+0x49340>
   5b060:	mov	r1, r7
   5b064:	mov	r0, sl
   5b068:	bl	6ec40 <fputs@plt+0x5daf8>
   5b06c:	subs	fp, r0, #0
   5b070:	bne	5afbc <fputs@plt+0x49e74>
   5b074:	ldr	r2, [pc, #-3056]	; 5a48c <fputs@plt+0x49344>
   5b078:	mov	r1, r7
   5b07c:	mov	r0, sl
   5b080:	bl	6ec40 <fputs@plt+0x5daf8>
   5b084:	subs	fp, r0, #0
   5b088:	bne	5afbc <fputs@plt+0x49e74>
   5b08c:	ldr	r2, [pc, #-3076]	; 5a490 <fputs@plt+0x49348>
   5b090:	mov	r1, r7
   5b094:	mov	r0, sl
   5b098:	bl	6ec40 <fputs@plt+0x5daf8>
   5b09c:	subs	fp, r0, #0
   5b0a0:	bne	5afbc <fputs@plt+0x49e74>
   5b0a4:	ldr	r3, [sl, #24]
   5b0a8:	mov	r1, r7
   5b0ac:	mov	r0, sl
   5b0b0:	ldr	r2, [pc, #-3108]	; 5a494 <fputs@plt+0x4934c>
   5b0b4:	orr	r3, r3, #134217728	; 0x8000000
   5b0b8:	str	r3, [sl, #24]
   5b0bc:	bl	6ec40 <fputs@plt+0x5daf8>
   5b0c0:	ldr	r3, [sl, #24]
   5b0c4:	subs	fp, r0, #0
   5b0c8:	bic	r3, r3, #134217728	; 0x8000000
   5b0cc:	str	r3, [sl, #24]
   5b0d0:	bne	5afbc <fputs@plt+0x49e74>
   5b0d4:	ldr	r2, [pc, #-3140]	; 5a498 <fputs@plt+0x49350>
   5b0d8:	mov	r1, r7
   5b0dc:	mov	r0, sl
   5b0e0:	bl	6ec40 <fputs@plt+0x5daf8>
   5b0e4:	subs	fp, r0, #0
   5b0e8:	bne	5afbc <fputs@plt+0x49e74>
   5b0ec:	ldr	r2, [pc, #-3160]	; 5a49c <fputs@plt+0x49354>
   5b0f0:	mov	r1, r7
   5b0f4:	mov	r0, sl
   5b0f8:	bl	6ec40 <fputs@plt+0x5daf8>
   5b0fc:	subs	fp, r0, #0
   5b100:	bne	5afbc <fputs@plt+0x49e74>
   5b104:	ldr	r2, [pc, #-3180]	; 5a4a0 <fputs@plt+0x49358>
   5b108:	mov	r1, r7
   5b10c:	mov	r0, sl
   5b110:	bl	6eba8 <fputs@plt+0x5da60>
   5b114:	subs	fp, r0, #0
   5b118:	bne	5afbc <fputs@plt+0x49e74>
   5b11c:	ldr	r7, [pc, #-3200]	; 5a4a4 <fputs@plt+0x4935c>
   5b120:	add	r2, sp, #224	; 0xe0
   5b124:	mov	r0, r5
   5b128:	ldrb	r8, [r7]
   5b12c:	mov	r1, r8
   5b130:	bl	17e2c <fputs@plt+0x6ce4>
   5b134:	ldrb	r2, [r7, #1]
   5b138:	mov	r1, r8
   5b13c:	mov	r0, r6
   5b140:	ldr	r3, [sp, #224]	; 0xe0
   5b144:	add	r2, r2, r3
   5b148:	bl	3ef10 <fputs@plt+0x2ddc8>
   5b14c:	subs	r8, r0, #0
   5b150:	bne	5b2ac <fputs@plt+0x4a164>
   5b154:	add	fp, fp, #2
   5b158:	add	r7, r7, #2
   5b15c:	cmp	fp, #10
   5b160:	bne	5b120 <fputs@plt+0x49fd8>
   5b164:	ldr	r3, [r5]
   5b168:	ldr	r2, [r5, #4]
   5b16c:	ldr	r1, [r6]
   5b170:	str	r3, [r2, #4]
   5b174:	ldr	r2, [r2]
   5b178:	ldr	r3, [r6, #4]
   5b17c:	ldr	ip, [r2, #64]	; 0x40
   5b180:	ldr	r2, [ip]
   5b184:	str	r1, [r3, #4]
   5b188:	cmp	r2, #0
   5b18c:	beq	5b1cc <fputs@plt+0x4a084>
   5b190:	ldr	r2, [r3, #32]
   5b194:	mov	r0, ip
   5b198:	ldr	lr, [r3, #44]	; 0x2c
   5b19c:	asr	r1, r2, #31
   5b1a0:	umull	r2, r3, r2, lr
   5b1a4:	mla	r3, lr, r1, r3
   5b1a8:	add	r1, sp, #296	; 0x128
   5b1ac:	strd	r2, [r1]
   5b1b0:	mov	r2, r1
   5b1b4:	mov	r1, #11
   5b1b8:	bl	12c34 <fputs@plt+0x1aec>
   5b1bc:	cmp	r0, #0
   5b1c0:	cmpne	r0, #12
   5b1c4:	mov	r8, r0
   5b1c8:	bne	5b2ac <fputs@plt+0x4a164>
   5b1cc:	mov	r2, #48	; 0x30
   5b1d0:	mov	r1, #0
   5b1d4:	add	r0, sp, #296	; 0x128
   5b1d8:	mov	r7, #1
   5b1dc:	bl	10f20 <memset@plt>
   5b1e0:	ldr	r3, [r6]
   5b1e4:	mvn	r1, #-2147483648	; 0x80000000
   5b1e8:	add	r0, sp, #296	; 0x128
   5b1ec:	str	r5, [sp, #300]	; 0x12c
   5b1f0:	str	r7, [sp, #312]	; 0x138
   5b1f4:	str	r3, [sp, #316]	; 0x13c
   5b1f8:	str	r6, [sp, #320]	; 0x140
   5b1fc:	bl	44644 <fputs@plt+0x334fc>
   5b200:	add	r0, sp, #296	; 0x128
   5b204:	bl	458f4 <fputs@plt+0x347ac>
   5b208:	subs	r8, r0, #0
   5b20c:	bne	5b284 <fputs@plt+0x4a13c>
   5b210:	ldr	r2, [r5, #4]
   5b214:	mov	r0, r6
   5b218:	ldrh	r3, [r2, #22]
   5b21c:	bic	r3, r3, #2
   5b220:	strh	r3, [r2, #22]
   5b224:	bl	44618 <fputs@plt+0x334d0>
   5b228:	subs	r8, r0, #0
   5b22c:	bne	5b2ac <fputs@plt+0x4a164>
   5b230:	mov	r0, r6
   5b234:	bl	14f18 <fputs@plt+0x3dd0>
   5b238:	mov	r1, r0
   5b23c:	mov	r0, r5
   5b240:	bl	14ec8 <fputs@plt+0x3d80>
   5b244:	ldr	r1, [r6, #4]
   5b248:	mov	r3, r7
   5b24c:	mov	r0, r5
   5b250:	ldr	r2, [sp, #48]	; 0x30
   5b254:	ldr	r1, [r1, #32]
   5b258:	bl	1fe80 <fputs@plt+0xed38>
   5b25c:	mov	fp, r0
   5b260:	b	5afbc <fputs@plt+0x49e74>
   5b264:	mov	r3, r8
   5b268:	mov	r0, r6
   5b26c:	ldr	r2, [sp, #48]	; 0x30
   5b270:	ldr	r1, [sl, #76]	; 0x4c
   5b274:	bl	1fe80 <fputs@plt+0xed38>
   5b278:	cmp	r0, #0
   5b27c:	beq	5b030 <fputs@plt+0x49ee8>
   5b280:	b	5afb8 <fputs@plt+0x49e70>
   5b284:	ldr	r3, [sp, #300]	; 0x12c
   5b288:	ldr	r3, [r3, #4]
   5b28c:	ldr	r0, [r3]
   5b290:	ldrb	r3, [r0, #16]
   5b294:	cmp	r3, #0
   5b298:	bne	5b2ac <fputs@plt+0x4a164>
   5b29c:	ldrb	r3, [r0, #13]
   5b2a0:	cmp	r3, #0
   5b2a4:	bne	5b2ac <fputs@plt+0x4a164>
   5b2a8:	bl	1d034 <fputs@plt+0xbeec>
   5b2ac:	mov	fp, r8
   5b2b0:	b	5afbc <fputs@plt+0x49e74>
   5b2b4:	ldr	r2, [r4, #4]
   5b2b8:	ldr	r3, [sl, #16]
   5b2bc:	add	r3, r3, r2, lsl #4
   5b2c0:	ldr	r3, [r3, #4]
   5b2c4:	ldm	r3, {r3, r5}
   5b2c8:	str	r3, [r5, #4]
   5b2cc:	ldrb	r3, [r5, #17]
   5b2d0:	cmp	r3, #0
   5b2d4:	beq	589f8 <fputs@plt+0x478b0>
   5b2d8:	ldr	r3, [r5, #12]
   5b2dc:	mov	r0, r5
   5b2e0:	ldr	r6, [r5, #44]	; 0x2c
   5b2e4:	ldr	r3, [r3, #56]	; 0x38
   5b2e8:	mov	r1, r6
   5b2ec:	ldr	r8, [r3, #36]	; 0x24
   5b2f0:	rev	r8, r8
   5b2f4:	mov	r2, r8
   5b2f8:	bl	14f40 <fputs@plt+0x3df8>
   5b2fc:	cmp	r6, r0
   5b300:	mov	r7, r0
   5b304:	bcs	5b328 <fputs@plt+0x4a1e0>
   5b308:	movw	r0, #59412	; 0xe814
   5b30c:	bl	2e084 <fputs@plt+0x1cf3c>
   5b310:	mov	fp, r0
   5b314:	cmp	fp, #0
   5b318:	beq	551fc <fputs@plt+0x440b4>
   5b31c:	cmp	fp, #101	; 0x65
   5b320:	bne	560d4 <fputs@plt+0x44f8c>
   5b324:	b	589f8 <fputs@plt+0x478b0>
   5b328:	cmp	r8, #0
   5b32c:	beq	589f8 <fputs@plt+0x478b0>
   5b330:	mov	r2, #0
   5b334:	ldr	r0, [r5, #8]
   5b338:	mov	r1, r2
   5b33c:	bl	42e1c <fputs@plt+0x31cd4>
   5b340:	subs	fp, r0, #0
   5b344:	bne	5b31c <fputs@plt+0x4a1d4>
   5b348:	ldr	r0, [r5, #8]
   5b34c:	bl	191e4 <fputs@plt+0x809c>
   5b350:	mov	r3, fp
   5b354:	mov	r2, r6
   5b358:	mov	r1, r7
   5b35c:	mov	r0, r5
   5b360:	bl	3fd04 <fputs@plt+0x2ebbc>
   5b364:	subs	fp, r0, #0
   5b368:	bne	5b31c <fputs@plt+0x4a1d4>
   5b36c:	ldr	r3, [r5, #12]
   5b370:	ldr	r0, [r3, #72]	; 0x48
   5b374:	bl	3ae48 <fputs@plt+0x29d00>
   5b378:	ldr	r3, [r5, #12]
   5b37c:	mov	fp, r0
   5b380:	ldr	r2, [r3, #56]	; 0x38
   5b384:	ldr	r3, [r5, #44]	; 0x2c
   5b388:	rev	r3, r3
   5b38c:	str	r3, [r2, #28]
   5b390:	b	5b314 <fputs@plt+0x4a1cc>
   5b394:	ldr	r3, [r4, #4]
   5b398:	cmp	r3, #0
   5b39c:	ldrbne	r3, [r9, #87]	; 0x57
   5b3a0:	orrne	r3, r3, #1
   5b3a4:	strbne	r3, [r9, #87]	; 0x57
   5b3a8:	bne	551fc <fputs@plt+0x440b4>
   5b3ac:	mov	r0, sl
   5b3b0:	bl	15258 <fputs@plt+0x4110>
   5b3b4:	b	551fc <fputs@plt+0x440b4>
   5b3b8:	ldrb	r5, [r4, #12]
   5b3bc:	cmp	r5, #0
   5b3c0:	bne	5b3d0 <fputs@plt+0x4a288>
   5b3c4:	ldr	r3, [sl, #24]
   5b3c8:	tst	r3, #16384	; 0x4000
   5b3cc:	bne	551fc <fputs@plt+0x440b4>
   5b3d0:	ldr	r2, [r4, #4]
   5b3d4:	ldr	r3, [sl, #16]
   5b3d8:	add	r3, r3, r2, lsl #4
   5b3dc:	ldr	r6, [r3, #4]
   5b3e0:	ldrb	r0, [r6, #9]
   5b3e4:	cmp	r0, #0
   5b3e8:	moveq	fp, r0
   5b3ec:	beq	551fc <fputs@plt+0x440b4>
   5b3f0:	ldrd	r2, [r6]
   5b3f4:	add	r5, r5, #1
   5b3f8:	mov	r0, r6
   5b3fc:	uxtb	r5, r5
   5b400:	ldr	r7, [r4, #8]
   5b404:	str	r2, [r3, #4]
   5b408:	mov	r2, r5
   5b40c:	mov	r1, r7
   5b410:	bl	14a5c <fputs@plt+0x3914>
   5b414:	subs	fp, r0, #0
   5b418:	bne	5b480 <fputs@plt+0x4a338>
   5b41c:	ldr	r8, [r6, #4]
   5b420:	ldr	r0, [r8, #72]	; 0x48
   5b424:	cmp	r0, #0
   5b428:	bne	5b460 <fputs@plt+0x4a318>
   5b42c:	mov	r0, #16
   5b430:	mov	r1, #0
   5b434:	bl	1eb64 <fputs@plt+0xda1c>
   5b438:	cmp	r0, #0
   5b43c:	beq	589a0 <fputs@plt+0x47858>
   5b440:	ldr	r3, [r8, #72]	; 0x48
   5b444:	strd	r6, [r0]
   5b448:	str	r3, [r0, #12]
   5b44c:	str	r0, [r8, #72]	; 0x48
   5b450:	ldrb	r3, [r0, #8]
   5b454:	cmp	r3, r5
   5b458:	strbcc	r5, [r0, #8]
   5b45c:	b	551fc <fputs@plt+0x440b4>
   5b460:	ldr	r3, [r0, #4]
   5b464:	cmp	r7, r3
   5b468:	bne	5b478 <fputs@plt+0x4a330>
   5b46c:	ldr	r3, [r0]
   5b470:	cmp	r6, r3
   5b474:	beq	5b450 <fputs@plt+0x4a308>
   5b478:	ldr	r0, [r0, #12]
   5b47c:	b	5b424 <fputs@plt+0x4a2dc>
   5b480:	uxtb	r3, fp
   5b484:	cmp	r3, #6
   5b488:	bne	560d4 <fputs@plt+0x44f8c>
   5b48c:	ldr	r1, [pc, #-4076]	; 5a4a8 <fputs@plt+0x49360>
   5b490:	ldr	r2, [r4, #16]
   5b494:	mov	r0, r9
   5b498:	bl	37198 <fputs@plt+0x26050>
   5b49c:	b	560d4 <fputs@plt+0x44f8c>
   5b4a0:	ldr	r2, [sl, #316]	; 0x13c
   5b4a4:	ldr	r5, [r4, #16]
   5b4a8:	cmp	r2, #0
   5b4ac:	ble	5b4bc <fputs@plt+0x4a374>
   5b4b0:	ldr	r3, [sl, #340]	; 0x154
   5b4b4:	cmp	r3, #0
   5b4b8:	beq	5bf60 <fputs@plt+0x4ae18>
   5b4bc:	cmp	r5, #0
   5b4c0:	beq	5bebc <fputs@plt+0x4ad74>
   5b4c4:	ldr	r3, [r5, #8]
   5b4c8:	ldr	r6, [r3]
   5b4cc:	ldr	r3, [r6, #56]	; 0x38
   5b4d0:	cmp	r3, #0
   5b4d4:	movne	r3, #0
   5b4d8:	bne	5b508 <fputs@plt+0x4a3c0>
   5b4dc:	mov	fp, #0
   5b4e0:	ldr	r1, [r5, #8]
   5b4e4:	mov	r0, r9
   5b4e8:	add	r1, r1, #8
   5b4ec:	bl	1e78c <fputs@plt+0xd644>
   5b4f0:	b	56484 <fputs@plt+0x4533c>
   5b4f4:	ldr	r1, [sl, #340]	; 0x154
   5b4f8:	ldr	r1, [r1, r3, lsl #2]
   5b4fc:	cmp	r5, r1
   5b500:	beq	5b4dc <fputs@plt+0x4a394>
   5b504:	add	r3, r3, #1
   5b508:	cmp	r2, r3
   5b50c:	bgt	5b4f4 <fputs@plt+0x4a3ac>
   5b510:	mov	r0, sl
   5b514:	bl	28c94 <fputs@plt+0x17b4c>
   5b518:	subs	fp, r0, #0
   5b51c:	bne	5b4e0 <fputs@plt+0x4a398>
   5b520:	ldr	r0, [r5, #8]
   5b524:	ldr	r3, [r6, #56]	; 0x38
   5b528:	blx	r3
   5b52c:	subs	fp, r0, #0
   5b530:	bne	5b4e0 <fputs@plt+0x4a398>
   5b534:	ldr	r3, [sl, #316]	; 0x13c
   5b538:	ldr	r0, [sl, #340]	; 0x154
   5b53c:	ldr	r1, [sl, #432]	; 0x1b0
   5b540:	add	ip, r3, #1
   5b544:	ldr	r2, [sl, #436]	; 0x1b4
   5b548:	str	ip, [sl, #316]	; 0x13c
   5b54c:	str	r5, [r0, r3, lsl #2]
   5b550:	ldr	r3, [r5, #12]
   5b554:	adds	r2, r2, r1
   5b558:	add	r3, r3, #1
   5b55c:	str	r3, [r5, #12]
   5b560:	beq	5b4dc <fputs@plt+0x4a394>
   5b564:	mov	r1, fp
   5b568:	sub	r2, r2, #1
   5b56c:	mov	r0, sl
   5b570:	bl	1a318 <fputs@plt+0x91d0>
   5b574:	mov	fp, r0
   5b578:	b	5b4e0 <fputs@plt+0x4a398>
   5b57c:	mov	r5, #40	; 0x28
   5b580:	mov	r1, #0
   5b584:	mov	r2, r5
   5b588:	add	r0, sp, #296	; 0x128
   5b58c:	bl	10f20 <memset@plt>
   5b590:	ldr	r1, [r4, #8]
   5b594:	add	r0, sp, #296	; 0x128
   5b598:	str	sl, [sp, #328]	; 0x148
   5b59c:	ldr	r3, [sp, #24]
   5b5a0:	mla	r1, r5, r1, r3
   5b5a4:	bl	26e64 <fputs@plt+0x15d1c>
   5b5a8:	mov	fp, r0
   5b5ac:	add	r0, sp, #296	; 0x128
   5b5b0:	bl	2a2c0 <fputs@plt+0x19178>
   5b5b4:	subs	r1, r0, #0
   5b5b8:	beq	5b624 <fputs@plt+0x4a4dc>
   5b5bc:	ldr	r2, [r4, #4]
   5b5c0:	mov	r0, sl
   5b5c4:	ldr	r3, [sl, #16]
   5b5c8:	ldr	r2, [r3, r2, lsl #4]
   5b5cc:	bl	1562c <fputs@plt+0x44e4>
   5b5d0:	mov	r5, r0
   5b5d4:	add	r0, sl, #320	; 0x140
   5b5d8:	ldr	r3, [r5, #52]	; 0x34
   5b5dc:	ldr	r6, [r3]
   5b5e0:	mov	r1, r6
   5b5e4:	bl	13dc8 <fputs@plt+0x2c80>
   5b5e8:	cmp	r0, #0
   5b5ec:	beq	5b60c <fputs@plt+0x4a4c4>
   5b5f0:	ldr	r2, [r0]
   5b5f4:	ldr	r3, [r2, #4]
   5b5f8:	cmp	r3, #0
   5b5fc:	beq	5b60c <fputs@plt+0x4a4c4>
   5b600:	ldr	r2, [r2, #20]
   5b604:	cmp	r2, #0
   5b608:	bne	5b630 <fputs@plt+0x4a4e8>
   5b60c:	mov	r2, r6
   5b610:	ldr	r1, [pc, #2392]	; 5bf70 <fputs@plt+0x4ae28>
   5b614:	mov	r0, sl
   5b618:	mov	fp, #1
   5b61c:	bl	37250 <fputs@plt+0x26108>
   5b620:	str	r0, [r9, #44]	; 0x2c
   5b624:	add	r0, sp, #296	; 0x128
   5b628:	bl	1ccd8 <fputs@plt+0xbb90>
   5b62c:	b	56484 <fputs@plt+0x4533c>
   5b630:	add	r2, r9, #44	; 0x2c
   5b634:	mov	r1, r5
   5b638:	str	r2, [sp]
   5b63c:	mov	r2, r0
   5b640:	mov	r0, sl
   5b644:	bl	3732c <fputs@plt+0x261e4>
   5b648:	subs	fp, r0, #0
   5b64c:	bne	5b624 <fputs@plt+0x4a4dc>
   5b650:	mov	r0, sl
   5b654:	ldr	r1, [r5, #56]	; 0x38
   5b658:	bl	1a2a4 <fputs@plt+0x915c>
   5b65c:	cmp	r0, #0
   5b660:	beq	5b624 <fputs@plt+0x4a4dc>
   5b664:	mov	r0, sl
   5b668:	bl	28c94 <fputs@plt+0x17b4c>
   5b66c:	subs	fp, r0, #0
   5b670:	bne	5b624 <fputs@plt+0x4a4dc>
   5b674:	mov	r0, sl
   5b678:	ldr	r1, [r5, #56]	; 0x38
   5b67c:	bl	1a2a4 <fputs@plt+0x915c>
   5b680:	ldr	r3, [sl, #316]	; 0x13c
   5b684:	ldr	r2, [sl, #340]	; 0x154
   5b688:	add	r1, r3, #1
   5b68c:	str	r1, [sl, #316]	; 0x13c
   5b690:	str	r0, [r2, r3, lsl #2]
   5b694:	ldr	r3, [r0, #12]
   5b698:	add	r3, r3, #1
   5b69c:	str	r3, [r0, #12]
   5b6a0:	b	5b624 <fputs@plt+0x4a4dc>
   5b6a4:	ldr	r3, [sl, #168]	; 0xa8
   5b6a8:	mov	r0, sl
   5b6ac:	ldr	r2, [r4, #4]
   5b6b0:	ldr	r1, [r4, #16]
   5b6b4:	add	r3, r3, #1
   5b6b8:	str	r3, [sl, #168]	; 0xa8
   5b6bc:	ldr	r3, [sl, #16]
   5b6c0:	ldr	r2, [r3, r2, lsl #4]
   5b6c4:	bl	1562c <fputs@plt+0x44e4>
   5b6c8:	subs	r6, r0, #0
   5b6cc:	moveq	fp, r6
   5b6d0:	beq	5b73c <fputs@plt+0x4a5f4>
   5b6d4:	ldr	r5, [r6, #56]	; 0x38
   5b6d8:	cmp	r5, #0
   5b6dc:	moveq	fp, r5
   5b6e0:	beq	5b73c <fputs@plt+0x4a5f4>
   5b6e4:	ldr	r3, [r5, #8]
   5b6e8:	ldr	r3, [r3, #4]
   5b6ec:	cmp	r3, #0
   5b6f0:	bgt	5b74c <fputs@plt+0x4a604>
   5b6f4:	ldr	r5, [r5, #24]
   5b6f8:	cmp	r5, #0
   5b6fc:	bne	5b6e4 <fputs@plt+0x4a59c>
   5b700:	add	r1, r6, #56	; 0x38
   5b704:	mov	r0, sl
   5b708:	bl	1a2c8 <fputs@plt+0x9180>
   5b70c:	ldr	r3, [r0, #4]
   5b710:	mov	r7, r0
   5b714:	ldr	r0, [r0, #8]
   5b718:	ldr	r3, [r3]
   5b71c:	ldr	r3, [r3, #20]
   5b720:	blx	r3
   5b724:	subs	fp, r0, #0
   5b728:	bne	5b73c <fputs@plt+0x4a5f4>
   5b72c:	mov	r0, r7
   5b730:	str	r5, [r7, #8]
   5b734:	str	r5, [r6, #56]	; 0x38
   5b738:	bl	1c604 <fputs@plt+0xb4bc>
   5b73c:	ldr	r3, [sl, #168]	; 0xa8
   5b740:	sub	r3, r3, #1
   5b744:	str	r3, [sl, #168]	; 0xa8
   5b748:	b	56484 <fputs@plt+0x4533c>
   5b74c:	mov	fp, #6
   5b750:	b	5b73c <fputs@plt+0x4a5f4>
   5b754:	mov	r3, #0
   5b758:	str	r3, [sp, #296]	; 0x128
   5b75c:	ldr	r3, [r4, #16]
   5b760:	ldr	r5, [r3, #8]
   5b764:	cmp	r5, #0
   5b768:	beq	59860 <fputs@plt+0x48718>
   5b76c:	ldr	r6, [r5]
   5b770:	cmp	r6, #0
   5b774:	beq	59860 <fputs@plt+0x48718>
   5b778:	add	r1, sp, #296	; 0x128
   5b77c:	mov	r0, r5
   5b780:	ldr	r3, [r6, #24]
   5b784:	blx	r3
   5b788:	mov	fp, r0
   5b78c:	add	r1, r5, #8
   5b790:	mov	r0, r9
   5b794:	bl	1e78c <fputs@plt+0xd644>
   5b798:	cmp	fp, #0
   5b79c:	bne	560d4 <fputs@plt+0x44f8c>
   5b7a0:	ldr	r3, [sp, #296]	; 0x128
   5b7a4:	mov	r2, fp
   5b7a8:	mov	r0, r9
   5b7ac:	str	r5, [r3]
   5b7b0:	mov	r3, #2
   5b7b4:	str	r3, [sp]
   5b7b8:	mvn	r3, #0
   5b7bc:	ldr	r1, [r4, #4]
   5b7c0:	bl	45c70 <fputs@plt+0x34b28>
   5b7c4:	cmp	r0, #0
   5b7c8:	beq	5b7e4 <fputs@plt+0x4a69c>
   5b7cc:	ldr	r3, [sp, #296]	; 0x128
   5b7d0:	str	r3, [r0, #16]
   5b7d4:	ldr	r3, [r5, #4]
   5b7d8:	add	r3, r3, #1
   5b7dc:	str	r3, [r5, #4]
   5b7e0:	b	551fc <fputs@plt+0x440b4>
   5b7e4:	ldr	r3, [r6, #28]
   5b7e8:	ldr	r0, [sp, #296]	; 0x128
   5b7ec:	blx	r3
   5b7f0:	b	55784 <fputs@plt+0x4463c>
   5b7f4:	mov	r1, #40	; 0x28
   5b7f8:	ldr	r0, [r4, #4]
   5b7fc:	ldr	r3, [r4, #12]
   5b800:	ldr	ip, [r9, #12]
   5b804:	mul	r1, r1, r3
   5b808:	ldr	r3, [sp, #24]
   5b80c:	add	r2, r3, r1
   5b810:	ldr	r3, [r9, #56]	; 0x38
   5b814:	add	r2, r2, #80	; 0x50
   5b818:	ldr	r6, [r3, r0, lsl #2]
   5b81c:	ldr	r0, [sp, #24]
   5b820:	ldr	r3, [r2, #-40]	; 0xffffffd8
   5b824:	ldr	r5, [r6, #16]
   5b828:	ldr	r1, [r0, r1]
   5b82c:	mov	r0, #0
   5b830:	ldr	r8, [r5]
   5b834:	ldr	r7, [r8]
   5b838:	cmp	r0, r3
   5b83c:	blt	5b884 <fputs@plt+0x4a73c>
   5b840:	mov	r0, r5
   5b844:	str	ip, [sp]
   5b848:	ldr	r2, [r4, #16]
   5b84c:	ldr	fp, [r7, #32]
   5b850:	blx	fp
   5b854:	mov	fp, r0
   5b858:	add	r1, r8, #8
   5b85c:	mov	r0, r9
   5b860:	bl	1e78c <fputs@plt+0xd644>
   5b864:	cmp	fp, #0
   5b868:	bne	560d4 <fputs@plt+0x44f8c>
   5b86c:	mov	r0, r5
   5b870:	ldr	r3, [r7, #40]	; 0x28
   5b874:	blx	r3
   5b878:	mov	r3, #0
   5b87c:	strb	r3, [r6, #2]
   5b880:	b	589f0 <fputs@plt+0x478a8>
   5b884:	str	r2, [ip, r0, lsl #2]
   5b888:	add	r0, r0, #1
   5b88c:	add	r2, r2, #40	; 0x28
   5b890:	b	5b838 <fputs@plt+0x4a6f0>
   5b894:	ldr	r2, [r4, #4]
   5b898:	ldr	r3, [r9, #56]	; 0x38
   5b89c:	ldr	r5, [r4, #12]
   5b8a0:	ldr	r7, [r3, r2, lsl #2]
   5b8a4:	mov	r3, #40	; 0x28
   5b8a8:	ldr	r2, [sp, #24]
   5b8ac:	ldrb	r1, [r7, #2]
   5b8b0:	mla	r5, r3, r5, r2
   5b8b4:	cmp	r1, #0
   5b8b8:	beq	5b8c8 <fputs@plt+0x4a780>
   5b8bc:	mov	r0, r5
   5b8c0:	bl	1ca3c <fputs@plt+0xb8f4>
   5b8c4:	b	551fc <fputs@plt+0x440b4>
   5b8c8:	ldr	r3, [r7, #16]
   5b8cc:	mov	r2, #28
   5b8d0:	add	r0, sp, #300	; 0x12c
   5b8d4:	ldr	r6, [r3]
   5b8d8:	ldr	r8, [r6], #8
   5b8dc:	bl	10f20 <memset@plt>
   5b8e0:	ldrh	r3, [r5, #8]
   5b8e4:	add	r1, sp, #296	; 0x128
   5b8e8:	ldr	r2, [r4, #8]
   5b8ec:	ldr	r0, [r7, #16]
   5b8f0:	and	r3, r3, #15872	; 0x3e00
   5b8f4:	str	r5, [sp, #296]	; 0x128
   5b8f8:	orr	r3, r3, #1
   5b8fc:	strh	r3, [r5, #8]
   5b900:	ldr	r3, [r8, #44]	; 0x2c
   5b904:	blx	r3
   5b908:	mov	fp, r0
   5b90c:	mov	r1, r6
   5b910:	mov	r0, r9
   5b914:	bl	1e78c <fputs@plt+0xd644>
   5b918:	mov	r0, r5
   5b91c:	ldr	r1, [sp, #40]	; 0x28
   5b920:	ldr	r3, [sp, #316]	; 0x13c
   5b924:	cmp	r3, #0
   5b928:	movne	fp, r3
   5b92c:	bl	26d30 <fputs@plt+0x15be8>
   5b930:	mov	r0, r5
   5b934:	bl	15108 <fputs@plt+0x3fc0>
   5b938:	cmp	r0, #0
   5b93c:	beq	56484 <fputs@plt+0x4533c>
   5b940:	b	55a10 <fputs@plt+0x448c8>
   5b944:	ldr	r2, [r4, #4]
   5b948:	ldr	r3, [r9, #56]	; 0x38
   5b94c:	ldr	r6, [r3, r2, lsl #2]
   5b950:	ldrb	r3, [r6, #2]
   5b954:	cmp	r3, #0
   5b958:	bne	551fc <fputs@plt+0x440b4>
   5b95c:	ldr	r0, [r6, #16]
   5b960:	ldr	r8, [r0]
   5b964:	ldr	r7, [r8], #8
   5b968:	ldr	r3, [r7, #36]	; 0x24
   5b96c:	blx	r3
   5b970:	mov	r5, r0
   5b974:	mov	r1, r8
   5b978:	mov	r0, r9
   5b97c:	bl	1e78c <fputs@plt+0xd644>
   5b980:	cmp	r5, #0
   5b984:	bne	5bed4 <fputs@plt+0x4ad8c>
   5b988:	ldr	r0, [r6, #16]
   5b98c:	ldr	r3, [r7, #40]	; 0x28
   5b990:	blx	r3
   5b994:	subs	fp, r0, #0
   5b998:	movne	fp, r5
   5b99c:	bne	59108 <fputs@plt+0x47fc0>
   5b9a0:	b	590f4 <fputs@plt+0x47fac>
   5b9a4:	ldr	r5, [r4, #4]
   5b9a8:	mov	r1, #1
   5b9ac:	ldr	r3, [r4, #16]
   5b9b0:	ldr	r2, [sp, #24]
   5b9b4:	ldr	r6, [r3, #8]
   5b9b8:	mov	r3, #40	; 0x28
   5b9bc:	mla	r5, r3, r5, r2
   5b9c0:	mov	r0, r5
   5b9c4:	bl	26d30 <fputs@plt+0x15be8>
   5b9c8:	subs	fp, r0, #0
   5b9cc:	bne	560d4 <fputs@plt+0x44f8c>
   5b9d0:	ldr	r3, [r6]
   5b9d4:	mov	r0, r6
   5b9d8:	ldr	r1, [r5, #16]
   5b9dc:	ldr	r3, [r3, #76]	; 0x4c
   5b9e0:	blx	r3
   5b9e4:	mov	fp, r0
   5b9e8:	add	r1, r6, #8
   5b9ec:	mov	r0, r9
   5b9f0:	bl	1e78c <fputs@plt+0xd644>
   5b9f4:	b	57c88 <fputs@plt+0x46b40>
   5b9f8:	ldr	r3, [r4, #16]
   5b9fc:	ldr	r5, [r3, #8]
   5ba00:	cmp	r5, #0
   5ba04:	beq	59860 <fputs@plt+0x48718>
   5ba08:	ldr	r3, [r5]
   5ba0c:	cmp	r3, #0
   5ba10:	beq	59860 <fputs@plt+0x48718>
   5ba14:	ldr	r6, [r3, #52]	; 0x34
   5ba18:	cmp	r6, #0
   5ba1c:	beq	551fc <fputs@plt+0x440b4>
   5ba20:	ldr	r0, [sp, #24]
   5ba24:	mov	r3, #40	; 0x28
   5ba28:	ldr	ip, [r4, #12]
   5ba2c:	ldrb	r7, [sl, #74]	; 0x4a
   5ba30:	ldr	r1, [r4, #8]
   5ba34:	mla	ip, r3, ip, r0
   5ba38:	mov	r0, #0
   5ba3c:	ldr	r2, [r9, #12]
   5ba40:	cmp	r0, r1
   5ba44:	mla	lr, r3, r0, ip
   5ba48:	blt	5bae0 <fputs@plt+0x4a998>
   5ba4c:	ldrb	r3, [r4, #3]
   5ba50:	mov	r0, r5
   5ba54:	strb	r3, [sl, #74]	; 0x4a
   5ba58:	add	r3, sp, #296	; 0x128
   5ba5c:	blx	r6
   5ba60:	mov	fp, r0
   5ba64:	add	r1, r5, #8
   5ba68:	strb	r7, [sl, #74]	; 0x4a
   5ba6c:	mov	r0, r9
   5ba70:	bl	1e78c <fputs@plt+0xd644>
   5ba74:	cmp	fp, #0
   5ba78:	bne	5baa8 <fputs@plt+0x4a960>
   5ba7c:	ldr	r3, [r4, #4]
   5ba80:	cmp	r3, #0
   5ba84:	beq	5baa8 <fputs@plt+0x4a960>
   5ba88:	ldr	r3, [sp, #296]	; 0x128
   5ba8c:	str	r3, [sp, #68]	; 0x44
   5ba90:	ldr	r3, [sp, #300]	; 0x12c
   5ba94:	str	r3, [sp, #88]	; 0x58
   5ba98:	ldr	r3, [sp, #68]	; 0x44
   5ba9c:	str	r3, [sl, #32]
   5baa0:	ldr	r3, [sp, #88]	; 0x58
   5baa4:	str	r3, [sl, #36]	; 0x24
   5baa8:	uxtb	r3, fp
   5baac:	cmp	r3, #19
   5bab0:	bne	5baec <fputs@plt+0x4a9a4>
   5bab4:	ldr	r3, [r4, #16]
   5bab8:	ldrb	r3, [r3, #16]
   5babc:	cmp	r3, #0
   5bac0:	beq	5baec <fputs@plt+0x4a9a4>
   5bac4:	ldrb	r3, [r4, #3]
   5bac8:	cmp	r3, #4
   5bacc:	beq	5bafc <fputs@plt+0x4a9b4>
   5bad0:	cmp	r3, #5
   5bad4:	moveq	r3, #2
   5bad8:	strb	r3, [r9, #86]	; 0x56
   5badc:	b	560d4 <fputs@plt+0x44f8c>
   5bae0:	str	lr, [r2, r0, lsl #2]
   5bae4:	add	r0, r0, #1
   5bae8:	b	5ba40 <fputs@plt+0x4a8f8>
   5baec:	ldr	r3, [r9, #92]	; 0x5c
   5baf0:	add	r3, r3, #1
   5baf4:	str	r3, [r9, #92]	; 0x5c
   5baf8:	b	56484 <fputs@plt+0x4533c>
   5bafc:	mov	fp, #0
   5bb00:	b	551fc <fputs@plt+0x440b4>
   5bb04:	ldr	r1, [r4, #8]
   5bb08:	ldr	r0, [r9, #8]
   5bb0c:	bl	1cbdc <fputs@plt+0xba94>
   5bb10:	ldr	r2, [r4, #4]
   5bb14:	ldr	r3, [sl, #16]
   5bb18:	add	r3, r3, r2, lsl #4
   5bb1c:	ldr	r3, [r3, #4]
   5bb20:	ldr	r3, [r3, #4]
   5bb24:	ldr	r3, [r3, #44]	; 0x2c
   5bb28:	str	r3, [r0]
   5bb2c:	mov	r3, #0
   5bb30:	str	r3, [r0, #4]
   5bb34:	b	551fc <fputs@plt+0x440b4>
   5bb38:	ldr	r1, [r4, #8]
   5bb3c:	ldr	r0, [r9, #8]
   5bb40:	bl	1cbdc <fputs@plt+0xba94>
   5bb44:	ldr	r2, [r4, #4]
   5bb48:	ldr	r3, [sl, #16]
   5bb4c:	add	r3, r3, r2, lsl #4
   5bb50:	ldr	r2, [r3, #4]
   5bb54:	ldr	r3, [r4, #12]
   5bb58:	cmp	r3, #0
   5bb5c:	beq	5bb70 <fputs@plt+0x4aa28>
   5bb60:	ldr	r1, [r2, #4]
   5bb64:	ldr	r1, [r1, #44]	; 0x2c
   5bb68:	cmp	r3, r1
   5bb6c:	movcc	r3, r1
   5bb70:	ldr	r1, [r2, #4]
   5bb74:	cmp	r3, #0
   5bb78:	ldr	r2, [r2]
   5bb7c:	str	r2, [r1, #4]
   5bb80:	ldr	r2, [r1]
   5bb84:	strgt	r3, [r2, #164]	; 0xa4
   5bb88:	ldr	r2, [r2, #164]	; 0xa4
   5bb8c:	asr	r3, r2, #31
   5bb90:	strd	r2, [r0]
   5bb94:	b	551fc <fputs@plt+0x440b4>
   5bb98:	ldr	r3, [sl, #180]	; 0xb4
   5bb9c:	cmp	r3, #0
   5bba0:	beq	55264 <fputs@plt+0x4411c>
   5bba4:	ldrb	r3, [r9, #87]	; 0x57
   5bba8:	tst	r3, #2
   5bbac:	bne	55264 <fputs@plt+0x4411c>
   5bbb0:	ldr	r5, [r4, #16]
   5bbb4:	cmp	r5, #0
   5bbb8:	bne	5bbc8 <fputs@plt+0x4aa80>
   5bbbc:	ldr	r5, [r9, #168]	; 0xa8
   5bbc0:	cmp	r5, #0
   5bbc4:	beq	55264 <fputs@plt+0x4411c>
   5bbc8:	ldr	r2, [r9]
   5bbcc:	mov	r3, #0
   5bbd0:	add	r6, sp, #192	; 0xc0
   5bbd4:	str	r2, [sp, #32]
   5bbd8:	str	r3, [sp, #188]	; 0xbc
   5bbdc:	ldr	r1, [r2, #92]	; 0x5c
   5bbe0:	add	r2, sp, #296	; 0x128
   5bbe4:	str	r2, [sp, #196]	; 0xc4
   5bbe8:	strd	r2, [sp, #200]	; 0xc8
   5bbec:	ldr	r2, [sp, #32]
   5bbf0:	str	r2, [sp, #192]	; 0xc0
   5bbf4:	mov	r2, #100	; 0x64
   5bbf8:	str	r1, [sp, #212]	; 0xd4
   5bbfc:	str	r2, [sp, #208]	; 0xd0
   5bc00:	strh	r3, [r6, #24]
   5bc04:	ldr	r3, [sp, #32]
   5bc08:	ldr	r3, [r3, #164]	; 0xa4
   5bc0c:	cmp	r3, #1
   5bc10:	ldrgt	r8, [pc, #860]	; 5bf74 <fputs@plt+0x4ae2c>
   5bc14:	bgt	5bc88 <fputs@plt+0x4ab40>
   5bc18:	ldrsh	r3, [r9, #68]	; 0x44
   5bc1c:	cmp	r3, #0
   5bc20:	movne	r3, #1
   5bc24:	strne	r3, [sp, #48]	; 0x30
   5bc28:	bne	5bcf0 <fputs@plt+0x4aba8>
   5bc2c:	mov	r0, r5
   5bc30:	bl	16878 <fputs@plt+0x5730>
   5bc34:	mov	r2, r0
   5bc38:	mov	r1, r5
   5bc3c:	mov	r0, r6
   5bc40:	bl	28eec <fputs@plt+0x17da4>
   5bc44:	b	5bc94 <fputs@plt+0x4ab4c>
   5bc48:	mov	r7, r5
   5bc4c:	ldrb	r3, [r7], #1
   5bc50:	cmp	r3, #10
   5bc54:	beq	5bc64 <fputs@plt+0x4ab1c>
   5bc58:	ldrb	r3, [r7]
   5bc5c:	cmp	r3, #0
   5bc60:	bne	5bc4c <fputs@plt+0x4ab04>
   5bc64:	mov	r2, #3
   5bc68:	mov	r1, r8
   5bc6c:	mov	r0, r6
   5bc70:	bl	28eec <fputs@plt+0x17da4>
   5bc74:	sub	r2, r7, r5
   5bc78:	mov	r1, r5
   5bc7c:	mov	r0, r6
   5bc80:	mov	r5, r7
   5bc84:	bl	28eec <fputs@plt+0x17da4>
   5bc88:	ldrb	r3, [r5]
   5bc8c:	cmp	r3, #0
   5bc90:	bne	5bc48 <fputs@plt+0x4ab00>
   5bc94:	add	r0, sp, #192	; 0xc0
   5bc98:	bl	1de74 <fputs@plt+0xcd2c>
   5bc9c:	mov	r5, r0
   5bca0:	mov	r1, r0
   5bca4:	ldr	r3, [sl, #180]	; 0xb4
   5bca8:	ldr	r0, [sl, #184]	; 0xb8
   5bcac:	blx	r3
   5bcb0:	mov	r1, r5
   5bcb4:	mov	r0, sl
   5bcb8:	bl	1c334 <fputs@plt+0xb1ec>
   5bcbc:	b	55264 <fputs@plt+0x4411c>
   5bcc0:	mov	r2, r6
   5bcc4:	mov	r1, r8
   5bcc8:	mov	r0, r9
   5bccc:	bl	1bbe8 <fputs@plt+0xaaa0>
   5bcd0:	str	r0, [sp, #188]	; 0xbc
   5bcd4:	b	5bd74 <fputs@plt+0x4ac2c>
   5bcd8:	tst	r6, #4
   5bcdc:	beq	5bdb8 <fputs@plt+0x4ac70>
   5bce0:	add	r0, sp, #192	; 0xc0
   5bce4:	ldrd	r2, [r3, r1]
   5bce8:	ldr	r1, [pc, #648]	; 5bf78 <fputs@plt+0x4ae30>
   5bcec:	bl	3848c <fputs@plt+0x27344>
   5bcf0:	ldrb	r3, [r5]
   5bcf4:	cmp	r3, #0
   5bcf8:	beq	5bc94 <fputs@plt+0x4ab4c>
   5bcfc:	mov	r7, #0
   5bd00:	mov	r8, r5
   5bd04:	add	r1, sp, #224	; 0xe0
   5bd08:	mov	r0, r8
   5bd0c:	bl	1a734 <fputs@plt+0x95ec>
   5bd10:	ldr	r3, [sp, #224]	; 0xe0
   5bd14:	mov	r6, r0
   5bd18:	cmp	r3, #135	; 0x87
   5bd1c:	beq	5bd30 <fputs@plt+0x4abe8>
   5bd20:	ldrb	r6, [r8, r6]!
   5bd24:	add	r7, r7, r0
   5bd28:	cmp	r6, #0
   5bd2c:	bne	5bd04 <fputs@plt+0x4abbc>
   5bd30:	mov	r2, r7
   5bd34:	mov	r1, r5
   5bd38:	add	r0, sp, #192	; 0xc0
   5bd3c:	add	r8, r5, r7
   5bd40:	bl	28eec <fputs@plt+0x17da4>
   5bd44:	cmp	r6, #0
   5bd48:	beq	5bc94 <fputs@plt+0x4ab4c>
   5bd4c:	ldrb	r3, [r5, r7]
   5bd50:	cmp	r3, #63	; 0x3f
   5bd54:	bne	5bcc0 <fputs@plt+0x4ab78>
   5bd58:	cmp	r6, #1
   5bd5c:	ldrle	r3, [sp, #48]	; 0x30
   5bd60:	strle	r3, [sp, #188]	; 0xbc
   5bd64:	ble	5bd74 <fputs@plt+0x4ac2c>
   5bd68:	add	r1, sp, #188	; 0xbc
   5bd6c:	add	r0, r8, #1
   5bd70:	bl	13a30 <fputs@plt+0x28e8>
   5bd74:	ldr	r3, [sp, #188]	; 0xbc
   5bd78:	add	r5, r8, r6
   5bd7c:	ldr	r1, [r9, #60]	; 0x3c
   5bd80:	add	r2, r3, #1
   5bd84:	str	r2, [sp, #48]	; 0x30
   5bd88:	mov	r2, #40	; 0x28
   5bd8c:	mul	r3, r2, r3
   5bd90:	sub	r3, r3, #40	; 0x28
   5bd94:	add	r7, r1, r3
   5bd98:	ldrh	r6, [r7, #8]
   5bd9c:	tst	r6, #1
   5bda0:	beq	5bcd8 <fputs@plt+0x4ab90>
   5bda4:	ldr	r1, [pc, #464]	; 5bf7c <fputs@plt+0x4ae34>
   5bda8:	mov	r2, #4
   5bdac:	add	r0, sp, #192	; 0xc0
   5bdb0:	bl	28eec <fputs@plt+0x17da4>
   5bdb4:	b	5bcf0 <fputs@plt+0x4aba8>
   5bdb8:	ands	r8, r6, #8
   5bdbc:	beq	5bdd4 <fputs@plt+0x4ac8c>
   5bdc0:	ldr	r1, [pc, #440]	; 5bf80 <fputs@plt+0x4ae38>
   5bdc4:	add	r0, sp, #192	; 0xc0
   5bdc8:	ldrd	r2, [r7]
   5bdcc:	bl	3848c <fputs@plt+0x27344>
   5bdd0:	b	5bcf0 <fputs@plt+0x4aba8>
   5bdd4:	tst	r6, #2
   5bdd8:	beq	5be4c <fputs@plt+0x4ad04>
   5bddc:	ldr	r3, [sp, #32]
   5bde0:	ldrb	r6, [r3, #66]	; 0x42
   5bde4:	cmp	r6, #1
   5bde8:	beq	5be28 <fputs@plt+0x4ace0>
   5bdec:	mov	r1, r8
   5bdf0:	add	r0, sp, #224	; 0xe0
   5bdf4:	bl	10f20 <memset@plt>
   5bdf8:	ldr	r3, [sp, #32]
   5bdfc:	add	r0, sp, #224	; 0xe0
   5be00:	str	r8, [sp]
   5be04:	ldr	r2, [r7, #12]
   5be08:	ldr	r1, [r7, #16]
   5be0c:	add	r7, sp, #224	; 0xe0
   5be10:	str	r3, [sp, #256]	; 0x100
   5be14:	mov	r3, r6
   5be18:	bl	25c30 <fputs@plt+0x14ae8>
   5be1c:	mov	r1, #1
   5be20:	add	r0, sp, #224	; 0xe0
   5be24:	bl	26d30 <fputs@plt+0x15be8>
   5be28:	ldr	r1, [pc, #340]	; 5bf84 <fputs@plt+0x4ae3c>
   5be2c:	add	r0, sp, #192	; 0xc0
   5be30:	ldrd	r2, [r7, #12]
   5be34:	bl	3848c <fputs@plt+0x27344>
   5be38:	cmp	r6, #1
   5be3c:	beq	5bcf0 <fputs@plt+0x4aba8>
   5be40:	add	r0, sp, #224	; 0xe0
   5be44:	bl	1ccd8 <fputs@plt+0xbb90>
   5be48:	b	5bcf0 <fputs@plt+0x4aba8>
   5be4c:	ands	r6, r6, #16384	; 0x4000
   5be50:	add	r8, sp, #192	; 0xc0
   5be54:	beq	5be6c <fputs@plt+0x4ad24>
   5be58:	mov	r0, r8
   5be5c:	ldr	r2, [r1, r3]
   5be60:	ldr	r1, [pc, #288]	; 5bf88 <fputs@plt+0x4ae40>
   5be64:	bl	3848c <fputs@plt+0x27344>
   5be68:	b	5bcf0 <fputs@plt+0x4aba8>
   5be6c:	mov	r2, #2
   5be70:	ldr	r1, [pc, #276]	; 5bf8c <fputs@plt+0x4ae44>
   5be74:	mov	r0, r8
   5be78:	bl	28eec <fputs@plt+0x17da4>
   5be7c:	ldr	r3, [r7, #12]
   5be80:	str	r3, [sp, #72]	; 0x48
   5be84:	ldr	r3, [sp, #72]	; 0x48
   5be88:	cmp	r3, r6
   5be8c:	bgt	5bea0 <fputs@plt+0x4ad58>
   5be90:	mov	r2, #1
   5be94:	ldr	r1, [pc, #244]	; 5bf90 <fputs@plt+0x4ae48>
   5be98:	mov	r0, r8
   5be9c:	b	5bdb0 <fputs@plt+0x4ac68>
   5bea0:	ldr	r3, [r7, #16]
   5bea4:	mov	r0, r8
   5bea8:	ldr	r1, [pc, #228]	; 5bf94 <fputs@plt+0x4ae4c>
   5beac:	ldrb	r2, [r3, r6]
   5beb0:	add	r6, r6, #1
   5beb4:	bl	3848c <fputs@plt+0x27344>
   5beb8:	b	5be84 <fputs@plt+0x4ad3c>
   5bebc:	mov	fp, r5
   5bec0:	b	551fc <fputs@plt+0x440b4>
   5bec4:	mov	fp, #516	; 0x204
   5bec8:	b	560d4 <fputs@plt+0x44f8c>
   5becc:	mov	fp, r6
   5bed0:	b	560d4 <fputs@plt+0x44f8c>
   5bed4:	mov	fp, r5
   5bed8:	b	560d4 <fputs@plt+0x44f8c>
   5bedc:	str	r3, [sp, #44]	; 0x2c
   5bee0:	str	r3, [sp, #112]	; 0x70
   5bee4:	ldr	r4, [sp, #28]
   5bee8:	b	55784 <fputs@plt+0x4463c>
   5beec:	ldr	r4, [sp, #28]
   5bef0:	str	r3, [sp, #44]	; 0x2c
   5bef4:	str	r3, [sp, #112]	; 0x70
   5bef8:	ldrb	r3, [sl, #69]	; 0x45
   5befc:	cmp	r3, #0
   5bf00:	movne	fp, #7
   5bf04:	moveq	fp, #9
   5bf08:	mov	r0, fp
   5bf0c:	str	fp, [r9, #80]	; 0x50
   5bf10:	bl	1ad5c <fputs@plt+0x9c14>
   5bf14:	b	5ab68 <fputs@plt+0x49a20>
   5bf18:	mov	r2, r7
   5bf1c:	ldr	r1, [pc, #116]	; 5bf98 <fputs@plt+0x4ae50>
   5bf20:	b	5acfc <fputs@plt+0x49bb4>
   5bf24:	ldr	r0, [r5, #216]	; 0xd8
   5bf28:	cmp	r0, #0
   5bf2c:	beq	5bf44 <fputs@plt+0x4adfc>
   5bf30:	ldrb	r1, [r5, #10]
   5bf34:	ldr	r2, [r5, #160]	; 0xa0
   5bf38:	ldr	r3, [r5, #208]	; 0xd0
   5bf3c:	bl	45404 <fputs@plt+0x342bc>
   5bf40:	mov	fp, r0
   5bf44:	mov	r3, #0
   5bf48:	mov	r0, r5
   5bf4c:	str	r3, [r5, #216]	; 0xd8
   5bf50:	bl	14648 <fputs@plt+0x3500>
   5bf54:	cmp	fp, #0
   5bf58:	bne	5ad3c <fputs@plt+0x49bf4>
   5bf5c:	b	5ade4 <fputs@plt+0x49c9c>
   5bf60:	cmp	r5, #0
   5bf64:	beq	59860 <fputs@plt+0x48718>
   5bf68:	mov	fp, #6
   5bf6c:	b	5b4e0 <fputs@plt+0x4a398>
   5bf70:	andeq	r7, r7, r1, lsr r7
   5bf74:	andeq	r8, r7, r8, lsl r2
   5bf78:	andeq	r8, r7, r2, ror #5
   5bf7c:	andeq	r9, r7, sp, lsr #18
   5bf80:	ldrdeq	r6, [r7], -ip
   5bf84:	andeq	r8, r7, ip, lsl r2
   5bf88:	andeq	r8, r7, r3, lsr #4
   5bf8c:	andeq	r9, r7, r0, ror #11
   5bf90:	andeq	r7, r7, r1, ror pc
   5bf94:	andeq	r8, r7, r0, lsr r2
   5bf98:	andeq	r8, r7, r5, asr r2
   5bf9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5bfa0:	sub	sp, sp, #252	; 0xfc
   5bfa4:	mov	r4, r0
   5bfa8:	bl	2d6f0 <fputs@plt+0x1c5a8>
   5bfac:	cmp	r0, #0
   5bfb0:	beq	5bfc4 <fputs@plt+0x4ae7c>
   5bfb4:	ldr	r0, [pc, #2344]	; 5c8e4 <fputs@plt+0x4b79c>
   5bfb8:	bl	2c8a8 <fputs@plt+0x1b760>
   5bfbc:	add	sp, sp, #252	; 0xfc
   5bfc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5bfc4:	ldr	r3, [r4]
   5bfc8:	str	r3, [sp, #16]
   5bfcc:	ldrb	r3, [r4, #87]	; 0x57
   5bfd0:	bfi	r3, r0, #1, #1
   5bfd4:	strb	r3, [r4, #87]	; 0x57
   5bfd8:	mov	r3, #51	; 0x33
   5bfdc:	str	r3, [sp, #28]
   5bfe0:	ldr	r2, [pc, #2304]	; 5c8e8 <fputs@plt+0x4b7a0>
   5bfe4:	ldr	r3, [r4, #40]	; 0x28
   5bfe8:	cmp	r3, r2
   5bfec:	beq	5bff8 <fputs@plt+0x4aeb0>
   5bff0:	mov	r0, r4
   5bff4:	bl	46bf0 <fputs@plt+0x35aa8>
   5bff8:	ldr	r8, [r4]
   5bffc:	ldrb	r3, [r8, #69]	; 0x45
   5c000:	cmp	r3, #0
   5c004:	beq	5c148 <fputs@plt+0x4b000>
   5c008:	mov	r5, #7
   5c00c:	b	5c094 <fputs@plt+0x4af4c>
   5c010:	ldr	r6, [r4]
   5c014:	mov	r3, #0
   5c018:	add	r2, sp, #36	; 0x24
   5c01c:	ldr	r7, [r4, #76]	; 0x4c
   5c020:	ldr	r1, [r4, #168]	; 0xa8
   5c024:	mov	r0, r6
   5c028:	str	r4, [sp]
   5c02c:	strd	r2, [sp, #4]
   5c030:	mvn	r2, #0
   5c034:	bl	6bb34 <fputs@plt+0x5a9ec>
   5c038:	subs	r5, r0, #0
   5c03c:	beq	5c09c <fputs@plt+0x4af54>
   5c040:	cmp	r5, #7
   5c044:	bne	5c050 <fputs@plt+0x4af08>
   5c048:	mov	r0, r6
   5c04c:	bl	185e4 <fputs@plt+0x749c>
   5c050:	ldr	r3, [sp, #16]
   5c054:	ldr	r0, [r3, #240]	; 0xf0
   5c058:	bl	2a2c0 <fputs@plt+0x19178>
   5c05c:	mov	r6, r0
   5c060:	ldr	r0, [sp, #16]
   5c064:	ldr	r1, [r4, #44]	; 0x2c
   5c068:	bl	1c334 <fputs@plt+0xb1ec>
   5c06c:	ldr	r3, [sp, #16]
   5c070:	ldrb	r3, [r3, #69]	; 0x45
   5c074:	cmp	r3, #0
   5c078:	movne	r3, #0
   5c07c:	strne	r3, [r4, #44]	; 0x2c
   5c080:	bne	5c008 <fputs@plt+0x4aec0>
   5c084:	mov	r1, r6
   5c088:	ldr	r0, [sp, #16]
   5c08c:	bl	1e740 <fputs@plt+0xd5f8>
   5c090:	str	r0, [r4, #44]	; 0x2c
   5c094:	str	r5, [r4, #80]	; 0x50
   5c098:	b	5c6e4 <fputs@plt+0x4b59c>
   5c09c:	ldr	r6, [sp, #36]	; 0x24
   5c0a0:	mov	r2, #208	; 0xd0
   5c0a4:	add	r0, sp, #40	; 0x28
   5c0a8:	mov	r1, r6
   5c0ac:	bl	10fbc <memcpy@plt>
   5c0b0:	mov	r2, #208	; 0xd0
   5c0b4:	mov	r1, r4
   5c0b8:	mov	r0, r6
   5c0bc:	bl	10fbc <memcpy@plt>
   5c0c0:	mov	r2, #208	; 0xd0
   5c0c4:	add	r1, sp, #40	; 0x28
   5c0c8:	mov	r0, r4
   5c0cc:	bl	10fbc <memcpy@plt>
   5c0d0:	ldr	r3, [r6, #52]	; 0x34
   5c0d4:	mov	r1, r4
   5c0d8:	mov	r0, r6
   5c0dc:	ldr	r2, [r4, #52]	; 0x34
   5c0e0:	str	r2, [r6, #52]	; 0x34
   5c0e4:	str	r3, [r4, #52]	; 0x34
   5c0e8:	ldr	r2, [r4, #48]	; 0x30
   5c0ec:	ldr	r3, [r6, #48]	; 0x30
   5c0f0:	str	r2, [r6, #48]	; 0x30
   5c0f4:	ldr	r2, [r4, #168]	; 0xa8
   5c0f8:	str	r3, [r4, #48]	; 0x30
   5c0fc:	ldr	r3, [r6, #168]	; 0xa8
   5c100:	str	r2, [r6, #168]	; 0xa8
   5c104:	ldrb	r2, [r4, #89]	; 0x59
   5c108:	str	r3, [r4, #168]	; 0xa8
   5c10c:	ldrb	r3, [r6, #89]	; 0x59
   5c110:	lsr	r3, r3, #7
   5c114:	bfi	r2, r3, #7, #1
   5c118:	strb	r2, [r4, #89]	; 0x59
   5c11c:	bl	1ccf8 <fputs@plt+0xbbb0>
   5c120:	ldr	r0, [sp, #36]	; 0x24
   5c124:	str	r5, [r0, #80]	; 0x50
   5c128:	bl	469fc <fputs@plt+0x358b4>
   5c12c:	mov	r0, r4
   5c130:	bl	46bf0 <fputs@plt+0x35aa8>
   5c134:	cmp	r7, #0
   5c138:	ldrbge	r3, [r4, #87]	; 0x57
   5c13c:	orrge	r3, r3, #2
   5c140:	strbge	r3, [r4, #87]	; 0x57
   5c144:	b	5bfe0 <fputs@plt+0x4ae98>
   5c148:	ldr	r3, [r4, #76]	; 0x4c
   5c14c:	cmp	r3, #0
   5c150:	bgt	5c1e8 <fputs@plt+0x4b0a0>
   5c154:	ldrb	r2, [r4, #87]	; 0x57
   5c158:	tst	r2, #1
   5c15c:	movne	r3, #17
   5c160:	movne	r5, #1
   5c164:	strne	r3, [r4, #80]	; 0x50
   5c168:	bne	5c6a0 <fputs@plt+0x4b558>
   5c16c:	cmp	r3, #0
   5c170:	beq	5c1e8 <fputs@plt+0x4b0a0>
   5c174:	ldr	r3, [r8, #152]	; 0x98
   5c178:	cmp	r3, #0
   5c17c:	streq	r3, [r8, #248]	; 0xf8
   5c180:	ldr	r3, [r8, #188]	; 0xbc
   5c184:	cmp	r3, #0
   5c188:	beq	5c1b0 <fputs@plt+0x4b068>
   5c18c:	ldrb	r3, [r8, #149]	; 0x95
   5c190:	cmp	r3, #0
   5c194:	bne	5c1b0 <fputs@plt+0x4b068>
   5c198:	ldr	r3, [r4, #168]	; 0xa8
   5c19c:	cmp	r3, #0
   5c1a0:	beq	5c1b0 <fputs@plt+0x4b068>
   5c1a4:	add	r1, r4, #128	; 0x80
   5c1a8:	ldr	r0, [r8]
   5c1ac:	bl	18208 <fputs@plt+0x70c0>
   5c1b0:	ldr	r3, [r8, #152]	; 0x98
   5c1b4:	ldrb	r2, [r4, #89]	; 0x59
   5c1b8:	add	r3, r3, #1
   5c1bc:	tst	r2, #32
   5c1c0:	str	r3, [r8, #152]	; 0x98
   5c1c4:	ldreq	r3, [r8, #160]	; 0xa0
   5c1c8:	addeq	r3, r3, #1
   5c1cc:	streq	r3, [r8, #160]	; 0xa0
   5c1d0:	tst	r2, #64	; 0x40
   5c1d4:	ldrne	r3, [r8, #156]	; 0x9c
   5c1d8:	addne	r3, r3, #1
   5c1dc:	strne	r3, [r8, #156]	; 0x9c
   5c1e0:	mov	r3, #0
   5c1e4:	str	r3, [r4, #76]	; 0x4c
   5c1e8:	ldrb	r3, [r4, #89]	; 0x59
   5c1ec:	tst	r3, #3
   5c1f0:	beq	5c80c <fputs@plt+0x4b6c4>
   5c1f4:	mov	r1, #8
   5c1f8:	ldr	fp, [r4]
   5c1fc:	ldr	r7, [r4, #8]
   5c200:	add	r9, r7, #40	; 0x28
   5c204:	mov	r0, r9
   5c208:	bl	1cd70 <fputs@plt+0xbc28>
   5c20c:	ldr	r2, [r4, #80]	; 0x50
   5c210:	mov	r3, #0
   5c214:	str	r3, [r4, #20]
   5c218:	cmp	r2, #7
   5c21c:	bne	5c260 <fputs@plt+0x4b118>
   5c220:	mov	r0, fp
   5c224:	bl	185e4 <fputs@plt+0x749c>
   5c228:	mov	r5, #1
   5c22c:	ldrd	r2, [r4, #128]	; 0x80
   5c230:	cmp	r2, #1
   5c234:	sbcs	r3, r3, #0
   5c238:	blt	5c248 <fputs@plt+0x4b100>
   5c23c:	mov	r1, r4
   5c240:	mov	r0, r8
   5c244:	bl	18278 <fputs@plt+0x7130>
   5c248:	cmp	r5, #101	; 0x65
   5c24c:	bne	5c688 <fputs@plt+0x4b540>
   5c250:	mov	r6, #0
   5c254:	mov	r0, r6
   5c258:	mov	r9, r6
   5c25c:	b	5c8b4 <fputs@plt+0x4b76c>
   5c260:	ldrb	r2, [r4, #89]	; 0x59
   5c264:	ldr	r1, [r4, #32]
   5c268:	and	r2, r2, #3
   5c26c:	cmp	r2, #1
   5c270:	movne	r6, r3
   5c274:	str	r2, [sp, #24]
   5c278:	movne	r2, r1
   5c27c:	movne	sl, r6
   5c280:	bne	5c330 <fputs@plt+0x4b1e8>
   5c284:	ldr	r0, [r4, #8]
   5c288:	add	sl, r0, #360	; 0x168
   5c28c:	ldrh	r6, [sl, #8]
   5c290:	ands	r6, r6, #16
   5c294:	beq	5c32c <fputs@plt+0x4b1e4>
   5c298:	ldr	r6, [r0, #372]	; 0x174
   5c29c:	ldr	r2, [r0, #376]	; 0x178
   5c2a0:	lsr	r6, r6, #2
   5c2a4:	str	r2, [sp, #20]
   5c2a8:	mov	r2, r1
   5c2ac:	cmp	r6, r3
   5c2b0:	bgt	5c314 <fputs@plt+0x4b1cc>
   5c2b4:	ldr	r5, [r4, #76]	; 0x4c
   5c2b8:	cmp	r5, r2
   5c2bc:	mov	r3, r5
   5c2c0:	add	r0, r5, #1
   5c2c4:	bge	5c8d0 <fputs@plt+0x4b788>
   5c2c8:	ldr	ip, [sp, #24]
   5c2cc:	cmp	ip, #2
   5c2d0:	bne	5c2ec <fputs@plt+0x4b1a4>
   5c2d4:	mov	ip, #20
   5c2d8:	ldr	lr, [r4, #4]
   5c2dc:	mul	ip, ip, r5
   5c2e0:	ldrb	ip, [lr, ip]
   5c2e4:	cmp	ip, #161	; 0xa1
   5c2e8:	bne	5c338 <fputs@plt+0x4b1f0>
   5c2ec:	ldr	fp, [fp, #248]	; 0xf8
   5c2f0:	str	r0, [r4, #76]	; 0x4c
   5c2f4:	cmp	fp, #0
   5c2f8:	beq	5c340 <fputs@plt+0x4b1f8>
   5c2fc:	mov	r3, #9
   5c300:	ldr	r1, [pc, #1508]	; 5c8ec <fputs@plt+0x4b7a4>
   5c304:	mov	r0, r4
   5c308:	str	r3, [r4, #80]	; 0x50
   5c30c:	bl	37198 <fputs@plt+0x26050>
   5c310:	b	5c228 <fputs@plt+0x4b0e0>
   5c314:	ldr	r0, [sp, #20]
   5c318:	ldr	r0, [r0, r3, lsl #2]
   5c31c:	add	r3, r3, #1
   5c320:	ldr	r0, [r0, #4]
   5c324:	add	r2, r2, r0
   5c328:	b	5c2ac <fputs@plt+0x4b164>
   5c32c:	mov	r2, r1
   5c330:	str	r6, [sp, #20]
   5c334:	b	5c2b4 <fputs@plt+0x4b16c>
   5c338:	mov	r5, r0
   5c33c:	b	5c2b8 <fputs@plt+0x4b170>
   5c340:	cmp	r5, r1
   5c344:	ldrlt	r2, [r4, #4]
   5c348:	movlt	r1, #20
   5c34c:	subge	r3, r5, r1
   5c350:	ldrge	r2, [sp, #20]
   5c354:	mlalt	r5, r1, r5, r2
   5c358:	subge	r0, r2, #4
   5c35c:	bge	5c4d8 <fputs@plt+0x4b390>
   5c360:	ldr	r2, [sp, #24]
   5c364:	cmp	r2, #1
   5c368:	bne	5c408 <fputs@plt+0x4b2c0>
   5c36c:	mov	r2, #4
   5c370:	add	r9, r7, #120	; 0x78
   5c374:	strh	r2, [r7, #48]	; 0x30
   5c378:	mov	r2, r3
   5c37c:	asr	r3, r3, #31
   5c380:	strd	r2, [r7, #40]	; 0x28
   5c384:	movw	r3, #2562	; 0xa02
   5c388:	strh	r3, [r7, #88]	; 0x58
   5c38c:	ldr	r3, [pc, #1372]	; 5c8f0 <fputs@plt+0x4b7a8>
   5c390:	ldrb	r2, [r5]
   5c394:	add	r3, r3, r2, lsl #2
   5c398:	ldr	r0, [r3, #4044]	; 0xfcc
   5c39c:	str	r0, [r7, #96]	; 0x60
   5c3a0:	bl	16878 <fputs@plt+0x5730>
   5c3a4:	ldr	r3, [sp, #24]
   5c3a8:	strb	r3, [r7, #90]	; 0x5a
   5c3ac:	str	r0, [r7, #92]	; 0x5c
   5c3b0:	ldrsb	r3, [r5, #1]
   5c3b4:	cmn	r3, #18
   5c3b8:	bne	5c408 <fputs@plt+0x4b2c0>
   5c3bc:	cmp	r6, fp
   5c3c0:	bne	5c4f8 <fputs@plt+0x4b3b0>
   5c3c4:	add	r7, r6, #1
   5c3c8:	adds	r2, r6, #0
   5c3cc:	lsl	r7, r7, #2
   5c3d0:	movne	r2, #1
   5c3d4:	mov	r0, sl
   5c3d8:	mov	r1, r7
   5c3dc:	bl	25794 <fputs@plt+0x1464c>
   5c3e0:	cmp	r0, #0
   5c3e4:	bne	5c408 <fputs@plt+0x4b2c0>
   5c3e8:	ldr	r3, [sl, #16]
   5c3ec:	ldr	r2, [r5, #16]
   5c3f0:	add	r3, r3, r7
   5c3f4:	str	r2, [r3, #-4]
   5c3f8:	ldrh	r3, [sl, #8]
   5c3fc:	str	r7, [sl, #12]
   5c400:	orr	r3, r3, #16
   5c404:	strh	r3, [sl, #8]
   5c408:	ldr	r0, [r5, #4]
   5c40c:	mov	r3, #4
   5c410:	ldr	r2, [r5, #12]
   5c414:	strh	r3, [r9, #8]
   5c418:	strh	r3, [r9, #48]	; 0x30
   5c41c:	asr	r1, r0, #31
   5c420:	strd	r0, [r9]
   5c424:	ldr	r0, [r5, #8]
   5c428:	strh	r3, [r9, #88]	; 0x58
   5c42c:	asr	r3, r2, #31
   5c430:	strd	r2, [r9, #80]	; 0x50
   5c434:	add	r3, r9, #120	; 0x78
   5c438:	asr	r1, r0, #31
   5c43c:	str	r3, [sp, #20]
   5c440:	strd	r0, [r9, #40]	; 0x28
   5c444:	mov	r1, #100	; 0x64
   5c448:	mov	r0, r3
   5c44c:	bl	258b4 <fputs@plt+0x1476c>
   5c450:	subs	r7, r0, #0
   5c454:	bne	5c228 <fputs@plt+0x4b0e0>
   5c458:	movw	r3, #514	; 0x202
   5c45c:	ldr	r6, [r9, #136]	; 0x88
   5c460:	strh	r3, [r9, #128]	; 0x80
   5c464:	ldr	r3, [r9, #144]	; 0x90
   5c468:	str	r7, [sp, #40]	; 0x28
   5c46c:	str	r6, [sp, #44]	; 0x2c
   5c470:	strd	r6, [sp, #48]	; 0x30
   5c474:	str	r3, [sp, #56]	; 0x38
   5c478:	str	r7, [sp, #60]	; 0x3c
   5c47c:	strh	r7, [sp, #64]	; 0x40
   5c480:	ldrsb	r3, [r5, #1]
   5c484:	add	r3, r3, #19
   5c488:	cmp	r3, #15
   5c48c:	ldrls	pc, [pc, r3, lsl #2]
   5c490:	b	5c7e0 <fputs@plt+0x4b698>
   5c494:	ldrdeq	ip, [r5], -r4
   5c498:	andeq	ip, r5, r4, asr #15
   5c49c:	andeq	ip, r5, r0, ror #15
   5c4a0:	andeq	ip, r5, r0, ror #15
   5c4a4:	andeq	ip, r5, r0, lsl #15
   5c4a8:	andeq	ip, r5, ip, lsl #14
   5c4ac:	strdeq	ip, [r5], -r4
   5c4b0:	andeq	ip, r5, r8, lsl r7
   5c4b4:	andeq	ip, r5, r0, ror #15
   5c4b8:	andeq	ip, r5, r0, ror r7
   5c4bc:	andeq	ip, r5, r0, ror #15
   5c4c0:	andeq	ip, r5, r0, lsr r7
   5c4c4:	andeq	ip, r5, r0, ror #15
   5c4c8:	andeq	ip, r5, r4, lsl r5
   5c4cc:	andeq	ip, r5, r4, asr #11
   5c4d0:	andeq	ip, r5, ip, lsr #11
   5c4d4:	sub	r3, r3, r1
   5c4d8:	ldr	r2, [r0, #4]!
   5c4dc:	ldr	r1, [r2, #4]
   5c4e0:	cmp	r3, r1
   5c4e4:	bge	5c4d4 <fputs@plt+0x4b38c>
   5c4e8:	ldr	r2, [r2]
   5c4ec:	mov	r5, #20
   5c4f0:	mla	r5, r5, r3, r2
   5c4f4:	b	5c360 <fputs@plt+0x4b218>
   5c4f8:	ldr	r3, [sp, #20]
   5c4fc:	ldr	r2, [r3, fp, lsl #2]
   5c500:	ldr	r3, [r5, #16]
   5c504:	cmp	r2, r3
   5c508:	beq	5c408 <fputs@plt+0x4b2c0>
   5c50c:	add	fp, fp, #1
   5c510:	b	5c3bc <fputs@plt+0x4b274>
   5c514:	ldr	sl, [r5, #16]
   5c518:	add	r0, sp, #40	; 0x28
   5c51c:	ldr	r1, [pc, #976]	; 5c8f4 <fputs@plt+0x4b7ac>
   5c520:	ldrh	r2, [sl, #6]
   5c524:	add	fp, sl, #20
   5c528:	bl	3848c <fputs@plt+0x27344>
   5c52c:	ldrh	r3, [sl, #6]
   5c530:	cmp	r7, r3
   5c534:	blt	5c54c <fputs@plt+0x4b404>
   5c538:	ldr	r1, [pc, #952]	; 5c8f8 <fputs@plt+0x4b7b0>
   5c53c:	mov	r2, #1
   5c540:	add	r0, sp, #40	; 0x28
   5c544:	bl	28eec <fputs@plt+0x17da4>
   5c548:	b	5c5dc <fputs@plt+0x4b494>
   5c54c:	ldr	r3, [fp], #4
   5c550:	cmp	r3, #0
   5c554:	ldreq	r3, [pc, #928]	; 5c8fc <fputs@plt+0x4b7b4>
   5c558:	beq	5c580 <fputs@plt+0x4b438>
   5c55c:	ldr	r3, [r3]
   5c560:	ldr	r1, [pc, #920]	; 5c900 <fputs@plt+0x4b7b8>
   5c564:	mov	r0, r3
   5c568:	str	r3, [sp, #24]
   5c56c:	bl	11124 <strcmp@plt>
   5c570:	ldr	r2, [pc, #908]	; 5c904 <fputs@plt+0x4b7bc>
   5c574:	cmp	r0, #0
   5c578:	ldr	r3, [sp, #24]
   5c57c:	moveq	r3, r2
   5c580:	ldr	r2, [sl, #16]
   5c584:	ldr	r0, [pc, #892]	; 5c908 <fputs@plt+0x4b7c0>
   5c588:	ldrb	r1, [r2, r7]
   5c58c:	add	r7, r7, #1
   5c590:	ldr	r2, [pc, #868]	; 5c8fc <fputs@plt+0x4b7b4>
   5c594:	cmp	r1, #0
   5c598:	ldr	r1, [pc, #876]	; 5c90c <fputs@plt+0x4b7c4>
   5c59c:	movne	r2, r0
   5c5a0:	add	r0, sp, #40	; 0x28
   5c5a4:	bl	3848c <fputs@plt+0x27344>
   5c5a8:	b	5c52c <fputs@plt+0x4b3e4>
   5c5ac:	ldr	r3, [r5, #16]
   5c5b0:	ldr	r1, [pc, #856]	; 5c910 <fputs@plt+0x4b7c8>
   5c5b4:	ldr	r2, [r3]
   5c5b8:	add	r0, sp, #40	; 0x28
   5c5bc:	bl	3848c <fputs@plt+0x27344>
   5c5c0:	b	5c5dc <fputs@plt+0x4b494>
   5c5c4:	ldr	r2, [r5, #16]
   5c5c8:	add	r0, sp, #40	; 0x28
   5c5cc:	ldr	r1, [pc, #832]	; 5c914 <fputs@plt+0x4b7cc>
   5c5d0:	ldrsb	r3, [r2]
   5c5d4:	ldr	r2, [r2, #20]
   5c5d8:	bl	3848c <fputs@plt+0x27344>
   5c5dc:	add	r0, sp, #40	; 0x28
   5c5e0:	bl	1de74 <fputs@plt+0xcd2c>
   5c5e4:	ldr	r3, [r9, #136]	; 0x88
   5c5e8:	cmp	r3, r6
   5c5ec:	beq	5c7f4 <fputs@plt+0x4b6ac>
   5c5f0:	mov	r3, #0
   5c5f4:	mvn	r2, #0
   5c5f8:	ldr	r0, [sp, #20]
   5c5fc:	mov	r1, r6
   5c600:	str	r3, [sp]
   5c604:	mov	r3, #1
   5c608:	bl	25c30 <fputs@plt+0x14ae8>
   5c60c:	ldrb	r6, [r4, #89]	; 0x59
   5c610:	and	r6, r6, #3
   5c614:	cmp	r6, #1
   5c618:	bne	5c65c <fputs@plt+0x4b514>
   5c61c:	mov	r1, #4
   5c620:	add	r0, r9, #160	; 0xa0
   5c624:	bl	258b4 <fputs@plt+0x1476c>
   5c628:	cmp	r0, #0
   5c62c:	bne	5c228 <fputs@plt+0x4b0e0>
   5c630:	movw	r3, #514	; 0x202
   5c634:	ldr	r2, [pc, #732]	; 5c918 <fputs@plt+0x4b7d0>
   5c638:	mov	r0, #3
   5c63c:	strh	r3, [r9, #168]	; 0xa8
   5c640:	mov	r3, #2
   5c644:	ldr	r1, [r9, #176]	; 0xb0
   5c648:	str	r3, [r9, #172]	; 0xac
   5c64c:	ldrb	r3, [r5, #3]
   5c650:	bl	2a044 <fputs@plt+0x18efc>
   5c654:	strb	r6, [r9, #170]	; 0xaa
   5c658:	strh	r6, [r9, #208]	; 0xd0
   5c65c:	ldrb	r3, [r4, #89]	; 0x59
   5c660:	mov	r5, #100	; 0x64
   5c664:	and	r3, r3, #3
   5c668:	rsb	r3, r3, #3
   5c66c:	lsl	r3, r3, #2
   5c670:	strh	r3, [r4, #84]	; 0x54
   5c674:	ldr	r3, [r4, #8]
   5c678:	add	r3, r3, #40	; 0x28
   5c67c:	str	r3, [r4, #20]
   5c680:	mov	r3, #0
   5c684:	str	r3, [r4, #80]	; 0x50
   5c688:	ldr	r0, [r4]
   5c68c:	ldr	r1, [r4, #80]	; 0x50
   5c690:	str	r5, [r8, #52]	; 0x34
   5c694:	bl	1cabc <fputs@plt+0xb974>
   5c698:	cmp	r0, #7
   5c69c:	streq	r0, [r4, #80]	; 0x50
   5c6a0:	ldrsb	r3, [r4, #89]	; 0x59
   5c6a4:	cmp	r3, #0
   5c6a8:	bge	5c6c4 <fputs@plt+0x4b57c>
   5c6ac:	sub	r3, r5, #100	; 0x64
   5c6b0:	cmp	r3, #1
   5c6b4:	bls	5c6c4 <fputs@plt+0x4b57c>
   5c6b8:	mov	r0, r4
   5c6bc:	bl	267c8 <fputs@plt+0x15680>
   5c6c0:	mov	r5, r0
   5c6c4:	ldr	r3, [r8, #56]	; 0x38
   5c6c8:	and	r5, r5, r3
   5c6cc:	cmp	r5, #17
   5c6d0:	bne	5c6e4 <fputs@plt+0x4b59c>
   5c6d4:	ldr	r3, [sp, #28]
   5c6d8:	subs	r3, r3, #1
   5c6dc:	str	r3, [sp, #28]
   5c6e0:	bne	5c010 <fputs@plt+0x4aec8>
   5c6e4:	mov	r1, r5
   5c6e8:	ldr	r0, [sp, #16]
   5c6ec:	bl	1cabc <fputs@plt+0xb974>
   5c6f0:	b	5bfbc <fputs@plt+0x4ae74>
   5c6f4:	ldr	r3, [r5, #16]
   5c6f8:	ldrd	r2, [r3]
   5c6fc:	add	r0, sp, #40	; 0x28
   5c700:	ldr	r1, [pc, #532]	; 5c91c <fputs@plt+0x4b7d4>
   5c704:	bl	3848c <fputs@plt+0x27344>
   5c708:	b	5c5dc <fputs@plt+0x4b494>
   5c70c:	ldr	r1, [pc, #524]	; 5c920 <fputs@plt+0x4b7d8>
   5c710:	ldr	r2, [r5, #16]
   5c714:	b	5c5b8 <fputs@plt+0x4b470>
   5c718:	ldr	r3, [r5, #16]
   5c71c:	ldrd	r2, [r3]
   5c720:	add	r0, sp, #40	; 0x28
   5c724:	ldr	r1, [pc, #504]	; 5c924 <fputs@plt+0x4b7dc>
   5c728:	bl	3848c <fputs@plt+0x27344>
   5c72c:	b	5c5dc <fputs@plt+0x4b494>
   5c730:	ldr	r2, [r5, #16]
   5c734:	ldrh	r3, [r2, #8]
   5c738:	tst	r3, #2
   5c73c:	ldrne	r6, [r2, #16]
   5c740:	bne	5c5dc <fputs@plt+0x4b494>
   5c744:	tst	r3, #4
   5c748:	ldrdne	r2, [r2]
   5c74c:	bne	5c6fc <fputs@plt+0x4b5b4>
   5c750:	tst	r3, #8
   5c754:	ldrdne	r2, [r2]
   5c758:	bne	5c720 <fputs@plt+0x4b5d8>
   5c75c:	tst	r3, #1
   5c760:	ldr	r3, [pc, #448]	; 5c928 <fputs@plt+0x4b7e0>
   5c764:	ldr	r6, [pc, #448]	; 5c92c <fputs@plt+0x4b7e4>
   5c768:	moveq	r6, r3
   5c76c:	b	5c5dc <fputs@plt+0x4b494>
   5c770:	ldr	r3, [r5, #16]
   5c774:	ldr	r1, [pc, #436]	; 5c930 <fputs@plt+0x4b7e8>
   5c778:	ldr	r2, [r3, #8]
   5c77c:	b	5c5b8 <fputs@plt+0x4b470>
   5c780:	ldr	sl, [r5, #16]
   5c784:	mov	r7, #1
   5c788:	ldr	fp, [sl]
   5c78c:	cmp	fp, r7
   5c790:	ldr	r3, [pc, #412]	; 5c934 <fputs@plt+0x4b7ec>
   5c794:	bgt	5c7ac <fputs@plt+0x4b664>
   5c798:	mov	r3, #91	; 0x5b
   5c79c:	mov	r2, #1
   5c7a0:	ldr	r1, [pc, #400]	; 5c938 <fputs@plt+0x4b7f0>
   5c7a4:	strb	r3, [r6]
   5c7a8:	b	5c540 <fputs@plt+0x4b3f8>
   5c7ac:	mov	r1, r3
   5c7b0:	add	r0, sp, #40	; 0x28
   5c7b4:	ldr	r2, [sl, r7, lsl #2]
   5c7b8:	bl	3848c <fputs@plt+0x27344>
   5c7bc:	add	r7, r7, #1
   5c7c0:	b	5c78c <fputs@plt+0x4b644>
   5c7c4:	ldr	r1, [pc, #368]	; 5c93c <fputs@plt+0x4b7f4>
   5c7c8:	add	r0, sp, #40	; 0x28
   5c7cc:	bl	3848c <fputs@plt+0x27344>
   5c7d0:	b	5c5dc <fputs@plt+0x4b494>
   5c7d4:	mov	r3, #0
   5c7d8:	strb	r3, [r6]
   5c7dc:	b	5c5dc <fputs@plt+0x4b494>
   5c7e0:	ldr	r3, [r5, #16]
   5c7e4:	cmp	r3, #0
   5c7e8:	movne	r6, r3
   5c7ec:	bne	5c5dc <fputs@plt+0x4b494>
   5c7f0:	b	5c7d8 <fputs@plt+0x4b690>
   5c7f4:	mov	r0, r6
   5c7f8:	bl	16878 <fputs@plt+0x5730>
   5c7fc:	mov	r3, #1
   5c800:	strb	r3, [r9, #130]	; 0x82
   5c804:	str	r0, [r9, #132]	; 0x84
   5c808:	b	5c60c <fputs@plt+0x4b4c4>
   5c80c:	ldr	r3, [r8, #164]	; 0xa4
   5c810:	mov	r0, r4
   5c814:	add	r3, r3, #1
   5c818:	str	r3, [r8, #164]	; 0xa4
   5c81c:	bl	54e54 <fputs@plt+0x43d0c>
   5c820:	ldr	r3, [r8, #164]	; 0xa4
   5c824:	cmp	r0, #100	; 0x64
   5c828:	mov	r5, r0
   5c82c:	sub	r3, r3, #1
   5c830:	str	r3, [r8, #164]	; 0xa4
   5c834:	beq	5c688 <fputs@plt+0x4b540>
   5c838:	b	5c22c <fputs@plt+0x4b0e4>
   5c83c:	ldr	ip, [r8, #16]
   5c840:	lsl	r1, r6, #4
   5c844:	add	r3, ip, r1
   5c848:	ldr	r3, [r3, #4]
   5c84c:	cmp	r3, #0
   5c850:	beq	5c8b0 <fputs@plt+0x4b768>
   5c854:	ldr	r2, [r3, #4]
   5c858:	ldr	r3, [r3]
   5c85c:	ldr	r7, [r8, #220]	; 0xdc
   5c860:	str	r3, [r2, #4]
   5c864:	ldr	r3, [r2]
   5c868:	ldr	r2, [r3, #216]	; 0xd8
   5c86c:	cmp	r2, #0
   5c870:	ldrne	r3, [r2, #12]
   5c874:	moveq	r3, r2
   5c878:	strne	r9, [r2, #12]
   5c87c:	cmp	r7, #0
   5c880:	beq	5c8b0 <fputs@plt+0x4b768>
   5c884:	cmp	r3, #0
   5c888:	movle	r2, #0
   5c88c:	movgt	r2, #1
   5c890:	cmp	r0, #0
   5c894:	movne	r2, #0
   5c898:	cmp	r2, #0
   5c89c:	beq	5c8b0 <fputs@plt+0x4b768>
   5c8a0:	ldr	r2, [ip, r1]
   5c8a4:	mov	r1, r8
   5c8a8:	ldr	r0, [r8, #224]	; 0xe0
   5c8ac:	blx	r7
   5c8b0:	add	r6, r6, #1
   5c8b4:	ldr	r3, [r8, #20]
   5c8b8:	cmp	r6, r3
   5c8bc:	blt	5c83c <fputs@plt+0x4b6f4>
   5c8c0:	cmp	r0, #0
   5c8c4:	str	r0, [r4, #80]	; 0x50
   5c8c8:	movne	r5, #1
   5c8cc:	b	5c688 <fputs@plt+0x4b540>
   5c8d0:	mov	r3, #0
   5c8d4:	mov	r5, #101	; 0x65
   5c8d8:	str	r0, [r4, #76]	; 0x4c
   5c8dc:	str	r3, [r4, #80]	; 0x50
   5c8e0:	b	5c22c <fputs@plt+0x4b0e4>
   5c8e4:	andeq	r1, r1, lr, asr #27
   5c8e8:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   5c8ec:	andeq	r8, r7, r2, ror r2
   5c8f0:			; <UNDEFINED> instruction: 0x00072ab0
   5c8f4:	andeq	r8, r7, lr, ror r2
   5c8f8:	andeq	r9, r7, r0, asr r6
   5c8fc:	ldrdeq	pc, [r6], -ip
   5c900:	andeq	r7, r7, r7, asr #19
   5c904:	andeq	r6, r7, fp, lsr #23
   5c908:	andeq	r7, r7, r3, asr r1
   5c90c:	andeq	r8, r7, r3, lsl #5
   5c910:	andeq	r8, r7, r9, lsl #5
   5c914:	muleq	r7, r1, r2
   5c918:	andeq	r8, r7, r4, lsr #5
   5c91c:	andeq	r8, r7, r2, ror #5
   5c920:	andeq	r7, r7, sl, asr r9
   5c924:	muleq	r7, ip, r4
   5c928:	andeq	r8, r7, fp, ror #4
   5c92c:	andeq	r9, r7, sp, lsr #18
   5c930:	muleq	r7, r8, r2
   5c934:	andeq	r8, r7, r0, lsr #5
   5c938:	andeq	r6, r7, fp, lsl #13
   5c93c:			; <UNDEFINED> instruction: 0x000779b8
   5c940:	push	{r4, r5, r6, r8, r9, lr}
   5c944:	mov	r9, r3
   5c948:	mov	r8, r2
   5c94c:	mov	r4, r0
   5c950:	ldr	r6, [r0, #20]
   5c954:	ldr	r3, [r6, #60]	; 0x3c
   5c958:	mov	r0, r6
   5c95c:	strd	r8, [r3]
   5c960:	bl	5bf9c <fputs@plt+0x4ae54>
   5c964:	cmp	r0, #100	; 0x64
   5c968:	movne	r5, r0
   5c96c:	movne	r6, #0
   5c970:	bne	5c9d0 <fputs@plt+0x4b888>
   5c974:	ldr	r3, [r6, #56]	; 0x38
   5c978:	ldr	r1, [r3]
   5c97c:	ldr	r3, [r4, #12]
   5c980:	add	r2, r3, #20
   5c984:	ldr	ip, [r1, r2, lsl #2]
   5c988:	cmp	ip, #11
   5c98c:	bhi	5ca10 <fputs@plt+0x4b8c8>
   5c990:	cmp	ip, #0
   5c994:	ldr	r0, [r4, #24]
   5c998:	ldreq	r2, [pc, #236]	; 5ca8c <fputs@plt+0x4b944>
   5c99c:	beq	5c9b0 <fputs@plt+0x4b868>
   5c9a0:	cmp	ip, #7
   5c9a4:	ldr	r3, [pc, #228]	; 5ca90 <fputs@plt+0x4b948>
   5c9a8:	ldr	r2, [pc, #228]	; 5ca94 <fputs@plt+0x4b94c>
   5c9ac:	movne	r2, r3
   5c9b0:	ldr	r1, [pc, #224]	; 5ca98 <fputs@plt+0x4b950>
   5c9b4:	mov	r5, #1
   5c9b8:	bl	37250 <fputs@plt+0x26108>
   5c9bc:	mov	r6, r0
   5c9c0:	ldr	r0, [r4, #20]
   5c9c4:	bl	46a44 <fputs@plt+0x358fc>
   5c9c8:	mov	r3, #0
   5c9cc:	str	r3, [r4, #20]
   5c9d0:	ldr	r0, [r4, #20]
   5c9d4:	cmp	r0, #0
   5c9d8:	beq	5ca58 <fputs@plt+0x4b910>
   5c9dc:	bl	46a44 <fputs@plt+0x358fc>
   5c9e0:	mov	r3, #0
   5c9e4:	subs	r5, r0, #0
   5c9e8:	str	r3, [r4, #20]
   5c9ec:	bne	5ca68 <fputs@plt+0x4b920>
   5c9f0:	mov	r2, r8
   5c9f4:	mov	r3, r9
   5c9f8:	ldr	r1, [pc, #156]	; 5ca9c <fputs@plt+0x4b954>
   5c9fc:	mov	r5, #1
   5ca00:	ldr	r0, [r4, #24]
   5ca04:	bl	37250 <fputs@plt+0x26108>
   5ca08:	mov	r6, r0
   5ca0c:	b	5ca58 <fputs@plt+0x4b910>
   5ca10:	ldrsh	r2, [r1, #12]
   5ca14:	mov	r0, ip
   5ca18:	mov	r6, #0
   5ca1c:	mov	r5, r6
   5ca20:	add	r3, r3, r2
   5ca24:	add	r3, r3, #20
   5ca28:	ldr	r3, [r1, r3, lsl #2]
   5ca2c:	str	r3, [r4, #8]
   5ca30:	bl	15238 <fputs@plt+0x40f0>
   5ca34:	ldr	r3, [r1, #16]
   5ca38:	str	r0, [r4, #4]
   5ca3c:	str	r3, [r4, #16]
   5ca40:	ldrb	r2, [r3, #64]	; 0x40
   5ca44:	orr	r2, r2, #16
   5ca48:	strb	r2, [r3, #64]	; 0x40
   5ca4c:	mov	r2, #1
   5ca50:	ldr	r3, [r3]
   5ca54:	strb	r2, [r3, #11]
   5ca58:	ldr	r3, [sp, #24]
   5ca5c:	mov	r0, r5
   5ca60:	str	r6, [r3]
   5ca64:	pop	{r4, r5, r6, r8, r9, pc}
   5ca68:	ldr	r4, [r4, #24]
   5ca6c:	mov	r0, r4
   5ca70:	bl	47a70 <fputs@plt+0x36928>
   5ca74:	mov	r2, r0
   5ca78:	ldr	r1, [pc, #32]	; 5caa0 <fputs@plt+0x4b958>
   5ca7c:	mov	r0, r4
   5ca80:	bl	37250 <fputs@plt+0x26108>
   5ca84:	mov	r6, r0
   5ca88:	b	5ca58 <fputs@plt+0x4b910>
   5ca8c:	andeq	r6, r7, fp, lsr #10
   5ca90:	andeq	r8, r7, lr, lsr #5
   5ca94:	andeq	r8, r7, r9, lsr #5
   5ca98:			; <UNDEFINED> instruction: 0x000782b6
   5ca9c:	ldrdeq	r8, [r7], -r3
   5caa0:	andeq	r6, r7, ip, asr #10
   5caa4:	subs	r1, r0, #0
   5caa8:	push	{r4, r5, lr}
   5caac:	sub	sp, sp, #20
   5cab0:	bne	5cac4 <fputs@plt+0x4b97c>
   5cab4:	ldr	r0, [pc, #104]	; 5cb24 <fputs@plt+0x4b9dc>
   5cab8:	bl	2c8a8 <fputs@plt+0x1b760>
   5cabc:	add	sp, sp, #20
   5cac0:	pop	{r4, r5, pc}
   5cac4:	ldr	r4, [r1, #24]
   5cac8:	ldr	r1, [r1, #20]
   5cacc:	cmp	r1, #0
   5cad0:	moveq	r5, #4
   5cad4:	beq	5cb14 <fputs@plt+0x4b9cc>
   5cad8:	add	r1, sp, #12
   5cadc:	str	r1, [sp]
   5cae0:	bl	5c940 <fputs@plt+0x4b7f8>
   5cae4:	subs	r5, r0, #0
   5cae8:	beq	5cb14 <fputs@plt+0x4b9cc>
   5caec:	ldr	r3, [sp, #12]
   5caf0:	mov	r1, r5
   5caf4:	mov	r0, r4
   5caf8:	ldr	r2, [pc, #40]	; 5cb28 <fputs@plt+0x4b9e0>
   5cafc:	cmp	r3, #0
   5cb00:	moveq	r2, #0
   5cb04:	bl	2f9a0 <fputs@plt+0x1e858>
   5cb08:	mov	r0, r4
   5cb0c:	ldr	r1, [sp, #12]
   5cb10:	bl	1c334 <fputs@plt+0xb1ec>
   5cb14:	mov	r1, r5
   5cb18:	mov	r0, r4
   5cb1c:	bl	1cabc <fputs@plt+0xb974>
   5cb20:	b	5cabc <fputs@plt+0x4b974>
   5cb24:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   5cb28:	andeq	r6, r7, ip, asr #10
   5cb2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cb30:	mov	r4, #0
   5cb34:	sub	sp, sp, #36	; 0x24
   5cb38:	mov	r5, r0
   5cb3c:	mov	r7, r1
   5cb40:	mov	sl, r2
   5cb44:	str	r3, [sp, #12]
   5cb48:	str	r4, [sp, #28]
   5cb4c:	ldr	r8, [sp, #72]	; 0x48
   5cb50:	bl	2f8d4 <fputs@plt+0x1e78c>
   5cb54:	cmp	r0, r4
   5cb58:	bne	5cb74 <fputs@plt+0x4ba2c>
   5cb5c:	ldr	r0, [pc, #740]	; 5ce48 <fputs@plt+0x4bd00>
   5cb60:	bl	2c8a8 <fputs@plt+0x1b760>
   5cb64:	mov	r4, r0
   5cb68:	mov	r0, r4
   5cb6c:	add	sp, sp, #36	; 0x24
   5cb70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cb74:	ldr	r3, [pc, #720]	; 5ce4c <fputs@plt+0x4bd04>
   5cb78:	cmp	r7, #0
   5cb7c:	mov	r1, r4
   5cb80:	mov	r0, r5
   5cb84:	moveq	r7, r3
   5cb88:	bl	1ca88 <fputs@plt+0xb940>
   5cb8c:	mov	fp, #0
   5cb90:	add	r6, sp, #24
   5cb94:	b	5cbcc <fputs@plt+0x4ba84>
   5cb98:	add	r3, sp, #28
   5cb9c:	mvn	r2, #0
   5cba0:	str	r6, [sp]
   5cba4:	mov	r1, r7
   5cba8:	mov	r0, r5
   5cbac:	str	fp, [sp, #28]
   5cbb0:	bl	6bda4 <fputs@plt+0x5ac5c>
   5cbb4:	subs	r9, r0, #0
   5cbb8:	bne	5ce18 <fputs@plt+0x4bcd0>
   5cbbc:	ldr	r2, [sp, #28]
   5cbc0:	cmp	r2, #0
   5cbc4:	bne	5cbe0 <fputs@plt+0x4ba98>
   5cbc8:	ldr	r7, [sp, #24]
   5cbcc:	ldrb	r4, [r7]
   5cbd0:	cmp	r4, #0
   5cbd4:	bne	5cb98 <fputs@plt+0x4ba50>
   5cbd8:	mov	r9, r4
   5cbdc:	b	5cd74 <fputs@plt+0x4bc2c>
   5cbe0:	ldrh	r7, [r2, #84]	; 0x54
   5cbe4:	mov	r4, r9
   5cbe8:	lsl	r2, r7, #3
   5cbec:	add	r3, r2, #1
   5cbf0:	str	r3, [sp, #16]
   5cbf4:	lsl	r3, r7, #2
   5cbf8:	str	r3, [sp, #8]
   5cbfc:	mov	r3, r9
   5cc00:	ldr	r0, [sp, #28]
   5cc04:	str	r3, [sp, #20]
   5cc08:	bl	5bf9c <fputs@plt+0x4ae54>
   5cc0c:	cmp	sl, #0
   5cc10:	mov	r6, r0
   5cc14:	ldr	r3, [sp, #20]
   5cc18:	beq	5ce0c <fputs@plt+0x4bcc4>
   5cc1c:	cmp	r0, #100	; 0x64
   5cc20:	beq	5cc9c <fputs@plt+0x4bb54>
   5cc24:	eor	r3, r3, #1
   5cc28:	cmp	r0, #101	; 0x65
   5cc2c:	movne	r3, #0
   5cc30:	andeq	r3, r3, #1
   5cc34:	cmp	r3, #0
   5cc38:	beq	5cc48 <fputs@plt+0x4bb00>
   5cc3c:	ldr	r3, [r5, #24]
   5cc40:	tst	r3, #256	; 0x100
   5cc44:	bne	5cca4 <fputs@plt+0x4bb5c>
   5cc48:	ldr	r0, [sp, #28]
   5cc4c:	bl	469fc <fputs@plt+0x358b4>
   5cc50:	ldr	r1, [sp, #24]
   5cc54:	mov	r2, #0
   5cc58:	mov	r9, r0
   5cc5c:	str	r2, [sp, #28]
   5cc60:	mov	r7, r1
   5cc64:	ldr	r3, [pc, #484]	; 5ce50 <fputs@plt+0x4bd08>
   5cc68:	add	r1, r1, #1
   5cc6c:	ldrb	r2, [r7]
   5cc70:	add	r2, r3, r2
   5cc74:	ldrb	r2, [r2, #320]	; 0x140
   5cc78:	ands	r6, r2, #1
   5cc7c:	bne	5cc60 <fputs@plt+0x4bb18>
   5cc80:	mov	r1, r4
   5cc84:	mov	r0, r5
   5cc88:	bl	1c334 <fputs@plt+0xb1ec>
   5cc8c:	cmp	r9, #0
   5cc90:	beq	5cb8c <fputs@plt+0x4ba44>
   5cc94:	mov	r4, r6
   5cc98:	b	5cd74 <fputs@plt+0x4bc2c>
   5cc9c:	cmp	r3, #0
   5cca0:	bne	5ccd0 <fputs@plt+0x4bb88>
   5cca4:	mov	r3, #0
   5cca8:	mov	r0, r5
   5ccac:	ldr	r2, [sp, #16]
   5ccb0:	bl	1def8 <fputs@plt+0xcdb0>
   5ccb4:	subs	r4, r0, #0
   5ccb8:	beq	5ce20 <fputs@plt+0x4bcd8>
   5ccbc:	mov	fp, #0
   5ccc0:	cmp	fp, r7
   5ccc4:	blt	5cd24 <fputs@plt+0x4bbdc>
   5ccc8:	cmp	r6, #100	; 0x64
   5cccc:	bne	5cce4 <fputs@plt+0x4bb9c>
   5ccd0:	ldr	r3, [sp, #8]
   5ccd4:	mov	fp, #0
   5ccd8:	add	r9, r4, r3
   5ccdc:	cmp	fp, r7
   5cce0:	blt	5cd3c <fputs@plt+0x4bbf4>
   5cce4:	mov	r3, r4
   5cce8:	mov	r2, r9
   5ccec:	ldr	r0, [sp, #12]
   5ccf0:	mov	r1, r7
   5ccf4:	blx	sl
   5ccf8:	cmp	r0, #0
   5ccfc:	beq	5ce08 <fputs@plt+0x4bcc0>
   5cd00:	ldr	r0, [sp, #28]
   5cd04:	mov	r9, #4
   5cd08:	bl	469fc <fputs@plt+0x358b4>
   5cd0c:	mov	r3, #0
   5cd10:	mov	r1, #4
   5cd14:	mov	r0, r5
   5cd18:	str	r3, [sp, #28]
   5cd1c:	bl	1ca88 <fputs@plt+0xb940>
   5cd20:	b	5cd74 <fputs@plt+0x4bc2c>
   5cd24:	mov	r1, fp
   5cd28:	ldr	r0, [sp, #28]
   5cd2c:	bl	244c8 <fputs@plt+0x13380>
   5cd30:	str	r0, [r4, fp, lsl #2]
   5cd34:	add	fp, fp, #1
   5cd38:	b	5ccc0 <fputs@plt+0x4bb78>
   5cd3c:	mov	r1, fp
   5cd40:	ldr	r0, [sp, #28]
   5cd44:	bl	2a58c <fputs@plt+0x19444>
   5cd48:	cmp	r0, #0
   5cd4c:	str	r0, [r9, fp, lsl #2]
   5cd50:	bne	5ce00 <fputs@plt+0x4bcb8>
   5cd54:	mov	r1, fp
   5cd58:	ldr	r0, [sp, #28]
   5cd5c:	bl	24494 <fputs@plt+0x1334c>
   5cd60:	cmp	r0, #5
   5cd64:	beq	5ce00 <fputs@plt+0x4bcb8>
   5cd68:	mov	r0, r5
   5cd6c:	mov	r9, #100	; 0x64
   5cd70:	bl	185e4 <fputs@plt+0x749c>
   5cd74:	ldr	r0, [sp, #28]
   5cd78:	cmp	r0, #0
   5cd7c:	beq	5cd84 <fputs@plt+0x4bc3c>
   5cd80:	bl	469fc <fputs@plt+0x358b4>
   5cd84:	mov	r1, r4
   5cd88:	mov	r0, r5
   5cd8c:	bl	1c334 <fputs@plt+0xb1ec>
   5cd90:	mov	r1, r9
   5cd94:	mov	r0, r5
   5cd98:	bl	1cabc <fputs@plt+0xb974>
   5cd9c:	adds	r3, r8, #0
   5cda0:	mov	r4, r0
   5cda4:	movne	r3, #1
   5cda8:	cmp	r0, #0
   5cdac:	moveq	r3, #0
   5cdb0:	cmp	r3, #0
   5cdb4:	beq	5ce3c <fputs@plt+0x4bcf4>
   5cdb8:	mov	r0, r5
   5cdbc:	bl	47a70 <fputs@plt+0x36928>
   5cdc0:	bl	16878 <fputs@plt+0x5730>
   5cdc4:	add	r7, r0, #1
   5cdc8:	mov	r0, r7
   5cdcc:	asr	r1, r7, #31
   5cdd0:	bl	1d128 <fputs@plt+0xbfe0>
   5cdd4:	cmp	r0, #0
   5cdd8:	mov	r6, r0
   5cddc:	str	r0, [r8]
   5cde0:	beq	5ce28 <fputs@plt+0x4bce0>
   5cde4:	mov	r0, r5
   5cde8:	bl	47a70 <fputs@plt+0x36928>
   5cdec:	mov	r1, r0
   5cdf0:	mov	r2, r7
   5cdf4:	mov	r0, r6
   5cdf8:	bl	10fbc <memcpy@plt>
   5cdfc:	b	5cb68 <fputs@plt+0x4ba20>
   5ce00:	add	fp, fp, #1
   5ce04:	b	5ccdc <fputs@plt+0x4bb94>
   5ce08:	mov	r3, #1
   5ce0c:	cmp	r6, #100	; 0x64
   5ce10:	beq	5cc00 <fputs@plt+0x4bab8>
   5ce14:	b	5cc48 <fputs@plt+0x4bb00>
   5ce18:	mov	r4, #0
   5ce1c:	b	5cd74 <fputs@plt+0x4bc2c>
   5ce20:	mov	r9, r6
   5ce24:	b	5cd74 <fputs@plt+0x4bc2c>
   5ce28:	mov	r1, #7
   5ce2c:	mov	r0, r5
   5ce30:	bl	1ca88 <fputs@plt+0xb940>
   5ce34:	mov	r4, #7
   5ce38:	b	5cb68 <fputs@plt+0x4ba20>
   5ce3c:	cmp	r8, #0
   5ce40:	strne	r3, [r8]
   5ce44:	b	5cb68 <fputs@plt+0x4ba20>
   5ce48:	strdeq	r9, [r1], -lr
   5ce4c:	ldrdeq	pc, [r6], -ip
   5ce50:			; <UNDEFINED> instruction: 0x00072ab0
   5ce54:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   5ce58:	mov	r4, r0
   5ce5c:	mov	r6, r1
   5ce60:	ldr	r3, [r0, #16]
   5ce64:	add	r3, r3, r1, lsl #4
   5ce68:	ldr	r3, [r3, #12]
   5ce6c:	ldr	r5, [r3, #32]
   5ce70:	cmp	r5, #0
   5ce74:	bne	5ced0 <fputs@plt+0x4bd88>
   5ce78:	ldr	r3, [r4, #16]
   5ce7c:	mov	r0, r4
   5ce80:	ldr	r1, [pc, #140]	; 5cf14 <fputs@plt+0x4bdcc>
   5ce84:	ldr	r2, [r3, r6, lsl #4]
   5ce88:	str	r4, [sp, #8]
   5ce8c:	str	r2, [sp, #12]
   5ce90:	bl	1562c <fputs@plt+0x44e4>
   5ce94:	cmp	r0, #0
   5ce98:	moveq	r5, #1
   5ce9c:	beq	5cec4 <fputs@plt+0x4bd7c>
   5cea0:	ldr	r1, [pc, #112]	; 5cf18 <fputs@plt+0x4bdd0>
   5cea4:	mov	r0, r4
   5cea8:	ldr	r2, [sp, #12]
   5ceac:	bl	37250 <fputs@plt+0x26108>
   5ceb0:	subs	r6, r0, #0
   5ceb4:	bne	5cee0 <fputs@plt+0x4bd98>
   5ceb8:	mov	r0, r4
   5cebc:	mov	r5, #7
   5cec0:	bl	185e4 <fputs@plt+0x749c>
   5cec4:	mov	r0, r5
   5cec8:	add	sp, sp, #16
   5cecc:	pop	{r4, r5, r6, pc}
   5ced0:	ldr	r0, [r5, #8]
   5ced4:	bl	17144 <fputs@plt+0x5ffc>
   5ced8:	ldr	r5, [r5]
   5cedc:	b	5ce70 <fputs@plt+0x4bd28>
   5cee0:	add	r3, sp, #8
   5cee4:	ldr	r2, [pc, #48]	; 5cf1c <fputs@plt+0x4bdd4>
   5cee8:	mov	r1, r6
   5ceec:	mov	r0, r4
   5cef0:	str	r5, [sp]
   5cef4:	bl	5cb2c <fputs@plt+0x4b9e4>
   5cef8:	mov	r5, r0
   5cefc:	mov	r1, r6
   5cf00:	mov	r0, r4
   5cf04:	bl	1c334 <fputs@plt+0xb1ec>
   5cf08:	cmp	r5, #7
   5cf0c:	bne	5cec4 <fputs@plt+0x4bd7c>
   5cf10:	b	5ceb8 <fputs@plt+0x4bd70>
   5cf14:	andeq	r8, r7, r3, lsl #6
   5cf18:	andeq	r8, r7, r7, ror #5
   5cf1c:	andeq	r4, r2, r4, asr r8
   5cf20:	ldr	r3, [pc, #764]	; 5d224 <fputs@plt+0x4c0dc>
   5cf24:	cmp	r1, #1
   5cf28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cf2c:	sub	sp, sp, #76	; 0x4c
   5cf30:	mov	r4, r0
   5cf34:	mov	r6, r1
   5cf38:	mov	r9, r2
   5cf3c:	ldr	r8, [pc, #740]	; 5d228 <fputs@plt+0x4c0e0>
   5cf40:	movne	r8, r3
   5cf44:	ldr	r3, [pc, #736]	; 5d22c <fputs@plt+0x4c0e4>
   5cf48:	str	r0, [sp, #36]	; 0x24
   5cf4c:	add	r0, sp, #36	; 0x24
   5cf50:	str	r2, [sp, #40]	; 0x28
   5cf54:	add	r2, sp, #20
   5cf58:	str	r1, [sp, #44]	; 0x2c
   5cf5c:	mov	r1, #3
   5cf60:	str	r3, [sp, #24]
   5cf64:	ldr	r3, [pc, #708]	; 5d230 <fputs@plt+0x4c0e8>
   5cf68:	str	r8, [sp, #20]
   5cf6c:	str	r3, [sp, #28]
   5cf70:	mov	r3, #0
   5cf74:	str	r3, [sp, #32]
   5cf78:	str	r3, [sp, #48]	; 0x30
   5cf7c:	bl	6bc00 <fputs@plt+0x5aab8>
   5cf80:	ldr	r5, [sp, #48]	; 0x30
   5cf84:	cmp	r5, #0
   5cf88:	bne	5d010 <fputs@plt+0x4bec8>
   5cf8c:	ldr	r3, [r4, #16]
   5cf90:	lsl	fp, r6, #4
   5cf94:	add	r7, r3, fp
   5cf98:	ldr	r0, [r7, #4]
   5cf9c:	cmp	r0, #0
   5cfa0:	bne	5cfc8 <fputs@plt+0x4be80>
   5cfa4:	cmp	r6, #1
   5cfa8:	bne	5cfbc <fputs@plt+0x4be74>
   5cfac:	ldr	r2, [r3, #28]
   5cfb0:	ldrh	r3, [r2, #78]	; 0x4e
   5cfb4:	orr	r3, r3, #1
   5cfb8:	strh	r3, [r2, #78]	; 0x4e
   5cfbc:	mov	r0, r5
   5cfc0:	add	sp, sp, #76	; 0x4c
   5cfc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cfc8:	ldrd	r2, [r0]
   5cfcc:	str	r2, [r3, #4]
   5cfd0:	ldrb	r3, [r0, #8]
   5cfd4:	cmp	r3, #0
   5cfd8:	strne	r5, [sp, #8]
   5cfdc:	bne	5d02c <fputs@plt+0x4bee4>
   5cfe0:	mov	r1, r5
   5cfe4:	bl	3e8c4 <fputs@plt+0x2d77c>
   5cfe8:	subs	sl, r0, #0
   5cfec:	moveq	r3, #1
   5cff0:	streq	r3, [sp, #8]
   5cff4:	beq	5d02c <fputs@plt+0x4bee4>
   5cff8:	bl	1ad5c <fputs@plt+0x9c14>
   5cffc:	mov	r2, r0
   5d000:	mov	r1, r4
   5d004:	mov	r0, r9
   5d008:	mov	r5, sl
   5d00c:	bl	1e9e8 <fputs@plt+0xd8a0>
   5d010:	movw	r3, #3082	; 0xc0a
   5d014:	cmp	r5, r3
   5d018:	cmpne	r5, #7
   5d01c:	bne	5cfbc <fputs@plt+0x4be74>
   5d020:	mov	r0, r4
   5d024:	bl	185e4 <fputs@plt+0x749c>
   5d028:	b	5cfbc <fputs@plt+0x4be74>
   5d02c:	add	r3, sp, #52	; 0x34
   5d030:	mov	sl, #0
   5d034:	add	sl, sl, #1
   5d038:	mov	r2, r3
   5d03c:	ldr	r0, [r7, #4]
   5d040:	mov	r1, sl
   5d044:	str	r3, [sp, #12]
   5d048:	bl	17e2c <fputs@plt+0x6ce4>
   5d04c:	ldr	r3, [sp, #12]
   5d050:	cmp	sl, #5
   5d054:	add	r3, r3, #4
   5d058:	bne	5d034 <fputs@plt+0x4beec>
   5d05c:	ldr	r3, [r7, #12]
   5d060:	ldr	r2, [sp, #52]	; 0x34
   5d064:	str	r2, [r3]
   5d068:	ldr	r3, [sp, #68]	; 0x44
   5d06c:	cmp	r3, #0
   5d070:	beq	5d128 <fputs@plt+0x4bfe0>
   5d074:	cmp	r6, #0
   5d078:	bne	5d0f0 <fputs@plt+0x4bfa8>
   5d07c:	ands	r3, r3, #3
   5d080:	moveq	r3, #1
   5d084:	strb	r3, [r4, #66]	; 0x42
   5d088:	ldrb	r2, [r4, #66]	; 0x42
   5d08c:	ldr	r3, [r7, #12]
   5d090:	strb	r2, [r3, #77]	; 0x4d
   5d094:	ldr	r2, [r3, #80]	; 0x50
   5d098:	cmp	r2, #0
   5d09c:	bne	5d0c0 <fputs@plt+0x4bf78>
   5d0a0:	ldr	r0, [sp, #60]	; 0x3c
   5d0a4:	bl	13c40 <fputs@plt+0x2af8>
   5d0a8:	ldr	r1, [pc, #388]	; 5d234 <fputs@plt+0x4c0ec>
   5d0ac:	cmp	r0, #0
   5d0b0:	movne	r1, r0
   5d0b4:	ldr	r0, [r7, #4]
   5d0b8:	str	r1, [r3, #80]	; 0x50
   5d0bc:	bl	21494 <fputs@plt+0x1034c>
   5d0c0:	ldr	r3, [sp, #56]	; 0x38
   5d0c4:	ldr	r1, [r7, #12]
   5d0c8:	uxtb	r2, r3
   5d0cc:	cmp	r2, #0
   5d0d0:	strb	r2, [r1, #76]	; 0x4c
   5d0d4:	moveq	r2, #1
   5d0d8:	strbeq	r2, [r1, #76]	; 0x4c
   5d0dc:	beq	5d144 <fputs@plt+0x4bffc>
   5d0e0:	cmp	r2, #4
   5d0e4:	bls	5d144 <fputs@plt+0x4bffc>
   5d0e8:	ldr	r2, [pc, #328]	; 5d238 <fputs@plt+0x4c0f0>
   5d0ec:	b	5d100 <fputs@plt+0x4bfb8>
   5d0f0:	ldrb	r2, [r4, #66]	; 0x42
   5d0f4:	cmp	r3, r2
   5d0f8:	ldrne	r2, [pc, #316]	; 5d23c <fputs@plt+0x4c0f4>
   5d0fc:	beq	5d088 <fputs@plt+0x4bf40>
   5d100:	mov	r1, r4
   5d104:	mov	r0, r9
   5d108:	mov	r5, #1
   5d10c:	bl	1e9e8 <fputs@plt+0xd8a0>
   5d110:	ldr	r3, [sp, #8]
   5d114:	cmp	r3, #0
   5d118:	beq	5d010 <fputs@plt+0x4bec8>
   5d11c:	ldr	r0, [r7, #4]
   5d120:	bl	44618 <fputs@plt+0x334d0>
   5d124:	b	5d010 <fputs@plt+0x4bec8>
   5d128:	ldr	r3, [r4, #16]
   5d12c:	add	r3, r3, fp
   5d130:	ldr	r2, [r3, #12]
   5d134:	ldrh	r3, [r2, #78]	; 0x4e
   5d138:	orr	r3, r3, #4
   5d13c:	strh	r3, [r2, #78]	; 0x4e
   5d140:	b	5d088 <fputs@plt+0x4bf40>
   5d144:	cmp	r3, #3
   5d148:	ldr	r2, [r4, #16]
   5d14c:	mov	r0, r4
   5d150:	movle	r3, #0
   5d154:	movgt	r3, #1
   5d158:	cmp	r6, #0
   5d15c:	ldr	r1, [pc, #220]	; 5d240 <fputs@plt+0x4c0f8>
   5d160:	movne	r3, #0
   5d164:	cmp	r3, #0
   5d168:	ldrne	r3, [r4, #24]
   5d16c:	ldr	r2, [r2, r6, lsl #4]
   5d170:	bicne	r3, r3, #32768	; 0x8000
   5d174:	strne	r3, [r4, #24]
   5d178:	mov	r3, r8
   5d17c:	bl	37250 <fputs@plt+0x26108>
   5d180:	ldr	r8, [r4, #296]	; 0x128
   5d184:	mov	r3, #0
   5d188:	mov	r1, r0
   5d18c:	mov	r9, r0
   5d190:	mov	r0, r4
   5d194:	ldr	r2, [pc, #168]	; 5d244 <fputs@plt+0x4c0fc>
   5d198:	str	r3, [r4, #296]	; 0x128
   5d19c:	str	r3, [sp]
   5d1a0:	add	r3, sp, #36	; 0x24
   5d1a4:	bl	5cb2c <fputs@plt+0x4b9e4>
   5d1a8:	str	r8, [r4, #296]	; 0x128
   5d1ac:	subs	r8, r0, #0
   5d1b0:	mov	r1, r9
   5d1b4:	ldreq	r8, [sp, #48]	; 0x30
   5d1b8:	mov	r0, r4
   5d1bc:	bl	1c334 <fputs@plt+0xb1ec>
   5d1c0:	cmp	r8, #0
   5d1c4:	bne	5d1d4 <fputs@plt+0x4c08c>
   5d1c8:	mov	r1, r6
   5d1cc:	mov	r0, r4
   5d1d0:	bl	5ce54 <fputs@plt+0x4bd0c>
   5d1d4:	ldrb	r3, [r4, #69]	; 0x45
   5d1d8:	cmp	r3, #0
   5d1dc:	beq	5d200 <fputs@plt+0x4c0b8>
   5d1e0:	mov	r0, r4
   5d1e4:	mov	r8, #7
   5d1e8:	bl	20b50 <fputs@plt+0xfa08>
   5d1ec:	ldr	r3, [r4, #24]
   5d1f0:	tst	r3, #65536	; 0x10000
   5d1f4:	bne	5d208 <fputs@plt+0x4c0c0>
   5d1f8:	mov	r5, r8
   5d1fc:	b	5d110 <fputs@plt+0x4bfc8>
   5d200:	cmp	r8, #0
   5d204:	bne	5d1ec <fputs@plt+0x4c0a4>
   5d208:	ldr	r3, [r4, #16]
   5d20c:	add	fp, r3, fp
   5d210:	ldr	r2, [fp, #12]
   5d214:	ldrh	r3, [r2, #78]	; 0x4e
   5d218:	orr	r3, r3, #1
   5d21c:	strh	r3, [r2, #78]	; 0x4e
   5d220:	b	5d110 <fputs@plt+0x4bfc8>
   5d224:	andeq	r7, r7, r1, asr fp
   5d228:	andeq	r7, r7, lr, lsr fp
   5d22c:	andeq	pc, r6, ip, lsl #29
   5d230:	andeq	r8, r7, r0, lsl r3
   5d234:			; <UNDEFINED> instruction: 0xfffff830
   5d238:	andeq	r8, r7, r0, lsr #7
   5d23c:	andeq	r8, r7, ip, asr r3
   5d240:			; <UNDEFINED> instruction: 0x000783b8
   5d244:	andeq	fp, r6, r0, lsl #24
   5d248:	mov	r3, #1
   5d24c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d250:	mov	r4, r0
   5d254:	mov	r8, r1
   5d258:	mov	r5, #0
   5d25c:	strb	r3, [r0, #149]	; 0x95
   5d260:	ldr	r3, [r0, #16]
   5d264:	ldr	r7, [r0, #24]
   5d268:	ldr	r3, [r3, #12]
   5d26c:	and	r7, r7, #2
   5d270:	ldrb	r3, [r3, #77]	; 0x4d
   5d274:	strb	r3, [r0, #66]	; 0x42
   5d278:	ldr	r3, [r4, #16]
   5d27c:	ldr	r2, [r4, #20]
   5d280:	cmp	r2, r5
   5d284:	bgt	5d2bc <fputs@plt+0x4c174>
   5d288:	ldr	r3, [r3, #28]
   5d28c:	ldrh	r3, [r3, #78]	; 0x4e
   5d290:	tst	r3, #1
   5d294:	movne	r6, #0
   5d298:	bne	5d308 <fputs@plt+0x4c1c0>
   5d29c:	mov	r2, r8
   5d2a0:	mov	r1, #1
   5d2a4:	mov	r0, r4
   5d2a8:	bl	5cf20 <fputs@plt+0x4bdd8>
   5d2ac:	subs	r6, r0, #0
   5d2b0:	beq	5d308 <fputs@plt+0x4c1c0>
   5d2b4:	mov	r1, #1
   5d2b8:	b	5d300 <fputs@plt+0x4c1b8>
   5d2bc:	add	r3, r3, r5, lsl #4
   5d2c0:	add	r9, r5, #1
   5d2c4:	ldr	r3, [r3, #12]
   5d2c8:	ldrh	r3, [r3, #78]	; 0x4e
   5d2cc:	cmp	r5, #1
   5d2d0:	orreq	r3, r3, #1
   5d2d4:	tst	r3, #1
   5d2d8:	beq	5d2e4 <fputs@plt+0x4c19c>
   5d2dc:	mov	r5, r9
   5d2e0:	b	5d278 <fputs@plt+0x4c130>
   5d2e4:	mov	r2, r8
   5d2e8:	mov	r1, r5
   5d2ec:	mov	r0, r4
   5d2f0:	bl	5cf20 <fputs@plt+0x4bdd8>
   5d2f4:	subs	r6, r0, #0
   5d2f8:	beq	5d2dc <fputs@plt+0x4c194>
   5d2fc:	mov	r1, r5
   5d300:	mov	r0, r4
   5d304:	bl	20bac <fputs@plt+0xfa64>
   5d308:	mov	r3, #0
   5d30c:	mov	r0, r6
   5d310:	strb	r3, [r4, #149]	; 0x95
   5d314:	orrs	r3, r7, r6
   5d318:	ldreq	r3, [r4, #24]
   5d31c:	biceq	r3, r3, #2
   5d320:	streq	r3, [r4, #24]
   5d324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d328:	push	{r4, lr}
   5d32c:	mov	r4, r0
   5d330:	ldr	r0, [r0]
   5d334:	ldrb	r3, [r0, #149]	; 0x95
   5d338:	cmp	r3, #0
   5d33c:	bne	5d360 <fputs@plt+0x4c218>
   5d340:	add	r1, r4, #4
   5d344:	bl	5d248 <fputs@plt+0x4c100>
   5d348:	cmp	r0, #0
   5d34c:	ldrne	r3, [r4, #68]	; 0x44
   5d350:	strne	r0, [r4, #12]
   5d354:	addne	r3, r3, #1
   5d358:	strne	r3, [r4, #68]	; 0x44
   5d35c:	pop	{r4, pc}
   5d360:	mov	r0, #0
   5d364:	pop	{r4, pc}
   5d368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d36c:	mov	r8, r3
   5d370:	sub	sp, sp, #36	; 0x24
   5d374:	mov	r4, r0
   5d378:	mov	r9, r1
   5d37c:	mov	r7, r2
   5d380:	ldr	r5, [r0]
   5d384:	ldrb	r3, [r5, #149]	; 0x95
   5d388:	cmp	r3, #0
   5d38c:	beq	5d474 <fputs@plt+0x4c32c>
   5d390:	ldr	r3, [r5, #144]	; 0x90
   5d394:	cmp	r3, #1
   5d398:	bne	5d474 <fputs@plt+0x4c32c>
   5d39c:	ldrb	r6, [r5, #148]	; 0x94
   5d3a0:	mov	r0, r5
   5d3a4:	ldr	r3, [pc, #1064]	; 5d7d4 <fputs@plt+0x4c68c>
   5d3a8:	ldr	r1, [pc, #1064]	; 5d7d8 <fputs@plt+0x4c690>
   5d3ac:	cmp	r6, #1
   5d3b0:	movne	r1, r3
   5d3b4:	bl	1e740 <fputs@plt+0xd5f8>
   5d3b8:	mov	r7, r0
   5d3bc:	str	r9, [sp, #28]
   5d3c0:	ldr	r2, [sp, #28]
   5d3c4:	add	r3, r4, #500	; 0x1f4
   5d3c8:	cmp	r7, #0
   5d3cc:	ldm	r2, {r0, r1}
   5d3d0:	stm	r3, {r0, r1}
   5d3d4:	beq	5d4b8 <fputs@plt+0x4c370>
   5d3d8:	mov	r1, r7
   5d3dc:	mov	r0, r4
   5d3e0:	bl	30058 <fputs@plt+0x1ef10>
   5d3e4:	subs	r3, r0, #0
   5d3e8:	bne	5d504 <fputs@plt+0x4c3bc>
   5d3ec:	ldrb	r2, [r5, #148]	; 0x94
   5d3f0:	mov	r0, r4
   5d3f4:	lsl	r9, r6, #4
   5d3f8:	ldr	r1, [pc, #984]	; 5d7d8 <fputs@plt+0x4c690>
   5d3fc:	cmp	r2, #1
   5d400:	ldr	r2, [r5, #16]
   5d404:	moveq	r8, #1
   5d408:	cmp	r8, #1
   5d40c:	ldr	sl, [r2, r6, lsl #4]
   5d410:	ldr	r2, [pc, #956]	; 5d7d4 <fputs@plt+0x4c68c>
   5d414:	moveq	r2, r1
   5d418:	mov	r1, #18
   5d41c:	str	sl, [sp]
   5d420:	bl	2fe88 <fputs@plt+0x1ed40>
   5d424:	cmp	r0, #0
   5d428:	bne	5d504 <fputs@plt+0x4c3bc>
   5d42c:	ldr	r3, [sp, #76]	; 0x4c
   5d430:	cmp	r3, #0
   5d434:	beq	5d4d4 <fputs@plt+0x4c38c>
   5d438:	ldrb	r3, [r4, #454]	; 0x1c6
   5d43c:	cmp	r3, #0
   5d440:	beq	5d514 <fputs@plt+0x4c3cc>
   5d444:	mov	r2, #72	; 0x48
   5d448:	mov	r3, #0
   5d44c:	mov	r0, r5
   5d450:	bl	1def8 <fputs@plt+0xcdb0>
   5d454:	subs	r8, r0, #0
   5d458:	bne	5d594 <fputs@plt+0x4c44c>
   5d45c:	mov	r3, #7
   5d460:	str	r3, [r4, #12]
   5d464:	ldr	r3, [r4, #68]	; 0x44
   5d468:	add	r3, r3, #1
   5d46c:	str	r3, [r4, #68]	; 0x44
   5d470:	b	5d504 <fputs@plt+0x4c3bc>
   5d474:	add	r3, sp, #28
   5d478:	mov	r2, r7
   5d47c:	mov	r1, r9
   5d480:	mov	r0, r4
   5d484:	bl	2ffc4 <fputs@plt+0x1ee7c>
   5d488:	subs	r6, r0, #0
   5d48c:	blt	5d4b8 <fputs@plt+0x4c370>
   5d490:	cmp	r8, #0
   5d494:	beq	5d4c0 <fputs@plt+0x4c378>
   5d498:	ldr	r3, [r7, #4]
   5d49c:	cmp	r3, #0
   5d4a0:	cmpne	r6, #1
   5d4a4:	moveq	r6, #1
   5d4a8:	beq	5d4c0 <fputs@plt+0x4c378>
   5d4ac:	ldr	r1, [pc, #808]	; 5d7dc <fputs@plt+0x4c694>
   5d4b0:	mov	r0, r4
   5d4b4:	bl	2fdcc <fputs@plt+0x1ec84>
   5d4b8:	add	sp, sp, #36	; 0x24
   5d4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d4c0:	mov	r0, r5
   5d4c4:	ldr	r1, [sp, #28]
   5d4c8:	bl	1d4f8 <fputs@plt+0xc3b0>
   5d4cc:	mov	r7, r0
   5d4d0:	b	5d3c0 <fputs@plt+0x4c278>
   5d4d4:	ldr	r3, [pc, #772]	; 5d7e0 <fputs@plt+0x4c698>
   5d4d8:	mov	r0, r4
   5d4dc:	str	sl, [sp]
   5d4e0:	ldr	r2, [sp, #72]	; 0x48
   5d4e4:	add	r3, r3, r2, lsl #1
   5d4e8:	mov	r2, r7
   5d4ec:	add	r8, r3, r8
   5d4f0:	ldr	r3, [sp, #76]	; 0x4c
   5d4f4:	ldrb	r1, [r8, #-3492]	; 0xfffff25c
   5d4f8:	bl	2fe88 <fputs@plt+0x1ed40>
   5d4fc:	cmp	r0, #0
   5d500:	beq	5d438 <fputs@plt+0x4c2f0>
   5d504:	mov	r1, r7
   5d508:	mov	r0, r5
   5d50c:	bl	1c334 <fputs@plt+0xb1ec>
   5d510:	b	5d4b8 <fputs@plt+0x4c370>
   5d514:	ldr	r3, [r5, #16]
   5d518:	mov	r0, r4
   5d51c:	ldr	r8, [r3, r9]
   5d520:	bl	5d328 <fputs@plt+0x4c1e0>
   5d524:	cmp	r0, #0
   5d528:	bne	5d504 <fputs@plt+0x4c3bc>
   5d52c:	mov	r2, r8
   5d530:	mov	r1, r7
   5d534:	mov	r0, r5
   5d538:	bl	1562c <fputs@plt+0x44e4>
   5d53c:	cmp	r0, #0
   5d540:	beq	5d568 <fputs@plt+0x4c420>
   5d544:	ldr	r3, [sp, #80]	; 0x50
   5d548:	cmp	r3, #0
   5d54c:	ldreq	r1, [pc, #656]	; 5d7e4 <fputs@plt+0x4c69c>
   5d550:	ldreq	r2, [sp, #28]
   5d554:	beq	5d588 <fputs@plt+0x4c440>
   5d558:	mov	r1, r6
   5d55c:	mov	r0, r4
   5d560:	bl	49b48 <fputs@plt+0x38a00>
   5d564:	b	5d504 <fputs@plt+0x4c3bc>
   5d568:	mov	r2, r8
   5d56c:	mov	r1, r7
   5d570:	mov	r0, r5
   5d574:	bl	156a8 <fputs@plt+0x4560>
   5d578:	cmp	r0, #0
   5d57c:	beq	5d444 <fputs@plt+0x4c2fc>
   5d580:	ldr	r1, [pc, #608]	; 5d7e8 <fputs@plt+0x4c6a0>
   5d584:	mov	r2, r7
   5d588:	mov	r0, r4
   5d58c:	bl	2fdcc <fputs@plt+0x1ec84>
   5d590:	b	5d504 <fputs@plt+0x4c3bc>
   5d594:	mvn	r3, #0
   5d598:	str	r7, [r8]
   5d59c:	strh	r3, [r8, #32]
   5d5a0:	ldr	r3, [r5, #16]
   5d5a4:	add	r9, r3, r9
   5d5a8:	ldr	r3, [pc, #572]	; 5d7ec <fputs@plt+0x4c6a4>
   5d5ac:	ldr	r9, [r9, #12]
   5d5b0:	str	r3, [r8, #36]	; 0x24
   5d5b4:	str	r9, [r8, #64]	; 0x40
   5d5b8:	ldrb	r3, [r4, #18]
   5d5bc:	str	r8, [r4, #488]	; 0x1e8
   5d5c0:	cmp	r3, #0
   5d5c4:	bne	5d5dc <fputs@plt+0x4c494>
   5d5c8:	ldr	r1, [pc, #544]	; 5d7f0 <fputs@plt+0x4c6a8>
   5d5cc:	mov	r0, r7
   5d5d0:	bl	11124 <strcmp@plt>
   5d5d4:	cmp	r0, #0
   5d5d8:	streq	r8, [r9, #72]	; 0x48
   5d5dc:	ldrb	r3, [r5, #149]	; 0x95
   5d5e0:	cmp	r3, #0
   5d5e4:	bne	5d4b8 <fputs@plt+0x4c370>
   5d5e8:	mov	r0, r4
   5d5ec:	bl	271cc <fputs@plt+0x16084>
   5d5f0:	subs	r7, r0, #0
   5d5f4:	beq	5d4b8 <fputs@plt+0x4c370>
   5d5f8:	mov	r2, r6
   5d5fc:	mov	r1, #1
   5d600:	mov	r0, r4
   5d604:	bl	49b98 <fputs@plt+0x38a50>
   5d608:	ldr	r3, [sp, #76]	; 0x4c
   5d60c:	cmp	r3, #0
   5d610:	beq	5d620 <fputs@plt+0x4c4d8>
   5d614:	mov	r1, #149	; 0x95
   5d618:	mov	r0, r7
   5d61c:	bl	271b0 <fputs@plt+0x16068>
   5d620:	ldr	r8, [r4, #76]	; 0x4c
   5d624:	mov	fp, #2
   5d628:	mov	r2, r6
   5d62c:	mov	r1, #51	; 0x33
   5d630:	mov	r0, r7
   5d634:	add	sl, r8, #2
   5d638:	add	r9, r8, #1
   5d63c:	add	r8, r8, #3
   5d640:	mov	r3, r8
   5d644:	str	r8, [r4, #76]	; 0x4c
   5d648:	str	r9, [r4, #392]	; 0x188
   5d64c:	str	sl, [r4, #396]	; 0x18c
   5d650:	str	fp, [sp]
   5d654:	bl	2713c <fputs@plt+0x15ff4>
   5d658:	mov	r1, r6
   5d65c:	mov	r0, r7
   5d660:	bl	1519c <fputs@plt+0x4054>
   5d664:	mov	r2, r8
   5d668:	mov	r1, #45	; 0x2d
   5d66c:	bl	27640 <fputs@plt+0x164f8>
   5d670:	ldr	r3, [r5, #24]
   5d674:	mov	r2, r6
   5d678:	mov	r1, #52	; 0x34
   5d67c:	str	r0, [sp, #20]
   5d680:	mov	r0, r7
   5d684:	tst	r3, #32768	; 0x8000
   5d688:	movne	r3, #1
   5d68c:	moveq	r3, #4
   5d690:	str	r3, [sp]
   5d694:	mov	r3, fp
   5d698:	bl	2713c <fputs@plt+0x15ff4>
   5d69c:	ldrb	r3, [r5, #66]	; 0x42
   5d6a0:	mov	r2, r6
   5d6a4:	mov	r1, #52	; 0x34
   5d6a8:	mov	r0, r7
   5d6ac:	str	r3, [sp]
   5d6b0:	mov	r3, #5
   5d6b4:	bl	2713c <fputs@plt+0x15ff4>
   5d6b8:	mov	r0, r7
   5d6bc:	ldr	r1, [sp, #20]
   5d6c0:	bl	1c254 <fputs@plt+0xb10c>
   5d6c4:	ldrd	r2, [sp, #72]	; 0x48
   5d6c8:	orrs	r3, r3, r2
   5d6cc:	mov	r3, sl
   5d6d0:	beq	5d7bc <fputs@plt+0x4c674>
   5d6d4:	mov	r2, #0
   5d6d8:	mov	r1, #22
   5d6dc:	mov	r0, r7
   5d6e0:	bl	276a4 <fputs@plt+0x1655c>
   5d6e4:	mov	r0, r4
   5d6e8:	bl	271cc <fputs@plt+0x16084>
   5d6ec:	ldr	r2, [pc, #224]	; 5d7d4 <fputs@plt+0x4c68c>
   5d6f0:	cmp	r6, #1
   5d6f4:	mov	r5, r0
   5d6f8:	mov	r1, r6
   5d6fc:	mov	r0, r4
   5d700:	ldr	r3, [pc, #208]	; 5d7d8 <fputs@plt+0x4c690>
   5d704:	movne	r3, r2
   5d708:	str	r3, [sp]
   5d70c:	mov	r3, #1
   5d710:	mov	r2, r3
   5d714:	bl	26f74 <fputs@plt+0x15e2c>
   5d718:	mov	r3, #5
   5d71c:	mov	r2, #0
   5d720:	str	r6, [sp]
   5d724:	mov	r1, #55	; 0x37
   5d728:	mov	r0, r5
   5d72c:	str	r3, [sp, #4]
   5d730:	mov	r3, #1
   5d734:	bl	27224 <fputs@plt+0x160dc>
   5d738:	ldr	r3, [r4, #72]	; 0x48
   5d73c:	mov	r2, #0
   5d740:	mov	r1, #74	; 0x4a
   5d744:	mov	r0, r7
   5d748:	cmp	r3, #0
   5d74c:	moveq	r3, #1
   5d750:	streq	r3, [r4, #72]	; 0x48
   5d754:	mov	r3, r9
   5d758:	mov	r4, #0
   5d75c:	bl	276a4 <fputs@plt+0x1655c>
   5d760:	mvn	r3, #1
   5d764:	mov	r2, #6
   5d768:	str	r4, [sp]
   5d76c:	mov	r1, #27
   5d770:	mov	r0, r7
   5d774:	str	r3, [sp, #8]
   5d778:	ldr	r3, [pc, #116]	; 5d7f4 <fputs@plt+0x4c6ac>
   5d77c:	str	r3, [sp, #4]
   5d780:	mov	r3, r8
   5d784:	bl	2725c <fputs@plt+0x16114>
   5d788:	mov	r3, r8
   5d78c:	mov	r2, r4
   5d790:	str	r9, [sp]
   5d794:	mov	r1, #75	; 0x4b
   5d798:	mov	r0, r7
   5d79c:	bl	2713c <fputs@plt+0x15ff4>
   5d7a0:	mov	r0, r7
   5d7a4:	mov	r1, #8
   5d7a8:	bl	19404 <fputs@plt+0x82bc>
   5d7ac:	mov	r1, #61	; 0x3d
   5d7b0:	mov	r0, r7
   5d7b4:	bl	271b0 <fputs@plt+0x16068>
   5d7b8:	b	5d4b8 <fputs@plt+0x4c370>
   5d7bc:	mov	r2, r6
   5d7c0:	mov	r1, #122	; 0x7a
   5d7c4:	mov	r0, r7
   5d7c8:	bl	276a4 <fputs@plt+0x1655c>
   5d7cc:	str	r0, [r4, #424]	; 0x1a8
   5d7d0:	b	5d6e4 <fputs@plt+0x4c59c>
   5d7d4:	andeq	r7, r7, r1, asr fp
   5d7d8:	andeq	r7, r7, lr, lsr fp
   5d7dc:	andeq	r8, r7, pc, ror #7
   5d7e0:	andeq	r4, r7, r8, lsr #21
   5d7e4:	andeq	r8, r7, r8, lsl r4
   5d7e8:	andeq	r8, r7, r0, lsr r4
   5d7ec:	sbceq	r0, r8, r1
   5d7f0:	andeq	r8, r7, r3, asr r4
   5d7f4:	andeq	r3, r7, r8, lsl #26
   5d7f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d7fc:	sub	sp, sp, #28
   5d800:	mov	r7, r0
   5d804:	mov	r4, r1
   5d808:	mov	r9, r2
   5d80c:	mov	sl, r3
   5d810:	bl	5d328 <fputs@plt+0x4c1e0>
   5d814:	cmp	r0, #0
   5d818:	movne	r8, #0
   5d81c:	bne	5d890 <fputs@plt+0x4c748>
   5d820:	mov	r2, sl
   5d824:	mov	r1, r9
   5d828:	ldr	r0, [r7]
   5d82c:	bl	1562c <fputs@plt+0x44e4>
   5d830:	subs	r8, r0, #0
   5d834:	bne	5d890 <fputs@plt+0x4c748>
   5d838:	ldr	r3, [pc, #456]	; 5da08 <fputs@plt+0x4c8c0>
   5d83c:	cmp	r4, #0
   5d840:	mov	r1, sl
   5d844:	ldr	r4, [r7]
   5d848:	ldr	r2, [pc, #444]	; 5da0c <fputs@plt+0x4c8c4>
   5d84c:	moveq	r2, r3
   5d850:	mov	r0, r4
   5d854:	str	r2, [sp, #8]
   5d858:	bl	15724 <fputs@plt+0x45dc>
   5d85c:	cmp	r0, #0
   5d860:	bgt	5d9c4 <fputs@plt+0x4c87c>
   5d864:	mov	r1, r9
   5d868:	add	r0, r4, #320	; 0x140
   5d86c:	bl	13dc8 <fputs@plt+0x2c80>
   5d870:	subs	r6, r0, #0
   5d874:	beq	5d9c4 <fputs@plt+0x4c87c>
   5d878:	ldr	fp, [r6]
   5d87c:	str	r8, [sp, #20]
   5d880:	ldr	r3, [r6, #16]
   5d884:	cmp	r3, #0
   5d888:	beq	5d89c <fputs@plt+0x4c754>
   5d88c:	ldr	r8, [r6, #16]
   5d890:	mov	r0, r8
   5d894:	add	sp, sp, #28
   5d898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d89c:	ldr	r3, [fp, #4]
   5d8a0:	cmp	r3, #0
   5d8a4:	beq	5d8b4 <fputs@plt+0x4c76c>
   5d8a8:	ldr	r2, [fp, #8]
   5d8ac:	cmp	r3, r2
   5d8b0:	bne	5d9c4 <fputs@plt+0x4c87c>
   5d8b4:	ldr	r5, [r7]
   5d8b8:	ldr	r0, [r6, #4]
   5d8bc:	bl	16878 <fputs@plt+0x5730>
   5d8c0:	mov	r1, r0
   5d8c4:	add	r2, r0, #73	; 0x49
   5d8c8:	mov	r3, #0
   5d8cc:	mov	r0, r5
   5d8d0:	str	r1, [sp, #12]
   5d8d4:	bl	1def8 <fputs@plt+0xcdb0>
   5d8d8:	subs	r4, r0, #0
   5d8dc:	beq	5d9c4 <fputs@plt+0x4c87c>
   5d8e0:	ldr	r1, [sp, #12]
   5d8e4:	add	r3, r4, #72	; 0x48
   5d8e8:	mov	r0, r3
   5d8ec:	str	r4, [r6, #16]
   5d8f0:	add	r2, r1, #1
   5d8f4:	ldr	r1, [r6, #4]
   5d8f8:	str	r3, [r4]
   5d8fc:	bl	10fbc <memcpy@plt>
   5d900:	mov	r2, #1
   5d904:	mov	r1, r0
   5d908:	mov	r0, r5
   5d90c:	strh	r2, [r4, #36]	; 0x24
   5d910:	ldr	r2, [r5, #16]
   5d914:	ldr	r2, [r2, #12]
   5d918:	str	r2, [r4, #64]	; 0x40
   5d91c:	ldrb	r2, [r4, #42]	; 0x2a
   5d920:	orr	r2, r2, #16
   5d924:	strb	r2, [r4, #42]	; 0x2a
   5d928:	mov	r2, #0
   5d92c:	str	r2, [r4, #48]	; 0x30
   5d930:	mvn	r2, #0
   5d934:	strh	r2, [r4, #32]
   5d938:	bl	1e740 <fputs@plt+0xd5f8>
   5d93c:	mov	r2, r0
   5d940:	mov	r1, r4
   5d944:	mov	r0, r5
   5d948:	bl	28348 <fputs@plt+0x17200>
   5d94c:	mov	r2, #0
   5d950:	mov	r1, r4
   5d954:	mov	r0, r5
   5d958:	bl	28348 <fputs@plt+0x17200>
   5d95c:	mov	r0, r5
   5d960:	ldr	r1, [r4]
   5d964:	bl	1e740 <fputs@plt+0xd5f8>
   5d968:	mov	r2, r0
   5d96c:	mov	r1, r4
   5d970:	mov	r0, r5
   5d974:	bl	28348 <fputs@plt+0x17200>
   5d978:	add	r3, sp, #20
   5d97c:	mov	r2, r6
   5d980:	mov	r1, r4
   5d984:	mov	r0, r5
   5d988:	str	r3, [sp]
   5d98c:	ldr	r3, [fp, #8]
   5d990:	bl	3732c <fputs@plt+0x261e4>
   5d994:	cmp	r0, #0
   5d998:	beq	5d88c <fputs@plt+0x4c744>
   5d99c:	ldr	r1, [pc, #108]	; 5da10 <fputs@plt+0x4c8c8>
   5d9a0:	mov	r0, r7
   5d9a4:	ldr	r2, [sp, #20]
   5d9a8:	bl	2fdcc <fputs@plt+0x1ec84>
   5d9ac:	mov	r0, r5
   5d9b0:	ldr	r1, [sp, #20]
   5d9b4:	bl	1c334 <fputs@plt+0xb1ec>
   5d9b8:	add	r1, r6, #16
   5d9bc:	mov	r0, r5
   5d9c0:	bl	20298 <fputs@plt+0xf150>
   5d9c4:	cmp	sl, #0
   5d9c8:	beq	5d9f0 <fputs@plt+0x4c8a8>
   5d9cc:	mov	r3, sl
   5d9d0:	ldr	r1, [pc, #60]	; 5da14 <fputs@plt+0x4c8cc>
   5d9d4:	mov	r0, r7
   5d9d8:	str	r9, [sp]
   5d9dc:	ldr	r2, [sp, #8]
   5d9e0:	bl	2fdcc <fputs@plt+0x1ec84>
   5d9e4:	mov	r3, #1
   5d9e8:	strb	r3, [r7, #17]
   5d9ec:	b	5d890 <fputs@plt+0x4c748>
   5d9f0:	mov	r3, r9
   5d9f4:	ldr	r1, [pc, #28]	; 5da18 <fputs@plt+0x4c8d0>
   5d9f8:	mov	r0, r7
   5d9fc:	ldr	r2, [sp, #8]
   5da00:	bl	2fdcc <fputs@plt+0x1ec84>
   5da04:	b	5d9e4 <fputs@plt+0x4c89c>
   5da08:	andeq	r8, r7, r0, ror r4
   5da0c:	andeq	r8, r7, r3, ror #8
   5da10:	andeq	r6, r7, ip, asr #10
   5da14:	andeq	r6, r7, r2, asr #29
   5da18:	andeq	r6, r7, ip, asr #29
   5da1c:	push	{r4, r5, r6, r7, r8, lr}
   5da20:	mov	r7, r1
   5da24:	mov	r5, r0
   5da28:	mov	r4, r2
   5da2c:	ldr	r1, [r2]
   5da30:	cmp	r1, #0
   5da34:	ldreq	r3, [r2, #4]
   5da38:	beq	5da50 <fputs@plt+0x4c908>
   5da3c:	ldr	r6, [r0]
   5da40:	mov	r0, r6
   5da44:	bl	1a260 <fputs@plt+0x9118>
   5da48:	ldr	r3, [r6, #16]
   5da4c:	ldr	r3, [r3, r0, lsl #4]
   5da50:	mov	r1, r7
   5da54:	mov	r0, r5
   5da58:	ldr	r2, [r4, #8]
   5da5c:	pop	{r4, r5, r6, r7, r8, lr}
   5da60:	b	5d7f8 <fputs@plt+0x4c6b0>
   5da64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5da68:	sub	sp, sp, #92	; 0x5c
   5da6c:	ldr	sl, [r0]
   5da70:	ldr	r3, [sl]
   5da74:	str	r3, [sp, #20]
   5da78:	ldr	r3, [r1, #8]
   5da7c:	orr	r2, r3, #32
   5da80:	str	r2, [r1, #8]
   5da84:	ldr	r2, [sp, #20]
   5da88:	ldrb	r2, [r2, #69]	; 0x45
   5da8c:	cmp	r2, #0
   5da90:	beq	5daa8 <fputs@plt+0x4c960>
   5da94:	mov	r3, #2
   5da98:	str	r3, [sp, #24]
   5da9c:	ldr	r0, [sp, #24]
   5daa0:	add	sp, sp, #92	; 0x5c
   5daa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5daa8:	ldr	r2, [r1, #28]
   5daac:	cmp	r2, #0
   5dab0:	str	r2, [sp, #32]
   5dab4:	beq	5e640 <fputs@plt+0x4d4f8>
   5dab8:	ands	r3, r3, #32
   5dabc:	str	r3, [sp, #24]
   5dac0:	bne	5e640 <fputs@plt+0x4d4f8>
   5dac4:	ldr	r3, [r1]
   5dac8:	ldr	r2, [r0, #12]
   5dacc:	str	r3, [sp, #56]	; 0x38
   5dad0:	ldr	r3, [pc, #3232]	; 5e778 <fputs@plt+0x4d630>
   5dad4:	cmp	r2, r3
   5dad8:	moveq	r3, r1
   5dadc:	beq	5dba8 <fputs@plt+0x4ca60>
   5dae0:	str	r1, [sp, #28]
   5dae4:	str	r0, [sp, #40]	; 0x28
   5dae8:	mov	r0, sl
   5daec:	ldr	r1, [sp, #32]
   5daf0:	bl	15b60 <fputs@plt+0x4a18>
   5daf4:	ldr	r3, [sp, #32]
   5daf8:	add	r3, r3, #8
   5dafc:	mov	r4, r3
   5db00:	str	r3, [sp, #72]	; 0x48
   5db04:	mov	r3, #0
   5db08:	str	r3, [sp, #44]	; 0x2c
   5db0c:	ldr	r3, [sp, #32]
   5db10:	ldr	r2, [sp, #44]	; 0x2c
   5db14:	ldr	r3, [r3]
   5db18:	cmp	r3, r2
   5db1c:	bgt	5dbcc <fputs@plt+0x4ca84>
   5db20:	ldr	r3, [sp, #20]
   5db24:	ldrb	r3, [r3, #69]	; 0x45
   5db28:	cmp	r3, #0
   5db2c:	bne	5da94 <fputs@plt+0x4c94c>
   5db30:	ldr	r2, [sp, #28]
   5db34:	mov	fp, #1
   5db38:	str	r3, [sp, #40]	; 0x28
   5db3c:	ldr	r5, [r2, #28]
   5db40:	add	r3, r5, #24
   5db44:	add	r4, r5, #8
   5db48:	str	r3, [sp, #48]	; 0x30
   5db4c:	ldr	r3, [r5]
   5db50:	ldr	r2, [sp, #40]	; 0x28
   5db54:	sub	r3, r3, #1
   5db58:	cmp	r2, r3
   5db5c:	blt	5e060 <fputs@plt+0x4cf18>
   5db60:	ldr	r3, [sp, #56]	; 0x38
   5db64:	mov	ip, #20
   5db68:	ldr	r0, [r3]
   5db6c:	mov	r3, #0
   5db70:	cmp	r0, r3
   5db74:	bgt	5e224 <fputs@plt+0x4d0dc>
   5db78:	ldr	r3, [sp, #28]
   5db7c:	ldr	r3, [r3]
   5db80:	cmp	r3, #0
   5db84:	beq	5da9c <fputs@plt+0x4c954>
   5db88:	ldr	r2, [r3]
   5db8c:	ldr	r3, [sp, #20]
   5db90:	ldr	r3, [r3, #100]	; 0x64
   5db94:	cmp	r2, r3
   5db98:	ble	5da9c <fputs@plt+0x4c954>
   5db9c:	ldr	r1, [pc, #3032]	; 5e77c <fputs@plt+0x4d634>
   5dba0:	b	5e1e0 <fputs@plt+0x4d098>
   5dba4:	mov	r3, r2
   5dba8:	ldr	r2, [r3, #52]	; 0x34
   5dbac:	cmp	r2, #0
   5dbb0:	bne	5dba4 <fputs@plt+0x4ca5c>
   5dbb4:	ldr	r3, [r3, #64]	; 0x40
   5dbb8:	cmp	r3, #0
   5dbbc:	ldrne	r2, [sl, #536]	; 0x218
   5dbc0:	strne	r2, [r3, #4]
   5dbc4:	strne	r3, [sl, #536]	; 0x218
   5dbc8:	b	5dae0 <fputs@plt+0x4c998>
   5dbcc:	ldrb	fp, [r4, #37]	; 0x25
   5dbd0:	tst	fp, #32
   5dbd4:	beq	5dbec <fputs@plt+0x4caa4>
   5dbd8:	ldr	r3, [sp, #44]	; 0x2c
   5dbdc:	add	r4, r4, #72	; 0x48
   5dbe0:	add	r3, r3, #1
   5dbe4:	str	r3, [sp, #44]	; 0x2c
   5dbe8:	b	5db0c <fputs@plt+0x4c9c4>
   5dbec:	ldr	r3, [r4, #4]
   5dbf0:	cmp	r3, #0
   5dbf4:	bne	5dc10 <fputs@plt+0x4cac8>
   5dbf8:	ldr	r5, [r4, #8]
   5dbfc:	cmp	r5, #0
   5dc00:	ldrne	r3, [sp, #40]	; 0x28
   5dc04:	ldrne	r7, [r3]
   5dc08:	ldrne	r6, [r7, #536]	; 0x218
   5dc0c:	bne	5dd38 <fputs@plt+0x4cbf0>
   5dc10:	ldr	r6, [r4, #16]
   5dc14:	cmp	r6, #0
   5dc18:	bne	5dcb8 <fputs@plt+0x4cb70>
   5dc1c:	ldr	r3, [r4, #8]
   5dc20:	cmp	r3, #0
   5dc24:	bne	5df98 <fputs@plt+0x4ce50>
   5dc28:	ldr	r6, [r4, #20]
   5dc2c:	ldr	r0, [sp, #40]	; 0x28
   5dc30:	mov	r1, r6
   5dc34:	bl	195fc <fputs@plt+0x84b4>
   5dc38:	cmp	r0, #0
   5dc3c:	bne	5da94 <fputs@plt+0x4c94c>
   5dc40:	mov	r2, #72	; 0x48
   5dc44:	mov	r3, #0
   5dc48:	ldr	r0, [sp, #20]
   5dc4c:	bl	1def8 <fputs@plt+0xcdb0>
   5dc50:	cmp	r0, #0
   5dc54:	mov	r5, r0
   5dc58:	str	r0, [r4, #16]
   5dc5c:	beq	5da94 <fputs@plt+0x4c94c>
   5dc60:	mov	r3, #1
   5dc64:	mov	r2, r0
   5dc68:	ldr	r1, [pc, #2832]	; 5e780 <fputs@plt+0x4d638>
   5dc6c:	strh	r3, [r5, #36]	; 0x24
   5dc70:	ldr	r0, [sp, #20]
   5dc74:	bl	37250 <fputs@plt+0x26108>
   5dc78:	str	r0, [r5]
   5dc7c:	ldr	r3, [r6, #48]	; 0x30
   5dc80:	cmp	r3, #0
   5dc84:	bne	5df90 <fputs@plt+0x4ce48>
   5dc88:	add	r3, r5, #4
   5dc8c:	add	r2, r5, #34	; 0x22
   5dc90:	ldr	r1, [r6]
   5dc94:	ldr	r0, [sl]
   5dc98:	bl	46c78 <fputs@plt+0x35b30>
   5dc9c:	mvn	r3, #0
   5dca0:	strh	r3, [r5, #32]
   5dca4:	mov	r3, #200	; 0xc8
   5dca8:	strh	r3, [r5, #38]	; 0x26
   5dcac:	ldrb	r3, [r5, #42]	; 0x2a
   5dcb0:	orr	r3, r3, #2
   5dcb4:	strb	r3, [r5, #42]	; 0x2a
   5dcb8:	mov	r1, r4
   5dcbc:	mov	r0, sl
   5dcc0:	bl	300d0 <fputs@plt+0x1ef88>
   5dcc4:	cmp	r0, #0
   5dcc8:	beq	5dbd8 <fputs@plt+0x4ca90>
   5dccc:	b	5da94 <fputs@plt+0x4c94c>
   5dcd0:	ldr	r2, [r8, r9, lsl #4]
   5dcd4:	mov	r0, r5
   5dcd8:	mov	r1, r2
   5dcdc:	strd	r2, [sp, #48]	; 0x30
   5dce0:	bl	12f2c <fputs@plt+0x1de4>
   5dce4:	subs	r3, r0, #0
   5dce8:	ldr	r2, [sp, #48]	; 0x30
   5dcec:	str	r3, [sp, #36]	; 0x24
   5dcf0:	ldr	r3, [sp, #52]	; 0x34
   5dcf4:	bne	5dd28 <fputs@plt+0x4cbe0>
   5dcf8:	add	r3, r6, r9, lsl #4
   5dcfc:	ldr	r1, [r3, #20]
   5dd00:	str	r3, [sp, #52]	; 0x34
   5dd04:	cmp	r1, #0
   5dd08:	bne	5dd1c <fputs@plt+0x4cbd4>
   5dd0c:	tst	fp, #4
   5dd10:	beq	5dd50 <fputs@plt+0x4cc08>
   5dd14:	ldr	r1, [pc, #2664]	; 5e784 <fputs@plt+0x4d63c>
   5dd18:	mov	r2, r5
   5dd1c:	mov	r0, r7
   5dd20:	bl	2fdcc <fputs@plt+0x1ec84>
   5dd24:	b	5da94 <fputs@plt+0x4c94c>
   5dd28:	add	r9, r9, #1
   5dd2c:	cmp	r9, r3
   5dd30:	blt	5dcd0 <fputs@plt+0x4cb88>
   5dd34:	ldr	r6, [r6, #4]
   5dd38:	cmp	r6, #0
   5dd3c:	beq	5dc10 <fputs@plt+0x4cac8>
   5dd40:	mov	r8, r6
   5dd44:	mov	r9, #0
   5dd48:	ldr	r3, [r8], #8
   5dd4c:	b	5dd2c <fputs@plt+0x4cbe4>
   5dd50:	ldr	fp, [r7]
   5dd54:	mov	r2, #72	; 0x48
   5dd58:	mov	r3, #0
   5dd5c:	mov	r0, fp
   5dd60:	bl	1def8 <fputs@plt+0xcdb0>
   5dd64:	cmp	r0, #0
   5dd68:	mov	r5, r0
   5dd6c:	str	r0, [r4, #16]
   5dd70:	beq	5da94 <fputs@plt+0x4c94c>
   5dd74:	mov	r3, #1
   5dd78:	mov	r0, fp
   5dd7c:	strh	r3, [r5, #36]	; 0x24
   5dd80:	add	r3, r6, r9, lsl #4
   5dd84:	ldr	r1, [r3, #8]
   5dd88:	bl	1e740 <fputs@plt+0xd5f8>
   5dd8c:	mvn	r3, #0
   5dd90:	str	r0, [r5]
   5dd94:	mov	r0, fp
   5dd98:	ldr	r2, [sp, #36]	; 0x24
   5dd9c:	strh	r3, [r5, #32]
   5dda0:	mov	r3, #200	; 0xc8
   5dda4:	strh	r3, [r5, #38]	; 0x26
   5dda8:	ldrb	r3, [r5, #42]	; 0x2a
   5ddac:	orr	r3, r3, #66	; 0x42
   5ddb0:	strb	r3, [r5, #42]	; 0x2a
   5ddb4:	add	r3, r6, r9, lsl #4
   5ddb8:	ldr	r1, [r3, #16]
   5ddbc:	bl	2102c <fputs@plt+0xfee4>
   5ddc0:	str	r0, [r4, #20]
   5ddc4:	mov	r8, r0
   5ddc8:	ldrb	r3, [fp, #69]	; 0x45
   5ddcc:	cmp	r3, #0
   5ddd0:	bne	5da94 <fputs@plt+0x4c94c>
   5ddd4:	ldrb	r3, [r0, #4]
   5ddd8:	sub	r3, r3, #115	; 0x73
   5dddc:	uxtb	r3, r3
   5dde0:	cmp	r3, #1
   5dde4:	str	r3, [sp, #48]	; 0x30
   5dde8:	bls	5de08 <fputs@plt+0x4ccc0>
   5ddec:	ldrh	r3, [r5, #36]	; 0x24
   5ddf0:	cmp	r3, #2
   5ddf4:	bls	5dea4 <fputs@plt+0x4cd5c>
   5ddf8:	add	r6, r6, r9, lsl #4
   5ddfc:	ldr	r1, [pc, #2436]	; 5e788 <fputs@plt+0x4d640>
   5de00:	ldr	r2, [r6, #8]
   5de04:	b	5dd1c <fputs@plt+0x4cbd4>
   5de08:	ldr	r3, [r0, #28]
   5de0c:	ldr	r2, [r3]
   5de10:	mov	fp, r3
   5de14:	str	r2, [sp, #60]	; 0x3c
   5de18:	add	r2, r6, r9, lsl #4
   5de1c:	ldr	r1, [sp, #36]	; 0x24
   5de20:	ldr	r0, [sp, #60]	; 0x3c
   5de24:	cmp	r1, r0
   5de28:	bge	5ddec <fputs@plt+0x4cca4>
   5de2c:	ldr	r1, [fp, #12]
   5de30:	cmp	r1, #0
   5de34:	bne	5de90 <fputs@plt+0x4cd48>
   5de38:	ldr	r0, [fp, #16]
   5de3c:	cmp	r0, #0
   5de40:	beq	5de90 <fputs@plt+0x4cd48>
   5de44:	ldr	r1, [r2, #8]
   5de48:	strd	r2, [sp, #64]	; 0x40
   5de4c:	bl	12f2c <fputs@plt+0x1de4>
   5de50:	cmp	r0, #0
   5de54:	ldrd	r2, [sp, #64]	; 0x40
   5de58:	bne	5de90 <fputs@plt+0x4cd48>
   5de5c:	ldr	r1, [sp, #36]	; 0x24
   5de60:	mov	ip, #72	; 0x48
   5de64:	ldrh	r0, [r5, #36]	; 0x24
   5de68:	str	r5, [fp, #24]
   5de6c:	mla	r1, ip, r1, r3
   5de70:	ldrb	ip, [r1, #45]	; 0x2d
   5de74:	orr	ip, ip, #32
   5de78:	strb	ip, [r1, #45]	; 0x2d
   5de7c:	add	r1, r0, #1
   5de80:	strh	r1, [r5, #36]	; 0x24
   5de84:	ldr	r1, [r8, #8]
   5de88:	orr	r1, r1, #8192	; 0x2000
   5de8c:	str	r1, [r8, #8]
   5de90:	ldr	r1, [sp, #36]	; 0x24
   5de94:	add	fp, fp, #72	; 0x48
   5de98:	add	r1, r1, #1
   5de9c:	str	r1, [sp, #36]	; 0x24
   5dea0:	b	5de1c <fputs@plt+0x4ccd4>
   5dea4:	ldr	r3, [pc, #2272]	; 5e78c <fputs@plt+0x4d644>
   5dea8:	ldr	fp, [r7, #536]	; 0x218
   5deac:	ldr	r2, [sp, #52]	; 0x34
   5deb0:	ldr	r0, [sp, #40]	; 0x28
   5deb4:	str	r3, [r2, #20]
   5deb8:	ldr	r3, [sp, #48]	; 0x30
   5debc:	str	r6, [r7, #536]	; 0x218
   5dec0:	cmp	r3, #1
   5dec4:	ldrls	r1, [r8, #48]	; 0x30
   5dec8:	movhi	r1, r8
   5decc:	bl	195fc <fputs@plt+0x84b4>
   5ded0:	mov	r3, r8
   5ded4:	str	r6, [r7, #536]	; 0x218
   5ded8:	ldr	r2, [r3, #48]	; 0x30
   5dedc:	cmp	r2, #0
   5dee0:	bne	5df2c <fputs@plt+0x4cde4>
   5dee4:	add	r6, r6, r9, lsl #4
   5dee8:	ldr	r3, [r3]
   5deec:	ldr	r1, [r6, #12]
   5def0:	cmp	r1, #0
   5def4:	beq	5df34 <fputs@plt+0x4cdec>
   5def8:	cmp	r3, #0
   5defc:	beq	5df38 <fputs@plt+0x4cdf0>
   5df00:	ldr	r2, [r1]
   5df04:	ldr	r3, [r3]
   5df08:	cmp	r3, r2
   5df0c:	beq	5df38 <fputs@plt+0x4cdf0>
   5df10:	ldr	r1, [pc, #2168]	; 5e790 <fputs@plt+0x4d648>
   5df14:	mov	r0, r7
   5df18:	str	r2, [sp]
   5df1c:	ldr	r2, [r6, #8]
   5df20:	bl	2fdcc <fputs@plt+0x1ec84>
   5df24:	str	fp, [r7, #536]	; 0x218
   5df28:	b	5da94 <fputs@plt+0x4c94c>
   5df2c:	mov	r3, r2
   5df30:	b	5ded8 <fputs@plt+0x4cd90>
   5df34:	mov	r1, r3
   5df38:	add	r3, r5, #4
   5df3c:	add	r2, r5, #34	; 0x22
   5df40:	ldr	r0, [r7]
   5df44:	bl	46c78 <fputs@plt+0x35b30>
   5df48:	ldr	r3, [sp, #48]	; 0x30
   5df4c:	cmp	r3, #1
   5df50:	bhi	5df7c <fputs@plt+0x4ce34>
   5df54:	ldr	r3, [r8, #8]
   5df58:	mov	r1, r8
   5df5c:	ldr	r2, [pc, #2096]	; 5e794 <fputs@plt+0x4d64c>
   5df60:	ldr	r0, [sp, #40]	; 0x28
   5df64:	tst	r3, #8192	; 0x2000
   5df68:	ldr	r3, [pc, #2088]	; 5e798 <fputs@plt+0x4d650>
   5df6c:	moveq	r3, r2
   5df70:	ldr	r2, [sp, #52]	; 0x34
   5df74:	str	r3, [r2, #20]
   5df78:	bl	195fc <fputs@plt+0x84b4>
   5df7c:	ldr	r2, [sp, #52]	; 0x34
   5df80:	mov	r3, #0
   5df84:	str	r3, [r2, #20]
   5df88:	str	fp, [r7, #536]	; 0x218
   5df8c:	b	5dc10 <fputs@plt+0x4cac8>
   5df90:	mov	r6, r3
   5df94:	b	5dc7c <fputs@plt+0x4cb34>
   5df98:	mov	r2, r4
   5df9c:	mov	r1, r6
   5dfa0:	mov	r0, sl
   5dfa4:	bl	5da1c <fputs@plt+0x4c8d4>
   5dfa8:	cmp	r0, #0
   5dfac:	mov	r5, r0
   5dfb0:	str	r0, [r4, #16]
   5dfb4:	beq	5da94 <fputs@plt+0x4c94c>
   5dfb8:	ldrh	r3, [r0, #36]	; 0x24
   5dfbc:	movw	r2, #65535	; 0xffff
   5dfc0:	cmp	r3, r2
   5dfc4:	bne	5dfe0 <fputs@plt+0x4ce98>
   5dfc8:	ldr	r1, [pc, #1996]	; 5e79c <fputs@plt+0x4d654>
   5dfcc:	mov	r0, sl
   5dfd0:	ldr	r2, [r5]
   5dfd4:	bl	2fdcc <fputs@plt+0x1ec84>
   5dfd8:	str	r6, [r4, #16]
   5dfdc:	b	5da94 <fputs@plt+0x4c94c>
   5dfe0:	add	r3, r3, #1
   5dfe4:	strh	r3, [r0, #36]	; 0x24
   5dfe8:	ldrb	r3, [r0, #42]	; 0x2a
   5dfec:	tst	r3, #16
   5dff0:	bne	5e01c <fputs@plt+0x4ced4>
   5dff4:	ldrb	r3, [r4, #37]	; 0x25
   5dff8:	tst	r3, #4
   5dffc:	beq	5e010 <fputs@plt+0x4cec8>
   5e000:	ldr	r1, [pc, #1916]	; 5e784 <fputs@plt+0x4d63c>
   5e004:	ldr	r2, [r4, #8]
   5e008:	mov	r0, sl
   5e00c:	b	5dd20 <fputs@plt+0x4cbd8>
   5e010:	ldr	r3, [r0, #12]
   5e014:	cmp	r3, #0
   5e018:	beq	5dcb8 <fputs@plt+0x4cb70>
   5e01c:	mov	r1, r5
   5e020:	mov	r0, sl
   5e024:	bl	46f94 <fputs@plt+0x35e4c>
   5e028:	subs	r2, r0, #0
   5e02c:	bne	5da94 <fputs@plt+0x4c94c>
   5e030:	ldr	r1, [r5, #12]
   5e034:	ldr	r0, [sp, #20]
   5e038:	bl	2102c <fputs@plt+0xfee4>
   5e03c:	ldrsh	r6, [r5, #34]	; 0x22
   5e040:	mov	r1, r0
   5e044:	mvn	r3, #0
   5e048:	str	r1, [r4, #20]
   5e04c:	strh	r3, [r5, #34]	; 0x22
   5e050:	ldr	r0, [sp, #40]	; 0x28
   5e054:	bl	195fc <fputs@plt+0x84b4>
   5e058:	strh	r6, [r5, #34]	; 0x22
   5e05c:	b	5dcb8 <fputs@plt+0x4cb70>
   5e060:	ldr	r3, [r4, #88]	; 0x58
   5e064:	str	r3, [sp, #36]	; 0x24
   5e068:	ldr	r3, [r4, #16]
   5e06c:	ldr	r2, [sp, #36]	; 0x24
   5e070:	cmp	r2, #0
   5e074:	cmpne	r3, #0
   5e078:	bne	5e094 <fputs@plt+0x4cf4c>
   5e07c:	ldr	r3, [sp, #40]	; 0x28
   5e080:	add	r4, r4, #72	; 0x48
   5e084:	add	fp, fp, #1
   5e088:	add	r3, r3, #1
   5e08c:	str	r3, [sp, #40]	; 0x28
   5e090:	b	5db4c <fputs@plt+0x4ca04>
   5e094:	ldrb	r3, [r4, #108]	; 0x6c
   5e098:	ubfx	r2, r3, #5, #1
   5e09c:	tst	r3, #4
   5e0a0:	and	r8, r3, #32
   5e0a4:	str	r2, [sp, #44]	; 0x2c
   5e0a8:	bne	5e140 <fputs@plt+0x4cff8>
   5e0ac:	ldr	r0, [r4, #120]	; 0x78
   5e0b0:	cmp	r0, #0
   5e0b4:	bne	5e1d0 <fputs@plt+0x4d088>
   5e0b8:	ldr	r8, [r4, #124]	; 0x7c
   5e0bc:	cmp	r8, #0
   5e0c0:	beq	5e07c <fputs@plt+0x4cf34>
   5e0c4:	ldr	r3, [sp, #28]
   5e0c8:	mov	r7, #0
   5e0cc:	add	r3, r3, #32
   5e0d0:	str	r3, [sp, #52]	; 0x34
   5e0d4:	ldr	r3, [r8, #4]
   5e0d8:	cmp	r7, r3
   5e0dc:	bge	5e07c <fputs@plt+0x4cf34>
   5e0e0:	ldr	r3, [r8]
   5e0e4:	ldr	r0, [sp, #36]	; 0x24
   5e0e8:	ldr	r9, [r3, r7, lsl #3]
   5e0ec:	mov	r1, r9
   5e0f0:	bl	16110 <fputs@plt+0x4fc8>
   5e0f4:	subs	r2, r0, #0
   5e0f8:	blt	5e134 <fputs@plt+0x4cfec>
   5e0fc:	mov	r6, #0
   5e100:	mov	r3, #72	; 0x48
   5e104:	str	r2, [sp, #60]	; 0x3c
   5e108:	mov	r1, r9
   5e10c:	ldr	r2, [sp, #48]	; 0x30
   5e110:	mul	r3, r3, r6
   5e114:	ldr	r0, [r2, r3]
   5e118:	bl	16110 <fputs@plt+0x4fc8>
   5e11c:	subs	r3, r0, #0
   5e120:	ldr	r2, [sp, #60]	; 0x3c
   5e124:	bge	5e678 <fputs@plt+0x4d530>
   5e128:	add	r6, r6, #1
   5e12c:	cmp	fp, r6
   5e130:	bne	5e100 <fputs@plt+0x4cfb8>
   5e134:	mov	r2, r9
   5e138:	ldr	r1, [pc, #1632]	; 5e7a0 <fputs@plt+0x4d658>
   5e13c:	b	5e008 <fputs@plt+0x4cec0>
   5e140:	ldr	r3, [r4, #120]	; 0x78
   5e144:	cmp	r3, #0
   5e148:	bne	5e158 <fputs@plt+0x4d010>
   5e14c:	ldr	r6, [r4, #124]	; 0x7c
   5e150:	cmp	r6, #0
   5e154:	beq	5e1c8 <fputs@plt+0x4d080>
   5e158:	mov	r2, #0
   5e15c:	ldr	r1, [pc, #1600]	; 5e7a4 <fputs@plt+0x4d65c>
   5e160:	b	5e008 <fputs@plt+0x4cec0>
   5e164:	ldr	r3, [sp, #36]	; 0x24
   5e168:	mov	r9, #0
   5e16c:	ldr	r3, [r3, #4]
   5e170:	ldr	r2, [r3, r6, lsl #4]
   5e174:	mov	r1, r2
   5e178:	str	r2, [sp, #52]	; 0x34
   5e17c:	mul	r3, r7, r9
   5e180:	ldr	r2, [sp, #48]	; 0x30
   5e184:	ldr	r0, [r2, r3]
   5e188:	bl	16110 <fputs@plt+0x4fc8>
   5e18c:	subs	r3, r0, #0
   5e190:	bge	5e648 <fputs@plt+0x4d500>
   5e194:	ldr	r2, [sp, #40]	; 0x28
   5e198:	add	r3, r9, #1
   5e19c:	cmp	r2, r9
   5e1a0:	ldr	r2, [sp, #52]	; 0x34
   5e1a4:	bgt	5e1c0 <fputs@plt+0x4d078>
   5e1a8:	add	r6, r6, #1
   5e1ac:	ldr	r3, [sp, #36]	; 0x24
   5e1b0:	ldrsh	r3, [r3, #34]	; 0x22
   5e1b4:	cmp	r6, r3
   5e1b8:	blt	5e164 <fputs@plt+0x4d01c>
   5e1bc:	b	5e0ac <fputs@plt+0x4cf64>
   5e1c0:	mov	r9, r3
   5e1c4:	b	5e174 <fputs@plt+0x4d02c>
   5e1c8:	mov	r7, #72	; 0x48
   5e1cc:	b	5e1ac <fputs@plt+0x4d064>
   5e1d0:	ldr	r3, [r4, #124]	; 0x7c
   5e1d4:	cmp	r3, #0
   5e1d8:	beq	5e1ec <fputs@plt+0x4d0a4>
   5e1dc:	ldr	r1, [pc, #1476]	; 5e7a8 <fputs@plt+0x4d660>
   5e1e0:	mov	r0, sl
   5e1e4:	bl	2fdcc <fputs@plt+0x1ec84>
   5e1e8:	b	5da94 <fputs@plt+0x4c94c>
   5e1ec:	cmp	r8, #0
   5e1f0:	beq	5e1fc <fputs@plt+0x4d0b4>
   5e1f4:	ldr	r1, [r4, #116]	; 0x74
   5e1f8:	bl	16158 <fputs@plt+0x5010>
   5e1fc:	ldr	r3, [sp, #28]
   5e200:	ldr	r0, [sl]
   5e204:	ldr	r2, [r4, #120]	; 0x78
   5e208:	ldr	r1, [r3, #32]
   5e20c:	bl	20490 <fputs@plt+0xf348>
   5e210:	ldr	r3, [sp, #28]
   5e214:	str	r0, [r3, #32]
   5e218:	mov	r3, #0
   5e21c:	str	r3, [r4, #120]	; 0x78
   5e220:	b	5e0b8 <fputs@plt+0x4cf70>
   5e224:	ldr	r2, [sp, #56]	; 0x38
   5e228:	ldr	r5, [r2, #4]
   5e22c:	mul	r2, ip, r3
   5e230:	ldr	r2, [r5, r2]
   5e234:	ldrb	r1, [r2]
   5e238:	cmp	r1, #158	; 0x9e
   5e23c:	beq	5e6a8 <fputs@plt+0x4d560>
   5e240:	cmp	r1, #122	; 0x7a
   5e244:	bne	5e258 <fputs@plt+0x4d110>
   5e248:	ldr	r2, [r2, #16]
   5e24c:	ldrb	r2, [r2]
   5e250:	cmp	r2, #158	; 0x9e
   5e254:	beq	5e6a8 <fputs@plt+0x4d560>
   5e258:	add	r3, r3, #1
   5e25c:	b	5db70 <fputs@plt+0x4ca28>
   5e260:	ldr	r3, [r2, #12]
   5e264:	ldr	fp, [r3, #8]
   5e268:	mov	r7, #0
   5e26c:	ldr	r3, [sp, #72]	; 0x48
   5e270:	str	r3, [sp, #36]	; 0x24
   5e274:	str	r7, [sp, #48]	; 0x30
   5e278:	ldr	r3, [sp, #32]
   5e27c:	ldr	r2, [sp, #48]	; 0x30
   5e280:	ldr	r3, [r3]
   5e284:	cmp	r3, r2
   5e288:	bgt	5e2b8 <fputs@plt+0x4d170>
   5e28c:	cmp	r7, #0
   5e290:	bne	5e73c <fputs@plt+0x4d5f4>
   5e294:	cmp	fp, #0
   5e298:	beq	5e630 <fputs@plt+0x4d4e8>
   5e29c:	mov	r2, fp
   5e2a0:	ldr	r1, [pc, #1284]	; 5e7ac <fputs@plt+0x4d664>
   5e2a4:	mov	r0, sl
   5e2a8:	bl	2fdcc <fputs@plt+0x1ec84>
   5e2ac:	b	5e73c <fputs@plt+0x4d5f4>
   5e2b0:	mov	fp, #0
   5e2b4:	b	5e268 <fputs@plt+0x4d120>
   5e2b8:	ldr	r3, [sp, #36]	; 0x24
   5e2bc:	ldr	r3, [r3, #16]
   5e2c0:	str	r3, [sp, #60]	; 0x3c
   5e2c4:	ldr	r3, [sp, #36]	; 0x24
   5e2c8:	ldr	r6, [r3, #20]
   5e2cc:	ldr	r3, [r3, #12]
   5e2d0:	cmp	r3, #0
   5e2d4:	str	r3, [sp, #44]	; 0x2c
   5e2d8:	ldreq	r3, [sp, #60]	; 0x3c
   5e2dc:	ldreq	r3, [r3]
   5e2e0:	streq	r3, [sp, #44]	; 0x2c
   5e2e4:	ldr	r3, [sp, #20]
   5e2e8:	ldrb	r3, [r3, #69]	; 0x45
   5e2ec:	cmp	r3, #0
   5e2f0:	bne	5e28c <fputs@plt+0x4d144>
   5e2f4:	cmp	r6, #0
   5e2f8:	beq	5e308 <fputs@plt+0x4d1c0>
   5e2fc:	ldr	r2, [r6, #8]
   5e300:	tst	r2, #1024	; 0x400
   5e304:	bne	5e354 <fputs@plt+0x4d20c>
   5e308:	cmp	fp, #0
   5e30c:	beq	5e324 <fputs@plt+0x4d1dc>
   5e310:	mov	r0, fp
   5e314:	ldr	r1, [sp, #44]	; 0x2c
   5e318:	bl	12f2c <fputs@plt+0x1de4>
   5e31c:	cmp	r0, #0
   5e320:	bne	5e374 <fputs@plt+0x4d22c>
   5e324:	ldr	r0, [sp, #20]
   5e328:	ldr	r3, [sp, #60]	; 0x3c
   5e32c:	ldr	r1, [r3, #64]	; 0x40
   5e330:	bl	1a260 <fputs@plt+0x9118>
   5e334:	cmp	r0, #0
   5e338:	ldrge	r3, [sp, #20]
   5e33c:	ldrge	r3, [r3, #16]
   5e340:	ldrge	r3, [r3, r0, lsl #4]
   5e344:	ldrlt	r3, [pc, #1124]	; 5e7b0 <fputs@plt+0x4d668>
   5e348:	mov	r6, #0
   5e34c:	str	r3, [sp, #52]	; 0x34
   5e350:	b	5e358 <fputs@plt+0x4d210>
   5e354:	str	r3, [sp, #52]	; 0x34
   5e358:	mov	r3, #0
   5e35c:	str	r3, [sp, #40]	; 0x28
   5e360:	ldr	r2, [sp, #40]	; 0x28
   5e364:	ldr	r3, [sp, #60]	; 0x3c
   5e368:	ldrsh	r3, [r3, #34]	; 0x22
   5e36c:	cmp	r3, r2
   5e370:	bgt	5e390 <fputs@plt+0x4d248>
   5e374:	ldr	r3, [sp, #48]	; 0x30
   5e378:	add	r3, r3, #1
   5e37c:	str	r3, [sp, #48]	; 0x30
   5e380:	ldr	r3, [sp, #36]	; 0x24
   5e384:	add	r3, r3, #72	; 0x48
   5e388:	str	r3, [sp, #36]	; 0x24
   5e38c:	b	5e278 <fputs@plt+0x4d130>
   5e390:	ldr	r3, [sp, #40]	; 0x28
   5e394:	cmp	fp, #0
   5e398:	cmpne	r6, #0
   5e39c:	lsl	r8, r3, #4
   5e3a0:	ldr	r3, [sp, #60]	; 0x3c
   5e3a4:	ldr	r9, [r3, #4]
   5e3a8:	add	r3, r9, r8
   5e3ac:	str	r3, [sp, #76]	; 0x4c
   5e3b0:	beq	5e3e4 <fputs@plt+0x4d29c>
   5e3b4:	ldr	r3, [r6]
   5e3b8:	mov	r0, #20
   5e3bc:	ldr	r2, [sp, #40]	; 0x28
   5e3c0:	ldr	r3, [r3, #4]
   5e3c4:	mla	r0, r0, r2, r3
   5e3c8:	mov	r3, #0
   5e3cc:	mov	r2, fp
   5e3d0:	mov	r1, r3
   5e3d4:	ldr	r0, [r0, #8]
   5e3d8:	bl	23e30 <fputs@plt+0x12ce8>
   5e3dc:	cmp	r0, #0
   5e3e0:	beq	5e600 <fputs@plt+0x4d4b8>
   5e3e4:	ldr	r3, [sp, #28]
   5e3e8:	ldr	r3, [r3, #8]
   5e3ec:	tst	r3, #65536	; 0x10000
   5e3f0:	bne	5e404 <fputs@plt+0x4d2bc>
   5e3f4:	add	r3, r9, r8
   5e3f8:	ldrb	r3, [r3, #15]
   5e3fc:	tst	r3, #2
   5e400:	bne	5e600 <fputs@plt+0x4d4b8>
   5e404:	ldr	r3, [sp, #48]	; 0x30
   5e408:	ldr	r7, [r9, r8]
   5e40c:	cmp	r3, #0
   5e410:	movle	r3, #0
   5e414:	movgt	r3, #1
   5e418:	cmp	fp, #0
   5e41c:	movne	r3, #0
   5e420:	cmp	r3, #0
   5e424:	beq	5e494 <fputs@plt+0x4d34c>
   5e428:	ldr	r3, [sp, #36]	; 0x24
   5e42c:	ldrb	r3, [r3, #36]	; 0x24
   5e430:	tst	r3, #4
   5e434:	beq	5e474 <fputs@plt+0x4d32c>
   5e438:	ldr	r3, [sp, #32]
   5e43c:	mov	r8, #0
   5e440:	mov	r2, #72	; 0x48
   5e444:	add	r9, r3, #24
   5e448:	mul	r3, r2, r8
   5e44c:	mov	r1, r7
   5e450:	ldr	r0, [r9, r3]
   5e454:	bl	16110 <fputs@plt+0x4fc8>
   5e458:	cmp	r0, #0
   5e45c:	bge	5e5fc <fputs@plt+0x4d4b4>
   5e460:	ldr	r3, [sp, #48]	; 0x30
   5e464:	add	r8, r8, #1
   5e468:	mov	r2, #72	; 0x48
   5e46c:	cmp	r3, r8
   5e470:	bgt	5e448 <fputs@plt+0x4d300>
   5e474:	ldr	r3, [sp, #36]	; 0x24
   5e478:	ldr	r0, [r3, #52]	; 0x34
   5e47c:	cmp	r0, #0
   5e480:	beq	5e494 <fputs@plt+0x4d34c>
   5e484:	mov	r1, r7
   5e488:	bl	1a1d0 <fputs@plt+0x9088>
   5e48c:	cmp	r0, #0
   5e490:	bge	5e5fc <fputs@plt+0x4d4b4>
   5e494:	mov	r2, r7
   5e498:	mov	r1, #27
   5e49c:	ldr	r0, [sp, #20]
   5e4a0:	bl	1d860 <fputs@plt+0xc718>
   5e4a4:	ldr	r3, [sp, #68]	; 0x44
   5e4a8:	mov	r8, r0
   5e4ac:	cmp	r3, #4
   5e4b0:	beq	5e4c4 <fputs@plt+0x4d37c>
   5e4b4:	ldr	r3, [sp, #32]
   5e4b8:	ldr	r3, [r3]
   5e4bc:	cmp	r3, #1
   5e4c0:	ble	5e60c <fputs@plt+0x4d4c4>
   5e4c4:	mov	r1, #27
   5e4c8:	mov	r9, #0
   5e4cc:	ldr	r0, [sp, #20]
   5e4d0:	ldr	r2, [sp, #44]	; 0x2c
   5e4d4:	bl	1d860 <fputs@plt+0xc718>
   5e4d8:	mov	r2, r0
   5e4dc:	mov	r3, r8
   5e4e0:	str	r9, [sp]
   5e4e4:	mov	r1, #122	; 0x7a
   5e4e8:	mov	r0, sl
   5e4ec:	bl	30468 <fputs@plt+0x1f320>
   5e4f0:	ldr	r3, [sp, #52]	; 0x34
   5e4f4:	mov	r8, r0
   5e4f8:	cmp	r3, r9
   5e4fc:	beq	5e52c <fputs@plt+0x4d3e4>
   5e500:	mov	r2, r3
   5e504:	mov	r1, #27
   5e508:	ldr	r0, [sp, #20]
   5e50c:	bl	1d860 <fputs@plt+0xc718>
   5e510:	mov	r2, r0
   5e514:	mov	r3, r8
   5e518:	str	r9, [sp]
   5e51c:	mov	r1, #122	; 0x7a
   5e520:	mov	r0, sl
   5e524:	bl	30468 <fputs@plt+0x1f320>
   5e528:	mov	r8, r0
   5e52c:	ldr	r3, [sp, #68]	; 0x44
   5e530:	cmp	r3, #4
   5e534:	bne	5e60c <fputs@plt+0x4d4c4>
   5e538:	mov	r3, r7
   5e53c:	ldr	r1, [pc, #624]	; 5e7b4 <fputs@plt+0x4d66c>
   5e540:	ldr	r0, [sp, #20]
   5e544:	ldr	r2, [sp, #44]	; 0x2c
   5e548:	bl	37250 <fputs@plt+0x26108>
   5e54c:	mov	r7, r0
   5e550:	mov	r9, r0
   5e554:	mov	r1, r4
   5e558:	mov	r2, r8
   5e55c:	ldr	r0, [sl]
   5e560:	bl	289c0 <fputs@plt+0x17878>
   5e564:	mov	r4, r0
   5e568:	mov	r0, r7
   5e56c:	str	r7, [sp, #80]	; 0x50
   5e570:	bl	16878 <fputs@plt+0x5730>
   5e574:	mov	r3, #0
   5e578:	add	r2, sp, #80	; 0x50
   5e57c:	str	r0, [sp, #84]	; 0x54
   5e580:	mov	r1, r4
   5e584:	mov	r0, sl
   5e588:	bl	1d5a0 <fputs@plt+0xc458>
   5e58c:	cmp	r4, #0
   5e590:	beq	5e5f0 <fputs@plt+0x4d4a8>
   5e594:	ldr	r3, [sp, #28]
   5e598:	ldr	r3, [r3, #8]
   5e59c:	tst	r3, #1024	; 0x400
   5e5a0:	beq	5e5f0 <fputs@plt+0x4d4a8>
   5e5a4:	ldr	r8, [r4]
   5e5a8:	mov	r2, #20
   5e5ac:	cmp	r6, #0
   5e5b0:	mul	r8, r2, r8
   5e5b4:	sub	r3, r8, #20
   5e5b8:	ldr	r8, [r4, #4]
   5e5bc:	add	r8, r8, r3
   5e5c0:	beq	5e614 <fputs@plt+0x4d4cc>
   5e5c4:	ldr	r3, [r6]
   5e5c8:	ldr	r0, [sp, #20]
   5e5cc:	ldr	r1, [sp, #40]	; 0x28
   5e5d0:	ldr	r3, [r3, #4]
   5e5d4:	mla	r2, r2, r1, r3
   5e5d8:	ldr	r1, [r2, #8]
   5e5dc:	bl	1e740 <fputs@plt+0xd5f8>
   5e5e0:	ldrb	r3, [r8, #13]
   5e5e4:	str	r0, [r8, #8]
   5e5e8:	orr	r3, r3, #2
   5e5ec:	strb	r3, [r8, #13]
   5e5f0:	mov	r1, r9
   5e5f4:	ldr	r0, [sp, #20]
   5e5f8:	bl	1c334 <fputs@plt+0xb1ec>
   5e5fc:	mov	r7, #1
   5e600:	ldr	r3, [sp, #40]	; 0x28
   5e604:	add	r3, r3, #1
   5e608:	b	5e35c <fputs@plt+0x4d214>
   5e60c:	mov	r9, #0
   5e610:	b	5e554 <fputs@plt+0x4d40c>
   5e614:	ldr	r1, [pc, #412]	; 5e7b8 <fputs@plt+0x4d670>
   5e618:	str	r7, [sp]
   5e61c:	ldr	r0, [sp, #20]
   5e620:	ldr	r3, [sp, #44]	; 0x2c
   5e624:	ldr	r2, [sp, #52]	; 0x34
   5e628:	bl	37250 <fputs@plt+0x26108>
   5e62c:	b	5e5e0 <fputs@plt+0x4d498>
   5e630:	ldr	r1, [pc, #388]	; 5e7bc <fputs@plt+0x4d674>
   5e634:	mov	r0, sl
   5e638:	bl	2fdcc <fputs@plt+0x1ec84>
   5e63c:	b	5e73c <fputs@plt+0x4d5f4>
   5e640:	mov	r3, #1
   5e644:	b	5da98 <fputs@plt+0x4c950>
   5e648:	ldr	r2, [sp, #28]
   5e64c:	mov	r1, r5
   5e650:	mov	r0, sl
   5e654:	str	fp, [sp]
   5e658:	str	r6, [sp, #4]
   5e65c:	add	r2, r2, #32
   5e660:	str	r2, [sp, #12]
   5e664:	ldr	r2, [sp, #44]	; 0x2c
   5e668:	str	r2, [sp, #8]
   5e66c:	mov	r2, r9
   5e670:	bl	304e8 <fputs@plt+0x1f3a0>
   5e674:	b	5e1a8 <fputs@plt+0x4d060>
   5e678:	ldr	r1, [sp, #52]	; 0x34
   5e67c:	mov	r0, sl
   5e680:	add	r7, r7, #1
   5e684:	str	fp, [sp]
   5e688:	str	r2, [sp, #4]
   5e68c:	mov	r2, r6
   5e690:	str	r1, [sp, #12]
   5e694:	ldr	r1, [sp, #44]	; 0x2c
   5e698:	str	r1, [sp, #8]
   5e69c:	mov	r1, r5
   5e6a0:	bl	304e8 <fputs@plt+0x1f3a0>
   5e6a4:	b	5e0d4 <fputs@plt+0x4cf8c>
   5e6a8:	ldr	r3, [sl]
   5e6ac:	ldr	r3, [r3, #24]
   5e6b0:	and	r3, r3, #68	; 0x44
   5e6b4:	str	r3, [sp, #68]	; 0x44
   5e6b8:	mov	r3, #0
   5e6bc:	mov	r4, r3
   5e6c0:	str	r3, [sp, #64]	; 0x40
   5e6c4:	ldr	r2, [r5]
   5e6c8:	ldrb	r3, [r2]
   5e6cc:	cmp	r3, #158	; 0x9e
   5e6d0:	beq	5e2b0 <fputs@plt+0x4d168>
   5e6d4:	cmp	r3, #122	; 0x7a
   5e6d8:	bne	5e6ec <fputs@plt+0x4d5a4>
   5e6dc:	ldr	r3, [r2, #16]
   5e6e0:	ldrb	r3, [r3]
   5e6e4:	cmp	r3, #158	; 0x9e
   5e6e8:	beq	5e260 <fputs@plt+0x4d118>
   5e6ec:	mov	r1, r4
   5e6f0:	ldr	r0, [sl]
   5e6f4:	bl	289c0 <fputs@plt+0x17878>
   5e6f8:	subs	r4, r0, #0
   5e6fc:	beq	5e734 <fputs@plt+0x4d5ec>
   5e700:	ldr	r2, [r4]
   5e704:	mov	r3, #20
   5e708:	mul	r3, r3, r2
   5e70c:	ldr	r2, [r4, #4]
   5e710:	sub	r3, r3, #20
   5e714:	add	r3, r2, r3
   5e718:	ldr	r2, [r5, #4]
   5e71c:	str	r2, [r3, #4]
   5e720:	ldr	r2, [r5, #8]
   5e724:	str	r2, [r3, #8]
   5e728:	mov	r3, #0
   5e72c:	str	r3, [r5, #4]
   5e730:	str	r3, [r5, #8]
   5e734:	mov	r3, #0
   5e738:	str	r3, [r5]
   5e73c:	ldr	r3, [sp, #64]	; 0x40
   5e740:	add	r5, r5, #20
   5e744:	add	r3, r3, #1
   5e748:	str	r3, [sp, #64]	; 0x40
   5e74c:	ldr	r3, [sp, #56]	; 0x38
   5e750:	ldr	r2, [sp, #64]	; 0x40
   5e754:	ldr	r3, [r3]
   5e758:	cmp	r3, r2
   5e75c:	bgt	5e6c4 <fputs@plt+0x4d57c>
   5e760:	ldr	r0, [sp, #20]
   5e764:	ldr	r1, [sp, #56]	; 0x38
   5e768:	bl	20124 <fputs@plt+0xefdc>
   5e76c:	ldr	r3, [sp, #28]
   5e770:	str	r4, [r3]
   5e774:	b	5db78 <fputs@plt+0x4ca30>
   5e778:	andeq	r6, r1, r0, ror #3
   5e77c:	andeq	r8, r7, r8, asr #12
   5e780:	andeq	r8, r7, r5, asr #10
   5e784:	andeq	r8, r7, r6, asr #9
   5e788:	ldrdeq	r8, [r7], -sp
   5e78c:	andeq	r8, r7, r8, lsl #10
   5e790:	andeq	r8, r7, pc, lsl r5
   5e794:	andeq	r8, r7, r0, lsr #9
   5e798:	andeq	r8, r7, lr, ror r4
   5e79c:	andeq	r8, r7, r2, asr r5
   5e7a0:	andeq	r8, r7, r2, ror #11
   5e7a4:	andeq	r8, r7, r9, ror r5
   5e7a8:	andeq	r8, r7, fp, lsr #11
   5e7ac:	andeq	r8, r7, r2, lsr #12
   5e7b0:	andeq	r6, r7, fp, lsl r3
   5e7b4:	andeq	r9, r7, r1, lsr #16
   5e7b8:			; <UNDEFINED> instruction: 0x00076eb9
   5e7bc:	andeq	r8, r7, r4, lsr r6
   5e7c0:	push	{r4, r5, r6, r7, r8, lr}
   5e7c4:	add	r7, r1, #8
   5e7c8:	mov	r5, r1
   5e7cc:	mov	r2, r7
   5e7d0:	mov	r1, #0
   5e7d4:	mov	r6, r0
   5e7d8:	bl	5da1c <fputs@plt+0x4c8d4>
   5e7dc:	mov	r4, r0
   5e7e0:	ldr	r0, [r6]
   5e7e4:	ldr	r1, [r5, #24]
   5e7e8:	bl	20834 <fputs@plt+0xf6ec>
   5e7ec:	cmp	r4, #0
   5e7f0:	mov	r1, r7
   5e7f4:	str	r4, [r5, #24]
   5e7f8:	ldrhne	r3, [r4, #36]	; 0x24
   5e7fc:	mov	r0, r6
   5e800:	addne	r3, r3, #1
   5e804:	strhne	r3, [r4, #36]	; 0x24
   5e808:	bl	300d0 <fputs@plt+0x1ef88>
   5e80c:	cmp	r0, #0
   5e810:	moveq	r0, r4
   5e814:	movne	r0, #0
   5e818:	pop	{r4, r5, r6, r7, r8, pc}
   5e81c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e820:	sub	sp, sp, #68	; 0x44
   5e824:	ldr	r7, [r0]
   5e828:	ldr	ip, [r7, #24]
   5e82c:	tst	ip, #524288	; 0x80000
   5e830:	beq	5e994 <fputs@plt+0x4d84c>
   5e834:	mov	r5, r0
   5e838:	strd	r2, [sp, #28]
   5e83c:	mov	r8, r1
   5e840:	ldrb	r3, [r5, #442]	; 0x1ba
   5e844:	mov	r0, r7
   5e848:	ldr	r1, [r1, #64]	; 0x40
   5e84c:	str	r3, [sp, #40]	; 0x28
   5e850:	bl	1a260 <fputs@plt+0x9118>
   5e854:	ldr	r3, [r7, #16]
   5e858:	mov	fp, r0
   5e85c:	ldr	r4, [r8, #16]
   5e860:	ldr	r3, [r3, r0, lsl #4]
   5e864:	str	r3, [sp, #44]	; 0x2c
   5e868:	cmp	r4, #0
   5e86c:	bne	5e924 <fputs@plt+0x4d7dc>
   5e870:	mov	r0, r8
   5e874:	add	fp, sp, #60	; 0x3c
   5e878:	bl	16044 <fputs@plt+0x4efc>
   5e87c:	mov	r6, r0
   5e880:	cmp	r6, #0
   5e884:	beq	5e994 <fputs@plt+0x4d84c>
   5e888:	ldr	r3, [sp, #104]	; 0x68
   5e88c:	str	r4, [sp, #56]	; 0x38
   5e890:	str	r4, [sp, #60]	; 0x3c
   5e894:	cmp	r3, #0
   5e898:	beq	5e8b4 <fputs@plt+0x4d76c>
   5e89c:	mov	r1, r6
   5e8a0:	mov	r0, r8
   5e8a4:	ldrd	r2, [sp, #104]	; 0x68
   5e8a8:	bl	16054 <fputs@plt+0x4f0c>
   5e8ac:	cmp	r0, #0
   5e8b0:	beq	5e91c <fputs@plt+0x4d7d4>
   5e8b4:	ldrb	r3, [r6, #24]
   5e8b8:	cmp	r3, #0
   5e8bc:	bne	5e8e4 <fputs@plt+0x4d79c>
   5e8c0:	ldr	r3, [r7, #24]
   5e8c4:	tst	r3, #16777216	; 0x1000000
   5e8c8:	bne	5e8e4 <fputs@plt+0x4d79c>
   5e8cc:	ldr	r3, [r5, #416]	; 0x1a0
   5e8d0:	cmp	r3, #0
   5e8d4:	bne	5e8e4 <fputs@plt+0x4d79c>
   5e8d8:	ldrb	r3, [r5, #20]
   5e8dc:	cmp	r3, #0
   5e8e0:	beq	5e91c <fputs@plt+0x4d7d4>
   5e8e4:	add	r3, sp, #56	; 0x38
   5e8e8:	mov	r2, r6
   5e8ec:	str	fp, [sp]
   5e8f0:	mov	r1, r8
   5e8f4:	mov	r0, r5
   5e8f8:	bl	31880 <fputs@plt+0x20738>
   5e8fc:	subs	r3, r0, #0
   5e900:	beq	5ec34 <fputs@plt+0x4daec>
   5e904:	ldr	r3, [sp, #40]	; 0x28
   5e908:	cmp	r3, #0
   5e90c:	beq	5e994 <fputs@plt+0x4d84c>
   5e910:	ldrb	r3, [r7, #69]	; 0x45
   5e914:	cmp	r3, #0
   5e918:	bne	5e994 <fputs@plt+0x4d84c>
   5e91c:	ldr	r6, [r6, #12]
   5e920:	b	5e880 <fputs@plt+0x4d738>
   5e924:	mov	r3, #0
   5e928:	ldr	r6, [r4, #8]
   5e92c:	str	r3, [sp, #52]	; 0x34
   5e930:	str	r3, [sp, #56]	; 0x38
   5e934:	ldr	r3, [sp, #104]	; 0x68
   5e938:	cmp	r3, #0
   5e93c:	beq	5e960 <fputs@plt+0x4d818>
   5e940:	mov	r1, r6
   5e944:	ldr	r0, [r8]
   5e948:	bl	23be0 <fputs@plt+0x12a98>
   5e94c:	cmp	r0, #0
   5e950:	movne	r3, #0
   5e954:	addne	ip, r4, #36	; 0x24
   5e958:	ldrne	r0, [r4, #20]
   5e95c:	bne	5e9d8 <fputs@plt+0x4d890>
   5e960:	ldrb	r1, [r5, #442]	; 0x1ba
   5e964:	cmp	r1, #0
   5e968:	beq	5e9e8 <fputs@plt+0x4d8a0>
   5e96c:	mov	r1, r6
   5e970:	mov	r0, r7
   5e974:	ldr	r2, [sp, #44]	; 0x2c
   5e978:	bl	1562c <fputs@plt+0x44e4>
   5e97c:	cmp	r0, #0
   5e980:	mov	r6, r0
   5e984:	bne	5e9fc <fputs@plt+0x4d8b4>
   5e988:	ldr	r3, [sp, #40]	; 0x28
   5e98c:	cmp	r3, #0
   5e990:	bne	5eb44 <fputs@plt+0x4d9fc>
   5e994:	add	sp, sp, #68	; 0x44
   5e998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e99c:	ldr	r1, [ip, r3, lsl #3]
   5e9a0:	ldr	r2, [sp, #104]	; 0x68
   5e9a4:	ldr	r2, [r2, r1, lsl #2]
   5e9a8:	cmp	r2, #0
   5e9ac:	bge	5e960 <fputs@plt+0x4d818>
   5e9b0:	ldrsh	r9, [r8, #32]
   5e9b4:	ldr	lr, [sp, #108]	; 0x6c
   5e9b8:	sub	r2, r9, r1
   5e9bc:	clz	r2, r2
   5e9c0:	lsr	r2, r2, #5
   5e9c4:	cmp	lr, #0
   5e9c8:	moveq	r2, #0
   5e9cc:	cmp	r2, #0
   5e9d0:	bne	5e960 <fputs@plt+0x4d818>
   5e9d4:	add	r3, r3, #1
   5e9d8:	cmp	r3, r0
   5e9dc:	blt	5e99c <fputs@plt+0x4d854>
   5e9e0:	ldr	r4, [r4, #4]
   5e9e4:	b	5e868 <fputs@plt+0x4d720>
   5e9e8:	mov	r2, r6
   5e9ec:	mov	r0, r5
   5e9f0:	ldr	r3, [sp, #44]	; 0x2c
   5e9f4:	bl	5d7f8 <fputs@plt+0x4c6b0>
   5e9f8:	b	5e97c <fputs@plt+0x4d834>
   5e9fc:	add	r3, sp, #56	; 0x38
   5ea00:	mov	r1, r0
   5ea04:	mov	r2, r4
   5ea08:	mov	r0, r5
   5ea0c:	str	r3, [sp]
   5ea10:	add	r3, sp, #52	; 0x34
   5ea14:	bl	31880 <fputs@plt+0x20738>
   5ea18:	subs	r3, r0, #0
   5ea1c:	str	r3, [sp, #36]	; 0x24
   5ea20:	bne	5e988 <fputs@plt+0x4d840>
   5ea24:	ldr	r9, [sp, #56]	; 0x38
   5ea28:	mov	sl, #0
   5ea2c:	cmp	r9, #0
   5ea30:	ldreq	r3, [r4, #36]	; 0x24
   5ea34:	addeq	r9, sp, #60	; 0x3c
   5ea38:	streq	r3, [sp, #60]	; 0x3c
   5ea3c:	ldr	r3, [r4, #20]
   5ea40:	cmp	r3, sl
   5ea44:	bgt	5ebc8 <fputs@plt+0x4da80>
   5ea48:	ldr	r3, [r6]
   5ea4c:	mov	r1, fp
   5ea50:	mov	r0, r5
   5ea54:	str	r3, [sp]
   5ea58:	mov	r3, #0
   5ea5c:	ldr	r2, [r6, #28]
   5ea60:	bl	26f74 <fputs@plt+0x15e2c>
   5ea64:	ldr	r3, [r5, #72]	; 0x48
   5ea68:	add	r3, r3, #1
   5ea6c:	str	r3, [r5, #72]	; 0x48
   5ea70:	ldr	r3, [sp, #28]
   5ea74:	cmp	r3, #0
   5ea78:	beq	5eaac <fputs@plt+0x4d964>
   5ea7c:	ldr	r3, [sp, #36]	; 0x24
   5ea80:	mov	r2, r6
   5ea84:	mov	r1, fp
   5ea88:	mov	r0, r5
   5ea8c:	stm	sp, {r4, r9}
   5ea90:	str	r3, [sp, #16]
   5ea94:	mvn	r3, #0
   5ea98:	str	r3, [sp, #12]
   5ea9c:	ldr	r3, [sp, #28]
   5eaa0:	str	r3, [sp, #8]
   5eaa4:	ldr	r3, [sp, #52]	; 0x34
   5eaa8:	bl	32178 <fputs@plt+0x21030>
   5eaac:	ldr	r3, [sp, #32]
   5eab0:	cmp	r3, #0
   5eab4:	beq	5eb34 <fputs@plt+0x4d9ec>
   5eab8:	ldr	r3, [r5, #416]	; 0x1a0
   5eabc:	cmp	r3, #0
   5eac0:	moveq	r3, r5
   5eac4:	ldr	r3, [r3, #532]	; 0x214
   5eac8:	cmp	r3, #0
   5eacc:	beq	5eb04 <fputs@plt+0x4d9bc>
   5ead0:	ldr	r3, [r3]
   5ead4:	ldr	r2, [r4, #28]
   5ead8:	cmp	r3, r2
   5eadc:	bne	5eaec <fputs@plt+0x4d9a4>
   5eae0:	ldrb	r2, [r4, #25]
   5eae4:	cmp	r2, #7
   5eae8:	beq	5eb34 <fputs@plt+0x4d9ec>
   5eaec:	ldr	r2, [r4, #32]
   5eaf0:	cmp	r3, r2
   5eaf4:	bne	5eb04 <fputs@plt+0x4d9bc>
   5eaf8:	ldrb	r3, [r4, #26]
   5eafc:	cmp	r3, #7
   5eb00:	beq	5eb34 <fputs@plt+0x4d9ec>
   5eb04:	ldr	r3, [sp, #36]	; 0x24
   5eb08:	mov	r2, r6
   5eb0c:	mov	r1, fp
   5eb10:	mov	r0, r5
   5eb14:	stm	sp, {r4, r9}
   5eb18:	str	r3, [sp, #16]
   5eb1c:	mov	r3, #1
   5eb20:	str	r3, [sp, #12]
   5eb24:	ldr	r3, [sp, #32]
   5eb28:	str	r3, [sp, #8]
   5eb2c:	ldr	r3, [sp, #52]	; 0x34
   5eb30:	bl	32178 <fputs@plt+0x21030>
   5eb34:	mov	r0, r7
   5eb38:	ldr	r1, [sp, #56]	; 0x38
   5eb3c:	bl	1c334 <fputs@plt+0xb1ec>
   5eb40:	b	5e9e0 <fputs@plt+0x4d898>
   5eb44:	ldrb	r3, [r7, #69]	; 0x45
   5eb48:	cmp	r3, #0
   5eb4c:	bne	5e994 <fputs@plt+0x4d84c>
   5eb50:	cmp	r6, #0
   5eb54:	bne	5e9e0 <fputs@plt+0x4d898>
   5eb58:	mov	r0, r5
   5eb5c:	bl	271cc <fputs@plt+0x16084>
   5eb60:	ldr	r9, [r4, #20]
   5eb64:	mov	sl, r0
   5eb68:	ldr	r3, [r0, #32]
   5eb6c:	add	r9, r9, r3
   5eb70:	add	r3, r9, #1
   5eb74:	add	r9, r4, #36	; 0x24
   5eb78:	str	r3, [sp, #36]	; 0x24
   5eb7c:	ldr	r3, [r4, #20]
   5eb80:	cmp	r3, r6
   5eb84:	bgt	5eba0 <fputs@plt+0x4da58>
   5eb88:	mvn	r3, #0
   5eb8c:	ldrb	r2, [r4, #24]
   5eb90:	mov	r1, #135	; 0x87
   5eb94:	mov	r0, sl
   5eb98:	bl	276a4 <fputs@plt+0x1655c>
   5eb9c:	b	5e9e0 <fputs@plt+0x4d898>
   5eba0:	ldr	r2, [r9, r6, lsl #3]
   5eba4:	mov	r1, #76	; 0x4c
   5eba8:	mov	r0, sl
   5ebac:	add	r6, r6, #1
   5ebb0:	ldr	r3, [sp, #28]
   5ebb4:	add	r2, r3, r2
   5ebb8:	ldr	r3, [sp, #36]	; 0x24
   5ebbc:	add	r2, r2, #1
   5ebc0:	bl	276a4 <fputs@plt+0x1655c>
   5ebc4:	b	5eb7c <fputs@plt+0x4da34>
   5ebc8:	ldrsh	r3, [r8, #32]
   5ebcc:	ldr	r2, [r9, sl, lsl #2]
   5ebd0:	cmp	r2, r3
   5ebd4:	mvneq	r3, #0
   5ebd8:	streq	r3, [r9, sl, lsl #2]
   5ebdc:	ldr	r3, [r7, #296]	; 0x128
   5ebe0:	cmp	r3, #0
   5ebe4:	beq	5ec2c <fputs@plt+0x4dae4>
   5ebe8:	ldr	r3, [sp, #52]	; 0x34
   5ebec:	mov	r0, r5
   5ebf0:	ldr	r1, [r6, #4]
   5ebf4:	cmp	r3, #0
   5ebf8:	ldrne	r2, [r3, #4]
   5ebfc:	lslne	r3, sl, #1
   5ec00:	ldrsheq	r2, [r6, #32]
   5ec04:	ldrshne	r2, [r2, r3]
   5ec08:	mov	r3, fp
   5ec0c:	lsl	r2, r2, #4
   5ec10:	ldr	r2, [r1, r2]
   5ec14:	ldr	r1, [r6]
   5ec18:	bl	363a8 <fputs@plt+0x25260>
   5ec1c:	sub	r3, r0, #2
   5ec20:	clz	r3, r3
   5ec24:	lsr	r3, r3, #5
   5ec28:	str	r3, [sp, #36]	; 0x24
   5ec2c:	add	sl, sl, #1
   5ec30:	b	5ea3c <fputs@plt+0x4d8f4>
   5ec34:	mov	r2, r3
   5ec38:	mov	r1, r3
   5ec3c:	mov	r0, r7
   5ec40:	bl	284e4 <fputs@plt+0x1739c>
   5ec44:	subs	r9, r0, #0
   5ec48:	beq	5ed34 <fputs@plt+0x4dbec>
   5ec4c:	ldr	r3, [r6]
   5ec50:	ldr	r2, [r3]
   5ec54:	str	r2, [r9, #16]
   5ec58:	ldrh	r2, [r3, #36]	; 0x24
   5ec5c:	str	r3, [r9, #24]
   5ec60:	add	r2, r2, #1
   5ec64:	strh	r2, [r3, #36]	; 0x24
   5ec68:	ldr	r3, [r5, #72]	; 0x48
   5ec6c:	add	r2, r3, #1
   5ec70:	str	r2, [r5, #72]	; 0x48
   5ec74:	str	r3, [r9, #52]	; 0x34
   5ec78:	ldr	r3, [sp, #32]
   5ec7c:	cmp	r3, #0
   5ec80:	beq	5ecb4 <fputs@plt+0x4db6c>
   5ec84:	mvn	r3, #0
   5ec88:	mov	r2, r8
   5ec8c:	str	r6, [sp]
   5ec90:	mov	r1, r9
   5ec94:	mov	r0, r5
   5ec98:	str	r3, [sp, #12]
   5ec9c:	ldr	r3, [sp, #32]
   5eca0:	str	r3, [sp, #8]
   5eca4:	ldr	r3, [sp, #60]	; 0x3c
   5eca8:	str	r3, [sp, #4]
   5ecac:	ldr	r3, [sp, #56]	; 0x38
   5ecb0:	bl	53718 <fputs@plt+0x425d0>
   5ecb4:	ldr	r3, [sp, #28]
   5ecb8:	cmp	r3, #0
   5ecbc:	beq	5ed24 <fputs@plt+0x4dbdc>
   5ecc0:	ldr	r3, [sp, #104]	; 0x68
   5ecc4:	mov	r2, r8
   5ecc8:	mov	r1, r9
   5eccc:	mov	r0, r5
   5ecd0:	cmp	r3, #0
   5ecd4:	moveq	r3, r6
   5ecd8:	addne	r3, r6, #1
   5ecdc:	ldrb	sl, [r3, #25]
   5ece0:	mov	r3, #1
   5ece4:	str	r6, [sp]
   5ece8:	str	r3, [sp, #12]
   5ecec:	ldr	r3, [sp, #28]
   5ecf0:	str	r3, [sp, #8]
   5ecf4:	ldr	r3, [sp, #60]	; 0x3c
   5ecf8:	str	r3, [sp, #4]
   5ecfc:	ldr	r3, [sp, #56]	; 0x38
   5ed00:	bl	53718 <fputs@plt+0x425d0>
   5ed04:	ldrb	r3, [r6, #24]
   5ed08:	cmp	r3, #0
   5ed0c:	bne	5ed24 <fputs@plt+0x4dbdc>
   5ed10:	sub	sl, sl, #7
   5ed14:	tst	sl, #253	; 0xfd
   5ed18:	beq	5ed24 <fputs@plt+0x4dbdc>
   5ed1c:	mov	r0, r5
   5ed20:	bl	15bc4 <fputs@plt+0x4a7c>
   5ed24:	mov	r1, r9
   5ed28:	mov	r0, r7
   5ed2c:	str	r4, [r9, #16]
   5ed30:	bl	209b0 <fputs@plt+0xf868>
   5ed34:	mov	r0, r7
   5ed38:	ldr	r1, [sp, #60]	; 0x3c
   5ed3c:	bl	1c334 <fputs@plt+0xb1ec>
   5ed40:	b	5e91c <fputs@plt+0x4d7d4>
   5ed44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ed48:	sub	sp, sp, #212	; 0xd4
   5ed4c:	mov	r8, #0
   5ed50:	mov	r4, r0
   5ed54:	mov	fp, r2
   5ed58:	mov	r2, #20
   5ed5c:	str	r3, [sp, #36]	; 0x24
   5ed60:	ldr	r3, [r0]
   5ed64:	add	r0, sp, #156	; 0x9c
   5ed68:	str	r1, [sp, #104]	; 0x68
   5ed6c:	mov	r1, r8
   5ed70:	str	r3, [sp, #48]	; 0x30
   5ed74:	str	r8, [sp, #144]	; 0x90
   5ed78:	str	r8, [sp, #148]	; 0x94
   5ed7c:	bl	10f20 <memset@plt>
   5ed80:	ldr	r0, [r4, #68]	; 0x44
   5ed84:	cmp	r0, r8
   5ed88:	bne	60664 <fputs@plt+0x4f51c>
   5ed8c:	ldr	r3, [sp, #48]	; 0x30
   5ed90:	ldrb	r3, [r3, #69]	; 0x45
   5ed94:	cmp	r3, r8
   5ed98:	str	r3, [sp, #76]	; 0x4c
   5ed9c:	bne	60660 <fputs@plt+0x4f518>
   5eda0:	cmp	fp, r8
   5eda4:	streq	fp, [sp, #40]	; 0x28
   5eda8:	beq	5ede4 <fputs@plt+0x4dc9c>
   5edac:	ldr	r3, [fp, #8]
   5edb0:	tst	r3, #256	; 0x100
   5edb4:	beq	5f390 <fputs@plt+0x4e248>
   5edb8:	ldr	r3, [fp, #48]	; 0x30
   5edbc:	cmp	r3, r8
   5edc0:	bne	5f390 <fputs@plt+0x4e248>
   5edc4:	ldr	r3, [fp]
   5edc8:	mov	r1, fp
   5edcc:	ldr	r0, [sp, #48]	; 0x30
   5edd0:	str	r3, [sp, #40]	; 0x28
   5edd4:	ldr	r3, [sp, #76]	; 0x4c
   5edd8:	str	r3, [fp]
   5eddc:	bl	20098 <fputs@plt+0xef50>
   5ede0:	ldr	fp, [sp, #76]	; 0x4c
   5ede4:	ldr	r3, [sp, #104]	; 0x68
   5ede8:	ldr	r8, [r3, #16]
   5edec:	cmp	r8, #0
   5edf0:	beq	5fbf0 <fputs@plt+0x4eaa8>
   5edf4:	mov	r1, r3
   5edf8:	mov	r0, r4
   5edfc:	bl	5e7c0 <fputs@plt+0x4d678>
   5ee00:	subs	sl, r0, #0
   5ee04:	beq	5f850 <fputs@plt+0x4e708>
   5ee08:	ldr	r0, [sp, #48]	; 0x30
   5ee0c:	ldr	r1, [sl, #64]	; 0x40
   5ee10:	bl	1a260 <fputs@plt+0x9118>
   5ee14:	ldr	r3, [sp, #48]	; 0x30
   5ee18:	mov	r1, #18
   5ee1c:	str	r0, [sp, #80]	; 0x50
   5ee20:	ldr	r3, [r3, #16]
   5ee24:	ldr	r3, [r3, r0, lsl #4]
   5ee28:	mov	r0, r4
   5ee2c:	str	r3, [sp]
   5ee30:	mov	r3, #0
   5ee34:	ldr	r2, [sl]
   5ee38:	bl	2fe88 <fputs@plt+0x1ed40>
   5ee3c:	subs	r5, r0, #0
   5ee40:	bne	5f850 <fputs@plt+0x4e708>
   5ee44:	ldrb	r3, [sl, #42]	; 0x2a
   5ee48:	mov	r2, #108	; 0x6c
   5ee4c:	mov	r1, sl
   5ee50:	mov	r0, r4
   5ee54:	str	r3, [sp, #108]	; 0x6c
   5ee58:	add	r3, sp, #152	; 0x98
   5ee5c:	str	r3, [sp]
   5ee60:	mov	r3, r5
   5ee64:	bl	1c030 <fputs@plt+0xaee8>
   5ee68:	ldr	r3, [sl, #12]
   5ee6c:	mov	r1, sl
   5ee70:	str	r0, [sp, #84]	; 0x54
   5ee74:	mov	r0, r4
   5ee78:	str	r3, [sp, #72]	; 0x48
   5ee7c:	bl	46f94 <fputs@plt+0x35e4c>
   5ee80:	subs	r8, r0, #0
   5ee84:	bne	5f850 <fputs@plt+0x4e708>
   5ee88:	mov	r1, sl
   5ee8c:	mov	r0, r4
   5ee90:	ldr	r2, [sp, #152]	; 0x98
   5ee94:	bl	317dc <fputs@plt+0x20694>
   5ee98:	cmp	r0, #0
   5ee9c:	bne	5fbf0 <fputs@plt+0x4eaa8>
   5eea0:	mov	r0, r4
   5eea4:	bl	271cc <fputs@plt+0x16084>
   5eea8:	subs	r9, r0, #0
   5eeac:	beq	5f850 <fputs@plt+0x4e708>
   5eeb0:	ldrb	r3, [r4, #18]
   5eeb4:	mov	r0, r4
   5eeb8:	cmp	r3, #0
   5eebc:	ldrbeq	r3, [r9, #89]	; 0x59
   5eec0:	orreq	r3, r3, #4
   5eec4:	strbeq	r3, [r9, #89]	; 0x59
   5eec8:	ldrd	r2, [sp, #80]	; 0x50
   5eecc:	orrs	r3, fp, r3
   5eed0:	movne	r1, #1
   5eed4:	moveq	r1, #0
   5eed8:	bl	49b98 <fputs@plt+0x38a50>
   5eedc:	ldr	r3, [sp, #36]	; 0x24
   5eee0:	cmp	r3, #0
   5eee4:	bne	5f460 <fputs@plt+0x4e318>
   5eee8:	cmp	fp, #0
   5eeec:	beq	5f460 <fputs@plt+0x4e318>
   5eef0:	ldr	r3, [r4, #536]	; 0x218
   5eef4:	cmp	r3, #0
   5eef8:	bne	5f460 <fputs@plt+0x4e318>
   5eefc:	ldr	r3, [fp, #64]	; 0x40
   5ef00:	cmp	r3, #0
   5ef04:	bne	5f460 <fputs@plt+0x4e318>
   5ef08:	ldr	r3, [r4]
   5ef0c:	mov	r1, sl
   5ef10:	mov	r0, r4
   5ef14:	str	r3, [sp, #88]	; 0x58
   5ef18:	bl	16214 <fputs@plt+0x50cc>
   5ef1c:	cmp	r0, #0
   5ef20:	bne	5f460 <fputs@plt+0x4e318>
   5ef24:	ldrb	r3, [sl, #42]	; 0x2a
   5ef28:	tst	r3, #16
   5ef2c:	bne	5f460 <fputs@plt+0x4e318>
   5ef30:	ldr	r3, [sp, #248]	; 0xf8
   5ef34:	cmp	r3, #10
   5ef38:	ldrne	r3, [sp, #248]	; 0xf8
   5ef3c:	bne	5ef5c <fputs@plt+0x4de14>
   5ef40:	ldrsh	r3, [sl, #32]
   5ef44:	cmp	r3, #0
   5ef48:	movlt	r3, #2
   5ef4c:	blt	5ef5c <fputs@plt+0x4de14>
   5ef50:	ldrb	r3, [sl, #43]	; 0x2b
   5ef54:	cmp	r3, #10
   5ef58:	moveq	r3, #2
   5ef5c:	ldr	r2, [fp, #28]
   5ef60:	str	r3, [sp, #52]	; 0x34
   5ef64:	ldr	r3, [r2]
   5ef68:	cmp	r3, #1
   5ef6c:	bne	5f460 <fputs@plt+0x4e318>
   5ef70:	ldr	r3, [r2, #28]
   5ef74:	cmp	r3, #0
   5ef78:	bne	5f460 <fputs@plt+0x4e318>
   5ef7c:	ldr	r3, [fp, #32]
   5ef80:	cmp	r3, #0
   5ef84:	bne	5f460 <fputs@plt+0x4e318>
   5ef88:	ldr	r3, [fp, #44]	; 0x2c
   5ef8c:	cmp	r3, #0
   5ef90:	bne	5f460 <fputs@plt+0x4e318>
   5ef94:	ldr	r3, [fp, #36]	; 0x24
   5ef98:	cmp	r3, #0
   5ef9c:	bne	5f460 <fputs@plt+0x4e318>
   5efa0:	ldr	r3, [fp, #56]	; 0x38
   5efa4:	cmp	r3, #0
   5efa8:	bne	5f460 <fputs@plt+0x4e318>
   5efac:	ldr	r3, [fp, #48]	; 0x30
   5efb0:	cmp	r3, #0
   5efb4:	bne	5f460 <fputs@plt+0x4e318>
   5efb8:	ldr	r3, [fp, #8]
   5efbc:	tst	r3, #1
   5efc0:	bne	5f460 <fputs@plt+0x4e318>
   5efc4:	ldr	r3, [fp]
   5efc8:	ldr	r1, [r3]
   5efcc:	cmp	r1, #1
   5efd0:	bne	5f460 <fputs@plt+0x4e318>
   5efd4:	ldr	r3, [r3, #4]
   5efd8:	ldr	r3, [r3]
   5efdc:	ldrb	r3, [r3]
   5efe0:	cmp	r3, #158	; 0x9e
   5efe4:	bne	5f460 <fputs@plt+0x4e318>
   5efe8:	add	r2, r2, #8
   5efec:	mov	r1, #0
   5eff0:	mov	r0, r4
   5eff4:	bl	5da1c <fputs@plt+0x4c8d4>
   5eff8:	cmp	sl, r0
   5effc:	cmpne	r0, #0
   5f000:	str	r0, [sp, #44]	; 0x2c
   5f004:	beq	5f460 <fputs@plt+0x4e318>
   5f008:	ldrb	r1, [r0, #42]	; 0x2a
   5f00c:	ldrb	r3, [sl, #42]	; 0x2a
   5f010:	eor	r2, r1, #32
   5f014:	ubfx	r2, r2, #5, #1
   5f018:	eor	r3, r3, #32
   5f01c:	ubfx	r3, r3, #5, #1
   5f020:	cmp	r3, r2
   5f024:	bne	5f460 <fputs@plt+0x4e318>
   5f028:	tst	r1, #16
   5f02c:	bne	5f460 <fputs@plt+0x4e318>
   5f030:	ldr	r5, [r0, #12]
   5f034:	cmp	r5, #0
   5f038:	bne	5f460 <fputs@plt+0x4e318>
   5f03c:	ldrsh	r6, [sl, #34]	; 0x22
   5f040:	ldrsh	r3, [r0, #34]	; 0x22
   5f044:	cmp	r3, r6
   5f048:	bne	5f460 <fputs@plt+0x4e318>
   5f04c:	ldrsh	r2, [sl, #32]
   5f050:	ldrsh	r3, [r0, #32]
   5f054:	cmp	r2, r3
   5f058:	bne	5f460 <fputs@plt+0x4e318>
   5f05c:	cmp	r5, r6
   5f060:	blt	5f39c <fputs@plt+0x4e254>
   5f064:	ldr	r5, [sl, #8]
   5f068:	mov	r3, #0
   5f06c:	str	r3, [sp, #60]	; 0x3c
   5f070:	cmp	r5, #0
   5f074:	bne	5f43c <fputs@plt+0x4e2f4>
   5f078:	ldr	r1, [sl, #24]
   5f07c:	cmp	r1, #0
   5f080:	beq	5f09c <fputs@plt+0x4df54>
   5f084:	ldr	r3, [sp, #44]	; 0x2c
   5f088:	mvn	r2, #0
   5f08c:	ldr	r0, [r3, #24]
   5f090:	bl	1b48c <fputs@plt+0xa344>
   5f094:	cmp	r0, #0
   5f098:	bne	5f460 <fputs@plt+0x4e318>
   5f09c:	ldr	r3, [sp, #88]	; 0x58
   5f0a0:	ldr	r7, [r3, #24]
   5f0a4:	tst	r7, #524288	; 0x80000
   5f0a8:	beq	5f0b8 <fputs@plt+0x4df70>
   5f0ac:	ldr	r3, [sl, #16]
   5f0b0:	cmp	r3, #0
   5f0b4:	bne	5f460 <fputs@plt+0x4e318>
   5f0b8:	ands	r7, r7, #128	; 0x80
   5f0bc:	bne	5f460 <fputs@plt+0x4e318>
   5f0c0:	ldr	r3, [sp, #44]	; 0x2c
   5f0c4:	ldr	r0, [sp, #88]	; 0x58
   5f0c8:	ldr	r1, [r3, #64]	; 0x40
   5f0cc:	bl	1a260 <fputs@plt+0x9118>
   5f0d0:	str	r0, [sp, #92]	; 0x5c
   5f0d4:	mov	r0, r4
   5f0d8:	bl	271cc <fputs@plt+0x16084>
   5f0dc:	mov	r5, r0
   5f0e0:	mov	r0, r4
   5f0e4:	ldr	r1, [sp, #92]	; 0x5c
   5f0e8:	bl	49b48 <fputs@plt+0x38a00>
   5f0ec:	ldr	r6, [r4, #72]	; 0x48
   5f0f0:	mov	r2, sl
   5f0f4:	mov	r0, r4
   5f0f8:	ldr	r1, [sp, #80]	; 0x50
   5f0fc:	add	r3, r6, #1
   5f100:	str	r3, [sp, #64]	; 0x40
   5f104:	add	r3, r6, #2
   5f108:	str	r3, [r4, #72]	; 0x48
   5f10c:	bl	1dc58 <fputs@plt+0xcb10>
   5f110:	str	r0, [sp, #100]	; 0x64
   5f114:	mov	r0, r4
   5f118:	bl	155c0 <fputs@plt+0x4478>
   5f11c:	str	r0, [sp, #68]	; 0x44
   5f120:	mov	r0, r4
   5f124:	bl	155c0 <fputs@plt+0x4478>
   5f128:	mov	r3, #55	; 0x37
   5f12c:	add	r1, r6, #1
   5f130:	ldr	r2, [sp, #80]	; 0x50
   5f134:	str	r3, [sp]
   5f138:	mov	r3, sl
   5f13c:	str	r0, [sp, #56]	; 0x38
   5f140:	mov	r0, r4
   5f144:	bl	31e84 <fputs@plt+0x20d3c>
   5f148:	ldr	r3, [sp, #88]	; 0x58
   5f14c:	ldr	r3, [r3, #24]
   5f150:	tst	r3, #134217728	; 0x8000000
   5f154:	strne	r7, [sp, #60]	; 0x3c
   5f158:	bne	5f1c4 <fputs@plt+0x4e07c>
   5f15c:	ldrsh	r3, [sl, #32]
   5f160:	cmp	r3, #0
   5f164:	bge	5f174 <fputs@plt+0x4e02c>
   5f168:	ldr	r3, [sl, #8]
   5f16c:	cmp	r3, #0
   5f170:	bne	5f190 <fputs@plt+0x4e048>
   5f174:	ldr	r3, [sp, #60]	; 0x3c
   5f178:	cmp	r3, #0
   5f17c:	bne	5f190 <fputs@plt+0x4e048>
   5f180:	ldr	r3, [sp, #52]	; 0x34
   5f184:	sub	r3, r3, #1
   5f188:	cmp	r3, #1
   5f18c:	bls	5f1c4 <fputs@plt+0x4e07c>
   5f190:	mov	r3, #0
   5f194:	add	r2, r6, #1
   5f198:	mov	r1, #108	; 0x6c
   5f19c:	mov	r0, r5
   5f1a0:	bl	276a4 <fputs@plt+0x1655c>
   5f1a4:	mov	r7, r0
   5f1a8:	mov	r1, #13
   5f1ac:	mov	r0, r5
   5f1b0:	bl	271b0 <fputs@plt+0x16068>
   5f1b4:	mov	r1, r7
   5f1b8:	str	r0, [sp, #60]	; 0x3c
   5f1bc:	mov	r0, r5
   5f1c0:	bl	1c254 <fputs@plt+0xb10c>
   5f1c4:	ldr	r3, [sp, #44]	; 0x2c
   5f1c8:	ldrb	r7, [r3, #42]	; 0x2a
   5f1cc:	ands	r7, r7, #32
   5f1d0:	bne	5f568 <fputs@plt+0x4e420>
   5f1d4:	mov	r3, #54	; 0x36
   5f1d8:	mov	r1, r6
   5f1dc:	ldr	r2, [sp, #92]	; 0x5c
   5f1e0:	mov	r0, r4
   5f1e4:	str	r3, [sp]
   5f1e8:	ldr	r3, [sp, #44]	; 0x2c
   5f1ec:	bl	31e84 <fputs@plt+0x20d3c>
   5f1f0:	mov	r3, r7
   5f1f4:	mov	r2, r6
   5f1f8:	mov	r1, #108	; 0x6c
   5f1fc:	mov	r0, r5
   5f200:	bl	276a4 <fputs@plt+0x1655c>
   5f204:	ldrsh	r3, [sl, #32]
   5f208:	str	r0, [sp, #96]	; 0x60
   5f20c:	cmp	r3, #0
   5f210:	blt	5f53c <fputs@plt+0x4e3f4>
   5f214:	mov	r2, r6
   5f218:	mov	r1, #103	; 0x67
   5f21c:	ldr	r3, [sp, #56]	; 0x38
   5f220:	mov	r0, r5
   5f224:	bl	276a4 <fputs@plt+0x1655c>
   5f228:	ldr	r3, [sp, #56]	; 0x38
   5f22c:	add	r2, r6, #1
   5f230:	mov	r1, #70	; 0x46
   5f234:	mov	r8, r0
   5f238:	mov	r0, r5
   5f23c:	str	r3, [sp]
   5f240:	mov	r3, r7
   5f244:	bl	2713c <fputs@plt+0x15ff4>
   5f248:	mov	r7, r0
   5f24c:	mov	r2, sl
   5f250:	ldr	r1, [sp, #52]	; 0x34
   5f254:	mov	r0, r4
   5f258:	bl	37cac <fputs@plt+0x26b64>
   5f25c:	mov	r1, r7
   5f260:	mov	r0, r5
   5f264:	bl	1c254 <fputs@plt+0xb10c>
   5f268:	ldr	r3, [sp, #100]	; 0x64
   5f26c:	cmp	r3, #0
   5f270:	ble	5f288 <fputs@plt+0x4e140>
   5f274:	mov	r1, #137	; 0x89
   5f278:	ldr	r0, [r4, #8]
   5f27c:	ldr	r3, [sp, #56]	; 0x38
   5f280:	ldr	r2, [sp, #100]	; 0x64
   5f284:	bl	276a4 <fputs@plt+0x1655c>
   5f288:	mov	r7, #0
   5f28c:	mov	r2, r6
   5f290:	ldr	r3, [sp, #68]	; 0x44
   5f294:	mov	r1, #102	; 0x66
   5f298:	mov	r0, r5
   5f29c:	bl	276a4 <fputs@plt+0x1655c>
   5f2a0:	str	r7, [sp, #8]
   5f2a4:	add	r2, r6, #1
   5f2a8:	mov	r1, #75	; 0x4b
   5f2ac:	ldr	r3, [sl]
   5f2b0:	mov	r0, r5
   5f2b4:	str	r3, [sp, #4]
   5f2b8:	ldr	r3, [sp, #56]	; 0x38
   5f2bc:	str	r3, [sp]
   5f2c0:	ldr	r3, [sp, #68]	; 0x44
   5f2c4:	bl	2725c <fputs@plt+0x16114>
   5f2c8:	mov	r1, #11
   5f2cc:	mov	r0, r5
   5f2d0:	bl	19404 <fputs@plt+0x82bc>
   5f2d4:	mov	r3, r8
   5f2d8:	mov	r2, r6
   5f2dc:	mov	r1, #7
   5f2e0:	mov	r0, r5
   5f2e4:	bl	276a4 <fputs@plt+0x1655c>
   5f2e8:	mov	r3, r7
   5f2ec:	mov	r2, r6
   5f2f0:	mov	r1, #61	; 0x3d
   5f2f4:	mov	r0, r5
   5f2f8:	bl	276a4 <fputs@plt+0x1655c>
   5f2fc:	mov	r3, r7
   5f300:	add	r2, r6, #1
   5f304:	mov	r1, #61	; 0x3d
   5f308:	mov	r0, r5
   5f30c:	bl	276a4 <fputs@plt+0x1655c>
   5f310:	ldr	r8, [sl, #8]
   5f314:	cmp	r8, #0
   5f318:	bne	5f5b4 <fputs@plt+0x4e46c>
   5f31c:	ldr	r3, [sp, #96]	; 0x60
   5f320:	cmp	r3, #0
   5f324:	beq	5f334 <fputs@plt+0x4e1ec>
   5f328:	mov	r1, r3
   5f32c:	mov	r0, r5
   5f330:	bl	1c254 <fputs@plt+0xb10c>
   5f334:	mov	r0, r4
   5f338:	ldr	r1, [sp, #56]	; 0x38
   5f33c:	bl	1a120 <fputs@plt+0x8fd8>
   5f340:	mov	r0, r4
   5f344:	ldr	r1, [sp, #68]	; 0x44
   5f348:	bl	1a120 <fputs@plt+0x8fd8>
   5f34c:	ldr	r3, [sp, #60]	; 0x3c
   5f350:	cmp	r3, #0
   5f354:	beq	60054 <fputs@plt+0x4ef0c>
   5f358:	mov	r3, #0
   5f35c:	mov	r1, #21
   5f360:	mov	r2, r3
   5f364:	mov	r0, r5
   5f368:	bl	276a4 <fputs@plt+0x1655c>
   5f36c:	mov	r0, r5
   5f370:	ldr	r1, [sp, #60]	; 0x3c
   5f374:	bl	1c254 <fputs@plt+0xb10c>
   5f378:	mov	r3, #0
   5f37c:	mov	r1, #61	; 0x3d
   5f380:	ldr	r2, [sp, #64]	; 0x40
   5f384:	mov	r0, r5
   5f388:	bl	276a4 <fputs@plt+0x1655c>
   5f38c:	b	5f460 <fputs@plt+0x4e318>
   5f390:	ldr	r3, [sp, #76]	; 0x4c
   5f394:	str	r3, [sp, #40]	; 0x28
   5f398:	b	5ede4 <fputs@plt+0x4dc9c>
   5f39c:	ldr	r3, [sp, #44]	; 0x2c
   5f3a0:	lsl	r7, r5, #4
   5f3a4:	ldr	r8, [sl, #4]
   5f3a8:	ldr	r3, [r3, #4]
   5f3ac:	add	r8, r8, r7
   5f3b0:	ldrb	r2, [r8, #13]
   5f3b4:	add	r7, r3, r7
   5f3b8:	ldrb	r3, [r7, #13]
   5f3bc:	cmp	r2, r3
   5f3c0:	bne	5f460 <fputs@plt+0x4e318>
   5f3c4:	ldr	r1, [r7, #8]
   5f3c8:	ldr	r0, [r8, #8]
   5f3cc:	bl	23be0 <fputs@plt+0x12a98>
   5f3d0:	cmp	r0, #0
   5f3d4:	bne	5f460 <fputs@plt+0x4e318>
   5f3d8:	ldrb	r3, [r8, #12]
   5f3dc:	cmp	r3, #0
   5f3e0:	beq	5f3f0 <fputs@plt+0x4e2a8>
   5f3e4:	ldrb	r3, [r7, #12]
   5f3e8:	cmp	r3, #0
   5f3ec:	beq	5f460 <fputs@plt+0x4e318>
   5f3f0:	cmp	r5, #0
   5f3f4:	ble	5f434 <fputs@plt+0x4e2ec>
   5f3f8:	ldr	r0, [r7, #4]
   5f3fc:	ldr	r3, [r8, #4]
   5f400:	clz	r2, r0
   5f404:	lsr	r2, r2, #5
   5f408:	clz	r1, r3
   5f40c:	lsr	r1, r1, #5
   5f410:	cmp	r1, r2
   5f414:	bne	5f460 <fputs@plt+0x4e318>
   5f418:	cmp	r3, #0
   5f41c:	beq	5f434 <fputs@plt+0x4e2ec>
   5f420:	ldr	r1, [r0, #8]
   5f424:	ldr	r0, [r3, #8]
   5f428:	bl	11124 <strcmp@plt>
   5f42c:	cmp	r0, #0
   5f430:	bne	5f460 <fputs@plt+0x4e318>
   5f434:	add	r5, r5, #1
   5f438:	b	5f05c <fputs@plt+0x4df14>
   5f43c:	ldrb	r3, [r5, #54]	; 0x36
   5f440:	cmp	r3, #0
   5f444:	ldr	r3, [sp, #60]	; 0x3c
   5f448:	movne	r3, #1
   5f44c:	str	r3, [sp, #60]	; 0x3c
   5f450:	ldr	r3, [sp, #44]	; 0x2c
   5f454:	ldr	r6, [r3, #8]
   5f458:	cmp	r6, #0
   5f45c:	bne	5f520 <fputs@plt+0x4e3d8>
   5f460:	mov	r2, sl
   5f464:	mov	r0, r4
   5f468:	ldr	r1, [sp, #80]	; 0x50
   5f46c:	bl	1dc58 <fputs@plt+0xcb10>
   5f470:	ldr	r2, [r4, #76]	; 0x4c
   5f474:	str	r0, [sp, #100]	; 0x64
   5f478:	add	r3, r2, #1
   5f47c:	str	r3, [sp, #88]	; 0x58
   5f480:	ldrsh	r3, [sl, #34]	; 0x22
   5f484:	str	r3, [sp, #52]	; 0x34
   5f488:	add	r3, r3, #1
   5f48c:	add	r3, r3, r2
   5f490:	str	r3, [r4, #76]	; 0x4c
   5f494:	ldrb	r5, [sl, #42]	; 0x2a
   5f498:	tst	r5, #16
   5f49c:	mvn	r5, r5
   5f4a0:	ldreq	r3, [sp, #88]	; 0x58
   5f4a4:	addne	r3, r3, #1
   5f4a8:	addne	r2, r2, #2
   5f4ac:	ubfx	r5, r5, #7, #1
   5f4b0:	strne	r3, [r4, #76]	; 0x4c
   5f4b4:	strne	r2, [sp, #44]	; 0x2c
   5f4b8:	streq	r3, [sp, #44]	; 0x2c
   5f4bc:	ldr	r3, [sp, #108]	; 0x6c
   5f4c0:	and	r3, r3, #32
   5f4c4:	str	r3, [sp, #124]	; 0x7c
   5f4c8:	ldr	r3, [sp, #36]	; 0x24
   5f4cc:	cmp	r3, #0
   5f4d0:	beq	5f864 <fputs@plt+0x4e71c>
   5f4d4:	ldr	r3, [r3, #4]
   5f4d8:	mvn	r1, #0
   5f4dc:	str	r3, [sp, #60]	; 0x3c
   5f4e0:	mov	r3, #0
   5f4e4:	ldr	r2, [sp, #60]	; 0x3c
   5f4e8:	cmp	r2, r3
   5f4ec:	bgt	5f798 <fputs@plt+0x4e650>
   5f4f0:	mvn	r3, #0
   5f4f4:	mov	r6, #0
   5f4f8:	str	r3, [sp, #56]	; 0x38
   5f4fc:	ldr	r3, [sp, #60]	; 0x3c
   5f500:	cmp	r3, r6
   5f504:	ble	5f86c <fputs@plt+0x4e724>
   5f508:	ldr	r3, [sp, #36]	; 0x24
   5f50c:	mov	r7, #0
   5f510:	ldr	r3, [r3]
   5f514:	add	r2, r3, r6, lsl #3
   5f518:	ldr	r8, [r3, r6, lsl #3]
   5f51c:	b	5f7fc <fputs@plt+0x4e6b4>
   5f520:	mov	r1, r6
   5f524:	mov	r0, r5
   5f528:	bl	23c0c <fputs@plt+0x12ac4>
   5f52c:	cmp	r0, #0
   5f530:	bne	6066c <fputs@plt+0x4f524>
   5f534:	ldr	r6, [r6, #20]
   5f538:	b	5f458 <fputs@plt+0x4e310>
   5f53c:	ldr	r3, [sl, #8]
   5f540:	mov	r0, r5
   5f544:	cmp	r3, #0
   5f548:	ldr	r3, [sp, #56]	; 0x38
   5f54c:	addeq	r2, r6, #1
   5f550:	moveq	r1, #74	; 0x4a
   5f554:	movne	r2, r6
   5f558:	movne	r1, #103	; 0x67
   5f55c:	bl	276a4 <fputs@plt+0x1655c>
   5f560:	mov	r8, r0
   5f564:	b	5f288 <fputs@plt+0x4e140>
   5f568:	ldr	r3, [sl]
   5f56c:	mov	r0, r4
   5f570:	ldr	r1, [sp, #80]	; 0x50
   5f574:	str	r3, [sp]
   5f578:	mov	r3, #1
   5f57c:	ldr	r2, [sl, #28]
   5f580:	bl	26f74 <fputs@plt+0x15e2c>
   5f584:	ldr	r3, [sp, #44]	; 0x2c
   5f588:	mov	r0, r4
   5f58c:	ldr	r2, [sp, #44]	; 0x2c
   5f590:	ldr	r1, [sp, #92]	; 0x5c
   5f594:	ldr	r3, [r3]
   5f598:	str	r3, [sp]
   5f59c:	mov	r3, #0
   5f5a0:	ldr	r2, [r2, #28]
   5f5a4:	bl	26f74 <fputs@plt+0x15e2c>
   5f5a8:	mov	r3, #0
   5f5ac:	str	r3, [sp, #96]	; 0x60
   5f5b0:	b	5f310 <fputs@plt+0x4e1c8>
   5f5b4:	ldr	r3, [sp, #44]	; 0x2c
   5f5b8:	ldr	r3, [r3, #8]
   5f5bc:	str	r3, [sp, #52]	; 0x34
   5f5c0:	ldr	r3, [sp, #52]	; 0x34
   5f5c4:	cmp	r3, #0
   5f5c8:	bne	5f5d8 <fputs@plt+0x4e490>
   5f5cc:	ldr	r3, [sp, #52]	; 0x34
   5f5d0:	ldr	r3, [r3, #44]	; 0x2c
   5f5d4:	udf	#0
   5f5d8:	mov	r0, r8
   5f5dc:	ldr	r1, [sp, #52]	; 0x34
   5f5e0:	bl	23c0c <fputs@plt+0x12ac4>
   5f5e4:	cmp	r0, #0
   5f5e8:	ldreq	r3, [sp, #52]	; 0x34
   5f5ec:	ldreq	r3, [r3, #20]
   5f5f0:	beq	5f5bc <fputs@plt+0x4e474>
   5f5f4:	ldr	r3, [sp, #92]	; 0x5c
   5f5f8:	mov	r2, r6
   5f5fc:	mov	r1, #54	; 0x36
   5f600:	mov	r0, r5
   5f604:	str	r3, [sp]
   5f608:	ldr	r3, [sp, #52]	; 0x34
   5f60c:	ldr	r3, [r3, #44]	; 0x2c
   5f610:	bl	2713c <fputs@plt+0x15ff4>
   5f614:	mov	r0, r4
   5f618:	ldr	r1, [sp, #52]	; 0x34
   5f61c:	bl	31e60 <fputs@plt+0x20d18>
   5f620:	mov	r1, #55	; 0x37
   5f624:	mov	r0, r5
   5f628:	ldr	r2, [sp, #64]	; 0x40
   5f62c:	ldr	r3, [sp, #80]	; 0x50
   5f630:	str	r3, [sp]
   5f634:	ldr	r3, [r8, #44]	; 0x2c
   5f638:	bl	2713c <fputs@plt+0x15ff4>
   5f63c:	mov	r1, r8
   5f640:	mov	r0, r4
   5f644:	bl	31e60 <fputs@plt+0x20d18>
   5f648:	mov	r1, #1
   5f64c:	mov	r0, r5
   5f650:	bl	19404 <fputs@plt+0x82bc>
   5f654:	mov	r3, #0
   5f658:	mov	r2, r6
   5f65c:	mov	r1, #108	; 0x6c
   5f660:	mov	r0, r5
   5f664:	bl	276a4 <fputs@plt+0x1655c>
   5f668:	mov	r2, r6
   5f66c:	mov	r1, #101	; 0x65
   5f670:	str	r0, [sp, #100]	; 0x64
   5f674:	mov	r0, r5
   5f678:	ldr	r3, [sp, #68]	; 0x44
   5f67c:	bl	276a4 <fputs@plt+0x1655c>
   5f680:	ldr	r3, [sp, #88]	; 0x58
   5f684:	ldr	r7, [r3, #24]
   5f688:	ands	r7, r7, #134217728	; 0x8000000
   5f68c:	ldrne	r3, [sp, #52]	; 0x34
   5f690:	movne	r7, #0
   5f694:	ldrhne	r3, [r3, #52]	; 0x34
   5f698:	bne	5f760 <fputs@plt+0x4e618>
   5f69c:	ldr	r3, [sp, #44]	; 0x2c
   5f6a0:	ldrb	r3, [r3, #42]	; 0x2a
   5f6a4:	tst	r3, #32
   5f6a8:	beq	5f6bc <fputs@plt+0x4e574>
   5f6ac:	ldrb	r3, [r8, #55]	; 0x37
   5f6b0:	and	r3, r3, #3
   5f6b4:	cmp	r3, #2
   5f6b8:	orreq	r7, r7, #1
   5f6bc:	mov	r3, #1
   5f6c0:	mov	r1, #110	; 0x6e
   5f6c4:	ldr	r2, [sp, #64]	; 0x40
   5f6c8:	mov	r0, r5
   5f6cc:	str	r3, [sp]
   5f6d0:	ldr	r3, [sp, #68]	; 0x44
   5f6d4:	bl	2713c <fputs@plt+0x15ff4>
   5f6d8:	mov	r1, r7
   5f6dc:	mov	r0, r5
   5f6e0:	bl	19404 <fputs@plt+0x82bc>
   5f6e4:	ldr	r3, [sp, #100]	; 0x64
   5f6e8:	mov	r2, r6
   5f6ec:	mov	r1, #7
   5f6f0:	mov	r0, r5
   5f6f4:	add	r3, r3, #1
   5f6f8:	bl	276a4 <fputs@plt+0x1655c>
   5f6fc:	mov	r0, r5
   5f700:	ldr	r1, [sp, #100]	; 0x64
   5f704:	bl	1c254 <fputs@plt+0xb10c>
   5f708:	mov	r3, #0
   5f70c:	mov	r2, r6
   5f710:	mov	r1, #61	; 0x3d
   5f714:	mov	r0, r5
   5f718:	bl	276a4 <fputs@plt+0x1655c>
   5f71c:	mov	r3, #0
   5f720:	mov	r1, #61	; 0x3d
   5f724:	ldr	r2, [sp, #64]	; 0x40
   5f728:	mov	r0, r5
   5f72c:	bl	276a4 <fputs@plt+0x1655c>
   5f730:	ldr	r8, [r8, #20]
   5f734:	b	5f314 <fputs@plt+0x4e1cc>
   5f738:	str	r3, [sp, #112]	; 0x70
   5f73c:	ldr	r3, [sp, #52]	; 0x34
   5f740:	ldr	r0, [pc, #3940]	; 606ac <fputs@plt+0x4f564>
   5f744:	ldr	r2, [r3, #32]
   5f748:	ldr	r1, [r2, r7, lsl #2]
   5f74c:	bl	23be0 <fputs@plt+0x12a98>
   5f750:	cmp	r0, #0
   5f754:	bne	5f790 <fputs@plt+0x4e648>
   5f758:	ldr	r3, [sp, #112]	; 0x70
   5f75c:	add	r7, r7, #1
   5f760:	cmp	r7, r3
   5f764:	blt	5f738 <fputs@plt+0x4e5f0>
   5f768:	bne	5f790 <fputs@plt+0x4e648>
   5f76c:	mvn	r3, #0
   5f770:	mov	r1, #105	; 0x69
   5f774:	ldr	r2, [sp, #64]	; 0x40
   5f778:	mov	r0, r5
   5f77c:	mov	r7, #16
   5f780:	str	r3, [sp]
   5f784:	mov	r3, #0
   5f788:	bl	2713c <fputs@plt+0x15ff4>
   5f78c:	b	5f69c <fputs@plt+0x4e554>
   5f790:	mov	r7, #0
   5f794:	b	5f69c <fputs@plt+0x4e554>
   5f798:	ldr	r2, [sp, #36]	; 0x24
   5f79c:	ldr	r2, [r2]
   5f7a0:	add	r2, r2, r3, lsl #3
   5f7a4:	add	r3, r3, #1
   5f7a8:	str	r1, [r2, #4]
   5f7ac:	b	5f4e4 <fputs@plt+0x4e39c>
   5f7b0:	ldr	r3, [sl, #4]
   5f7b4:	mov	r0, r8
   5f7b8:	str	r2, [sp, #64]	; 0x40
   5f7bc:	ldr	r1, [r3, r7, lsl #4]
   5f7c0:	bl	12f2c <fputs@plt+0x1de4>
   5f7c4:	cmp	r0, #0
   5f7c8:	ldr	r2, [sp, #64]	; 0x40
   5f7cc:	bne	5f7f8 <fputs@plt+0x4e6b0>
   5f7d0:	ldrsh	r3, [sl, #32]
   5f7d4:	cmp	r6, r7
   5f7d8:	str	r7, [r2, #4]
   5f7dc:	movne	r5, #0
   5f7e0:	ldr	r2, [sp, #56]	; 0x38
   5f7e4:	cmp	r3, r7
   5f7e8:	moveq	r2, r6
   5f7ec:	str	r2, [sp, #56]	; 0x38
   5f7f0:	add	r6, r6, #1
   5f7f4:	b	5f4fc <fputs@plt+0x4e3b4>
   5f7f8:	add	r7, r7, #1
   5f7fc:	ldr	r3, [sp, #52]	; 0x34
   5f800:	cmp	r3, r7
   5f804:	bgt	5f7b0 <fputs@plt+0x4e668>
   5f808:	mov	r0, r8
   5f80c:	bl	19ed4 <fputs@plt+0x8d8c>
   5f810:	ldr	r3, [sp, #124]	; 0x7c
   5f814:	adds	r0, r0, #0
   5f818:	movne	r0, #1
   5f81c:	cmp	r3, #0
   5f820:	moveq	r5, r0
   5f824:	movne	r5, #0
   5f828:	cmp	r5, #0
   5f82c:	bne	5f858 <fputs@plt+0x4e710>
   5f830:	mov	r3, r5
   5f834:	ldr	r1, [pc, #3700]	; 606b0 <fputs@plt+0x4f568>
   5f838:	mov	r0, r4
   5f83c:	str	r8, [sp]
   5f840:	ldr	r2, [sp, #104]	; 0x68
   5f844:	bl	2fdcc <fputs@plt+0x1ec84>
   5f848:	mov	r3, #1
   5f84c:	strb	r3, [r4, #17]
   5f850:	mov	r8, #0
   5f854:	b	5fbf0 <fputs@plt+0x4eaa8>
   5f858:	mov	r5, #0
   5f85c:	str	r6, [sp, #56]	; 0x38
   5f860:	b	5f7f0 <fputs@plt+0x4e6a8>
   5f864:	mvn	r3, #0
   5f868:	str	r3, [sp, #56]	; 0x38
   5f86c:	ldr	r3, [sp, #44]	; 0x2c
   5f870:	cmp	fp, #0
   5f874:	add	r3, r3, #1
   5f878:	str	r3, [sp, #128]	; 0x80
   5f87c:	beq	5fb4c <fputs@plt+0x4ea04>
   5f880:	ldr	r6, [r4, #76]	; 0x4c
   5f884:	mov	r1, #16
   5f888:	mov	r0, r9
   5f88c:	add	r6, r6, #1
   5f890:	mov	r2, r6
   5f894:	str	r6, [r4, #76]	; 0x4c
   5f898:	ldr	r7, [r9, #32]
   5f89c:	add	r3, r7, #1
   5f8a0:	str	r3, [sp]
   5f8a4:	mov	r3, #0
   5f8a8:	bl	2713c <fputs@plt+0x15ff4>
   5f8ac:	mov	r3, #13
   5f8b0:	cmp	r5, #0
   5f8b4:	add	r2, sp, #156	; 0x9c
   5f8b8:	mov	r1, fp
   5f8bc:	strh	r3, [sp, #156]	; 0x9c
   5f8c0:	mov	r0, r4
   5f8c4:	ldr	r3, [sp, #128]	; 0x80
   5f8c8:	moveq	r3, #0
   5f8cc:	str	r6, [sp, #160]	; 0xa0
   5f8d0:	str	r3, [sp, #164]	; 0xa4
   5f8d4:	ldrsh	r3, [sl, #34]	; 0x22
   5f8d8:	str	r3, [sp, #168]	; 0xa8
   5f8dc:	bl	49c40 <fputs@plt+0x38af8>
   5f8e0:	subs	r8, r0, #0
   5f8e4:	bne	5f850 <fputs@plt+0x4e708>
   5f8e8:	ldr	r3, [sp, #48]	; 0x30
   5f8ec:	ldrb	r3, [r3, #69]	; 0x45
   5f8f0:	cmp	r3, #0
   5f8f4:	str	r3, [sp, #64]	; 0x40
   5f8f8:	bne	5fbf0 <fputs@plt+0x4eaa8>
   5f8fc:	ldr	r3, [r4, #68]	; 0x44
   5f900:	cmp	r3, #0
   5f904:	str	r3, [sp, #52]	; 0x34
   5f908:	ldrne	r8, [sp, #64]	; 0x40
   5f90c:	bne	5fbf0 <fputs@plt+0x4eaa8>
   5f910:	mov	r1, r6
   5f914:	mov	r0, r9
   5f918:	ldr	r3, [sp, #164]	; 0xa4
   5f91c:	str	r3, [sp, #96]	; 0x60
   5f920:	bl	2767c <fputs@plt+0x16534>
   5f924:	mov	r1, r7
   5f928:	mov	r0, r9
   5f92c:	bl	1c254 <fputs@plt+0xb10c>
   5f930:	ldr	r3, [fp]
   5f934:	ldr	r3, [r3]
   5f938:	str	r3, [sp, #68]	; 0x44
   5f93c:	ldr	r3, [sp, #84]	; 0x54
   5f940:	cmp	r3, #0
   5f944:	bne	5fa7c <fputs@plt+0x4e934>
   5f948:	mov	r0, r4
   5f94c:	bl	271cc <fputs@plt+0x16084>
   5f950:	ldrb	r3, [sl, #42]	; 0x2a
   5f954:	mov	r5, r0
   5f958:	ldr	r6, [r0, #32]
   5f95c:	tst	r3, #16
   5f960:	ldreq	r7, [sp, #84]	; 0x54
   5f964:	beq	5f978 <fputs@plt+0x4e830>
   5f968:	ldr	r0, [r4]
   5f96c:	ldr	r1, [sl, #56]	; 0x38
   5f970:	bl	1a2a4 <fputs@plt+0x915c>
   5f974:	mov	r7, r0
   5f978:	mov	r2, #1
   5f97c:	cmp	r6, r2
   5f980:	bgt	5fa08 <fputs@plt+0x4e8c0>
   5f984:	ldr	r3, [sp, #36]	; 0x24
   5f988:	mov	r2, #0
   5f98c:	mov	r1, r2
   5f990:	clz	r5, r3
   5f994:	ldr	r3, [sp, #68]	; 0x44
   5f998:	lsr	r5, r5, #5
   5f99c:	cmp	r3, #0
   5f9a0:	movle	r3, #0
   5f9a4:	andgt	r3, r5, #1
   5f9a8:	cmp	r3, #0
   5f9ac:	ldrshne	r3, [sl, #32]
   5f9b0:	strne	r3, [sp, #56]	; 0x38
   5f9b4:	ldrsh	r3, [sl, #34]	; 0x22
   5f9b8:	cmp	r3, r1
   5f9bc:	bgt	5fbac <fputs@plt+0x4ea64>
   5f9c0:	ldr	r1, [sp, #68]	; 0x44
   5f9c4:	cmp	r1, #0
   5f9c8:	movne	r8, r5
   5f9cc:	moveq	r8, #0
   5f9d0:	cmp	r8, #0
   5f9d4:	beq	5fbc8 <fputs@plt+0x4ea80>
   5f9d8:	sub	r3, r3, r2
   5f9dc:	mov	r2, r1
   5f9e0:	cmp	r3, r1
   5f9e4:	beq	5fc34 <fputs@plt+0x4eaec>
   5f9e8:	ldr	r1, [pc, #3268]	; 606b4 <fputs@plt+0x4f56c>
   5f9ec:	mov	r0, r4
   5f9f0:	str	r3, [sp]
   5f9f4:	mov	r3, #0
   5f9f8:	str	r2, [sp, #4]
   5f9fc:	ldr	r2, [sp, #104]	; 0x68
   5fa00:	bl	2fdcc <fputs@plt+0x1ec84>
   5fa04:	b	5f850 <fputs@plt+0x4e708>
   5fa08:	mov	r1, r2
   5fa0c:	mov	r0, r5
   5fa10:	bl	1516c <fputs@plt+0x4024>
   5fa14:	ldrb	r3, [r0]
   5fa18:	cmp	r3, #54	; 0x36
   5fa1c:	bne	5fa68 <fputs@plt+0x4e920>
   5fa20:	ldr	r3, [r0, #12]
   5fa24:	ldr	r1, [sp, #80]	; 0x50
   5fa28:	cmp	r1, r3
   5fa2c:	bne	5fa4c <fputs@plt+0x4e904>
   5fa30:	ldr	r1, [r0, #8]
   5fa34:	ldr	r3, [sl, #28]
   5fa38:	cmp	r1, r3
   5fa3c:	beq	5fa7c <fputs@plt+0x4e934>
   5fa40:	ldr	r3, [sl, #8]
   5fa44:	cmp	r3, #0
   5fa48:	bne	5fa54 <fputs@plt+0x4e90c>
   5fa4c:	add	r2, r2, #1
   5fa50:	b	5f97c <fputs@plt+0x4e834>
   5fa54:	ldr	r0, [r3, #44]	; 0x2c
   5fa58:	cmp	r1, r0
   5fa5c:	beq	5fa7c <fputs@plt+0x4e934>
   5fa60:	ldr	r3, [r3, #20]
   5fa64:	b	5fa44 <fputs@plt+0x4e8fc>
   5fa68:	cmp	r3, #152	; 0x98
   5fa6c:	bne	5fa4c <fputs@plt+0x4e904>
   5fa70:	ldr	r3, [r0, #16]
   5fa74:	cmp	r3, r7
   5fa78:	bne	5fa4c <fputs@plt+0x4e904>
   5fa7c:	ldr	r3, [r4, #72]	; 0x48
   5fa80:	mov	r0, r4
   5fa84:	str	r3, [sp, #52]	; 0x34
   5fa88:	add	r3, r3, #1
   5fa8c:	str	r3, [r4, #72]	; 0x48
   5fa90:	bl	155c0 <fputs@plt+0x4478>
   5fa94:	mov	r6, r0
   5fa98:	mov	r0, r4
   5fa9c:	bl	155c0 <fputs@plt+0x4478>
   5faa0:	mov	r5, r0
   5faa4:	mov	r1, #57	; 0x39
   5faa8:	ldr	r2, [sp, #52]	; 0x34
   5faac:	mov	r0, r9
   5fab0:	ldr	r3, [sp, #68]	; 0x44
   5fab4:	bl	276a4 <fputs@plt+0x1655c>
   5fab8:	mov	r1, #18
   5fabc:	mov	r0, r9
   5fac0:	ldr	r2, [sp, #160]	; 0xa0
   5fac4:	bl	27640 <fputs@plt+0x164f8>
   5fac8:	mov	r7, r0
   5facc:	mov	r1, #49	; 0x31
   5fad0:	str	r6, [sp]
   5fad4:	mov	r0, r9
   5fad8:	ldr	r3, [sp, #68]	; 0x44
   5fadc:	ldr	r2, [sp, #96]	; 0x60
   5fae0:	bl	2713c <fputs@plt+0x15ff4>
   5fae4:	mov	r3, r5
   5fae8:	mov	r1, #74	; 0x4a
   5faec:	ldr	r2, [sp, #52]	; 0x34
   5faf0:	mov	r0, r9
   5faf4:	bl	276a4 <fputs@plt+0x1655c>
   5faf8:	mov	r3, r6
   5fafc:	mov	r1, #75	; 0x4b
   5fb00:	str	r5, [sp]
   5fb04:	mov	r0, r9
   5fb08:	ldr	r2, [sp, #52]	; 0x34
   5fb0c:	bl	2713c <fputs@plt+0x15ff4>
   5fb10:	mov	r1, r7
   5fb14:	mov	r0, r9
   5fb18:	bl	2785c <fputs@plt+0x16714>
   5fb1c:	mov	r1, r7
   5fb20:	mov	r0, r9
   5fb24:	bl	1c254 <fputs@plt+0xb10c>
   5fb28:	mov	r1, r6
   5fb2c:	mov	r0, r4
   5fb30:	bl	1a120 <fputs@plt+0x8fd8>
   5fb34:	mov	r1, r5
   5fb38:	mov	r0, r4
   5fb3c:	bl	1a120 <fputs@plt+0x8fd8>
   5fb40:	mov	r3, #1
   5fb44:	str	r3, [sp, #64]	; 0x40
   5fb48:	b	5f984 <fputs@plt+0x4e83c>
   5fb4c:	mov	r2, #28
   5fb50:	mov	r1, fp
   5fb54:	add	r0, sp, #180	; 0xb4
   5fb58:	bl	10f20 <memset@plt>
   5fb5c:	ldr	r3, [sp, #40]	; 0x28
   5fb60:	str	r4, [sp, #176]	; 0xb0
   5fb64:	cmp	r3, #0
   5fb68:	beq	5fba0 <fputs@plt+0x4ea58>
   5fb6c:	ldr	r3, [r3]
   5fb70:	add	r0, sp, #176	; 0xb0
   5fb74:	ldr	r1, [sp, #40]	; 0x28
   5fb78:	str	r3, [sp, #68]	; 0x44
   5fb7c:	bl	302d0 <fputs@plt+0x1f188>
   5fb80:	cmp	r0, #0
   5fb84:	bne	5f850 <fputs@plt+0x4e708>
   5fb88:	mov	r3, #0
   5fb8c:	str	r3, [sp, #64]	; 0x40
   5fb90:	str	r3, [sp, #96]	; 0x60
   5fb94:	mvn	r3, #0
   5fb98:	str	r3, [sp, #52]	; 0x34
   5fb9c:	b	5f984 <fputs@plt+0x4e83c>
   5fba0:	ldr	r3, [sp, #40]	; 0x28
   5fba4:	str	r3, [sp, #68]	; 0x44
   5fba8:	b	5fb88 <fputs@plt+0x4ea40>
   5fbac:	ldr	r0, [sl, #4]
   5fbb0:	add	r0, r0, r1, lsl #4
   5fbb4:	add	r1, r1, #1
   5fbb8:	ldrb	r0, [r0, #15]
   5fbbc:	ubfx	r0, r0, #1, #1
   5fbc0:	add	r2, r2, r0
   5fbc4:	b	5f9b8 <fputs@plt+0x4e870>
   5fbc8:	ldr	r3, [sp, #36]	; 0x24
   5fbcc:	cmp	r3, #0
   5fbd0:	beq	5fc34 <fputs@plt+0x4eaec>
   5fbd4:	ldr	r3, [r3, #4]
   5fbd8:	ldr	r2, [sp, #68]	; 0x44
   5fbdc:	cmp	r3, r2
   5fbe0:	beq	5fc34 <fputs@plt+0x4eaec>
   5fbe4:	ldr	r1, [pc, #2764]	; 606b8 <fputs@plt+0x4f570>
   5fbe8:	mov	r0, r4
   5fbec:	bl	2fdcc <fputs@plt+0x1ec84>
   5fbf0:	ldr	r0, [sp, #48]	; 0x30
   5fbf4:	ldr	r1, [sp, #104]	; 0x68
   5fbf8:	bl	209b0 <fputs@plt+0xf868>
   5fbfc:	ldr	r1, [sp, #40]	; 0x28
   5fc00:	ldr	r0, [sp, #48]	; 0x30
   5fc04:	bl	20124 <fputs@plt+0xefdc>
   5fc08:	mov	r1, fp
   5fc0c:	ldr	r0, [sp, #48]	; 0x30
   5fc10:	bl	20098 <fputs@plt+0xef50>
   5fc14:	ldr	r1, [sp, #36]	; 0x24
   5fc18:	ldr	r0, [sp, #48]	; 0x30
   5fc1c:	bl	1c598 <fputs@plt+0xb450>
   5fc20:	ldr	r0, [sp, #48]	; 0x30
   5fc24:	mov	r1, r8
   5fc28:	bl	1c334 <fputs@plt+0xb1ec>
   5fc2c:	add	sp, sp, #212	; 0xd4
   5fc30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5fc34:	ldr	r3, [sp, #48]	; 0x30
   5fc38:	ldr	r3, [r3, #24]
   5fc3c:	ands	r3, r3, #128	; 0x80
   5fc40:	str	r3, [sp, #60]	; 0x3c
   5fc44:	beq	5fc68 <fputs@plt+0x4eb20>
   5fc48:	ldr	r3, [r4, #76]	; 0x4c
   5fc4c:	mov	r2, #0
   5fc50:	mov	r1, #22
   5fc54:	mov	r0, r9
   5fc58:	add	r3, r3, #1
   5fc5c:	str	r3, [r4, #76]	; 0x4c
   5fc60:	str	r3, [sp, #60]	; 0x3c
   5fc64:	bl	276a4 <fputs@plt+0x1655c>
   5fc68:	ldr	r3, [sp, #72]	; 0x48
   5fc6c:	cmp	r3, #0
   5fc70:	movne	r8, #0
   5fc74:	bne	5fcd8 <fputs@plt+0x4eb90>
   5fc78:	add	r3, sp, #148	; 0x94
   5fc7c:	mov	r2, #55	; 0x37
   5fc80:	mov	r1, sl
   5fc84:	mov	r0, r4
   5fc88:	str	r3, [sp, #12]
   5fc8c:	add	r3, sp, #144	; 0x90
   5fc90:	str	r3, [sp, #8]
   5fc94:	ldr	r3, [sp, #72]	; 0x48
   5fc98:	str	r3, [sp, #4]
   5fc9c:	mvn	r3, #0
   5fca0:	str	r3, [sp]
   5fca4:	ldr	r3, [sp, #72]	; 0x48
   5fca8:	bl	32000 <fputs@plt+0x20eb8>
   5fcac:	add	r2, r0, #1
   5fcb0:	mov	r5, r0
   5fcb4:	ldr	r0, [sp, #48]	; 0x30
   5fcb8:	lsl	r2, r2, #2
   5fcbc:	ldr	r3, [sp, #72]	; 0x48
   5fcc0:	bl	1d400 <fputs@plt+0xc2b8>
   5fcc4:	subs	r8, r0, #0
   5fcc8:	ldrne	r3, [sp, #72]	; 0x48
   5fccc:	beq	5fbf0 <fputs@plt+0x4eaa8>
   5fcd0:	cmp	r3, r5
   5fcd4:	blt	600d8 <fputs@plt+0x4ef90>
   5fcd8:	ldr	r3, [sp, #64]	; 0x40
   5fcdc:	cmp	r3, #0
   5fce0:	beq	600f0 <fputs@plt+0x4efa8>
   5fce4:	mov	r1, #108	; 0x6c
   5fce8:	mov	r0, r9
   5fcec:	ldr	r2, [sp, #52]	; 0x34
   5fcf0:	bl	27640 <fputs@plt+0x164f8>
   5fcf4:	ldr	r3, [r9, #32]
   5fcf8:	str	r0, [sp, #92]	; 0x5c
   5fcfc:	str	r3, [sp, #108]	; 0x6c
   5fd00:	ldr	r0, [r9, #24]
   5fd04:	bl	2703c <fputs@plt+0x15ef4>
   5fd08:	ldr	r3, [sp, #152]	; 0x98
   5fd0c:	str	r0, [sp, #112]	; 0x70
   5fd10:	tst	r3, #1
   5fd14:	beq	5fdec <fputs@plt+0x4eca4>
   5fd18:	ldrsh	r1, [sl, #34]	; 0x22
   5fd1c:	mov	r0, r4
   5fd20:	add	r1, r1, #1
   5fd24:	bl	155f0 <fputs@plt+0x44a8>
   5fd28:	ldr	r3, [sp, #56]	; 0x38
   5fd2c:	mov	r6, r0
   5fd30:	cmp	r3, #0
   5fd34:	bge	6011c <fputs@plt+0x4efd4>
   5fd38:	mov	r3, r0
   5fd3c:	mvn	r2, #0
   5fd40:	mov	r1, #22
   5fd44:	mov	r0, r9
   5fd48:	bl	276a4 <fputs@plt+0x1655c>
   5fd4c:	ldr	r3, [sp, #64]	; 0x40
   5fd50:	mov	r5, #0
   5fd54:	str	r5, [sp, #80]	; 0x50
   5fd58:	eor	r3, r3, #1
   5fd5c:	and	r3, r3, #1
   5fd60:	str	r3, [sp, #140]	; 0x8c
   5fd64:	add	r3, r6, #1
   5fd68:	str	r3, [sp, #132]	; 0x84
   5fd6c:	ldrsh	r3, [sl, #34]	; 0x22
   5fd70:	ldr	r2, [sp, #80]	; 0x50
   5fd74:	cmp	r3, r2
   5fd78:	bgt	601ac <fputs@plt+0x4f064>
   5fd7c:	ldr	r3, [sp, #72]	; 0x48
   5fd80:	cmp	r3, #0
   5fd84:	bne	5fd98 <fputs@plt+0x4ec50>
   5fd88:	add	r2, r6, #1
   5fd8c:	mov	r1, sl
   5fd90:	mov	r0, r9
   5fd94:	bl	2731c <fputs@plt+0x161d4>
   5fd98:	mov	r2, #108	; 0x6c
   5fd9c:	mov	r0, r4
   5fda0:	ldr	r1, [sp, #84]	; 0x54
   5fda4:	ldr	r3, [sp, #112]	; 0x70
   5fda8:	str	r3, [sp, #16]
   5fdac:	ldr	r3, [sp, #248]	; 0xf8
   5fdb0:	str	r3, [sp, #12]
   5fdb4:	ldrsh	r3, [sl, #34]	; 0x22
   5fdb8:	str	sl, [sp, #4]
   5fdbc:	sub	r3, r6, r3
   5fdc0:	sub	r3, r3, #1
   5fdc4:	str	r3, [sp, #8]
   5fdc8:	mov	r3, #1
   5fdcc:	str	r3, [sp]
   5fdd0:	mov	r3, #0
   5fdd4:	bl	61274 <fputs@plt+0x5012c>
   5fdd8:	ldrsh	r2, [sl, #34]	; 0x22
   5fddc:	mov	r1, r6
   5fde0:	mov	r0, r4
   5fde4:	add	r2, r2, #1
   5fde8:	bl	1d100 <fputs@plt+0xbfb8>
   5fdec:	ldr	r3, [sp, #72]	; 0x48
   5fdf0:	cmp	r3, #0
   5fdf4:	bne	5ff5c <fputs@plt+0x4ee14>
   5fdf8:	ldrb	r3, [sl, #42]	; 0x2a
   5fdfc:	tst	r3, #16
   5fe00:	beq	60674 <fputs@plt+0x4f52c>
   5fe04:	mov	r1, #25
   5fe08:	mov	r0, r9
   5fe0c:	ldr	r2, [sp, #72]	; 0x48
   5fe10:	ldr	r3, [sp, #88]	; 0x58
   5fe14:	bl	276a4 <fputs@plt+0x1655c>
   5fe18:	ldr	r3, [sp, #56]	; 0x38
   5fe1c:	cmp	r3, #0
   5fe20:	blt	603cc <fputs@plt+0x4f284>
   5fe24:	ldr	r3, [sp, #64]	; 0x40
   5fe28:	cmp	r3, #0
   5fe2c:	beq	6030c <fputs@plt+0x4f1c4>
   5fe30:	ldr	r3, [sp, #44]	; 0x2c
   5fe34:	mov	r1, #47	; 0x2f
   5fe38:	mov	r0, r9
   5fe3c:	ldr	r2, [sp, #52]	; 0x34
   5fe40:	str	r3, [sp]
   5fe44:	ldr	r3, [sp, #56]	; 0x38
   5fe48:	bl	2713c <fputs@plt+0x15ff4>
   5fe4c:	ldrb	r3, [sl, #42]	; 0x2a
   5fe50:	tst	r3, #16
   5fe54:	bne	603b0 <fputs@plt+0x4f268>
   5fe58:	mov	r1, #77	; 0x4d
   5fe5c:	mov	r0, r9
   5fe60:	ldr	r2, [sp, #44]	; 0x2c
   5fe64:	bl	27640 <fputs@plt+0x164f8>
   5fe68:	ldr	r3, [sp, #100]	; 0x64
   5fe6c:	mov	r5, r0
   5fe70:	mov	r1, #74	; 0x4a
   5fe74:	mov	r0, r9
   5fe78:	ldr	r2, [sp, #144]	; 0x90
   5fe7c:	str	r3, [sp]
   5fe80:	ldr	r3, [sp, #44]	; 0x2c
   5fe84:	bl	2713c <fputs@plt+0x15ff4>
   5fe88:	mov	r1, r5
   5fe8c:	mov	r0, r9
   5fe90:	bl	1c254 <fputs@plt+0xb10c>
   5fe94:	mov	r1, #38	; 0x26
   5fe98:	mov	r0, r9
   5fe9c:	ldr	r2, [sp, #44]	; 0x2c
   5fea0:	bl	27640 <fputs@plt+0x164f8>
   5fea4:	ldr	r3, [sp, #100]	; 0x64
   5fea8:	cmp	r3, #0
   5feac:	ble	5fec4 <fputs@plt+0x4ed7c>
   5feb0:	mov	r1, #137	; 0x89
   5feb4:	ldr	r0, [r4, #8]
   5feb8:	ldr	r3, [sp, #44]	; 0x2c
   5febc:	ldr	r2, [sp, #100]	; 0x64
   5fec0:	bl	276a4 <fputs@plt+0x1655c>
   5fec4:	ldr	r3, [sp, #44]	; 0x2c
   5fec8:	mov	r6, #0
   5fecc:	mov	r5, r6
   5fed0:	add	r3, r3, #1
   5fed4:	str	r3, [sp, #80]	; 0x50
   5fed8:	ldrsh	r3, [sl, #34]	; 0x22
   5fedc:	cmp	r3, r5
   5fee0:	bgt	603f0 <fputs@plt+0x4f2a8>
   5fee4:	ldrb	r5, [sl, #42]	; 0x2a
   5fee8:	ands	r5, r5, #16
   5feec:	beq	6056c <fputs@plt+0x4f424>
   5fef0:	ldr	r0, [sp, #48]	; 0x30
   5fef4:	ldr	r1, [sl, #56]	; 0x38
   5fef8:	bl	1a2a4 <fputs@plt+0x915c>
   5fefc:	mov	r5, r0
   5ff00:	mov	r1, sl
   5ff04:	mov	r0, r4
   5ff08:	bl	39728 <fputs@plt+0x285e0>
   5ff0c:	mvn	r2, #9
   5ff10:	ldrsh	r3, [sl, #34]	; 0x22
   5ff14:	mov	r1, #12
   5ff18:	mov	r0, r9
   5ff1c:	str	r5, [sp, #4]
   5ff20:	str	r2, [sp, #8]
   5ff24:	ldr	r2, [sp, #88]	; 0x58
   5ff28:	add	r3, r3, #2
   5ff2c:	str	r2, [sp]
   5ff30:	mov	r2, #1
   5ff34:	bl	2725c <fputs@plt+0x16114>
   5ff38:	ldr	r3, [sp, #248]	; 0xf8
   5ff3c:	mov	r0, r9
   5ff40:	cmp	r3, #10
   5ff44:	movne	r1, r3
   5ff48:	moveq	r1, #2
   5ff4c:	uxtb	r1, r1
   5ff50:	bl	19404 <fputs@plt+0x82bc>
   5ff54:	mov	r0, r4
   5ff58:	bl	15bc4 <fputs@plt+0x4a7c>
   5ff5c:	ldr	r3, [sp, #48]	; 0x30
   5ff60:	ldr	r3, [r3, #24]
   5ff64:	tst	r3, #128	; 0x80
   5ff68:	beq	5ff80 <fputs@plt+0x4ee38>
   5ff6c:	mov	r3, #1
   5ff70:	mov	r1, #37	; 0x25
   5ff74:	ldr	r2, [sp, #60]	; 0x3c
   5ff78:	mov	r0, r9
   5ff7c:	bl	276a4 <fputs@plt+0x1655c>
   5ff80:	ldr	r3, [sp, #84]	; 0x54
   5ff84:	cmp	r3, #0
   5ff88:	beq	5ffd0 <fputs@plt+0x4ee88>
   5ff8c:	mov	r0, r4
   5ff90:	ldr	r1, [sp, #84]	; 0x54
   5ff94:	ldr	r3, [sp, #112]	; 0x70
   5ff98:	str	r3, [sp, #16]
   5ff9c:	ldr	r3, [sp, #248]	; 0xf8
   5ffa0:	str	r3, [sp, #12]
   5ffa4:	ldr	r3, [sp, #44]	; 0x2c
   5ffa8:	ldrsh	r2, [sl, #34]	; 0x22
   5ffac:	str	sl, [sp, #4]
   5ffb0:	sub	r3, r3, #1
   5ffb4:	sub	r3, r3, r2
   5ffb8:	mov	r2, #108	; 0x6c
   5ffbc:	str	r3, [sp, #8]
   5ffc0:	mov	r3, #2
   5ffc4:	str	r3, [sp]
   5ffc8:	mov	r3, #0
   5ffcc:	bl	61274 <fputs@plt+0x5012c>
   5ffd0:	mov	r0, r9
   5ffd4:	ldr	r1, [sp, #112]	; 0x70
   5ffd8:	bl	15144 <fputs@plt+0x3ffc>
   5ffdc:	ldr	r3, [sp, #64]	; 0x40
   5ffe0:	cmp	r3, #0
   5ffe4:	beq	60620 <fputs@plt+0x4f4d8>
   5ffe8:	mov	r1, #7
   5ffec:	ldr	r2, [sp, #52]	; 0x34
   5fff0:	ldr	r3, [sp, #108]	; 0x6c
   5fff4:	bl	276a4 <fputs@plt+0x1655c>
   5fff8:	mov	r0, r9
   5fffc:	ldr	r1, [sp, #92]	; 0x5c
   60000:	bl	1c254 <fputs@plt+0xb10c>
   60004:	mov	r1, #61	; 0x3d
   60008:	mov	r0, r9
   6000c:	ldr	r2, [sp, #52]	; 0x34
   60010:	bl	27640 <fputs@plt+0x164f8>
   60014:	ldrb	r5, [sl, #42]	; 0x2a
   60018:	ldr	r3, [sp, #72]	; 0x48
   6001c:	and	r5, r5, #16
   60020:	cmp	r3, #0
   60024:	orrne	r5, r5, #1
   60028:	cmp	r5, #0
   6002c:	bne	60054 <fputs@plt+0x4ef0c>
   60030:	ldrd	r2, [sp, #144]	; 0x90
   60034:	cmp	r2, r3
   60038:	bge	60048 <fputs@plt+0x4ef00>
   6003c:	mov	r1, #61	; 0x3d
   60040:	mov	r0, r9
   60044:	bl	27640 <fputs@plt+0x164f8>
   60048:	ldr	r6, [sl, #8]
   6004c:	cmp	r6, #0
   60050:	bne	60640 <fputs@plt+0x4f4f8>
   60054:	ldrb	r3, [r4, #18]
   60058:	cmp	r3, #0
   6005c:	bne	60074 <fputs@plt+0x4ef2c>
   60060:	ldr	r3, [r4, #420]	; 0x1a4
   60064:	cmp	r3, #0
   60068:	bne	60074 <fputs@plt+0x4ef2c>
   6006c:	mov	r0, r4
   60070:	bl	31ff0 <fputs@plt+0x20ea8>
   60074:	ldr	r3, [sp, #48]	; 0x30
   60078:	ldr	r3, [r3, #24]
   6007c:	tst	r3, #128	; 0x80
   60080:	beq	5fbf0 <fputs@plt+0x4eaa8>
   60084:	ldrb	r3, [r4, #18]
   60088:	cmp	r3, #0
   6008c:	bne	5fbf0 <fputs@plt+0x4eaa8>
   60090:	ldr	r4, [r4, #420]	; 0x1a4
   60094:	cmp	r4, #0
   60098:	bne	5fbf0 <fputs@plt+0x4eaa8>
   6009c:	mov	r3, #1
   600a0:	mov	r1, #33	; 0x21
   600a4:	ldr	r2, [sp, #60]	; 0x3c
   600a8:	mov	r0, r9
   600ac:	bl	276a4 <fputs@plt+0x1655c>
   600b0:	mov	r0, r9
   600b4:	mov	r1, #1
   600b8:	bl	1e6c8 <fputs@plt+0xd580>
   600bc:	ldr	r3, [pc, #1528]	; 606bc <fputs@plt+0x4f574>
   600c0:	mov	r2, r4
   600c4:	mov	r1, r4
   600c8:	mov	r0, r9
   600cc:	str	r4, [sp]
   600d0:	bl	2670c <fputs@plt+0x155c4>
   600d4:	b	5fbf0 <fputs@plt+0x4eaa8>
   600d8:	ldr	r2, [r4, #76]	; 0x4c
   600dc:	add	r2, r2, #1
   600e0:	str	r2, [r4, #76]	; 0x4c
   600e4:	str	r2, [r8, r3, lsl #2]
   600e8:	add	r3, r3, #1
   600ec:	b	5fcd0 <fputs@plt+0x4eb88>
   600f0:	cmp	fp, #0
   600f4:	streq	fp, [sp, #92]	; 0x5c
   600f8:	streq	fp, [sp, #108]	; 0x6c
   600fc:	beq	5fd00 <fputs@plt+0x4ebb8>
   60100:	mov	r1, #18
   60104:	mov	r0, r9
   60108:	ldr	r2, [sp, #160]	; 0xa0
   6010c:	bl	27640 <fputs@plt+0x164f8>
   60110:	mov	r3, r0
   60114:	str	r0, [sp, #92]	; 0x5c
   60118:	b	5fcfc <fputs@plt+0x4ebb4>
   6011c:	ldr	r3, [sp, #64]	; 0x40
   60120:	cmp	r3, #0
   60124:	beq	60184 <fputs@plt+0x4f03c>
   60128:	mov	r1, #47	; 0x2f
   6012c:	mov	r0, r9
   60130:	str	r6, [sp]
   60134:	ldrd	r2, [sp, #52]	; 0x34
   60138:	bl	2713c <fputs@plt+0x15ff4>
   6013c:	mov	r2, r6
   60140:	mov	r1, #77	; 0x4d
   60144:	mov	r0, r9
   60148:	bl	27640 <fputs@plt+0x164f8>
   6014c:	mov	r5, r0
   60150:	mov	r3, r6
   60154:	mvn	r2, #0
   60158:	mov	r1, #22
   6015c:	mov	r0, r9
   60160:	bl	276a4 <fputs@plt+0x1655c>
   60164:	mov	r1, r5
   60168:	mov	r0, r9
   6016c:	bl	1c254 <fputs@plt+0xb10c>
   60170:	mov	r2, r6
   60174:	mov	r1, #38	; 0x26
   60178:	mov	r0, r9
   6017c:	bl	27640 <fputs@plt+0x164f8>
   60180:	b	5fd4c <fputs@plt+0x4ec04>
   60184:	ldr	r3, [sp, #40]	; 0x28
   60188:	mov	r0, r4
   6018c:	ldr	r2, [sp, #56]	; 0x38
   60190:	ldr	r1, [r3, #4]
   60194:	mov	r3, #20
   60198:	mul	r3, r3, r2
   6019c:	mov	r2, r6
   601a0:	ldr	r1, [r1, r3]
   601a4:	bl	4d0a0 <fputs@plt+0x3bf58>
   601a8:	b	6013c <fputs@plt+0x4eff4>
   601ac:	ldr	r3, [sp, #36]	; 0x24
   601b0:	cmp	r3, #0
   601b4:	movne	r5, #0
   601b8:	ldrne	r2, [r3, #4]
   601bc:	bne	60250 <fputs@plt+0x4f108>
   601c0:	ldr	r2, [sp, #40]	; 0x28
   601c4:	ldr	r3, [sp, #140]	; 0x8c
   601c8:	cmp	r2, #0
   601cc:	movne	r3, #0
   601d0:	cmp	r3, #0
   601d4:	bne	601f0 <fputs@plt+0x4f0a8>
   601d8:	ldr	r3, [sp, #36]	; 0x24
   601dc:	cmp	r3, #0
   601e0:	beq	6025c <fputs@plt+0x4f114>
   601e4:	ldr	r3, [r3, #4]
   601e8:	cmp	r3, r5
   601ec:	bgt	6025c <fputs@plt+0x4f114>
   601f0:	ldr	r3, [sl, #4]
   601f4:	mov	r0, r4
   601f8:	ldr	r2, [sp, #80]	; 0x50
   601fc:	ldr	r1, [sp, #80]	; 0x50
   60200:	add	r3, r3, r2, lsl #4
   60204:	ldr	r2, [sp, #132]	; 0x84
   60208:	add	r2, r2, r1
   6020c:	ldr	r1, [r3, #4]
   60210:	bl	4d0a0 <fputs@plt+0x3bf58>
   60214:	ldr	r3, [sp, #36]	; 0x24
   60218:	cmp	r3, #0
   6021c:	ldr	r3, [sp, #80]	; 0x50
   60220:	addeq	r5, r5, #1
   60224:	add	r3, r3, #1
   60228:	str	r3, [sp, #80]	; 0x50
   6022c:	b	5fd6c <fputs@plt+0x4ec24>
   60230:	ldr	r3, [sp, #36]	; 0x24
   60234:	ldr	r1, [sp, #80]	; 0x50
   60238:	ldr	r3, [r3]
   6023c:	add	r3, r3, r5, lsl #3
   60240:	ldr	r3, [r3, #4]
   60244:	cmp	r3, r1
   60248:	beq	601c0 <fputs@plt+0x4f078>
   6024c:	add	r5, r5, #1
   60250:	cmp	r2, r5
   60254:	bgt	60230 <fputs@plt+0x4f0e8>
   60258:	b	601c0 <fputs@plt+0x4f078>
   6025c:	ldr	r2, [sp, #80]	; 0x50
   60260:	ldr	r3, [sp, #132]	; 0x84
   60264:	add	r3, r3, r2
   60268:	str	r3, [sp, #120]	; 0x78
   6026c:	ldr	r3, [sp, #64]	; 0x40
   60270:	cmp	r3, #0
   60274:	beq	60298 <fputs@plt+0x4f150>
   60278:	mov	r1, #47	; 0x2f
   6027c:	mov	r0, r9
   60280:	ldr	r2, [sp, #52]	; 0x34
   60284:	ldr	r3, [sp, #120]	; 0x78
   60288:	str	r3, [sp]
   6028c:	mov	r3, r5
   60290:	bl	2713c <fputs@plt+0x15ff4>
   60294:	b	60214 <fputs@plt+0x4f0cc>
   60298:	ldr	r3, [sp, #40]	; 0x28
   6029c:	mov	r0, r4
   602a0:	ldr	r2, [r3, #4]
   602a4:	mov	r3, #20
   602a8:	mul	r3, r3, r5
   602ac:	ldr	r7, [r2, r3]
   602b0:	ldr	r3, [r4, #8]
   602b4:	ldr	r2, [sp, #120]	; 0x78
   602b8:	mov	r1, r7
   602bc:	str	r3, [sp, #136]	; 0x88
   602c0:	bl	4d0a0 <fputs@plt+0x3bf58>
   602c4:	ldr	r3, [r4, #76]	; 0x4c
   602c8:	mov	r1, #30
   602cc:	ldr	r2, [sp, #120]	; 0x78
   602d0:	ldr	r0, [sp, #136]	; 0x88
   602d4:	add	r3, r3, #1
   602d8:	str	r3, [r4, #76]	; 0x4c
   602dc:	str	r3, [sp, #116]	; 0x74
   602e0:	bl	276a4 <fputs@plt+0x1655c>
   602e4:	ldrb	r3, [r7]
   602e8:	strb	r3, [r7, #38]	; 0x26
   602ec:	mvn	r3, #98	; 0x62
   602f0:	strb	r3, [r7]
   602f4:	ldr	r3, [sp, #116]	; 0x74
   602f8:	str	r3, [r7, #28]
   602fc:	ldr	r3, [r7, #4]
   60300:	bic	r3, r3, #4096	; 0x1000
   60304:	str	r3, [r7, #4]
   60308:	b	60214 <fputs@plt+0x4f0cc>
   6030c:	cmp	fp, #0
   60310:	beq	60334 <fputs@plt+0x4f1ec>
   60314:	mov	r0, r9
   60318:	ldr	r3, [sp, #44]	; 0x2c
   6031c:	ldr	r2, [sp, #56]	; 0x38
   60320:	ldr	r1, [sp, #96]	; 0x60
   60324:	add	r2, r2, r1
   60328:	mov	r1, #30
   6032c:	bl	276a4 <fputs@plt+0x1655c>
   60330:	b	5fe4c <fputs@plt+0x4ed04>
   60334:	ldr	r3, [sp, #40]	; 0x28
   60338:	mov	r0, r4
   6033c:	ldr	r2, [sp, #56]	; 0x38
   60340:	ldr	r1, [r3, #4]
   60344:	mov	r3, #20
   60348:	mul	r3, r3, r2
   6034c:	ldr	r2, [sp, #44]	; 0x2c
   60350:	ldr	r1, [r1, r3]
   60354:	bl	4d0a0 <fputs@plt+0x3bf58>
   60358:	mvn	r1, #0
   6035c:	mov	r0, r9
   60360:	bl	1516c <fputs@plt+0x4024>
   60364:	cmp	r0, #0
   60368:	beq	5fe4c <fputs@plt+0x4ed04>
   6036c:	ldrb	r3, [r0]
   60370:	cmp	r3, #25
   60374:	bne	5fe4c <fputs@plt+0x4ed04>
   60378:	ldrb	r3, [sl, #42]	; 0x2a
   6037c:	tst	r3, #16
   60380:	bne	603b0 <fputs@plt+0x4f268>
   60384:	mov	r3, #74	; 0x4a
   60388:	strb	r3, [r0]
   6038c:	ldr	r3, [sp, #144]	; 0x90
   60390:	str	r3, [r0, #4]
   60394:	ldr	r3, [sp, #44]	; 0x2c
   60398:	str	r3, [r0, #8]
   6039c:	ldr	r3, [sp, #100]	; 0x64
   603a0:	str	r3, [r0, #12]
   603a4:	mov	r3, #1
   603a8:	str	r3, [sp, #76]	; 0x4c
   603ac:	b	5fea4 <fputs@plt+0x4ed5c>
   603b0:	ldr	r3, [r9, #32]
   603b4:	mov	r1, #76	; 0x4c
   603b8:	mov	r0, r9
   603bc:	ldr	r2, [sp, #44]	; 0x2c
   603c0:	add	r3, r3, #2
   603c4:	bl	276a4 <fputs@plt+0x1655c>
   603c8:	b	5fe94 <fputs@plt+0x4ed4c>
   603cc:	ldrb	r3, [sl, #42]	; 0x2a
   603d0:	tst	r3, #16
   603d4:	beq	60680 <fputs@plt+0x4f538>
   603d8:	mov	r2, #0
   603dc:	mov	r1, #25
   603e0:	ldr	r3, [sp, #44]	; 0x2c
   603e4:	mov	r0, r9
   603e8:	bl	276a4 <fputs@plt+0x1655c>
   603ec:	b	5fea4 <fputs@plt+0x4ed5c>
   603f0:	ldr	r3, [sp, #80]	; 0x50
   603f4:	add	r7, r3, r5
   603f8:	ldrsh	r3, [sl, #32]
   603fc:	cmp	r3, r5
   60400:	bne	6041c <fputs@plt+0x4f2d4>
   60404:	mov	r2, r7
   60408:	mov	r1, #26
   6040c:	mov	r0, r9
   60410:	bl	27640 <fputs@plt+0x164f8>
   60414:	add	r5, r5, #1
   60418:	b	5fed8 <fputs@plt+0x4ed90>
   6041c:	ldr	r3, [sp, #36]	; 0x24
   60420:	cmp	r3, #0
   60424:	movne	r2, #0
   60428:	ldrne	r1, [r3, #4]
   6042c:	bne	604d8 <fputs@plt+0x4f390>
   60430:	ldr	r3, [sl, #4]
   60434:	add	r3, r3, r5, lsl #4
   60438:	ldrb	r3, [r3, #15]
   6043c:	tst	r3, #2
   60440:	addne	r6, r6, #1
   60444:	mvnne	r2, #0
   60448:	subeq	r2, r5, r6
   6044c:	ldr	r3, [sp, #68]	; 0x44
   60450:	clz	r3, r3
   60454:	lsr	r3, r3, #5
   60458:	orrs	r3, r3, r2, lsr #31
   6045c:	bne	60478 <fputs@plt+0x4f330>
   60460:	ldr	r3, [sp, #36]	; 0x24
   60464:	cmp	r3, #0
   60468:	beq	604f4 <fputs@plt+0x4f3ac>
   6046c:	ldr	r3, [r3, #4]
   60470:	cmp	r3, r2
   60474:	bgt	604f4 <fputs@plt+0x4f3ac>
   60478:	ldr	r3, [sl, #4]
   6047c:	add	r3, r3, r5, lsl #4
   60480:	ldr	r1, [r3, #4]
   60484:	ldrb	r3, [r4, #23]
   60488:	cmp	r3, #0
   6048c:	beq	604e4 <fputs@plt+0x4f39c>
   60490:	mov	r0, r1
   60494:	str	r1, [sp, #100]	; 0x64
   60498:	bl	198e4 <fputs@plt+0x879c>
   6049c:	cmp	r0, #0
   604a0:	ldr	r1, [sp, #100]	; 0x64
   604a4:	beq	604e4 <fputs@plt+0x4f39c>
   604a8:	mov	r3, #0
   604ac:	mov	r2, r7
   604b0:	mov	r0, r4
   604b4:	bl	28a8c <fputs@plt+0x17944>
   604b8:	b	60414 <fputs@plt+0x4f2cc>
   604bc:	ldr	r3, [sp, #36]	; 0x24
   604c0:	ldr	r3, [r3]
   604c4:	add	r3, r3, r2, lsl #3
   604c8:	ldr	r3, [r3, #4]
   604cc:	cmp	r3, r5
   604d0:	beq	6044c <fputs@plt+0x4f304>
   604d4:	add	r2, r2, #1
   604d8:	cmp	r1, r2
   604dc:	bgt	604bc <fputs@plt+0x4f374>
   604e0:	b	6044c <fputs@plt+0x4f304>
   604e4:	mov	r2, r7
   604e8:	mov	r0, r4
   604ec:	bl	4d0a0 <fputs@plt+0x3bf58>
   604f0:	b	60414 <fputs@plt+0x4f2cc>
   604f4:	ldr	r3, [sp, #64]	; 0x40
   604f8:	cmp	r3, #0
   604fc:	beq	6051c <fputs@plt+0x4f3d4>
   60500:	mov	r3, r2
   60504:	mov	r1, #47	; 0x2f
   60508:	str	r7, [sp]
   6050c:	mov	r0, r9
   60510:	ldr	r2, [sp, #52]	; 0x34
   60514:	bl	2713c <fputs@plt+0x15ff4>
   60518:	b	60414 <fputs@plt+0x4f2cc>
   6051c:	cmp	fp, #0
   60520:	beq	60550 <fputs@plt+0x4f408>
   60524:	ldr	r3, [sp, #96]	; 0x60
   60528:	ldr	r1, [sp, #128]	; 0x80
   6052c:	cmp	r3, r1
   60530:	beq	60414 <fputs@plt+0x4f2cc>
   60534:	ldr	r1, [sp, #96]	; 0x60
   60538:	mov	r3, r7
   6053c:	mov	r0, r9
   60540:	add	r2, r2, r1
   60544:	mov	r1, #31
   60548:	bl	276a4 <fputs@plt+0x1655c>
   6054c:	b	60414 <fputs@plt+0x4f2cc>
   60550:	ldr	r3, [sp, #40]	; 0x28
   60554:	ldr	r1, [r3, #4]
   60558:	mov	r3, #20
   6055c:	mul	r3, r3, r2
   60560:	mov	r2, r7
   60564:	ldr	r1, [r1, r3]
   60568:	b	604e8 <fputs@plt+0x4f3a0>
   6056c:	add	r3, sp, #176	; 0xb0
   60570:	mov	r2, r8
   60574:	str	r5, [sp, #8]
   60578:	mov	r1, sl
   6057c:	mov	r0, r4
   60580:	str	r3, [sp, #24]
   60584:	ldr	r3, [sp, #112]	; 0x70
   60588:	str	r3, [sp, #20]
   6058c:	ldr	r3, [sp, #248]	; 0xf8
   60590:	str	r5, [sp, #28]
   60594:	uxtb	r3, r3
   60598:	str	r3, [sp, #16]
   6059c:	ldr	r3, [sp, #56]	; 0x38
   605a0:	mvn	r3, r3
   605a4:	lsr	r3, r3, #31
   605a8:	str	r3, [sp, #12]
   605ac:	ldr	r3, [sp, #88]	; 0x58
   605b0:	str	r3, [sp, #4]
   605b4:	ldr	r3, [sp, #148]	; 0x94
   605b8:	str	r3, [sp]
   605bc:	ldr	r3, [sp, #144]	; 0x90
   605c0:	bl	61fb4 <fputs@plt+0x50e6c>
   605c4:	mov	r2, r5
   605c8:	mov	r1, sl
   605cc:	str	r5, [sp]
   605d0:	mov	r0, r4
   605d4:	str	r5, [sp, #4]
   605d8:	ldr	r3, [sp, #88]	; 0x58
   605dc:	bl	5e81c <fputs@plt+0x4d6d4>
   605e0:	mov	r1, sl
   605e4:	mov	r0, r4
   605e8:	str	r8, [sp, #4]
   605ec:	ldr	r3, [sp, #176]	; 0xb0
   605f0:	str	r5, [sp, #8]
   605f4:	ldr	r2, [sp, #144]	; 0x90
   605f8:	clz	r3, r3
   605fc:	lsr	r3, r3, #5
   60600:	str	r3, [sp, #16]
   60604:	ldr	r3, [sp, #76]	; 0x4c
   60608:	str	r3, [sp, #12]
   6060c:	ldr	r3, [sp, #88]	; 0x58
   60610:	str	r3, [sp]
   60614:	ldr	r3, [sp, #148]	; 0x94
   60618:	bl	280ac <fputs@plt+0x16f64>
   6061c:	b	5ff5c <fputs@plt+0x4ee14>
   60620:	cmp	fp, #0
   60624:	beq	60014 <fputs@plt+0x4eecc>
   60628:	ldr	r1, [sp, #108]	; 0x6c
   6062c:	bl	2785c <fputs@plt+0x16714>
   60630:	mov	r0, r9
   60634:	ldr	r1, [sp, #92]	; 0x5c
   60638:	bl	1c254 <fputs@plt+0xb10c>
   6063c:	b	60014 <fputs@plt+0x4eecc>
   60640:	ldr	r2, [sp, #148]	; 0x94
   60644:	mov	r1, #61	; 0x3d
   60648:	mov	r0, r9
   6064c:	add	r2, r5, r2
   60650:	add	r5, r5, #1
   60654:	bl	27640 <fputs@plt+0x164f8>
   60658:	ldr	r6, [r6, #20]
   6065c:	b	6004c <fputs@plt+0x4ef04>
   60660:	mov	r8, r0
   60664:	str	r8, [sp, #40]	; 0x28
   60668:	b	5fbf0 <fputs@plt+0x4eaa8>
   6066c:	ldr	r5, [r5, #20]
   60670:	b	5f070 <fputs@plt+0x4df28>
   60674:	ldr	r3, [sp, #56]	; 0x38
   60678:	cmp	r3, #0
   6067c:	bge	5fe24 <fputs@plt+0x4ecdc>
   60680:	ldr	r3, [sp, #124]	; 0x7c
   60684:	cmp	r3, #0
   60688:	bne	603d8 <fputs@plt+0x4f290>
   6068c:	ldr	r3, [sp, #100]	; 0x64
   60690:	mov	r1, #74	; 0x4a
   60694:	mov	r0, r9
   60698:	ldr	r2, [sp, #144]	; 0x90
   6069c:	str	r3, [sp]
   606a0:	ldr	r3, [sp, #44]	; 0x2c
   606a4:	bl	2713c <fputs@plt+0x15ff4>
   606a8:	b	603a4 <fputs@plt+0x4f25c>
   606ac:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   606b0:	andeq	r8, r7, r7, ror #12
   606b4:	andeq	r8, r7, r7, lsl #13
   606b8:	andeq	r8, r7, ip, lsr #10
   606bc:			; <UNDEFINED> instruction: 0x000786bb
   606c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   606c4:	sub	sp, sp, #100	; 0x64
   606c8:	ldr	fp, [r0, #416]	; 0x1a0
   606cc:	cmp	fp, #0
   606d0:	moveq	fp, r0
   606d4:	ldr	r5, [fp, #532]	; 0x214
   606d8:	cmp	r5, #0
   606dc:	beq	6070c <fputs@plt+0x4f5c4>
   606e0:	ldr	ip, [r5]
   606e4:	cmp	ip, r1
   606e8:	bne	60704 <fputs@plt+0x4f5bc>
   606ec:	ldr	ip, [r5, #12]
   606f0:	cmp	ip, r3
   606f4:	bne	60704 <fputs@plt+0x4f5bc>
   606f8:	mov	r0, r5
   606fc:	add	sp, sp, #100	; 0x64
   60700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60704:	ldr	r5, [r5, #4]
   60708:	b	606d8 <fputs@plt+0x4f590>
   6070c:	ldr	r7, [r0]
   60710:	mov	r9, r2
   60714:	mov	r2, #24
   60718:	str	r1, [sp, #12]
   6071c:	str	r0, [sp, #20]
   60720:	str	r3, [sp, #24]
   60724:	mov	r3, #0
   60728:	mov	r0, r7
   6072c:	bl	1def8 <fputs@plt+0xcdb0>
   60730:	subs	r6, r0, #0
   60734:	bne	60744 <fputs@plt+0x4f5fc>
   60738:	mov	r6, #0
   6073c:	mov	r5, r6
   60740:	b	606f8 <fputs@plt+0x4f5b0>
   60744:	ldr	r3, [fp, #532]	; 0x214
   60748:	mov	r2, #28
   6074c:	mov	r0, r7
   60750:	str	r3, [r6, #4]
   60754:	mov	r3, #0
   60758:	str	r6, [fp, #532]	; 0x214
   6075c:	bl	1def8 <fputs@plt+0xcdb0>
   60760:	cmp	r0, #0
   60764:	mov	r8, r0
   60768:	str	r0, [r6, #8]
   6076c:	beq	60738 <fputs@plt+0x4f5f0>
   60770:	ldr	r3, [fp, #8]
   60774:	mvn	sl, #0
   60778:	mov	r0, r7
   6077c:	ldr	r2, [r3, #192]	; 0xc0
   60780:	str	r2, [r8, #24]
   60784:	mov	r2, #544	; 0x220
   60788:	str	r8, [r3, #192]	; 0xc0
   6078c:	ldr	r3, [sp, #12]
   60790:	str	r3, [r6]
   60794:	ldr	r3, [sp, #24]
   60798:	str	sl, [r6, #16]
   6079c:	str	sl, [r6, #20]
   607a0:	str	r3, [r6, #12]
   607a4:	mov	r3, #0
   607a8:	bl	1def8 <fputs@plt+0xcdb0>
   607ac:	subs	r4, r0, #0
   607b0:	beq	60738 <fputs@plt+0x4f5f0>
   607b4:	mov	r2, #28
   607b8:	mov	r1, r5
   607bc:	add	r0, sp, #68	; 0x44
   607c0:	bl	10f20 <memset@plt>
   607c4:	ldr	r3, [sp, #12]
   607c8:	mov	r0, r4
   607cc:	str	r4, [sp, #64]	; 0x40
   607d0:	ldr	r3, [r3]
   607d4:	str	r7, [r4]
   607d8:	str	fp, [r4, #416]	; 0x1a0
   607dc:	str	r9, [r4, #420]	; 0x1a4
   607e0:	str	r3, [r4, #496]	; 0x1f0
   607e4:	ldr	r3, [sp, #12]
   607e8:	ldrb	r3, [r3, #8]
   607ec:	strb	r3, [r4, #440]	; 0x1b8
   607f0:	ldr	r3, [sp, #20]
   607f4:	ldr	r3, [r3, #428]	; 0x1ac
   607f8:	str	r3, [r4, #428]	; 0x1ac
   607fc:	bl	271cc <fputs@plt+0x16084>
   60800:	subs	r9, r0, #0
   60804:	beq	60984 <fputs@plt+0x4f83c>
   60808:	ldr	r3, [sp, #12]
   6080c:	mov	r0, r7
   60810:	ldr	r1, [pc, #772]	; 60b1c <fputs@plt+0x4f9d4>
   60814:	ldr	r2, [r3]
   60818:	bl	37250 <fputs@plt+0x26108>
   6081c:	mov	r2, r0
   60820:	mov	r3, sl
   60824:	mov	r1, sl
   60828:	mov	r0, r9
   6082c:	bl	23500 <fputs@plt+0x123b8>
   60830:	ldr	r3, [sp, #12]
   60834:	ldr	r1, [r3, #12]
   60838:	cmp	r1, #0
   6083c:	streq	r5, [sp, #16]
   60840:	beq	608a8 <fputs@plt+0x4f760>
   60844:	mov	r2, r5
   60848:	mov	r0, r7
   6084c:	bl	20ef8 <fputs@plt+0xfdb0>
   60850:	mov	r1, r0
   60854:	mov	sl, r0
   60858:	add	r0, sp, #64	; 0x40
   6085c:	bl	301c8 <fputs@plt+0x1f080>
   60860:	subs	r3, r0, #0
   60864:	str	r3, [sp, #16]
   60868:	strne	r5, [sp, #16]
   6086c:	bne	6089c <fputs@plt+0x4f754>
   60870:	ldrb	r3, [r7, #69]	; 0x45
   60874:	cmp	r3, #0
   60878:	bne	6089c <fputs@plt+0x4f754>
   6087c:	ldr	r0, [r9, #24]
   60880:	bl	2703c <fputs@plt+0x15ef4>
   60884:	mov	r2, r0
   60888:	mov	r3, #16
   6088c:	str	r0, [sp, #16]
   60890:	mov	r1, sl
   60894:	mov	r0, r4
   60898:	bl	4ead8 <fputs@plt+0x3d990>
   6089c:	mov	r1, sl
   608a0:	mov	r0, r7
   608a4:	bl	200a0 <fputs@plt+0xef58>
   608a8:	ldr	r3, [sp, #12]
   608ac:	ldr	r5, [r3, #28]
   608b0:	ldr	r3, [r4, #8]
   608b4:	str	r3, [sp, #28]
   608b8:	ldr	r3, [r4]
   608bc:	str	r3, [sp, #8]
   608c0:	ldrb	r3, [sp, #24]
   608c4:	str	r3, [sp, #36]	; 0x24
   608c8:	cmp	r5, #0
   608cc:	bne	6099c <fputs@plt+0x4f854>
   608d0:	ldr	r3, [sp, #16]
   608d4:	cmp	r3, #0
   608d8:	beq	608e8 <fputs@plt+0x4f7a0>
   608dc:	mov	r1, r3
   608e0:	mov	r0, r9
   608e4:	bl	15144 <fputs@plt+0x3ffc>
   608e8:	mov	r1, #21
   608ec:	mov	r0, r9
   608f0:	bl	271b0 <fputs@plt+0x16068>
   608f4:	ldr	r3, [sp, #20]
   608f8:	ldr	r3, [r3, #68]	; 0x44
   608fc:	cmp	r3, #0
   60900:	bne	60b10 <fputs@plt+0x4f9c8>
   60904:	ldr	r3, [r4, #4]
   60908:	ldr	r2, [sp, #20]
   6090c:	str	r3, [r2, #4]
   60910:	ldr	r3, [r4, #68]	; 0x44
   60914:	str	r3, [r2, #68]	; 0x44
   60918:	ldr	r3, [r4, #12]
   6091c:	str	r3, [r2, #12]
   60920:	ldrb	r5, [r7, #69]	; 0x45
   60924:	cmp	r5, #0
   60928:	bne	6094c <fputs@plt+0x4f804>
   6092c:	add	r1, fp, #400	; 0x190
   60930:	mov	r0, r9
   60934:	ldr	sl, [r9, #4]
   60938:	bl	1c3c8 <fputs@plt+0xb280>
   6093c:	ldr	r3, [r9, #32]
   60940:	str	r3, [r8, #4]
   60944:	str	r5, [r9, #4]
   60948:	str	sl, [r8]
   6094c:	ldr	r3, [r4, #76]	; 0x4c
   60950:	mov	r0, r9
   60954:	str	r3, [r8, #8]
   60958:	ldr	r3, [r4, #72]	; 0x48
   6095c:	str	r3, [r8, #12]
   60960:	ldr	r3, [r4, #84]	; 0x54
   60964:	str	r3, [r8, #16]
   60968:	ldr	r3, [sp, #12]
   6096c:	str	r3, [r8, #20]
   60970:	ldr	r3, [r4, #432]	; 0x1b0
   60974:	str	r3, [r6, #16]
   60978:	ldr	r3, [r4, #436]	; 0x1b4
   6097c:	str	r3, [r6, #20]
   60980:	bl	23408 <fputs@plt+0x122c0>
   60984:	mov	r0, r4
   60988:	bl	20194 <fputs@plt+0xf04c>
   6098c:	mov	r1, r4
   60990:	mov	r0, r7
   60994:	bl	1c334 <fputs@plt+0xb1ec>
   60998:	b	6073c <fputs@plt+0x4f5f4>
   6099c:	ldr	r3, [sp, #24]
   609a0:	cmp	r3, #10
   609a4:	ldrbeq	r3, [r5, #1]
   609a8:	ldrne	r3, [sp, #36]	; 0x24
   609ac:	strb	r3, [r4, #441]	; 0x1b9
   609b0:	ldrb	r3, [r5]
   609b4:	cmp	r3, #109	; 0x6d
   609b8:	beq	60a90 <fputs@plt+0x4f948>
   609bc:	cmp	r3, #110	; 0x6e
   609c0:	beq	60a20 <fputs@plt+0x4f8d8>
   609c4:	cmp	r3, #108	; 0x6c
   609c8:	bne	60ac4 <fputs@plt+0x4f97c>
   609cc:	mov	r1, r5
   609d0:	ldr	r0, [r4]
   609d4:	bl	285a8 <fputs@plt+0x17460>
   609d8:	mov	sl, r0
   609dc:	mov	r2, #0
   609e0:	ldr	r1, [r5, #8]
   609e4:	ldr	r0, [sp, #8]
   609e8:	bl	2102c <fputs@plt+0xfee4>
   609ec:	mov	r2, r0
   609f0:	ldr	r0, [sp, #8]
   609f4:	ldr	r1, [r5, #24]
   609f8:	str	r2, [sp, #32]
   609fc:	bl	1e7d8 <fputs@plt+0xd690>
   60a00:	ldrb	r3, [r4, #441]	; 0x1b9
   60a04:	mov	r1, sl
   60a08:	ldr	r2, [sp, #32]
   60a0c:	str	r3, [sp]
   60a10:	mov	r3, r0
   60a14:	mov	r0, r4
   60a18:	bl	5ed44 <fputs@plt+0x4dbfc>
   60a1c:	b	60a70 <fputs@plt+0x4f928>
   60a20:	mov	r1, r5
   60a24:	ldr	r0, [r4]
   60a28:	bl	285a8 <fputs@plt+0x17460>
   60a2c:	mov	sl, r0
   60a30:	mov	r2, #0
   60a34:	ldr	r0, [sp, #8]
   60a38:	ldr	r1, [r5, #20]
   60a3c:	bl	20f00 <fputs@plt+0xfdb8>
   60a40:	mov	r2, #0
   60a44:	str	r0, [sp, #32]
   60a48:	ldr	r0, [sp, #8]
   60a4c:	ldr	r1, [r5, #16]
   60a50:	bl	20ef8 <fputs@plt+0xfdb0>
   60a54:	ldrb	r3, [r4, #441]	; 0x1b9
   60a58:	mov	r1, sl
   60a5c:	ldr	r2, [sp, #32]
   60a60:	str	r3, [sp]
   60a64:	mov	r3, r0
   60a68:	mov	r0, r4
   60a6c:	bl	62ad8 <fputs@plt+0x51990>
   60a70:	ldrb	r3, [r5]
   60a74:	cmp	r3, #119	; 0x77
   60a78:	beq	60a88 <fputs@plt+0x4f940>
   60a7c:	mov	r1, #98	; 0x62
   60a80:	ldr	r0, [sp, #28]
   60a84:	bl	271b0 <fputs@plt+0x16068>
   60a88:	ldr	r5, [r5, #28]
   60a8c:	b	608c8 <fputs@plt+0x4f780>
   60a90:	mov	r1, r5
   60a94:	ldr	r0, [r4]
   60a98:	bl	285a8 <fputs@plt+0x17460>
   60a9c:	mov	sl, r0
   60aa0:	mov	r2, #0
   60aa4:	ldr	r0, [sp, #8]
   60aa8:	ldr	r1, [r5, #16]
   60aac:	bl	20ef8 <fputs@plt+0xfdb0>
   60ab0:	mov	r2, r0
   60ab4:	mov	r1, sl
   60ab8:	mov	r0, r4
   60abc:	bl	61648 <fputs@plt+0x50500>
   60ac0:	b	60a70 <fputs@plt+0x4f928>
   60ac4:	mov	r2, #0
   60ac8:	ldr	r1, [r5, #8]
   60acc:	ldr	r0, [sp, #8]
   60ad0:	bl	2102c <fputs@plt+0xfee4>
   60ad4:	mov	r2, #4
   60ad8:	mov	r3, #0
   60adc:	mov	sl, r0
   60ae0:	mov	r1, r0
   60ae4:	mov	r0, r4
   60ae8:	strh	r2, [sp, #44]	; 0x2c
   60aec:	add	r2, sp, #44	; 0x2c
   60af0:	str	r3, [sp, #48]	; 0x30
   60af4:	str	r3, [sp, #52]	; 0x34
   60af8:	str	r3, [sp, #56]	; 0x38
   60afc:	bl	49c40 <fputs@plt+0x38af8>
   60b00:	mov	r1, sl
   60b04:	ldr	r0, [sp, #8]
   60b08:	bl	20098 <fputs@plt+0xef50>
   60b0c:	b	60a70 <fputs@plt+0x4f928>
   60b10:	ldrd	r0, [r4]
   60b14:	bl	1c334 <fputs@plt+0xb1ec>
   60b18:	b	60920 <fputs@plt+0x4f7d8>
   60b1c:	andeq	r8, r7, r9, asr #13
   60b20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   60b24:	subs	r8, r2, #0
   60b28:	mov	r7, r0
   60b2c:	mov	r4, r1
   60b30:	movne	r6, #110	; 0x6e
   60b34:	moveq	r6, #109	; 0x6d
   60b38:	mov	r5, #0
   60b3c:	ldr	r9, [sp, #32]
   60b40:	add	sl, r3, #4
   60b44:	cmp	r4, #0
   60b48:	bne	60b54 <fputs@plt+0x4fa0c>
   60b4c:	mov	r0, r5
   60b50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   60b54:	ldrb	r3, [r4, #8]
   60b58:	cmp	r3, r6
   60b5c:	bne	60b9c <fputs@plt+0x4fa54>
   60b60:	ldrb	r3, [r4, #9]
   60b64:	tst	r3, r9
   60b68:	beq	60b9c <fputs@plt+0x4fa54>
   60b6c:	mov	r1, r8
   60b70:	ldr	r0, [r4, #16]
   60b74:	bl	1bfc8 <fputs@plt+0xae80>
   60b78:	cmp	r0, #0
   60b7c:	beq	60b9c <fputs@plt+0x4fa54>
   60b80:	mov	r1, r4
   60b84:	mov	r0, r7
   60b88:	ldrd	r2, [sp, #36]	; 0x24
   60b8c:	bl	606c0 <fputs@plt+0x4f578>
   60b90:	cmp	r0, #0
   60b94:	ldrne	r3, [r0, sl, lsl #2]
   60b98:	orrne	r5, r5, r3
   60b9c:	ldr	r4, [r4, #32]
   60ba0:	b	60b44 <fputs@plt+0x4f9fc>
   60ba4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   60ba8:	mov	r5, r0
   60bac:	mov	r4, r1
   60bb0:	mov	r9, r2
   60bb4:	mov	r7, r3
   60bb8:	ldr	sl, [sp, #48]	; 0x30
   60bbc:	ldr	r8, [sp, #52]	; 0x34
   60bc0:	bl	271cc <fputs@plt+0x16084>
   60bc4:	mov	r6, r0
   60bc8:	mov	r2, r9
   60bcc:	mov	r3, sl
   60bd0:	mov	r1, r4
   60bd4:	mov	r0, r5
   60bd8:	bl	606c0 <fputs@plt+0x4f578>
   60bdc:	cmp	r0, #0
   60be0:	beq	60c4c <fputs@plt+0x4fb04>
   60be4:	ldr	r4, [r4]
   60be8:	cmp	r4, #0
   60bec:	beq	60c04 <fputs@plt+0x4fabc>
   60bf0:	ldr	r3, [r5]
   60bf4:	ldr	r3, [r3, #24]
   60bf8:	tst	r3, #262144	; 0x40000
   60bfc:	moveq	r4, #1
   60c00:	movne	r4, #0
   60c04:	ldr	r3, [r5, #76]	; 0x4c
   60c08:	mvn	r2, #17
   60c0c:	mov	r1, #132	; 0x84
   60c10:	add	r3, r3, #1
   60c14:	str	r3, [r5, #76]	; 0x4c
   60c18:	str	r2, [sp, #8]
   60c1c:	ldr	r2, [r0, #8]
   60c20:	mov	r0, r6
   60c24:	str	r3, [sp]
   60c28:	mov	r3, r8
   60c2c:	str	r2, [sp, #4]
   60c30:	mov	r2, r7
   60c34:	bl	2725c <fputs@plt+0x16114>
   60c38:	mov	r1, r4
   60c3c:	mov	r0, r6
   60c40:	add	sp, sp, #16
   60c44:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   60c48:	b	19404 <fputs@plt+0x82bc>
   60c4c:	add	sp, sp, #16
   60c50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   60c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60c58:	sub	sp, sp, #108	; 0x6c
   60c5c:	mov	r6, r0
   60c60:	mov	r0, r1
   60c64:	mov	sl, r1
   60c68:	str	r2, [sp, #40]	; 0x28
   60c6c:	str	r3, [sp, #60]	; 0x3c
   60c70:	bl	16044 <fputs@plt+0x4efc>
   60c74:	ldr	r3, [sp, #40]	; 0x28
   60c78:	mov	r9, r0
   60c7c:	cmp	r3, #0
   60c80:	movne	r3, #110	; 0x6e
   60c84:	moveq	r3, #109	; 0x6d
   60c88:	str	r3, [sp, #56]	; 0x38
   60c8c:	cmp	r9, #0
   60c90:	bne	60c9c <fputs@plt+0x4fb54>
   60c94:	add	sp, sp, #108	; 0x6c
   60c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60c9c:	ldr	r3, [sp, #144]	; 0x90
   60ca0:	cmp	r3, #0
   60ca4:	beq	60cc0 <fputs@plt+0x4fb78>
   60ca8:	mov	r1, r9
   60cac:	mov	r0, sl
   60cb0:	ldrd	r2, [sp, #144]	; 0x90
   60cb4:	bl	16054 <fputs@plt+0x4f0c>
   60cb8:	cmp	r0, #0
   60cbc:	beq	60d4c <fputs@plt+0x4fc04>
   60cc0:	ldr	r3, [sp, #40]	; 0x28
   60cc4:	ldr	r4, [r6]
   60cc8:	adds	r3, r3, #0
   60ccc:	movne	r3, #1
   60cd0:	add	r2, r9, r3
   60cd4:	ldrb	fp, [r2, #25]
   60cd8:	cmp	fp, #6
   60cdc:	bne	60cec <fputs@plt+0x4fba4>
   60ce0:	ldr	r2, [r4, #24]
   60ce4:	tst	r2, #16777216	; 0x1000000
   60ce8:	bne	60d4c <fputs@plt+0x4fc04>
   60cec:	add	r3, r9, r3, lsl #2
   60cf0:	cmp	fp, #0
   60cf4:	ldr	r5, [r3, #28]
   60cf8:	str	r3, [sp, #52]	; 0x34
   60cfc:	clz	r3, r5
   60d00:	lsr	r3, r3, #5
   60d04:	moveq	r3, #0
   60d08:	cmp	r3, #0
   60d0c:	beq	6125c <fputs@plt+0x50114>
   60d10:	mov	r3, #0
   60d14:	mov	r2, r9
   60d18:	mov	r1, sl
   60d1c:	mov	r0, r6
   60d20:	str	r3, [sp, #64]	; 0x40
   60d24:	str	r3, [sp, #68]	; 0x44
   60d28:	add	r3, sp, #68	; 0x44
   60d2c:	str	r3, [sp]
   60d30:	add	r3, sp, #64	; 0x40
   60d34:	bl	31880 <fputs@plt+0x20738>
   60d38:	subs	r7, r0, #0
   60d3c:	streq	r7, [sp, #28]
   60d40:	streq	r7, [sp, #32]
   60d44:	streq	r7, [sp, #36]	; 0x24
   60d48:	beq	60f2c <fputs@plt+0x4fde4>
   60d4c:	ldr	r9, [r9, #12]
   60d50:	b	60c8c <fputs@plt+0x4fb44>
   60d54:	ldr	r2, [pc, #1292]	; 61268 <fputs@plt+0x50120>
   60d58:	cmp	r3, #0
   60d5c:	ldreq	r5, [r9, #36]	; 0x24
   60d60:	ldm	r2, {r0, r1}
   60d64:	add	r2, sp, #72	; 0x48
   60d68:	stm	r2, {r0, r1}
   60d6c:	add	r2, sp, #80	; 0x50
   60d70:	ldr	r1, [pc, #1268]	; 6126c <fputs@plt+0x50124>
   60d74:	ldm	r1, {r0, r1}
   60d78:	stm	r2, {r0, r1}
   60d7c:	ldrne	r5, [r3, r7, lsl #2]
   60d80:	ldr	r3, [sp, #64]	; 0x40
   60d84:	ldr	r2, [sl, #4]
   60d88:	cmp	r3, #0
   60d8c:	ldrne	r1, [r3, #4]
   60d90:	lslne	r3, r7, #1
   60d94:	ldrsheq	r3, [sl, #32]
   60d98:	ldrshne	r3, [r1, r3]
   60d9c:	lsl	r3, r3, #4
   60da0:	ldr	r0, [r2, r3]
   60da4:	str	r0, [sp, #96]	; 0x60
   60da8:	bl	16878 <fputs@plt+0x5730>
   60dac:	lsl	r3, r5, #4
   60db0:	str	r3, [sp, #44]	; 0x2c
   60db4:	ldr	r3, [r9]
   60db8:	str	r0, [sp, #100]	; 0x64
   60dbc:	ldr	r3, [r3, #4]
   60dc0:	ldr	r0, [r3, r5, lsl #4]
   60dc4:	mov	r5, #0
   60dc8:	str	r0, [sp, #88]	; 0x58
   60dcc:	bl	16878 <fputs@plt+0x5730>
   60dd0:	mov	r3, #0
   60dd4:	add	r2, sp, #72	; 0x48
   60dd8:	str	r0, [sp, #92]	; 0x5c
   60ddc:	mov	r1, #27
   60de0:	mov	r0, r4
   60de4:	bl	1d670 <fputs@plt+0xc528>
   60de8:	mov	r8, r0
   60dec:	mov	r3, #0
   60df0:	add	r2, sp, #96	; 0x60
   60df4:	mov	r1, #27
   60df8:	mov	r0, r4
   60dfc:	bl	1d670 <fputs@plt+0xc528>
   60e00:	mov	r3, r0
   60e04:	mov	r2, r8
   60e08:	str	r5, [sp]
   60e0c:	mov	r1, #122	; 0x7a
   60e10:	mov	r0, r6
   60e14:	bl	30468 <fputs@plt+0x1f320>
   60e18:	mov	r8, r0
   60e1c:	mov	r3, r5
   60e20:	add	r2, sp, #88	; 0x58
   60e24:	mov	r1, #27
   60e28:	mov	r0, r4
   60e2c:	bl	1d670 <fputs@plt+0xc528>
   60e30:	mov	r3, r0
   60e34:	mov	r2, r8
   60e38:	str	r5, [sp]
   60e3c:	mov	r1, #79	; 0x4f
   60e40:	mov	r0, r6
   60e44:	bl	30468 <fputs@plt+0x1f320>
   60e48:	mov	r2, r0
   60e4c:	mov	r0, r4
   60e50:	ldr	r1, [sp, #32]
   60e54:	bl	20490 <fputs@plt+0xf348>
   60e58:	ldr	r3, [sp, #40]	; 0x28
   60e5c:	str	r0, [sp, #32]
   60e60:	cmp	r3, r5
   60e64:	beq	61114 <fputs@plt+0x4ffcc>
   60e68:	mov	r3, r5
   60e6c:	add	r2, sp, #72	; 0x48
   60e70:	mov	r1, #27
   60e74:	mov	r0, r4
   60e78:	bl	1d670 <fputs@plt+0xc528>
   60e7c:	mov	r8, r0
   60e80:	mov	r3, r5
   60e84:	add	r2, sp, #96	; 0x60
   60e88:	mov	r1, #27
   60e8c:	mov	r0, r4
   60e90:	bl	1d670 <fputs@plt+0xc528>
   60e94:	mov	r3, r0
   60e98:	mov	r2, r8
   60e9c:	str	r5, [sp]
   60ea0:	mov	r1, #122	; 0x7a
   60ea4:	mov	r0, r6
   60ea8:	bl	30468 <fputs@plt+0x1f320>
   60eac:	mov	r8, r0
   60eb0:	mov	r3, r5
   60eb4:	add	r2, sp, #80	; 0x50
   60eb8:	mov	r1, #27
   60ebc:	mov	r0, r4
   60ec0:	bl	1d670 <fputs@plt+0xc528>
   60ec4:	mov	r3, r5
   60ec8:	add	r2, sp, #96	; 0x60
   60ecc:	str	r0, [sp, #48]	; 0x30
   60ed0:	mov	r1, #27
   60ed4:	mov	r0, r4
   60ed8:	bl	1d670 <fputs@plt+0xc528>
   60edc:	mov	r3, r0
   60ee0:	mov	r1, #122	; 0x7a
   60ee4:	str	r5, [sp]
   60ee8:	mov	r0, r6
   60eec:	ldr	r2, [sp, #48]	; 0x30
   60ef0:	bl	30468 <fputs@plt+0x1f320>
   60ef4:	mov	r3, r0
   60ef8:	mov	r2, r8
   60efc:	str	r5, [sp]
   60f00:	mov	r1, #73	; 0x49
   60f04:	mov	r0, r6
   60f08:	bl	30468 <fputs@plt+0x1f320>
   60f0c:	mov	r2, r0
   60f10:	mov	r0, r4
   60f14:	ldr	r1, [sp, #28]
   60f18:	bl	20490 <fputs@plt+0xf348>
   60f1c:	cmp	fp, #6
   60f20:	str	r0, [sp, #28]
   60f24:	bne	61180 <fputs@plt+0x50038>
   60f28:	add	r7, r7, #1
   60f2c:	ldr	r2, [r9, #20]
   60f30:	ldr	r3, [sp, #68]	; 0x44
   60f34:	cmp	r7, r2
   60f38:	blt	60d54 <fputs@plt+0x4fc0c>
   60f3c:	mov	r1, r3
   60f40:	mov	r0, r4
   60f44:	bl	1c334 <fputs@plt+0xb1ec>
   60f48:	ldr	r3, [r9]
   60f4c:	ldr	r3, [r3]
   60f50:	mov	r0, r3
   60f54:	str	r3, [sp, #44]	; 0x2c
   60f58:	bl	16878 <fputs@plt+0x5730>
   60f5c:	cmp	fp, #6
   60f60:	str	r0, [sp, #48]	; 0x30
   60f64:	movne	r8, #0
   60f68:	bne	60ff4 <fputs@plt+0x4feac>
   60f6c:	ldr	r3, [sp, #44]	; 0x2c
   60f70:	mov	r1, #57	; 0x39
   60f74:	mov	r5, #0
   60f78:	ldr	r2, [pc, #752]	; 61270 <fputs@plt+0x50128>
   60f7c:	str	r3, [sp, #96]	; 0x60
   60f80:	mov	r3, r0
   60f84:	mov	r0, r4
   60f88:	str	r3, [sp, #100]	; 0x64
   60f8c:	bl	1d860 <fputs@plt+0xc718>
   60f90:	subs	r2, r0, #0
   60f94:	mov	r1, #0
   60f98:	movne	r3, #2
   60f9c:	strbne	r3, [r2, #1]
   60fa0:	ldr	r0, [r6]
   60fa4:	bl	289c0 <fputs@plt+0x17878>
   60fa8:	mov	r3, #0
   60fac:	mov	r7, r0
   60fb0:	mov	r1, r3
   60fb4:	add	r2, sp, #96	; 0x60
   60fb8:	mov	r0, r4
   60fbc:	bl	284e4 <fputs@plt+0x1739c>
   60fc0:	mov	r2, r0
   60fc4:	mov	r1, r7
   60fc8:	str	r5, [sp]
   60fcc:	mov	r0, r6
   60fd0:	str	r5, [sp, #4]
   60fd4:	str	r5, [sp, #8]
   60fd8:	str	r5, [sp, #12]
   60fdc:	str	r5, [sp, #16]
   60fe0:	str	r5, [sp, #20]
   60fe4:	ldr	r3, [sp, #32]
   60fe8:	bl	28b74 <fputs@plt+0x17a2c>
   60fec:	mov	r8, r0
   60ff0:	str	r5, [sp, #32]
   60ff4:	ldr	r3, [r4, #256]	; 0x100
   60ff8:	mov	r0, r4
   60ffc:	add	r3, r3, #1
   61000:	str	r3, [r4, #256]	; 0x100
   61004:	ldr	r3, [sp, #48]	; 0x30
   61008:	add	r2, r3, #73	; 0x49
   6100c:	mov	r3, #0
   61010:	bl	1def8 <fputs@plt+0xcdb0>
   61014:	subs	r5, r0, #0
   61018:	moveq	r7, r5
   6101c:	beq	610b4 <fputs@plt+0x4ff6c>
   61020:	add	r0, r5, #72	; 0x48
   61024:	add	r7, r5, #36	; 0x24
   61028:	ldr	r1, [sp, #44]	; 0x2c
   6102c:	str	r7, [r5, #28]
   61030:	str	r0, [r5, #48]	; 0x30
   61034:	ldr	r2, [sp, #48]	; 0x30
   61038:	bl	10fbc <memcpy@plt>
   6103c:	mov	r2, #1
   61040:	mov	r0, r4
   61044:	ldr	r1, [sp, #32]
   61048:	bl	20ef8 <fputs@plt+0xfdb0>
   6104c:	mov	r2, #1
   61050:	str	r0, [r5, #52]	; 0x34
   61054:	mov	r0, r4
   61058:	ldr	r1, [sp, #36]	; 0x24
   6105c:	bl	20f00 <fputs@plt+0xfdb8>
   61060:	mov	r2, #1
   61064:	mov	r1, r8
   61068:	str	r0, [r5, #56]	; 0x38
   6106c:	mov	r0, r4
   61070:	bl	2102c <fputs@plt+0xfee4>
   61074:	ldr	r3, [sp, #28]
   61078:	str	r0, [r5, #44]	; 0x2c
   6107c:	cmp	r3, #0
   61080:	beq	610b4 <fputs@plt+0x4ff6c>
   61084:	mov	r3, #0
   61088:	mov	r1, #19
   6108c:	ldr	r2, [sp, #28]
   61090:	mov	r0, r6
   61094:	str	r3, [sp]
   61098:	bl	30468 <fputs@plt+0x1f320>
   6109c:	mov	r1, r0
   610a0:	mov	r2, #1
   610a4:	str	r0, [sp, #28]
   610a8:	mov	r0, r4
   610ac:	bl	20ef8 <fputs@plt+0xfdb0>
   610b0:	str	r0, [r5, #12]
   610b4:	ldr	r3, [r4, #256]	; 0x100
   610b8:	mov	r0, r4
   610bc:	ldr	r1, [sp, #32]
   610c0:	sub	r3, r3, #1
   610c4:	str	r3, [r4, #256]	; 0x100
   610c8:	bl	200a0 <fputs@plt+0xef58>
   610cc:	mov	r0, r4
   610d0:	ldr	r1, [sp, #28]
   610d4:	bl	200a0 <fputs@plt+0xef58>
   610d8:	mov	r0, r4
   610dc:	ldr	r1, [sp, #36]	; 0x24
   610e0:	bl	20124 <fputs@plt+0xefdc>
   610e4:	mov	r1, r8
   610e8:	mov	r0, r4
   610ec:	bl	20098 <fputs@plt+0xef50>
   610f0:	ldrb	r3, [r4, #69]	; 0x45
   610f4:	cmp	r3, #1
   610f8:	bne	611e4 <fputs@plt+0x5009c>
   610fc:	cmp	r5, #0
   61100:	beq	60d4c <fputs@plt+0x4fc04>
   61104:	mov	r1, r5
   61108:	mov	r0, r4
   6110c:	bl	207e8 <fputs@plt+0xf6a0>
   61110:	b	60d4c <fputs@plt+0x4fc04>
   61114:	cmp	fp, #6
   61118:	beq	60f28 <fputs@plt+0x4fde0>
   6111c:	cmp	fp, #9
   61120:	beq	60f28 <fputs@plt+0x4fde0>
   61124:	cmp	fp, #8
   61128:	bne	611d0 <fputs@plt+0x50088>
   6112c:	ldr	r3, [r9]
   61130:	ldr	r2, [sp, #44]	; 0x2c
   61134:	ldr	r3, [r3, #4]
   61138:	add	r3, r3, r2
   6113c:	ldr	r1, [r3, #4]
   61140:	cmp	r1, #0
   61144:	beq	611d0 <fputs@plt+0x50088>
   61148:	mov	r2, #0
   6114c:	mov	r0, r4
   61150:	bl	20ef8 <fputs@plt+0xfdb0>
   61154:	mov	r2, r0
   61158:	ldr	r0, [r6]
   6115c:	ldr	r1, [sp, #36]	; 0x24
   61160:	bl	289c0 <fputs@plt+0x17878>
   61164:	mov	r1, r0
   61168:	mov	r3, #0
   6116c:	str	r0, [sp, #36]	; 0x24
   61170:	add	r2, sp, #88	; 0x58
   61174:	mov	r0, r6
   61178:	bl	1d5a0 <fputs@plt+0xc458>
   6117c:	b	60f28 <fputs@plt+0x4fde0>
   61180:	cmp	fp, #9
   61184:	bne	61124 <fputs@plt+0x4ffdc>
   61188:	mov	r3, r5
   6118c:	add	r2, sp, #80	; 0x50
   61190:	mov	r1, #27
   61194:	mov	r0, r4
   61198:	bl	1d670 <fputs@plt+0xc528>
   6119c:	mov	r8, r0
   611a0:	mov	r3, r5
   611a4:	add	r2, sp, #96	; 0x60
   611a8:	mov	r1, #27
   611ac:	mov	r0, r4
   611b0:	bl	1d670 <fputs@plt+0xc528>
   611b4:	mov	r3, r0
   611b8:	mov	r2, r8
   611bc:	str	r5, [sp]
   611c0:	mov	r1, #122	; 0x7a
   611c4:	mov	r0, r6
   611c8:	bl	30468 <fputs@plt+0x1f320>
   611cc:	b	61154 <fputs@plt+0x5000c>
   611d0:	mov	r3, #0
   611d4:	mov	r1, #101	; 0x65
   611d8:	mov	r2, r3
   611dc:	str	r3, [sp]
   611e0:	b	611c4 <fputs@plt+0x5007c>
   611e4:	cmp	fp, #6
   611e8:	moveq	r3, #119	; 0x77
   611ec:	beq	61210 <fputs@plt+0x500c8>
   611f0:	cmp	fp, #9
   611f4:	beq	61200 <fputs@plt+0x500b8>
   611f8:	mov	r3, #110	; 0x6e
   611fc:	b	61210 <fputs@plt+0x500c8>
   61200:	ldr	r3, [sp, #40]	; 0x28
   61204:	cmp	r3, #0
   61208:	moveq	r3, #109	; 0x6d
   6120c:	bne	611f8 <fputs@plt+0x500b0>
   61210:	strb	r3, [r7]
   61214:	ldr	r3, [sl, #64]	; 0x40
   61218:	str	r5, [r7, #4]
   6121c:	str	r3, [r5, #20]
   61220:	str	r3, [r5, #24]
   61224:	ldr	r3, [sp, #52]	; 0x34
   61228:	str	r5, [r3, #28]
   6122c:	ldr	r3, [sp, #56]	; 0x38
   61230:	strb	r3, [r5, #8]
   61234:	mov	r3, #0
   61238:	mov	r2, sl
   6123c:	mov	r1, r5
   61240:	mov	r0, r6
   61244:	str	r3, [sp, #4]
   61248:	mov	r3, #2
   6124c:	str	r3, [sp]
   61250:	ldr	r3, [sp, #60]	; 0x3c
   61254:	bl	60ba4 <fputs@plt+0x4fa5c>
   61258:	b	60d4c <fputs@plt+0x4fc04>
   6125c:	cmp	r5, #0
   61260:	beq	60d4c <fputs@plt+0x4fc04>
   61264:	b	61234 <fputs@plt+0x500ec>
   61268:	andeq	r3, r7, r0, lsl sp
   6126c:	andeq	r3, r7, r8, lsl sp
   61270:	andeq	r6, r7, r8, ror #31
   61274:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   61278:	mov	r5, r0
   6127c:	mov	r4, r1
   61280:	mov	r6, r2
   61284:	mov	r7, r3
   61288:	ldr	r8, [sp, #40]	; 0x28
   6128c:	ldr	r9, [sp, #52]	; 0x34
   61290:	ldr	sl, [sp, #56]	; 0x38
   61294:	cmp	r4, #0
   61298:	bne	612a4 <fputs@plt+0x5015c>
   6129c:	add	sp, sp, #8
   612a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   612a4:	ldrb	r3, [r4, #8]
   612a8:	cmp	r3, r6
   612ac:	bne	612e4 <fputs@plt+0x5019c>
   612b0:	ldrb	r3, [r4, #9]
   612b4:	cmp	r3, r8
   612b8:	bne	612e4 <fputs@plt+0x5019c>
   612bc:	mov	r1, r7
   612c0:	ldr	r0, [r4, #16]
   612c4:	bl	1bfc8 <fputs@plt+0xae80>
   612c8:	cmp	r0, #0
   612cc:	beq	612e4 <fputs@plt+0x5019c>
   612d0:	mov	r1, r4
   612d4:	mov	r0, r5
   612d8:	stm	sp, {r9, sl}
   612dc:	ldrd	r2, [sp, #44]	; 0x2c
   612e0:	bl	60ba4 <fputs@plt+0x4fa5c>
   612e4:	ldr	r4, [r4, #32]
   612e8:	b	61294 <fputs@plt+0x5014c>
   612ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   612f0:	sub	sp, sp, #68	; 0x44
   612f4:	mov	r4, r1
   612f8:	mov	r6, r0
   612fc:	strd	r2, [sp, #24]
   61300:	ldr	r3, [sp, #104]	; 0x68
   61304:	ldr	r5, [r0, #8]
   61308:	str	r3, [sp, #60]	; 0x3c
   6130c:	ldr	r3, [sp, #108]	; 0x6c
   61310:	ldr	r0, [r5, #24]
   61314:	str	r3, [sp, #40]	; 0x28
   61318:	ldrsh	r3, [sp, #112]	; 0x70
   6131c:	str	r3, [sp, #52]	; 0x34
   61320:	ldrb	r3, [sp, #116]	; 0x74
   61324:	str	r3, [sp, #56]	; 0x38
   61328:	ldrb	r3, [sp, #120]	; 0x78
   6132c:	str	r3, [sp, #44]	; 0x2c
   61330:	ldrb	r3, [sp, #124]	; 0x7c
   61334:	str	r3, [sp, #32]
   61338:	ldr	r3, [sp, #128]	; 0x80
   6133c:	str	r3, [sp, #36]	; 0x24
   61340:	bl	2703c <fputs@plt+0x15ef4>
   61344:	ldrb	r3, [r4, #42]	; 0x2a
   61348:	mov	fp, r0
   6134c:	tst	r3, #32
   61350:	moveq	r3, #70	; 0x46
   61354:	movne	r3, #68	; 0x44
   61358:	str	r3, [sp, #48]	; 0x30
   6135c:	ldr	r3, [sp, #32]
   61360:	cmp	r3, #0
   61364:	bne	6138c <fputs@plt+0x50244>
   61368:	mov	r0, r5
   6136c:	ldr	r2, [sp, #28]
   61370:	ldr	r3, [sp, #52]	; 0x34
   61374:	ldr	r1, [sp, #48]	; 0x30
   61378:	str	r3, [sp, #4]
   6137c:	ldr	r3, [sp, #40]	; 0x28
   61380:	str	r3, [sp]
   61384:	mov	r3, fp
   61388:	bl	27224 <fputs@plt+0x160dc>
   6138c:	ldr	r3, [r6]
   61390:	ldr	r3, [r3, #24]
   61394:	tst	r3, #524288	; 0x80000
   61398:	bne	615d8 <fputs@plt+0x50490>
   6139c:	ldr	r3, [sp, #24]
   613a0:	cmp	r3, #0
   613a4:	moveq	r8, r3
   613a8:	beq	614b8 <fputs@plt+0x50370>
   613ac:	mov	r0, r6
   613b0:	str	r4, [sp, #4]
   613b4:	ldr	r3, [sp, #44]	; 0x2c
   613b8:	ldr	r1, [sp, #24]
   613bc:	str	r3, [sp, #8]
   613c0:	mov	r3, #3
   613c4:	str	r3, [sp]
   613c8:	mov	r3, #0
   613cc:	mov	r2, r3
   613d0:	bl	60b20 <fputs@plt+0x4f9d8>
   613d4:	ldr	r3, [r6]
   613d8:	mov	r7, r0
   613dc:	ldr	sl, [r3, #24]
   613e0:	ands	sl, sl, #524288	; 0x80000
   613e4:	moveq	r0, sl
   613e8:	beq	613f8 <fputs@plt+0x502b0>
   613ec:	mov	r1, r4
   613f0:	mov	r0, r6
   613f4:	bl	31a88 <fputs@plt+0x20940>
   613f8:	ldrsh	r3, [r4, #34]	; 0x22
   613fc:	orr	sl, r7, r0
   61400:	mov	r1, #30
   61404:	mov	r0, r5
   61408:	mov	r7, #0
   6140c:	ldr	r9, [r6, #76]	; 0x4c
   61410:	ldr	r2, [sp, #40]	; 0x28
   61414:	add	r3, r3, #1
   61418:	add	r3, r3, r9
   6141c:	add	r8, r9, #1
   61420:	add	r9, r9, #2
   61424:	str	r3, [r6, #76]	; 0x4c
   61428:	mov	r3, r8
   6142c:	bl	276a4 <fputs@plt+0x1655c>
   61430:	ldrsh	r3, [r4, #34]	; 0x22
   61434:	cmp	r3, r7
   61438:	bgt	615f8 <fputs@plt+0x504b0>
   6143c:	ldr	r7, [r5, #32]
   61440:	mov	r2, #109	; 0x6d
   61444:	mov	r0, r6
   61448:	stmib	sp, {r4, r8}
   6144c:	ldr	r3, [sp, #44]	; 0x2c
   61450:	ldr	r1, [sp, #24]
   61454:	str	r3, [sp, #12]
   61458:	mov	r3, #1
   6145c:	str	fp, [sp, #16]
   61460:	str	r3, [sp]
   61464:	mov	r3, #0
   61468:	bl	61274 <fputs@plt+0x5012c>
   6146c:	ldr	r3, [r5, #32]
   61470:	cmp	r7, r3
   61474:	bge	6149c <fputs@plt+0x50354>
   61478:	mov	r0, r5
   6147c:	ldr	r2, [sp, #28]
   61480:	ldr	r3, [sp, #52]	; 0x34
   61484:	ldr	r1, [sp, #48]	; 0x30
   61488:	str	r3, [sp, #4]
   6148c:	ldr	r3, [sp, #40]	; 0x28
   61490:	str	r3, [sp]
   61494:	mov	r3, fp
   61498:	bl	27224 <fputs@plt+0x160dc>
   6149c:	mov	r3, #0
   614a0:	mov	r2, r8
   614a4:	mov	r1, r4
   614a8:	mov	r0, r6
   614ac:	str	r3, [sp]
   614b0:	str	r3, [sp, #4]
   614b4:	bl	5e81c <fputs@plt+0x4d6d4>
   614b8:	ldr	r7, [r4, #12]
   614bc:	cmp	r7, #0
   614c0:	bne	6156c <fputs@plt+0x50424>
   614c4:	mov	r1, r4
   614c8:	mov	r0, r6
   614cc:	str	r7, [sp]
   614d0:	ldr	r3, [sp, #36]	; 0x24
   614d4:	ldr	r2, [sp, #28]
   614d8:	str	r3, [sp, #4]
   614dc:	ldr	r3, [sp, #60]	; 0x3c
   614e0:	bl	4ef40 <fputs@plt+0x3ddf8>
   614e4:	mov	r1, #95	; 0x5f
   614e8:	mov	r0, r5
   614ec:	ldr	r2, [sp, #28]
   614f0:	ldr	r3, [sp, #56]	; 0x38
   614f4:	bl	276a4 <fputs@plt+0x1655c>
   614f8:	ldr	r3, [sp, #56]	; 0x38
   614fc:	cmp	r3, #0
   61500:	beq	61518 <fputs@plt+0x503d0>
   61504:	mov	r3, r7
   61508:	mvn	r1, #0
   6150c:	ldr	r2, [r4]
   61510:	mov	r0, r5
   61514:	bl	23500 <fputs@plt+0x123b8>
   61518:	ldr	r3, [sp, #32]
   6151c:	cmp	r3, #0
   61520:	beq	61638 <fputs@plt+0x504f0>
   61524:	mov	r1, #4
   61528:	mov	r0, r5
   6152c:	bl	19404 <fputs@plt+0x82bc>
   61530:	ldr	r3, [sp, #36]	; 0x24
   61534:	cmp	r3, #0
   61538:	blt	6154c <fputs@plt+0x50404>
   6153c:	mov	r1, #95	; 0x5f
   61540:	mov	r0, r5
   61544:	ldr	r2, [sp, #36]	; 0x24
   61548:	bl	27640 <fputs@plt+0x164f8>
   6154c:	ldr	r3, [sp, #32]
   61550:	cmp	r3, #2
   61554:	beq	61560 <fputs@plt+0x50418>
   61558:	mov	r3, #0
   6155c:	str	r3, [sp, #32]
   61560:	mov	r0, r5
   61564:	ldr	r1, [sp, #32]
   61568:	bl	19404 <fputs@plt+0x82bc>
   6156c:	ldr	r3, [r6]
   61570:	ldr	r3, [r3, #24]
   61574:	tst	r3, #524288	; 0x80000
   61578:	beq	61598 <fputs@plt+0x50450>
   6157c:	mov	r2, #0
   61580:	mov	r3, r8
   61584:	mov	r1, r4
   61588:	mov	r0, r6
   6158c:	str	r2, [sp]
   61590:	str	r2, [sp, #4]
   61594:	bl	60c54 <fputs@plt+0x4fb0c>
   61598:	mov	r0, r6
   6159c:	mov	r2, #109	; 0x6d
   615a0:	stmib	sp, {r4, r8}
   615a4:	ldr	r3, [sp, #44]	; 0x2c
   615a8:	ldr	r1, [sp, #24]
   615ac:	str	r3, [sp, #12]
   615b0:	mov	r3, #2
   615b4:	str	fp, [sp, #16]
   615b8:	str	r3, [sp]
   615bc:	mov	r3, #0
   615c0:	bl	61274 <fputs@plt+0x5012c>
   615c4:	mov	r1, fp
   615c8:	mov	r0, r5
   615cc:	add	sp, sp, #68	; 0x44
   615d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   615d4:	b	15144 <fputs@plt+0x3ffc>
   615d8:	mov	r0, r4
   615dc:	bl	16044 <fputs@plt+0x4efc>
   615e0:	cmp	r0, #0
   615e4:	bne	613ac <fputs@plt+0x50264>
   615e8:	ldr	r3, [r4, #16]
   615ec:	cmp	r3, #0
   615f0:	bne	613ac <fputs@plt+0x50264>
   615f4:	b	6139c <fputs@plt+0x50254>
   615f8:	cmn	sl, #1
   615fc:	beq	61614 <fputs@plt+0x504cc>
   61600:	cmp	r7, #31
   61604:	bgt	61630 <fputs@plt+0x504e8>
   61608:	mov	r3, #1
   6160c:	ands	r3, sl, r3, lsl r7
   61610:	beq	61630 <fputs@plt+0x504e8>
   61614:	add	r3, r9, r7
   61618:	mov	r1, r4
   6161c:	ldr	r2, [sp, #28]
   61620:	mov	r0, r5
   61624:	str	r3, [sp]
   61628:	mov	r3, r7
   6162c:	bl	382b4 <fputs@plt+0x2716c>
   61630:	add	r7, r7, #1
   61634:	b	61430 <fputs@plt+0x502e8>
   61638:	ldr	r3, [sp, #36]	; 0x24
   6163c:	cmp	r3, #0
   61640:	blt	61558 <fputs@plt+0x50410>
   61644:	b	6153c <fputs@plt+0x503f4>
   61648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6164c:	mov	r3, #0
   61650:	sub	sp, sp, #156	; 0x9c
   61654:	str	r2, [sp, #76]	; 0x4c
   61658:	mov	r2, #0
   6165c:	str	r1, [sp, #84]	; 0x54
   61660:	str	r3, [sp, #96]	; 0x60
   61664:	str	r3, [sp, #100]	; 0x64
   61668:	mov	r3, #0
   6166c:	ldr	fp, [r0]
   61670:	strd	r2, [sp, #104]	; 0x68
   61674:	ldr	r3, [r0, #68]	; 0x44
   61678:	cmp	r3, #0
   6167c:	str	r3, [sp, #48]	; 0x30
   61680:	beq	616cc <fputs@plt+0x50584>
   61684:	mov	r8, #0
   61688:	mov	r0, fp
   6168c:	ldr	r1, [sp, #84]	; 0x54
   61690:	ldr	r3, [sp, #108]	; 0x6c
   61694:	cmp	r3, #0
   61698:	ldrne	r2, [sp, #104]	; 0x68
   6169c:	strne	r2, [r3, #496]	; 0x1f0
   616a0:	movne	r3, #0
   616a4:	strne	r3, [sp, #108]	; 0x6c
   616a8:	bl	209b0 <fputs@plt+0xf868>
   616ac:	mov	r0, fp
   616b0:	ldr	r1, [sp, #76]	; 0x4c
   616b4:	bl	200a0 <fputs@plt+0xef58>
   616b8:	mov	r1, r8
   616bc:	mov	r0, fp
   616c0:	bl	1c334 <fputs@plt+0xb1ec>
   616c4:	add	sp, sp, #156	; 0x9c
   616c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   616cc:	ldrb	r3, [fp, #69]	; 0x45
   616d0:	cmp	r3, #0
   616d4:	bne	61684 <fputs@plt+0x5053c>
   616d8:	mov	r4, r0
   616dc:	bl	5e7c0 <fputs@plt+0x4d678>
   616e0:	subs	r6, r0, #0
   616e4:	beq	61684 <fputs@plt+0x5053c>
   616e8:	ldr	r3, [sp, #48]	; 0x30
   616ec:	mov	r2, #109	; 0x6d
   616f0:	mov	r1, r6
   616f4:	mov	r0, r4
   616f8:	str	r3, [sp]
   616fc:	bl	1c030 <fputs@plt+0xaee8>
   61700:	ldr	r3, [r6, #12]
   61704:	str	r3, [sp, #64]	; 0x40
   61708:	subs	r3, r0, #0
   6170c:	str	r3, [sp, #92]	; 0x5c
   61710:	beq	619ac <fputs@plt+0x50864>
   61714:	mov	r3, #1
   61718:	str	r3, [sp, #48]	; 0x30
   6171c:	mov	r1, r6
   61720:	mov	r0, r4
   61724:	bl	46f94 <fputs@plt+0x35e4c>
   61728:	cmp	r0, #0
   6172c:	bne	61684 <fputs@plt+0x5053c>
   61730:	ldr	r3, [sp, #92]	; 0x5c
   61734:	mov	r1, r6
   61738:	mov	r0, r4
   6173c:	adds	r2, r3, #0
   61740:	movne	r2, #1
   61744:	bl	317dc <fputs@plt+0x20694>
   61748:	subs	r3, r0, #0
   6174c:	str	r3, [sp, #56]	; 0x38
   61750:	bne	61684 <fputs@plt+0x5053c>
   61754:	mov	r0, fp
   61758:	ldr	r1, [r6, #64]	; 0x40
   6175c:	bl	1a260 <fputs@plt+0x9118>
   61760:	ldr	r3, [fp, #16]
   61764:	mov	r7, r0
   61768:	mov	r1, #9
   6176c:	mov	r0, r4
   61770:	ldr	r3, [r3, r7, lsl #4]
   61774:	str	r3, [sp]
   61778:	ldr	r2, [r6]
   6177c:	ldr	r3, [sp, #56]	; 0x38
   61780:	bl	2fe88 <fputs@plt+0x1ed40>
   61784:	cmp	r0, #1
   61788:	mov	sl, r0
   6178c:	beq	61684 <fputs@plt+0x5053c>
   61790:	ldr	r3, [r4, #72]	; 0x48
   61794:	ldr	r8, [r6, #8]
   61798:	str	r3, [sp, #36]	; 0x24
   6179c:	add	r3, r3, #1
   617a0:	ldr	r2, [sp, #36]	; 0x24
   617a4:	str	r3, [sp, #44]	; 0x2c
   617a8:	str	r3, [r4, #72]	; 0x48
   617ac:	ldr	r3, [sp, #84]	; 0x54
   617b0:	str	r2, [r3, #52]	; 0x34
   617b4:	cmp	r8, #0
   617b8:	bne	619dc <fputs@plt+0x50894>
   617bc:	ldr	r3, [sp, #64]	; 0x40
   617c0:	cmp	r3, #0
   617c4:	beq	617dc <fputs@plt+0x50694>
   617c8:	ldr	r3, [r6]
   617cc:	str	r4, [sp, #108]	; 0x6c
   617d0:	ldr	r2, [r4, #496]	; 0x1f0
   617d4:	str	r3, [r4, #496]	; 0x1f0
   617d8:	str	r2, [sp, #104]	; 0x68
   617dc:	mov	r0, r4
   617e0:	bl	271cc <fputs@plt+0x16084>
   617e4:	subs	r5, r0, #0
   617e8:	beq	61684 <fputs@plt+0x5053c>
   617ec:	ldrb	r3, [r4, #18]
   617f0:	mov	r2, r7
   617f4:	mov	r1, #1
   617f8:	mov	r0, r4
   617fc:	cmp	r3, #0
   61800:	ldrbeq	r3, [r5, #89]	; 0x59
   61804:	orreq	r3, r3, #4
   61808:	strbeq	r3, [r5, #89]	; 0x59
   6180c:	bl	49b98 <fputs@plt+0x38a50>
   61810:	ldr	r3, [sp, #64]	; 0x40
   61814:	cmp	r3, #0
   61818:	beq	6183c <fputs@plt+0x506f4>
   6181c:	mov	r1, r6
   61820:	mov	r0, r4
   61824:	ldr	r3, [sp, #36]	; 0x24
   61828:	ldr	r2, [sp, #76]	; 0x4c
   6182c:	bl	54d64 <fputs@plt+0x43c1c>
   61830:	ldr	r3, [sp, #36]	; 0x24
   61834:	str	r3, [sp, #96]	; 0x60
   61838:	str	r3, [sp, #100]	; 0x64
   6183c:	mov	r2, #24
   61840:	mov	r1, #0
   61844:	add	r0, sp, #128	; 0x80
   61848:	bl	10f20 <memset@plt>
   6184c:	add	r0, sp, #120	; 0x78
   61850:	ldr	r1, [sp, #76]	; 0x4c
   61854:	str	r4, [sp, #120]	; 0x78
   61858:	ldr	r3, [sp, #84]	; 0x54
   6185c:	str	r3, [sp, #124]	; 0x7c
   61860:	bl	301c8 <fputs@plt+0x1f080>
   61864:	subs	r3, r0, #0
   61868:	str	r3, [sp, #80]	; 0x50
   6186c:	bne	61684 <fputs@plt+0x5053c>
   61870:	ldr	r3, [fp, #24]
   61874:	tst	r3, #128	; 0x80
   61878:	mvneq	r3, #0
   6187c:	streq	r3, [sp, #60]	; 0x3c
   61880:	beq	618a4 <fputs@plt+0x5075c>
   61884:	ldr	r3, [r4, #76]	; 0x4c
   61888:	mov	r2, r0
   6188c:	mov	r1, #22
   61890:	mov	r0, r5
   61894:	add	r3, r3, #1
   61898:	str	r3, [r4, #76]	; 0x4c
   6189c:	str	r3, [sp, #60]	; 0x3c
   618a0:	bl	276a4 <fputs@plt+0x1655c>
   618a4:	ldr	r3, [sp, #76]	; 0x4c
   618a8:	ldrb	r9, [r6, #42]	; 0x2a
   618ac:	orrs	sl, r3, sl
   618b0:	ldr	r3, [sp, #48]	; 0x30
   618b4:	bne	61a18 <fputs@plt+0x508d0>
   618b8:	cmp	r3, #0
   618bc:	bne	61a24 <fputs@plt+0x508dc>
   618c0:	tst	r9, #16
   618c4:	movne	sl, #8192	; 0x2000
   618c8:	bne	61a24 <fputs@plt+0x508dc>
   618cc:	ldr	r3, [r6]
   618d0:	mov	r1, r7
   618d4:	mov	r0, r4
   618d8:	str	r3, [sp]
   618dc:	mov	r3, #1
   618e0:	ldr	r2, [r6, #28]
   618e4:	bl	26f74 <fputs@plt+0x15e2c>
   618e8:	ldrb	r3, [r6, #42]	; 0x2a
   618ec:	tst	r3, #32
   618f0:	bne	61920 <fputs@plt+0x507d8>
   618f4:	mvn	r3, #1
   618f8:	mov	r1, #119	; 0x77
   618fc:	mov	r0, r5
   61900:	str	r3, [sp, #8]
   61904:	ldr	r3, [r6]
   61908:	str	r3, [sp, #4]
   6190c:	ldr	r3, [sp, #60]	; 0x3c
   61910:	str	r3, [sp]
   61914:	mov	r3, r7
   61918:	ldr	r2, [r6, #28]
   6191c:	bl	2725c <fputs@plt+0x16114>
   61920:	ldr	r8, [r6, #8]
   61924:	cmp	r8, #0
   61928:	bne	619fc <fputs@plt+0x508b4>
   6192c:	ldrb	r3, [r4, #18]
   61930:	cmp	r3, #0
   61934:	bne	6194c <fputs@plt+0x50804>
   61938:	ldr	r3, [r4, #420]	; 0x1a4
   6193c:	cmp	r3, #0
   61940:	bne	6194c <fputs@plt+0x50804>
   61944:	mov	r0, r4
   61948:	bl	31ff0 <fputs@plt+0x20ea8>
   6194c:	ldr	r3, [fp, #24]
   61950:	tst	r3, #128	; 0x80
   61954:	beq	61688 <fputs@plt+0x50540>
   61958:	ldrb	r3, [r4, #18]
   6195c:	cmp	r3, #0
   61960:	bne	61688 <fputs@plt+0x50540>
   61964:	ldr	r4, [r4, #420]	; 0x1a4
   61968:	cmp	r4, #0
   6196c:	bne	61688 <fputs@plt+0x50540>
   61970:	mov	r3, #1
   61974:	mov	r1, #33	; 0x21
   61978:	ldr	r2, [sp, #60]	; 0x3c
   6197c:	mov	r0, r5
   61980:	bl	276a4 <fputs@plt+0x1655c>
   61984:	mov	r0, r5
   61988:	mov	r1, #1
   6198c:	bl	1e6c8 <fputs@plt+0xd580>
   61990:	ldr	r3, [pc, #1560]	; 61fb0 <fputs@plt+0x50e68>
   61994:	mov	r2, r4
   61998:	mov	r1, r4
   6199c:	mov	r0, r5
   619a0:	str	r4, [sp]
   619a4:	bl	2670c <fputs@plt+0x155c4>
   619a8:	b	61688 <fputs@plt+0x50540>
   619ac:	ldr	r3, [r4]
   619b0:	ldr	r3, [r3, #24]
   619b4:	tst	r3, #524288	; 0x80000
   619b8:	beq	6171c <fputs@plt+0x505d4>
   619bc:	mov	r0, r6
   619c0:	bl	16044 <fputs@plt+0x4efc>
   619c4:	cmp	r0, #0
   619c8:	bne	61714 <fputs@plt+0x505cc>
   619cc:	ldr	r3, [r6, #16]
   619d0:	cmp	r3, #0
   619d4:	bne	61714 <fputs@plt+0x505cc>
   619d8:	b	6171c <fputs@plt+0x505d4>
   619dc:	ldr	r3, [r4, #72]	; 0x48
   619e0:	ldr	r8, [r8, #20]
   619e4:	add	r3, r3, #1
   619e8:	str	r3, [r4, #72]	; 0x48
   619ec:	ldr	r3, [sp, #56]	; 0x38
   619f0:	add	r3, r3, #1
   619f4:	str	r3, [sp, #56]	; 0x38
   619f8:	b	617b4 <fputs@plt+0x5066c>
   619fc:	mov	r3, r7
   61a00:	mov	r1, #119	; 0x77
   61a04:	ldr	r2, [r8, #44]	; 0x2c
   61a08:	mov	r0, r5
   61a0c:	bl	276a4 <fputs@plt+0x1655c>
   61a10:	ldr	r8, [r8, #20]
   61a14:	b	61924 <fputs@plt+0x507dc>
   61a18:	cmp	r3, #0
   61a1c:	movne	sl, #0
   61a20:	moveq	sl, #8192	; 0x2000
   61a24:	ldr	r2, [r4, #76]	; 0x4c
   61a28:	orr	r3, sl, #12
   61a2c:	ands	r9, r9, #32
   61a30:	str	r3, [sp, #68]	; 0x44
   61a34:	add	r7, r2, #1
   61a38:	bne	61b50 <fputs@plt+0x50a08>
   61a3c:	mov	r3, r7
   61a40:	mov	r2, r9
   61a44:	str	r7, [r4, #76]	; 0x4c
   61a48:	mov	r1, #25
   61a4c:	mov	r0, r5
   61a50:	bl	276a4 <fputs@plt+0x1655c>
   61a54:	mov	sl, r9
   61a58:	mov	r3, #1
   61a5c:	str	r7, [sp, #88]	; 0x58
   61a60:	mov	r7, r9
   61a64:	str	r3, [sp, #40]	; 0x28
   61a68:	str	r9, [sp, #52]	; 0x34
   61a6c:	ldr	r3, [sp, #44]	; 0x2c
   61a70:	mov	r0, r4
   61a74:	ldr	r2, [sp, #76]	; 0x4c
   61a78:	ldr	r1, [sp, #84]	; 0x54
   61a7c:	str	r3, [sp, #8]
   61a80:	ldr	r3, [sp, #68]	; 0x44
   61a84:	str	r3, [sp, #4]
   61a88:	mov	r3, #0
   61a8c:	str	r3, [sp]
   61a90:	bl	50750 <fputs@plt+0x3f608>
   61a94:	subs	r3, r0, #0
   61a98:	str	r3, [sp, #72]	; 0x48
   61a9c:	beq	61684 <fputs@plt+0x5053c>
   61aa0:	mov	r2, r3
   61aa4:	add	r3, sp, #112	; 0x70
   61aa8:	ldr	r0, [r2, #60]!	; 0x3c
   61aac:	ldr	r1, [r2, #4]
   61ab0:	stmia	r3!, {r0, r1}
   61ab4:	ldr	r3, [sp, #72]	; 0x48
   61ab8:	ldrb	r3, [r3, #40]	; 0x28
   61abc:	str	r3, [sp, #44]	; 0x2c
   61ac0:	ldr	r3, [fp, #24]
   61ac4:	tst	r3, #128	; 0x80
   61ac8:	beq	61ae0 <fputs@plt+0x50998>
   61acc:	mov	r3, #1
   61ad0:	mov	r1, #37	; 0x25
   61ad4:	ldr	r2, [sp, #60]	; 0x3c
   61ad8:	mov	r0, r5
   61adc:	bl	276a4 <fputs@plt+0x1655c>
   61ae0:	cmp	sl, #0
   61ae4:	movne	r3, #0
   61ae8:	bne	61be0 <fputs@plt+0x50a98>
   61aec:	ldr	r3, [r4, #76]	; 0x4c
   61af0:	mvn	r2, #0
   61af4:	mov	r1, r6
   61af8:	mov	r0, r4
   61afc:	add	r3, r3, #1
   61b00:	stm	sp, {r3, sl}
   61b04:	ldr	r3, [sp, #36]	; 0x24
   61b08:	bl	38370 <fputs@plt+0x27228>
   61b0c:	ldr	r3, [r4, #76]	; 0x4c
   61b10:	mov	r7, r0
   61b14:	cmp	r3, r0
   61b18:	ldr	r3, [sp, #44]	; 0x2c
   61b1c:	strlt	r0, [r4, #76]	; 0x4c
   61b20:	cmp	r3, #0
   61b24:	beq	61e84 <fputs@plt+0x50d3c>
   61b28:	ldr	r3, [sp, #56]	; 0x38
   61b2c:	mov	r0, fp
   61b30:	add	r2, r3, #2
   61b34:	asr	r3, r2, #31
   61b38:	bl	1d400 <fputs@plt+0xc2b8>
   61b3c:	subs	r8, r0, #0
   61b40:	bne	61e14 <fputs@plt+0x50ccc>
   61b44:	ldr	r0, [sp, #72]	; 0x48
   61b48:	bl	27c80 <fputs@plt+0x16b38>
   61b4c:	b	61688 <fputs@plt+0x50540>
   61b50:	ldr	r0, [r6, #8]
   61b54:	bl	1a178 <fputs@plt+0x9030>
   61b58:	ldrsh	r3, [r0, #50]	; 0x32
   61b5c:	mov	sl, r0
   61b60:	mov	r1, #57	; 0x39
   61b64:	mov	r0, r5
   61b68:	add	r2, r3, r2
   61b6c:	str	r3, [sp, #40]	; 0x28
   61b70:	ldr	r3, [r4, #72]	; 0x48
   61b74:	str	r2, [r4, #76]	; 0x4c
   61b78:	str	r3, [sp, #52]	; 0x34
   61b7c:	add	r3, r3, #1
   61b80:	ldr	r2, [sp, #52]	; 0x34
   61b84:	str	r3, [r4, #72]	; 0x48
   61b88:	ldr	r3, [sp, #40]	; 0x28
   61b8c:	bl	276a4 <fputs@plt+0x1655c>
   61b90:	mov	r9, r0
   61b94:	mov	r1, sl
   61b98:	mov	r0, r4
   61b9c:	bl	31e60 <fputs@plt+0x20d18>
   61ba0:	mov	r3, #0
   61ba4:	str	r3, [sp, #88]	; 0x58
   61ba8:	b	61a6c <fputs@plt+0x50924>
   61bac:	ldr	r3, [sp, #68]	; 0x44
   61bb0:	mov	r1, r6
   61bb4:	mov	r0, r5
   61bb8:	ldr	r2, [sl, #4]
   61bbc:	lsl	r3, r3, #1
   61bc0:	ldrsh	r3, [r2, r3]
   61bc4:	ldr	r2, [sp, #68]	; 0x44
   61bc8:	add	r2, r7, r2
   61bcc:	str	r2, [sp]
   61bd0:	ldr	r2, [sp, #36]	; 0x24
   61bd4:	bl	382b4 <fputs@plt+0x2716c>
   61bd8:	ldr	r3, [sp, #68]	; 0x44
   61bdc:	add	r3, r3, #1
   61be0:	str	r3, [sp, #68]	; 0x44
   61be4:	ldr	r3, [sp, #40]	; 0x28
   61be8:	ldr	r2, [sp, #68]	; 0x44
   61bec:	cmp	r3, r2
   61bf0:	bgt	61bac <fputs@plt+0x50a64>
   61bf4:	ldr	r3, [sp, #44]	; 0x2c
   61bf8:	cmp	r3, #0
   61bfc:	bne	61b28 <fputs@plt+0x509e0>
   61c00:	mov	r1, sl
   61c04:	ldr	r0, [r4]
   61c08:	ldr	r9, [r4, #76]	; 0x4c
   61c0c:	add	r9, r9, #1
   61c10:	str	r9, [r4, #76]	; 0x4c
   61c14:	bl	1ea8c <fputs@plt+0xd944>
   61c18:	ldr	r3, [sp, #40]	; 0x28
   61c1c:	mov	r2, r7
   61c20:	mov	r1, #49	; 0x31
   61c24:	str	r9, [sp]
   61c28:	mov	r7, r9
   61c2c:	stmib	sp, {r0, r3}
   61c30:	mov	r0, r5
   61c34:	bl	2725c <fputs@plt+0x16114>
   61c38:	mov	r3, r9
   61c3c:	mov	r1, #110	; 0x6e
   61c40:	ldr	r2, [sp, #52]	; 0x34
   61c44:	mov	r0, r5
   61c48:	bl	276a4 <fputs@plt+0x1655c>
   61c4c:	ldr	r3, [sp, #44]	; 0x2c
   61c50:	str	r3, [sp, #40]	; 0x28
   61c54:	ldr	r0, [sp, #72]	; 0x48
   61c58:	bl	27c80 <fputs@plt+0x16b38>
   61c5c:	mov	r3, #0
   61c60:	str	r3, [sp, #56]	; 0x38
   61c64:	ldr	r3, [sp, #64]	; 0x40
   61c68:	cmp	r3, #0
   61c6c:	bne	61ea0 <fputs@plt+0x50d58>
   61c70:	ldr	r3, [sp, #44]	; 0x2c
   61c74:	cmp	r3, #2
   61c78:	ldrne	r9, [sp, #64]	; 0x40
   61c7c:	bne	61c8c <fputs@plt+0x50b44>
   61c80:	mov	r0, r4
   61c84:	bl	27658 <fputs@plt+0x16510>
   61c88:	mov	r9, r0
   61c8c:	add	r3, sp, #100	; 0x64
   61c90:	mov	r2, #55	; 0x37
   61c94:	str	r8, [sp, #4]
   61c98:	mov	r1, r6
   61c9c:	mov	r0, r4
   61ca0:	str	r3, [sp, #12]
   61ca4:	add	r3, sp, #96	; 0x60
   61ca8:	str	r3, [sp, #8]
   61cac:	ldr	r3, [sp, #36]	; 0x24
   61cb0:	str	r3, [sp]
   61cb4:	mov	r3, #8
   61cb8:	bl	32000 <fputs@plt+0x20eb8>
   61cbc:	ldr	r3, [sp, #44]	; 0x2c
   61cc0:	cmp	r3, #2
   61cc4:	bne	61ea0 <fputs@plt+0x50d58>
   61cc8:	mov	r1, r9
   61ccc:	mov	r0, r5
   61cd0:	bl	1c254 <fputs@plt+0xb10c>
   61cd4:	ldrb	r9, [r6, #42]	; 0x2a
   61cd8:	ands	r9, r9, #16
   61cdc:	movne	r9, #0
   61ce0:	bne	61d1c <fputs@plt+0x50bd4>
   61ce4:	ldr	r3, [sp, #36]	; 0x24
   61ce8:	ldr	r2, [sp, #96]	; 0x60
   61cec:	sub	r3, r2, r3
   61cf0:	ldrb	r3, [r8, r3]
   61cf4:	cmp	r3, #0
   61cf8:	moveq	r9, r3
   61cfc:	beq	61d1c <fputs@plt+0x50bd4>
   61d00:	ldr	r3, [sp, #40]	; 0x28
   61d04:	mov	r1, #68	; 0x44
   61d08:	mov	r0, r5
   61d0c:	str	r7, [sp]
   61d10:	str	r3, [sp, #4]
   61d14:	ldr	r3, [sp, #56]	; 0x38
   61d18:	bl	27224 <fputs@plt+0x160dc>
   61d1c:	ldrb	r3, [r6, #42]	; 0x2a
   61d20:	tst	r3, #16
   61d24:	beq	61f00 <fputs@plt+0x50db8>
   61d28:	mov	r0, fp
   61d2c:	ldr	r1, [r6, #56]	; 0x38
   61d30:	bl	1a2a4 <fputs@plt+0x915c>
   61d34:	mov	r2, r0
   61d38:	mov	r1, r6
   61d3c:	mov	r0, r4
   61d40:	str	r2, [sp, #36]	; 0x24
   61d44:	bl	39728 <fputs@plt+0x285e0>
   61d48:	ldr	r2, [sp, #36]	; 0x24
   61d4c:	mvn	r3, #9
   61d50:	mov	r1, #12
   61d54:	mov	r0, r5
   61d58:	str	r7, [sp]
   61d5c:	strd	r2, [sp, #4]
   61d60:	mov	r3, #1
   61d64:	mov	r2, #0
   61d68:	bl	2725c <fputs@plt+0x16114>
   61d6c:	mov	r1, #2
   61d70:	mov	r0, r5
   61d74:	bl	19404 <fputs@plt+0x82bc>
   61d78:	mov	r0, r4
   61d7c:	bl	15bc4 <fputs@plt+0x4a7c>
   61d80:	ldr	r3, [sp, #44]	; 0x2c
   61d84:	cmp	r3, #1
   61d88:	bne	61f68 <fputs@plt+0x50e20>
   61d8c:	ldr	r3, [r4, #416]	; 0x1a0
   61d90:	cmp	r3, #0
   61d94:	strbeq	r3, [r4, #20]
   61d98:	mov	r0, r5
   61d9c:	ldr	r1, [sp, #56]	; 0x38
   61da0:	bl	15144 <fputs@plt+0x3ffc>
   61da4:	ldr	r0, [sp, #72]	; 0x48
   61da8:	bl	27c80 <fputs@plt+0x16b38>
   61dac:	ldr	r3, [sp, #64]	; 0x40
   61db0:	cmp	r3, #0
   61db4:	bne	6192c <fputs@plt+0x507e4>
   61db8:	ldrb	r3, [r6, #42]	; 0x2a
   61dbc:	tst	r3, #16
   61dc0:	bne	6192c <fputs@plt+0x507e4>
   61dc4:	cmp	sl, #0
   61dc8:	bne	61ddc <fputs@plt+0x50c94>
   61dcc:	mov	r1, #61	; 0x3d
   61dd0:	mov	r0, r5
   61dd4:	ldr	r2, [sp, #96]	; 0x60
   61dd8:	bl	27640 <fputs@plt+0x164f8>
   61ddc:	ldr	r6, [r6, #8]
   61de0:	cmp	r6, #0
   61de4:	beq	6192c <fputs@plt+0x507e4>
   61de8:	ldr	r3, [sp, #80]	; 0x50
   61dec:	mov	r1, #61	; 0x3d
   61df0:	mov	r0, r5
   61df4:	ldr	r2, [sp, #100]	; 0x64
   61df8:	add	r2, r3, r2
   61dfc:	bl	27640 <fputs@plt+0x164f8>
   61e00:	ldr	r3, [sp, #80]	; 0x50
   61e04:	ldr	r6, [r6, #20]
   61e08:	add	r3, r3, #1
   61e0c:	str	r3, [sp, #80]	; 0x50
   61e10:	b	61de0 <fputs@plt+0x50c98>
   61e14:	ldr	r3, [sp, #56]	; 0x38
   61e18:	mov	r1, #1
   61e1c:	add	r2, r3, #1
   61e20:	bl	10f20 <memset@plt>
   61e24:	ldr	r3, [sp, #56]	; 0x38
   61e28:	mov	r2, #0
   61e2c:	add	r3, r8, r3
   61e30:	strb	r2, [r3, #1]
   61e34:	ldr	r3, [sp, #112]	; 0x70
   61e38:	cmp	r3, r2
   61e3c:	ldrge	r1, [sp, #36]	; 0x24
   61e40:	subge	r3, r3, r1
   61e44:	strbge	r2, [r8, r3]
   61e48:	ldr	r3, [sp, #116]	; 0x74
   61e4c:	cmp	r3, #0
   61e50:	ldrge	r2, [sp, #36]	; 0x24
   61e54:	subge	r3, r3, r2
   61e58:	movge	r2, #0
   61e5c:	strbge	r2, [r8, r3]
   61e60:	cmp	r9, #0
   61e64:	beq	61e74 <fputs@plt+0x50d2c>
   61e68:	mov	r1, r9
   61e6c:	mov	r0, r5
   61e70:	bl	23464 <fputs@plt+0x1231c>
   61e74:	ldr	r0, [r5, #24]
   61e78:	bl	2703c <fputs@plt+0x15ef4>
   61e7c:	str	r0, [sp, #56]	; 0x38
   61e80:	b	61c64 <fputs@plt+0x50b1c>
   61e84:	mov	r3, r7
   61e88:	mov	r1, #129	; 0x81
   61e8c:	ldr	r2, [sp, #88]	; 0x58
   61e90:	mov	r0, r5
   61e94:	bl	276a4 <fputs@plt+0x1655c>
   61e98:	mov	r3, #1
   61e9c:	b	61c50 <fputs@plt+0x50b08>
   61ea0:	ldr	r3, [sp, #44]	; 0x2c
   61ea4:	cmp	r3, #0
   61ea8:	bne	61cd4 <fputs@plt+0x50b8c>
   61eac:	cmp	sl, #0
   61eb0:	beq	61ee0 <fputs@plt+0x50d98>
   61eb4:	mov	r1, #108	; 0x6c
   61eb8:	mov	r0, r5
   61ebc:	ldr	r2, [sp, #52]	; 0x34
   61ec0:	bl	27640 <fputs@plt+0x164f8>
   61ec4:	mov	r9, r0
   61ec8:	mov	r3, r7
   61ecc:	ldr	r2, [sp, #52]	; 0x34
   61ed0:	mov	r1, #101	; 0x65
   61ed4:	mov	r0, r5
   61ed8:	bl	276a4 <fputs@plt+0x1655c>
   61edc:	b	61d1c <fputs@plt+0x50bd4>
   61ee0:	mov	r3, sl
   61ee4:	mov	r1, #130	; 0x82
   61ee8:	str	r7, [sp]
   61eec:	mov	r0, r5
   61ef0:	ldr	r2, [sp, #88]	; 0x58
   61ef4:	bl	2713c <fputs@plt+0x15ff4>
   61ef8:	mov	r9, r0
   61efc:	b	61d1c <fputs@plt+0x50bd4>
   61f00:	ldrb	r2, [r4, #18]
   61f04:	ldr	r1, [sp, #48]	; 0x30
   61f08:	ldr	r3, [sp, #96]	; 0x60
   61f0c:	clz	r2, r2
   61f10:	lsr	r2, r2, #5
   61f14:	cmp	r1, #0
   61f18:	mvnne	r1, #0
   61f1c:	bne	61f2c <fputs@plt+0x50de4>
   61f20:	ldr	r1, [sp, #116]	; 0x74
   61f24:	cmp	r1, r3
   61f28:	mvneq	r1, #0
   61f2c:	mov	r0, r4
   61f30:	str	r7, [sp, #4]
   61f34:	str	r2, [sp, #12]
   61f38:	ldr	r2, [sp, #40]	; 0x28
   61f3c:	str	r1, [sp, #24]
   61f40:	ldr	r1, [sp, #44]	; 0x2c
   61f44:	str	r2, [sp, #8]
   61f48:	ldr	r2, [sp, #100]	; 0x64
   61f4c:	str	r1, [sp, #20]
   61f50:	mov	r1, #10
   61f54:	str	r2, [sp]
   61f58:	str	r1, [sp, #16]
   61f5c:	mov	r1, r6
   61f60:	ldr	r2, [sp, #92]	; 0x5c
   61f64:	bl	612ec <fputs@plt+0x501a4>
   61f68:	ldr	r3, [sp, #44]	; 0x2c
   61f6c:	cmp	r3, #0
   61f70:	bne	61d98 <fputs@plt+0x50c50>
   61f74:	cmp	sl, #0
   61f78:	beq	61fa0 <fputs@plt+0x50e58>
   61f7c:	add	r3, r9, #1
   61f80:	mov	r1, #7
   61f84:	ldr	r2, [sp, #52]	; 0x34
   61f88:	mov	r0, r5
   61f8c:	bl	276a4 <fputs@plt+0x1655c>
   61f90:	mov	r1, r9
   61f94:	mov	r0, r5
   61f98:	bl	1c254 <fputs@plt+0xb10c>
   61f9c:	b	61dac <fputs@plt+0x50c64>
   61fa0:	mov	r1, r9
   61fa4:	mov	r0, r5
   61fa8:	bl	2785c <fputs@plt+0x16714>
   61fac:	b	61f90 <fputs@plt+0x50e48>
   61fb0:	ldrdeq	r8, [r7], -r7
   61fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61fb8:	sub	sp, sp, #148	; 0x94
   61fbc:	mov	sl, r1
   61fc0:	mov	fp, r0
   61fc4:	str	r3, [sp, #80]	; 0x50
   61fc8:	ldrb	r3, [sp, #196]	; 0xc4
   61fcc:	str	r2, [sp, #88]	; 0x58
   61fd0:	str	r3, [sp, #92]	; 0x5c
   61fd4:	ldrb	r3, [sp, #200]	; 0xc8
   61fd8:	str	r3, [sp, #44]	; 0x2c
   61fdc:	ldr	r3, [sp, #192]	; 0xc0
   61fe0:	adds	r3, r3, #0
   61fe4:	movne	r3, #1
   61fe8:	str	r3, [sp, #96]	; 0x60
   61fec:	ldr	r3, [r0]
   61ff0:	str	r3, [sp, #76]	; 0x4c
   61ff4:	bl	271cc <fputs@plt+0x16084>
   61ff8:	ldrsh	r3, [sl, #34]	; 0x22
   61ffc:	mov	r4, r0
   62000:	str	r3, [sp, #40]	; 0x28
   62004:	ldrb	r3, [sl, #42]	; 0x2a
   62008:	ands	r3, r3, #32
   6200c:	moveq	r2, #1
   62010:	streq	r3, [sp, #36]	; 0x24
   62014:	streq	r2, [sp, #72]	; 0x48
   62018:	beq	62030 <fputs@plt+0x50ee8>
   6201c:	ldr	r0, [sl, #8]
   62020:	bl	1a178 <fputs@plt+0x9030>
   62024:	ldrh	r3, [r0, #50]	; 0x32
   62028:	str	r0, [sp, #36]	; 0x24
   6202c:	str	r3, [sp, #72]	; 0x48
   62030:	ldr	r3, [sp, #188]	; 0xbc
   62034:	mov	r5, #0
   62038:	add	r8, r3, #1
   6203c:	ldr	r3, [sp, #40]	; 0x28
   62040:	cmp	r5, r3
   62044:	blt	62104 <fputs@plt+0x50fbc>
   62048:	ldr	r7, [sl, #24]
   6204c:	cmp	r7, #0
   62050:	bne	6223c <fputs@plt+0x510f4>
   62054:	ldr	r3, [sp, #36]	; 0x24
   62058:	ldr	r2, [sp, #92]	; 0x5c
   6205c:	clz	r3, r3
   62060:	lsr	r3, r3, #5
   62064:	cmp	r2, #0
   62068:	moveq	r3, #0
   6206c:	cmp	r3, #0
   62070:	streq	r3, [sp, #40]	; 0x28
   62074:	streq	r3, [sp, #52]	; 0x34
   62078:	streq	r3, [sp, #64]	; 0x40
   6207c:	beq	62514 <fputs@plt+0x513cc>
   62080:	ldr	r0, [r4, #24]
   62084:	bl	2703c <fputs@plt+0x15ef4>
   62088:	ldr	r3, [sp, #44]	; 0x2c
   6208c:	mov	r5, r0
   62090:	cmp	r3, #10
   62094:	movne	r6, r3
   62098:	bne	620a8 <fputs@plt+0x50f60>
   6209c:	ldrb	r6, [sl, #43]	; 0x2b
   620a0:	cmp	r6, #10
   620a4:	beq	62ab4 <fputs@plt+0x5196c>
   620a8:	ldr	r3, [sp, #192]	; 0xc0
   620ac:	cmp	r3, #0
   620b0:	beq	620d8 <fputs@plt+0x50f90>
   620b4:	ldrd	r2, [sp, #188]	; 0xbc
   620b8:	mov	r1, #79	; 0x4f
   620bc:	mov	r0, r4
   620c0:	str	r3, [sp]
   620c4:	mov	r3, r5
   620c8:	bl	2713c <fputs@plt+0x15ff4>
   620cc:	mov	r1, #144	; 0x90
   620d0:	mov	r0, r4
   620d4:	bl	19404 <fputs@plt+0x82bc>
   620d8:	ldr	r2, [sp, #44]	; 0x2c
   620dc:	sub	r3, r6, #5
   620e0:	clz	r3, r3
   620e4:	lsr	r3, r3, #5
   620e8:	cmp	r2, #5
   620ec:	moveq	r3, #0
   620f0:	cmp	r3, #0
   620f4:	ldrne	r3, [sl, #8]
   620f8:	bne	623d4 <fputs@plt+0x5128c>
   620fc:	str	r3, [sp, #40]	; 0x28
   62100:	b	62390 <fputs@plt+0x51248>
   62104:	ldrsh	r3, [sl, #32]
   62108:	cmp	r3, r5
   6210c:	beq	621c0 <fputs@plt+0x51078>
   62110:	ldr	r3, [sp, #212]	; 0xd4
   62114:	cmp	r3, #0
   62118:	beq	62128 <fputs@plt+0x50fe0>
   6211c:	ldr	r3, [r3, r5, lsl #2]
   62120:	cmp	r3, #0
   62124:	blt	621c0 <fputs@plt+0x51078>
   62128:	ldr	r3, [sl, #4]
   6212c:	lsl	r9, r5, #4
   62130:	add	r3, r3, r9
   62134:	ldrb	r6, [r3, #12]
   62138:	cmp	r6, #0
   6213c:	beq	621c0 <fputs@plt+0x51078>
   62140:	ldr	r2, [sp, #44]	; 0x2c
   62144:	cmp	r2, #10
   62148:	movne	r6, r2
   6214c:	bne	62158 <fputs@plt+0x51010>
   62150:	cmp	r6, #10
   62154:	beq	62170 <fputs@plt+0x51028>
   62158:	cmp	r6, #5
   6215c:	add	r7, r8, r5
   62160:	bne	621c8 <fputs@plt+0x51080>
   62164:	ldr	r3, [r3, #4]
   62168:	cmp	r3, #0
   6216c:	bne	62200 <fputs@plt+0x510b8>
   62170:	mov	r0, fp
   62174:	mov	r6, #2
   62178:	bl	15bc4 <fputs@plt+0x4a7c>
   6217c:	ldrd	r2, [sl]
   62180:	ldr	r1, [pc, #2376]	; 62ad0 <fputs@plt+0x51988>
   62184:	ldr	r0, [sp, #76]	; 0x4c
   62188:	ldr	r3, [r3, r9]
   6218c:	bl	37250 <fputs@plt+0x26108>
   62190:	mvn	r3, #0
   62194:	mov	r1, #20
   62198:	movw	r2, #1299	; 0x513
   6219c:	stmib	sp, {r0, r3}
   621a0:	add	r3, r8, r5
   621a4:	mov	r0, r4
   621a8:	str	r3, [sp]
   621ac:	mov	r3, r6
   621b0:	bl	2725c <fputs@plt+0x16114>
   621b4:	mov	r1, #1
   621b8:	mov	r0, r4
   621bc:	bl	19404 <fputs@plt+0x82bc>
   621c0:	add	r5, r5, #1
   621c4:	b	6203c <fputs@plt+0x50ef4>
   621c8:	sub	r3, r6, #1
   621cc:	cmp	r3, #3
   621d0:	ldrls	pc, [pc, r3, lsl #2]
   621d4:	b	62200 <fputs@plt+0x510b8>
   621d8:	andeq	r2, r6, ip, ror r1
   621dc:	andeq	r2, r6, r0, ror r1
   621e0:	andeq	r2, r6, ip, ror r1
   621e4:	andeq	r2, r6, r8, ror #3
   621e8:	mov	r2, r7
   621ec:	mov	r1, #76	; 0x4c
   621f0:	ldr	r3, [sp, #204]	; 0xcc
   621f4:	mov	r0, r4
   621f8:	bl	276a4 <fputs@plt+0x1655c>
   621fc:	b	621c0 <fputs@plt+0x51078>
   62200:	mov	r2, r7
   62204:	mov	r1, #77	; 0x4d
   62208:	mov	r0, r4
   6220c:	bl	27640 <fputs@plt+0x164f8>
   62210:	ldr	r3, [sl, #4]
   62214:	mov	r6, r0
   62218:	mov	r2, r7
   6221c:	mov	r0, fp
   62220:	add	r9, r3, r9
   62224:	ldr	r1, [r9, #4]
   62228:	bl	4d0a0 <fputs@plt+0x3bf58>
   6222c:	mov	r1, r6
   62230:	mov	r0, r4
   62234:	bl	1c254 <fputs@plt+0xb10c>
   62238:	b	621c0 <fputs@plt+0x51078>
   6223c:	ldr	r3, [sp, #76]	; 0x4c
   62240:	ldr	r5, [r3, #24]
   62244:	ands	r5, r5, #8192	; 0x2000
   62248:	bne	62054 <fputs@plt+0x50f0c>
   6224c:	ldr	r3, [sp, #188]	; 0xbc
   62250:	add	r3, r3, #1
   62254:	str	r3, [fp, #100]	; 0x64
   62258:	ldr	r3, [sp, #44]	; 0x2c
   6225c:	cmp	r3, #10
   62260:	movne	r6, r3
   62264:	moveq	r6, #2
   62268:	ldr	r3, [r7]
   6226c:	cmp	r3, r5
   62270:	ble	62054 <fputs@plt+0x50f0c>
   62274:	mov	r3, #20
   62278:	mul	r9, r3, r5
   6227c:	ldr	r3, [r7, #4]
   62280:	ldr	r3, [r3, r9]
   62284:	str	r3, [sp, #40]	; 0x28
   62288:	ldr	r3, [sp, #212]	; 0xd4
   6228c:	cmp	r3, #0
   62290:	bne	622d8 <fputs@plt+0x51190>
   62294:	ldr	r0, [r4, #24]
   62298:	bl	2703c <fputs@plt+0x15ef4>
   6229c:	mov	r2, r0
   622a0:	mov	r8, r0
   622a4:	ldr	r1, [sp, #40]	; 0x28
   622a8:	mov	r3, #16
   622ac:	mov	r0, fp
   622b0:	bl	4e780 <fputs@plt+0x3d638>
   622b4:	cmp	r6, #4
   622b8:	bne	6232c <fputs@plt+0x511e4>
   622bc:	mov	r0, r4
   622c0:	ldr	r1, [sp, #204]	; 0xcc
   622c4:	bl	2785c <fputs@plt+0x16714>
   622c8:	mov	r1, r8
   622cc:	mov	r0, r4
   622d0:	bl	15144 <fputs@plt+0x3ffc>
   622d4:	b	62324 <fputs@plt+0x511dc>
   622d8:	mov	r2, #24
   622dc:	mov	r1, #0
   622e0:	add	r0, sp, #116	; 0x74
   622e4:	bl	10f20 <memset@plt>
   622e8:	ldr	r3, [pc, #2020]	; 62ad4 <fputs@plt+0x5198c>
   622ec:	add	r0, sp, #116	; 0x74
   622f0:	ldr	r1, [sp, #40]	; 0x28
   622f4:	str	r3, [sp, #120]	; 0x78
   622f8:	ldr	r3, [sp, #212]	; 0xd4
   622fc:	str	r3, [sp, #140]	; 0x8c
   62300:	bl	1981c <fputs@plt+0x86d4>
   62304:	ldr	r3, [sp, #92]	; 0x5c
   62308:	cmp	r3, #0
   6230c:	ldrbeq	r3, [sp, #136]	; 0x88
   62310:	biceq	r3, r3, #2
   62314:	strbeq	r3, [sp, #136]	; 0x88
   62318:	ldrb	r3, [sp, #136]	; 0x88
   6231c:	cmp	r3, #0
   62320:	bne	62294 <fputs@plt+0x5114c>
   62324:	add	r5, r5, #1
   62328:	b	62268 <fputs@plt+0x51120>
   6232c:	ldr	r3, [r7, #4]
   62330:	mov	r2, #3
   62334:	movw	r1, #275	; 0x113
   62338:	mov	r0, fp
   6233c:	add	r9, r3, r9
   62340:	ldr	r3, [r9, #4]
   62344:	cmp	r3, #0
   62348:	ldreq	r3, [sl]
   6234c:	cmp	r6, #5
   62350:	str	r2, [sp, #4]
   62354:	mov	r2, #0
   62358:	moveq	r6, #2
   6235c:	str	r2, [sp]
   62360:	mov	r2, r6
   62364:	bl	272b8 <fputs@plt+0x16170>
   62368:	b	622c8 <fputs@plt+0x51180>
   6236c:	ldrb	r2, [r3, #54]	; 0x36
   62370:	sub	r2, r2, #3
   62374:	cmp	r2, #1
   62378:	bhi	623d0 <fputs@plt+0x51288>
   6237c:	mov	r1, #13
   62380:	mov	r0, r4
   62384:	mov	r6, #5
   62388:	bl	271b0 <fputs@plt+0x16068>
   6238c:	str	r0, [sp, #40]	; 0x28
   62390:	mov	r1, #70	; 0x46
   62394:	mov	r0, r4
   62398:	ldr	r2, [sp, #80]	; 0x50
   6239c:	ldr	r3, [sp, #188]	; 0xbc
   623a0:	str	r3, [sp]
   623a4:	mov	r3, r5
   623a8:	bl	2713c <fputs@plt+0x15ff4>
   623ac:	sub	r3, r6, #1
   623b0:	cmp	r3, #4
   623b4:	ldrls	pc, [pc, r3, lsl #2]
   623b8:	b	623e4 <fputs@plt+0x5129c>
   623bc:	andeq	r2, r6, r8, ror #7
   623c0:	andeq	r2, r6, r8, ror #7
   623c4:	andeq	r2, r6, r8, ror #7
   623c8:	muleq	r6, r8, r5
   623cc:	andeq	r2, r6, r4, lsl #8
   623d0:	ldr	r3, [r3, #20]
   623d4:	cmp	r3, #0
   623d8:	bne	6236c <fputs@plt+0x51224>
   623dc:	mov	r6, #5
   623e0:	b	620fc <fputs@plt+0x50fb4>
   623e4:	mov	r6, #2
   623e8:	mov	r2, sl
   623ec:	mov	r1, r6
   623f0:	mov	r0, fp
   623f4:	bl	37cac <fputs@plt+0x26b64>
   623f8:	mov	r3, #0
   623fc:	str	r3, [sp, #52]	; 0x34
   62400:	b	624dc <fputs@plt+0x51394>
   62404:	ldr	r3, [sp, #76]	; 0x4c
   62408:	ldr	r3, [r3, #24]
   6240c:	tst	r3, #262144	; 0x40000
   62410:	bne	62468 <fputs@plt+0x51320>
   62414:	ldr	r3, [fp]
   62418:	ldr	r3, [r3, #24]
   6241c:	tst	r3, #524288	; 0x80000
   62420:	bne	62574 <fputs@plt+0x5142c>
   62424:	ldr	r3, [sl, #8]
   62428:	cmp	r3, #0
   6242c:	beq	625a8 <fputs@plt+0x51460>
   62430:	ldr	r3, [fp, #416]	; 0x1a0
   62434:	mov	r6, #1
   62438:	mov	r8, #0
   6243c:	mvn	r9, #0
   62440:	mov	r1, sl
   62444:	mov	r0, fp
   62448:	ldr	r2, [sp, #80]	; 0x50
   6244c:	cmp	r3, #0
   62450:	moveq	r3, fp
   62454:	strb	r6, [r3, #20]
   62458:	strd	r8, [sp]
   6245c:	ldr	r3, [sp, #184]	; 0xb8
   62460:	bl	4ef40 <fputs@plt+0x3ddf8>
   62464:	b	624d8 <fputs@plt+0x51390>
   62468:	mov	r3, #0
   6246c:	mov	r2, #109	; 0x6d
   62470:	mov	r1, sl
   62474:	mov	r0, fp
   62478:	str	r3, [sp]
   6247c:	bl	1c030 <fputs@plt+0xaee8>
   62480:	subs	r2, r0, #0
   62484:	beq	62414 <fputs@plt+0x512cc>
   62488:	ldr	r3, [fp, #416]	; 0x1a0
   6248c:	mov	r6, #1
   62490:	mov	r8, #0
   62494:	mov	r9, #5
   62498:	mov	r1, sl
   6249c:	mov	r0, fp
   624a0:	cmp	r3, #0
   624a4:	moveq	r3, fp
   624a8:	strb	r6, [r3, #20]
   624ac:	mvn	r3, #0
   624b0:	str	r6, [sp, #8]
   624b4:	strd	r8, [sp, #12]
   624b8:	str	r3, [sp, #24]
   624bc:	ldr	r3, [sp, #188]	; 0xbc
   624c0:	str	r3, [sp, #4]
   624c4:	ldr	r3, [sp, #184]	; 0xb8
   624c8:	str	r6, [sp, #20]
   624cc:	str	r3, [sp]
   624d0:	ldr	r3, [sp, #80]	; 0x50
   624d4:	bl	612ec <fputs@plt+0x501a4>
   624d8:	str	r6, [sp, #52]	; 0x34
   624dc:	mov	r1, r5
   624e0:	mov	r0, r4
   624e4:	bl	15144 <fputs@plt+0x3ffc>
   624e8:	ldr	r3, [sp, #40]	; 0x28
   624ec:	cmp	r3, #0
   624f0:	ldreq	r3, [sp, #40]	; 0x28
   624f4:	streq	r3, [sp, #64]	; 0x40
   624f8:	beq	62514 <fputs@plt+0x513cc>
   624fc:	mov	r1, #13
   62500:	bl	271b0 <fputs@plt+0x16068>
   62504:	str	r0, [sp, #64]	; 0x40
   62508:	mov	r0, r4
   6250c:	ldr	r1, [sp, #40]	; 0x28
   62510:	bl	1c254 <fputs@plt+0xb10c>
   62514:	ldr	r2, [sp, #192]	; 0xc0
   62518:	mvn	r3, #0
   6251c:	ldr	r5, [sl, #8]
   62520:	str	r3, [sp, #68]	; 0x44
   62524:	mov	r3, #0
   62528:	add	r2, r2, #1
   6252c:	str	r3, [sp, #60]	; 0x3c
   62530:	str	r2, [sp, #108]	; 0x6c
   62534:	cmp	r5, #0
   62538:	bne	625b0 <fputs@plt+0x51468>
   6253c:	ldr	r3, [sp, #40]	; 0x28
   62540:	cmp	r3, #0
   62544:	beq	62560 <fputs@plt+0x51418>
   62548:	add	r1, r3, #1
   6254c:	mov	r0, r4
   62550:	bl	2785c <fputs@plt+0x16714>
   62554:	mov	r0, r4
   62558:	ldr	r1, [sp, #64]	; 0x40
   6255c:	bl	1c254 <fputs@plt+0xb10c>
   62560:	ldr	r2, [sp, #52]	; 0x34
   62564:	ldr	r3, [sp, #208]	; 0xd0
   62568:	str	r2, [r3]
   6256c:	add	sp, sp, #148	; 0x94
   62570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62574:	mov	r0, sl
   62578:	bl	16044 <fputs@plt+0x4efc>
   6257c:	subs	r2, r0, #0
   62580:	movne	r2, #0
   62584:	bne	62488 <fputs@plt+0x51340>
   62588:	ldr	r3, [sl, #16]
   6258c:	cmp	r3, #0
   62590:	bne	62488 <fputs@plt+0x51340>
   62594:	b	62424 <fputs@plt+0x512dc>
   62598:	mov	r0, r4
   6259c:	ldr	r1, [sp, #204]	; 0xcc
   625a0:	bl	2785c <fputs@plt+0x16714>
   625a4:	b	623f8 <fputs@plt+0x512b0>
   625a8:	mov	r3, #1
   625ac:	b	623fc <fputs@plt+0x512b4>
   625b0:	ldr	r1, [sp, #60]	; 0x3c
   625b4:	ldr	r2, [sp, #88]	; 0x58
   625b8:	ldr	r2, [r2, r1, lsl #2]
   625bc:	cmp	r2, #0
   625c0:	beq	626d4 <fputs@plt+0x5158c>
   625c4:	cmp	r3, #0
   625c8:	bne	625e0 <fputs@plt+0x51498>
   625cc:	ldr	r3, [sp, #188]	; 0xbc
   625d0:	mov	r1, sl
   625d4:	mov	r0, r4
   625d8:	add	r2, r3, #1
   625dc:	bl	2731c <fputs@plt+0x161d4>
   625e0:	ldr	r0, [r4, #24]
   625e4:	bl	2703c <fputs@plt+0x15ef4>
   625e8:	ldr	r3, [r5, #36]	; 0x24
   625ec:	str	r0, [sp, #56]	; 0x38
   625f0:	cmp	r3, #0
   625f4:	beq	62638 <fputs@plt+0x514f0>
   625f8:	ldr	r2, [sp, #60]	; 0x3c
   625fc:	mov	r1, #25
   62600:	mov	r0, r4
   62604:	ldr	r3, [sp, #88]	; 0x58
   62608:	ldr	r3, [r3, r2, lsl #2]
   6260c:	mov	r2, #0
   62610:	bl	276a4 <fputs@plt+0x1655c>
   62614:	mov	r0, fp
   62618:	ldr	r1, [r5, #36]	; 0x24
   6261c:	ldr	r3, [sp, #188]	; 0xbc
   62620:	ldr	r2, [sp, #56]	; 0x38
   62624:	add	r3, r3, #1
   62628:	str	r3, [fp, #100]	; 0x64
   6262c:	bl	4ed58 <fputs@plt+0x3dc10>
   62630:	mov	r3, #0
   62634:	str	r3, [fp, #100]	; 0x64
   62638:	ldrh	r1, [r5, #52]	; 0x34
   6263c:	mov	r0, fp
   62640:	mov	r6, #0
   62644:	bl	155f0 <fputs@plt+0x44a8>
   62648:	ldr	r3, [sp, #188]	; 0xbc
   6264c:	mov	r9, r0
   62650:	mov	r8, #20
   62654:	add	r7, r3, #1
   62658:	ldrh	r3, [r5, #52]	; 0x34
   6265c:	cmp	r3, r6
   62660:	bgt	626e8 <fputs@plt+0x515a0>
   62664:	ldr	r1, [sp, #60]	; 0x3c
   62668:	mov	r0, r4
   6266c:	ldr	r2, [sp, #88]	; 0x58
   62670:	ldr	r2, [r2, r1, lsl #2]
   62674:	mov	r1, #49	; 0x31
   62678:	str	r2, [sp]
   6267c:	mov	r2, r9
   62680:	bl	2713c <fputs@plt+0x15ff4>
   62684:	ldrh	r2, [r5, #52]	; 0x34
   62688:	mov	r1, r9
   6268c:	mov	r0, fp
   62690:	bl	1d088 <fputs@plt+0xbf40>
   62694:	ldr	r3, [sp, #36]	; 0x24
   62698:	ldr	r2, [sp, #92]	; 0x5c
   6269c:	sub	r3, r5, r3
   626a0:	clz	r3, r3
   626a4:	lsr	r3, r3, #5
   626a8:	cmp	r2, #0
   626ac:	str	r3, [sp, #100]	; 0x64
   626b0:	ldr	r3, [sp, #96]	; 0x60
   626b4:	movne	r3, #0
   626b8:	ldr	r2, [sp, #100]	; 0x64
   626bc:	tst	r2, r3
   626c0:	beq	62794 <fputs@plt+0x5164c>
   626c4:	mov	r0, r4
   626c8:	ldr	r1, [sp, #56]	; 0x38
   626cc:	bl	15144 <fputs@plt+0x3ffc>
   626d0:	mov	r3, #1
   626d4:	ldr	r2, [sp, #60]	; 0x3c
   626d8:	ldr	r5, [r5, #20]
   626dc:	add	r2, r2, #1
   626e0:	str	r2, [sp, #60]	; 0x3c
   626e4:	b	62534 <fputs@plt+0x513ec>
   626e8:	ldr	r2, [r5, #4]
   626ec:	lsl	r3, r6, #1
   626f0:	ldrsh	r1, [r2, r3]
   626f4:	add	r3, r9, r6
   626f8:	cmn	r1, #2
   626fc:	bne	62738 <fputs@plt+0x515f0>
   62700:	ldr	r2, [r5, #40]	; 0x28
   62704:	mul	r1, r8, r6
   62708:	ldr	r0, [r2, #4]
   6270c:	mov	r2, r3
   62710:	ldr	r1, [r0, r1]
   62714:	mov	r0, fp
   62718:	str	r7, [fp, #100]	; 0x64
   6271c:	bl	4d244 <fputs@plt+0x3c0fc>
   62720:	mov	r3, #0
   62724:	str	r3, [fp, #100]	; 0x64
   62728:	ldr	r3, [sp, #68]	; 0x44
   6272c:	add	r6, r6, #1
   62730:	str	r3, [sp, #68]	; 0x44
   62734:	b	62658 <fputs@plt+0x51510>
   62738:	cmn	r1, #1
   6273c:	beq	62758 <fputs@plt+0x51610>
   62740:	ldrsh	r2, [sl, #32]
   62744:	cmp	r2, r1
   62748:	ldrne	r2, [sp, #188]	; 0xbc
   6274c:	addne	r2, r2, r1
   62750:	addne	r2, r2, #1
   62754:	bne	6277c <fputs@plt+0x51634>
   62758:	ldr	r2, [sp, #68]	; 0x44
   6275c:	cmp	r2, r3
   62760:	beq	6272c <fputs@plt+0x515e4>
   62764:	ldr	r0, [r5, #36]	; 0x24
   62768:	ldr	r2, [sp, #188]	; 0xbc
   6276c:	cmp	r0, #0
   62770:	moveq	r0, r3
   62774:	mvnne	r0, #0
   62778:	str	r0, [sp, #68]	; 0x44
   6277c:	cmp	r1, #0
   62780:	mov	r0, r4
   62784:	movlt	r1, #32
   62788:	movge	r1, #31
   6278c:	bl	276a4 <fputs@plt+0x1655c>
   62790:	b	62728 <fputs@plt+0x515e0>
   62794:	ldrb	r6, [r5, #54]	; 0x36
   62798:	cmp	r6, #0
   6279c:	bne	627ac <fputs@plt+0x51664>
   627a0:	ldrh	r2, [r5, #52]	; 0x34
   627a4:	bl	1d100 <fputs@plt+0xbfb8>
   627a8:	b	626c4 <fputs@plt+0x5157c>
   627ac:	ldr	r3, [sp, #44]	; 0x2c
   627b0:	cmp	r3, #10
   627b4:	movne	r6, r3
   627b8:	bne	627c4 <fputs@plt+0x5167c>
   627bc:	cmp	r6, #10
   627c0:	moveq	r6, #2
   627c4:	ldr	r2, [sp, #60]	; 0x3c
   627c8:	mov	r1, #67	; 0x43
   627cc:	mov	r0, r4
   627d0:	ldr	r3, [sp, #184]	; 0xb8
   627d4:	add	r8, r3, r2
   627d8:	ldrh	r3, [r5, #50]	; 0x32
   627dc:	mov	r2, r8
   627e0:	str	r9, [sp]
   627e4:	str	r3, [sp, #4]
   627e8:	ldr	r3, [sp, #56]	; 0x38
   627ec:	bl	27224 <fputs@plt+0x160dc>
   627f0:	ldr	r3, [sp, #36]	; 0x24
   627f4:	cmp	r5, r3
   627f8:	streq	r9, [sp, #48]	; 0x30
   627fc:	beq	62810 <fputs@plt+0x516c8>
   62800:	mov	r0, fp
   62804:	ldr	r1, [sp, #72]	; 0x48
   62808:	bl	155f0 <fputs@plt+0x44a8>
   6280c:	str	r0, [sp, #48]	; 0x30
   62810:	ldr	r3, [sp, #96]	; 0x60
   62814:	cmp	r6, #5
   62818:	orreq	r3, r3, #1
   6281c:	cmp	r3, #0
   62820:	beq	62874 <fputs@plt+0x5172c>
   62824:	ldrb	r3, [sl, #42]	; 0x2a
   62828:	tst	r3, #32
   6282c:	bne	6291c <fputs@plt+0x517d4>
   62830:	mov	r2, r8
   62834:	mov	r1, #113	; 0x71
   62838:	ldr	r3, [sp, #48]	; 0x30
   6283c:	mov	r0, r4
   62840:	bl	276a4 <fputs@plt+0x1655c>
   62844:	ldr	r3, [sp, #192]	; 0xc0
   62848:	cmp	r3, #0
   6284c:	beq	62874 <fputs@plt+0x5172c>
   62850:	mov	r1, #79	; 0x4f
   62854:	mov	r0, r4
   62858:	str	r3, [sp]
   6285c:	ldr	r2, [sp, #48]	; 0x30
   62860:	ldr	r3, [sp, #56]	; 0x38
   62864:	bl	2713c <fputs@plt+0x15ff4>
   62868:	mov	r1, #144	; 0x90
   6286c:	mov	r0, r4
   62870:	bl	19404 <fputs@plt+0x82bc>
   62874:	cmp	r6, #0
   62878:	ble	6288c <fputs@plt+0x51744>
   6287c:	cmp	r6, #3
   62880:	ble	62a5c <fputs@plt+0x51914>
   62884:	cmp	r6, #4
   62888:	beq	62aa4 <fputs@plt+0x5195c>
   6288c:	ldr	r3, [fp, #416]	; 0x1a0
   62890:	mov	r2, #1
   62894:	cmp	r3, #0
   62898:	moveq	r3, fp
   6289c:	strb	r2, [r3, #20]
   628a0:	ldr	r3, [sp, #76]	; 0x4c
   628a4:	ldr	r2, [r3, #24]
   628a8:	mov	r3, #0
   628ac:	ands	r2, r2, #262144	; 0x40000
   628b0:	beq	628cc <fputs@plt+0x51784>
   628b4:	mov	r2, #109	; 0x6d
   628b8:	mov	r1, sl
   628bc:	str	r3, [sp]
   628c0:	mov	r0, fp
   628c4:	bl	1c030 <fputs@plt+0xaee8>
   628c8:	mov	r2, r0
   628cc:	mvn	r3, #0
   628d0:	mov	r6, #0
   628d4:	mov	r7, #5
   628d8:	mov	r1, sl
   628dc:	mov	r0, fp
   628e0:	str	r3, [sp, #24]
   628e4:	ldr	r3, [sp, #100]	; 0x64
   628e8:	strd	r6, [sp, #12]
   628ec:	str	r3, [sp, #20]
   628f0:	ldrsh	r3, [sp, #72]	; 0x48
   628f4:	str	r3, [sp, #8]
   628f8:	ldr	r3, [sp, #48]	; 0x30
   628fc:	str	r3, [sp, #4]
   62900:	ldr	r3, [sp, #184]	; 0xb8
   62904:	str	r3, [sp]
   62908:	ldr	r3, [sp, #80]	; 0x50
   6290c:	bl	612ec <fputs@plt+0x501a4>
   62910:	mov	r3, #1
   62914:	str	r3, [sp, #52]	; 0x34
   62918:	b	62a6c <fputs@plt+0x51924>
   6291c:	ldr	r3, [sp, #36]	; 0x24
   62920:	cmp	r5, r3
   62924:	bne	62a54 <fputs@plt+0x5190c>
   62928:	ldr	r3, [sp, #192]	; 0xc0
   6292c:	cmp	r3, #0
   62930:	beq	62874 <fputs@plt+0x5172c>
   62934:	ldr	r3, [sp, #36]	; 0x24
   62938:	mov	r7, #0
   6293c:	ldr	r2, [sp, #48]	; 0x30
   62940:	ldrh	r8, [r3, #50]	; 0x32
   62944:	ldr	r3, [r4, #32]
   62948:	add	r8, r8, r3
   6294c:	ldrb	r3, [r5, #55]	; 0x37
   62950:	and	r3, r3, #3
   62954:	cmp	r3, #2
   62958:	mov	r3, #78	; 0x4e
   6295c:	moveq	r2, r9
   62960:	str	r3, [sp, #84]	; 0x54
   62964:	str	r2, [sp, #104]	; 0x68
   62968:	ldr	r3, [sp, #36]	; 0x24
   6296c:	ldrh	r3, [r3, #50]	; 0x32
   62970:	cmp	r3, r7
   62974:	ble	62874 <fputs@plt+0x5172c>
   62978:	ldr	r3, [sp, #36]	; 0x24
   6297c:	mov	r0, fp
   62980:	ldr	r3, [r3, #32]
   62984:	ldr	r1, [r3, r7, lsl #2]
   62988:	bl	31d4c <fputs@plt+0x20c04>
   6298c:	ldr	r3, [sp, #36]	; 0x24
   62990:	ldr	r1, [sp, #108]	; 0x6c
   62994:	ldr	r2, [r3, #4]
   62998:	lsl	r3, r7, #1
   6299c:	ldrsh	r2, [r2, r3]
   629a0:	ldr	r3, [sp, #36]	; 0x24
   629a4:	add	r2, r1, r2
   629a8:	ldrh	r3, [r3, #50]	; 0x32
   629ac:	str	r0, [sp, #4]
   629b0:	mov	r0, r4
   629b4:	sub	r3, r3, #1
   629b8:	cmp	r3, r7
   629bc:	ldr	r3, [sp, #56]	; 0x38
   629c0:	moveq	r8, r3
   629c4:	ldr	r3, [sp, #84]	; 0x54
   629c8:	moveq	r3, #79	; 0x4f
   629cc:	str	r3, [sp, #84]	; 0x54
   629d0:	mvn	r3, #3
   629d4:	ldr	r1, [sp, #84]	; 0x54
   629d8:	str	r3, [sp, #8]
   629dc:	ldr	r3, [sp, #104]	; 0x68
   629e0:	add	r3, r3, r7
   629e4:	add	r7, r7, #1
   629e8:	str	r3, [sp]
   629ec:	mov	r3, r8
   629f0:	bl	2725c <fputs@plt+0x16114>
   629f4:	mov	r1, #144	; 0x90
   629f8:	mov	r0, r4
   629fc:	bl	19404 <fputs@plt+0x82bc>
   62a00:	b	62968 <fputs@plt+0x51820>
   62a04:	ldr	r3, [sp, #36]	; 0x24
   62a08:	mov	r0, r5
   62a0c:	ldr	r2, [r3, #4]
   62a10:	lsl	r3, r7, #1
   62a14:	ldrsh	r1, [r2, r3]
   62a18:	bl	1576c <fputs@plt+0x4624>
   62a1c:	ldr	r3, [sp, #48]	; 0x30
   62a20:	mov	r2, r8
   62a24:	mov	r1, #47	; 0x2f
   62a28:	add	r3, r3, r7
   62a2c:	add	r7, r7, #1
   62a30:	str	r3, [sp]
   62a34:	mov	r3, r0
   62a38:	mov	r0, r4
   62a3c:	bl	2713c <fputs@plt+0x15ff4>
   62a40:	ldr	r3, [sp, #36]	; 0x24
   62a44:	ldrh	r3, [r3, #50]	; 0x32
   62a48:	cmp	r3, r7
   62a4c:	bgt	62a04 <fputs@plt+0x518bc>
   62a50:	b	62928 <fputs@plt+0x517e0>
   62a54:	mov	r7, #0
   62a58:	b	62a40 <fputs@plt+0x518f8>
   62a5c:	mov	r2, r5
   62a60:	mov	r1, r6
   62a64:	mov	r0, fp
   62a68:	bl	3861c <fputs@plt+0x274d4>
   62a6c:	mov	r0, r4
   62a70:	ldr	r1, [sp, #56]	; 0x38
   62a74:	bl	15144 <fputs@plt+0x3ffc>
   62a78:	ldrh	r2, [r5, #52]	; 0x34
   62a7c:	mov	r1, r9
   62a80:	mov	r0, fp
   62a84:	bl	1d100 <fputs@plt+0xbfb8>
   62a88:	ldr	r3, [sp, #48]	; 0x30
   62a8c:	cmp	r3, r9
   62a90:	beq	626d0 <fputs@plt+0x51588>
   62a94:	mov	r1, r3
   62a98:	ldr	r2, [sp, #72]	; 0x48
   62a9c:	bl	1d100 <fputs@plt+0xbfb8>
   62aa0:	b	626d0 <fputs@plt+0x51588>
   62aa4:	mov	r0, r4
   62aa8:	ldr	r1, [sp, #204]	; 0xcc
   62aac:	bl	2785c <fputs@plt+0x16714>
   62ab0:	b	62a6c <fputs@plt+0x51924>
   62ab4:	ldr	r3, [sp, #192]	; 0xc0
   62ab8:	cmp	r3, #0
   62abc:	moveq	r6, #2
   62ac0:	streq	r3, [sp, #40]	; 0x28
   62ac4:	beq	62390 <fputs@plt+0x51248>
   62ac8:	mov	r6, #2
   62acc:	b	620b4 <fputs@plt+0x50f6c>
   62ad0:	andeq	r9, r7, r1, lsr #16
   62ad4:	andeq	sl, r1, r8, lsl r2
   62ad8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62adc:	sub	sp, sp, #212	; 0xd4
   62ae0:	str	r2, [sp, #48]	; 0x30
   62ae4:	mov	r2, #0
   62ae8:	str	r1, [sp, #80]	; 0x50
   62aec:	str	r3, [sp, #120]	; 0x78
   62af0:	mov	r3, #0
   62af4:	strd	r2, [sp, #160]	; 0xa0
   62af8:	ldr	r3, [r0]
   62afc:	str	r3, [sp, #56]	; 0x38
   62b00:	ldr	r3, [r0, #68]	; 0x44
   62b04:	cmp	r3, #0
   62b08:	beq	62b64 <fputs@plt+0x51a1c>
   62b0c:	mov	r3, #0
   62b10:	str	r3, [sp, #44]	; 0x2c
   62b14:	ldr	r1, [sp, #44]	; 0x2c
   62b18:	ldr	r3, [sp, #164]	; 0xa4
   62b1c:	ldr	r0, [sp, #56]	; 0x38
   62b20:	cmp	r3, #0
   62b24:	ldrne	r2, [sp, #160]	; 0xa0
   62b28:	strne	r2, [r3, #496]	; 0x1f0
   62b2c:	movne	r3, #0
   62b30:	strne	r3, [sp, #164]	; 0xa4
   62b34:	bl	1c334 <fputs@plt+0xb1ec>
   62b38:	ldr	r0, [sp, #56]	; 0x38
   62b3c:	ldr	r1, [sp, #80]	; 0x50
   62b40:	bl	209b0 <fputs@plt+0xf868>
   62b44:	ldr	r1, [sp, #48]	; 0x30
   62b48:	ldr	r0, [sp, #56]	; 0x38
   62b4c:	bl	20124 <fputs@plt+0xefdc>
   62b50:	ldr	r0, [sp, #56]	; 0x38
   62b54:	ldr	r1, [sp, #120]	; 0x78
   62b58:	bl	200a0 <fputs@plt+0xef58>
   62b5c:	add	sp, sp, #212	; 0xd4
   62b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62b64:	ldr	r3, [sp, #56]	; 0x38
   62b68:	ldrb	r3, [r3, #69]	; 0x45
   62b6c:	cmp	r3, #0
   62b70:	str	r3, [sp, #108]	; 0x6c
   62b74:	bne	62b0c <fputs@plt+0x519c4>
   62b78:	mov	r4, r0
   62b7c:	bl	5e7c0 <fputs@plt+0x4d678>
   62b80:	subs	r5, r0, #0
   62b84:	beq	62b0c <fputs@plt+0x519c4>
   62b88:	ldr	r0, [r4]
   62b8c:	ldr	r1, [r5, #64]	; 0x40
   62b90:	bl	1a260 <fputs@plt+0x9118>
   62b94:	add	r3, sp, #152	; 0x98
   62b98:	mov	r2, #110	; 0x6e
   62b9c:	mov	r1, r5
   62ba0:	str	r3, [sp]
   62ba4:	str	r0, [sp, #52]	; 0x34
   62ba8:	mov	r0, r4
   62bac:	ldr	r3, [sp, #48]	; 0x30
   62bb0:	bl	1c030 <fputs@plt+0xaee8>
   62bb4:	ldr	r3, [r5, #12]
   62bb8:	mov	r1, r5
   62bbc:	str	r0, [sp, #112]	; 0x70
   62bc0:	mov	r0, r4
   62bc4:	str	r3, [sp, #124]	; 0x7c
   62bc8:	bl	46f94 <fputs@plt+0x35e4c>
   62bcc:	cmp	r0, #0
   62bd0:	bne	62b0c <fputs@plt+0x519c4>
   62bd4:	mov	r1, r5
   62bd8:	mov	r0, r4
   62bdc:	ldr	r2, [sp, #152]	; 0x98
   62be0:	bl	317dc <fputs@plt+0x20694>
   62be4:	subs	r3, r0, #0
   62be8:	str	r3, [sp, #92]	; 0x5c
   62bec:	bne	62b0c <fputs@plt+0x519c4>
   62bf0:	ldr	r3, [r4, #72]	; 0x48
   62bf4:	ldr	r9, [r5, #8]
   62bf8:	str	r3, [sp, #84]	; 0x54
   62bfc:	add	r3, r3, #1
   62c00:	ldr	r2, [sp, #84]	; 0x54
   62c04:	str	r3, [r4, #72]	; 0x48
   62c08:	str	r3, [sp, #96]	; 0x60
   62c0c:	ldr	r3, [sp, #80]	; 0x50
   62c10:	str	r2, [r3, #52]	; 0x34
   62c14:	ldrb	r3, [r5, #42]	; 0x2a
   62c18:	tst	r3, #32
   62c1c:	ldreq	r3, [sp, #92]	; 0x5c
   62c20:	streq	r3, [sp, #40]	; 0x28
   62c24:	beq	62c34 <fputs@plt+0x51aec>
   62c28:	mov	r0, r9
   62c2c:	bl	1a178 <fputs@plt+0x9030>
   62c30:	str	r0, [sp, #40]	; 0x28
   62c34:	ldr	sl, [sp, #84]	; 0x54
   62c38:	mov	r6, #0
   62c3c:	cmp	r9, #0
   62c40:	bne	62f60 <fputs@plt+0x51e18>
   62c44:	ldrsh	r3, [r5, #34]	; 0x22
   62c48:	add	r2, r6, #2
   62c4c:	ldr	r0, [sp, #56]	; 0x38
   62c50:	add	r3, r3, r6
   62c54:	add	r2, r2, r3, lsl #2
   62c58:	mov	r3, r9
   62c5c:	bl	1d400 <fputs@plt+0xc2b8>
   62c60:	subs	r3, r0, #0
   62c64:	str	r3, [sp, #44]	; 0x2c
   62c68:	beq	62b0c <fputs@plt+0x519c4>
   62c6c:	ldrsh	r3, [r5, #34]	; 0x22
   62c70:	mov	r1, #1
   62c74:	add	r3, r0, r3, lsl #2
   62c78:	str	r3, [sp, #132]	; 0x84
   62c7c:	add	r3, r3, r6, lsl #2
   62c80:	str	r3, [sp, #60]	; 0x3c
   62c84:	add	r3, r6, #1
   62c88:	mov	r2, r3
   62c8c:	ldr	r0, [sp, #60]	; 0x3c
   62c90:	str	r3, [sp, #144]	; 0x90
   62c94:	bl	10f20 <memset@plt>
   62c98:	ldr	r3, [sp, #60]	; 0x3c
   62c9c:	mvn	r1, #0
   62ca0:	add	r6, r3, r6
   62ca4:	mov	r3, r9
   62ca8:	strb	r9, [r6, #1]
   62cac:	ldrsh	r2, [r5, #34]	; 0x22
   62cb0:	cmp	r2, r3
   62cb4:	bgt	62fa8 <fputs@plt+0x51e60>
   62cb8:	mov	r2, #24
   62cbc:	mov	r1, #0
   62cc0:	add	r0, sp, #184	; 0xb8
   62cc4:	bl	10f20 <memset@plt>
   62cc8:	ldr	r3, [sp, #80]	; 0x50
   62ccc:	str	r4, [sp, #176]	; 0xb0
   62cd0:	str	r3, [sp, #180]	; 0xb4
   62cd4:	ldr	r3, [sp, #52]	; 0x34
   62cd8:	lsl	r3, r3, #4
   62cdc:	str	r3, [sp, #64]	; 0x40
   62ce0:	mov	r3, #0
   62ce4:	mov	r7, r3
   62ce8:	str	r3, [sp, #128]	; 0x80
   62cec:	ldr	r3, [sp, #48]	; 0x30
   62cf0:	ldr	r3, [r3]
   62cf4:	cmp	r3, r7
   62cf8:	bgt	62fb8 <fputs@plt+0x51e70>
   62cfc:	ldr	r3, [sp, #108]	; 0x6c
   62d00:	ldr	r2, [sp, #128]	; 0x80
   62d04:	ldrb	r1, [r5, #42]	; 0x2a
   62d08:	add	r3, r3, r2
   62d0c:	uxtb	r3, r3
   62d10:	ubfx	r2, r1, #4, #1
   62d14:	ldr	r1, [sp, #80]	; 0x50
   62d18:	str	r3, [sp, #68]	; 0x44
   62d1c:	mov	r3, #0
   62d20:	rsbs	r2, r2, #0
   62d24:	rsc	r3, r3, #0
   62d28:	strd	r2, [r1, #64]	; 0x40
   62d2c:	ldr	r3, [r4]
   62d30:	ldr	r3, [r3, #24]
   62d34:	tst	r3, #524288	; 0x80000
   62d38:	bne	63114 <fputs@plt+0x51fcc>
   62d3c:	mov	r3, #0
   62d40:	str	r3, [sp, #76]	; 0x4c
   62d44:	mov	lr, #0
   62d48:	ldr	r3, [sp, #132]	; 0x84
   62d4c:	ldr	r2, [r5, #8]
   62d50:	sub	r0, r3, #4
   62d54:	ldr	r3, [sp, #60]	; 0x3c
   62d58:	add	r1, r3, #1
   62d5c:	ldr	r3, [sp, #76]	; 0x4c
   62d60:	and	ip, r3, #1
   62d64:	cmp	r2, #0
   62d68:	bne	631bc <fputs@plt+0x52074>
   62d6c:	mov	r0, r4
   62d70:	bl	271cc <fputs@plt+0x16084>
   62d74:	subs	r6, r0, #0
   62d78:	beq	62b14 <fputs@plt+0x519cc>
   62d7c:	ldrb	r3, [r4, #18]
   62d80:	mov	r1, #1
   62d84:	mov	r0, r4
   62d88:	ldr	r2, [sp, #52]	; 0x34
   62d8c:	cmp	r3, #0
   62d90:	ldrbeq	r3, [r6, #89]	; 0x59
   62d94:	orreq	r3, r3, #4
   62d98:	strbeq	r3, [r6, #89]	; 0x59
   62d9c:	bl	49b98 <fputs@plt+0x38a50>
   62da0:	ldrb	r3, [r5, #42]	; 0x2a
   62da4:	tst	r3, #16
   62da8:	bne	6325c <fputs@plt+0x52114>
   62dac:	ldr	r2, [sp, #76]	; 0x4c
   62db0:	ldr	r3, [sp, #112]	; 0x70
   62db4:	ldr	r1, [r4, #76]	; 0x4c
   62db8:	ldrsh	ip, [r5, #34]	; 0x22
   62dbc:	orrs	r3, r3, r2
   62dc0:	ldr	r3, [sp, #108]	; 0x6c
   62dc4:	movne	r2, #1
   62dc8:	moveq	r2, #0
   62dcc:	add	fp, r1, #2
   62dd0:	add	r0, r1, #1
   62dd4:	str	fp, [r4, #76]	; 0x4c
   62dd8:	and	r3, r3, #1
   62ddc:	orrs	r3, r2, r3
   62de0:	addne	r3, r1, #3
   62de4:	strne	r3, [sp, #92]	; 0x5c
   62de8:	addne	r3, fp, ip
   62dec:	strne	r3, [r4, #76]	; 0x4c
   62df0:	ldr	r3, [r4, #76]	; 0x4c
   62df4:	add	r3, r3, #1
   62df8:	str	r3, [sp, #72]	; 0x48
   62dfc:	ldr	r3, [sp, #68]	; 0x44
   62e00:	cmp	r3, #0
   62e04:	movne	r2, #1
   62e08:	cmp	r2, #0
   62e0c:	ldrne	r3, [sp, #72]	; 0x48
   62e10:	streq	fp, [sp, #72]	; 0x48
   62e14:	strne	r3, [r4, #76]	; 0x4c
   62e18:	ldr	r3, [r4, #76]	; 0x4c
   62e1c:	add	r2, r3, #1
   62e20:	add	r3, r3, ip
   62e24:	str	r3, [r4, #76]	; 0x4c
   62e28:	ldr	r3, [sp, #92]	; 0x5c
   62e2c:	str	r0, [sp, #92]	; 0x5c
   62e30:	str	r2, [sp, #136]	; 0x88
   62e34:	str	r3, [sp, #140]	; 0x8c
   62e38:	ldr	r3, [sp, #124]	; 0x7c
   62e3c:	cmp	r3, #0
   62e40:	beq	62e6c <fputs@plt+0x51d24>
   62e44:	ldr	r3, [r5]
   62e48:	mov	r1, r5
   62e4c:	mov	r0, r4
   62e50:	str	r4, [sp, #164]	; 0xa4
   62e54:	ldr	r2, [r4, #496]	; 0x1f0
   62e58:	str	r3, [r4, #496]	; 0x1f0
   62e5c:	mov	r3, sl
   62e60:	str	r2, [sp, #160]	; 0xa0
   62e64:	ldr	r2, [sp, #120]	; 0x78
   62e68:	bl	54d64 <fputs@plt+0x43c1c>
   62e6c:	add	r0, sp, #176	; 0xb0
   62e70:	ldr	r1, [sp, #120]	; 0x78
   62e74:	bl	301c8 <fputs@plt+0x1f080>
   62e78:	subs	r3, r0, #0
   62e7c:	str	r3, [sp, #36]	; 0x24
   62e80:	bne	62b14 <fputs@plt+0x519cc>
   62e84:	ldrb	r3, [r5, #42]	; 0x2a
   62e88:	tst	r3, #16
   62e8c:	beq	63480 <fputs@plt+0x52338>
   62e90:	ldr	r0, [r4]
   62e94:	ldr	r1, [r5, #56]	; 0x38
   62e98:	bl	1a2a4 <fputs@plt+0x915c>
   62e9c:	ldrsh	r3, [r5, #34]	; 0x22
   62ea0:	mov	r1, #57	; 0x39
   62ea4:	str	r0, [sp, #68]	; 0x44
   62ea8:	ldr	r6, [r4, #8]
   62eac:	ldr	r7, [r4, #72]	; 0x48
   62eb0:	add	sl, r3, #2
   62eb4:	ldr	r3, [sp, #80]	; 0x50
   62eb8:	mov	r0, r6
   62ebc:	mov	r2, r7
   62ec0:	ldr	r3, [r3, #52]	; 0x34
   62ec4:	str	r3, [sp, #52]	; 0x34
   62ec8:	add	r3, r7, #1
   62ecc:	str	r3, [r4, #72]	; 0x48
   62ed0:	mov	r3, sl
   62ed4:	bl	276a4 <fputs@plt+0x1655c>
   62ed8:	ldr	r8, [r4, #76]	; 0x4c
   62edc:	str	r0, [sp, #40]	; 0x28
   62ee0:	mov	r0, r4
   62ee4:	ldr	r1, [sp, #80]	; 0x50
   62ee8:	ldr	r2, [sp, #120]	; 0x78
   62eec:	add	r3, sl, r8
   62ef0:	str	r3, [sp, #72]	; 0x48
   62ef4:	add	r3, r3, #2
   62ef8:	str	r3, [sp, #60]	; 0x3c
   62efc:	str	r3, [r4, #76]	; 0x4c
   62f00:	ldr	r3, [sp, #36]	; 0x24
   62f04:	str	r3, [sp, #8]
   62f08:	mov	r3, #4
   62f0c:	str	r3, [sp, #4]
   62f10:	ldr	r3, [sp, #36]	; 0x24
   62f14:	str	r3, [sp]
   62f18:	bl	50750 <fputs@plt+0x3f608>
   62f1c:	subs	fp, r0, #0
   62f20:	beq	62b14 <fputs@plt+0x519cc>
   62f24:	add	r3, r8, #1
   62f28:	mov	r1, #103	; 0x67
   62f2c:	ldr	r2, [sp, #52]	; 0x34
   62f30:	mov	r0, r6
   62f34:	str	r3, [sp, #64]	; 0x40
   62f38:	bl	276a4 <fputs@plt+0x1655c>
   62f3c:	cmp	r9, #0
   62f40:	add	r3, r8, #2
   62f44:	beq	63274 <fputs@plt+0x5212c>
   62f48:	mov	r2, r3
   62f4c:	mov	r1, r9
   62f50:	mov	r0, r4
   62f54:	bl	4d0a0 <fputs@plt+0x3bf58>
   62f58:	add	r9, r8, #3
   62f5c:	b	632c8 <fputs@plt+0x52180>
   62f60:	ldrb	r2, [r9, #55]	; 0x37
   62f64:	add	r6, r6, #1
   62f68:	ldr	r1, [sp, #40]	; 0x28
   62f6c:	ldr	r3, [r4, #72]	; 0x48
   62f70:	and	r0, r2, #3
   62f74:	sub	r2, r0, #2
   62f78:	ldr	r9, [r9, #20]
   62f7c:	clz	r2, r2
   62f80:	cmp	r1, #0
   62f84:	lsr	r2, r2, #5
   62f88:	moveq	r2, #0
   62f8c:	cmp	r2, #0
   62f90:	ldrne	r2, [sp, #80]	; 0x50
   62f94:	movne	sl, r3
   62f98:	strne	r3, [r2, #52]	; 0x34
   62f9c:	add	r3, r3, #1
   62fa0:	str	r3, [r4, #72]	; 0x48
   62fa4:	b	62c3c <fputs@plt+0x51af4>
   62fa8:	ldr	r0, [sp, #44]	; 0x2c
   62fac:	str	r1, [r0, r3, lsl #2]
   62fb0:	add	r3, r3, #1
   62fb4:	b	62cb0 <fputs@plt+0x51b68>
   62fb8:	mov	r3, #20
   62fbc:	add	r0, sp, #176	; 0xb0
   62fc0:	mul	r8, r3, r7
   62fc4:	ldr	r3, [sp, #48]	; 0x30
   62fc8:	ldr	r3, [r3, #4]
   62fcc:	ldr	r1, [r3, r8]
   62fd0:	bl	301c8 <fputs@plt+0x1f080>
   62fd4:	subs	r6, r0, #0
   62fd8:	bne	62b14 <fputs@plt+0x519cc>
   62fdc:	ldr	r2, [sp, #48]	; 0x30
   62fe0:	ldrsh	r3, [r5, #34]	; 0x22
   62fe4:	ldr	r2, [r2, #4]
   62fe8:	str	r2, [sp, #36]	; 0x24
   62fec:	add	r2, r2, r8
   62ff0:	ldr	fp, [r2, #4]
   62ff4:	cmp	r3, r6
   62ff8:	bgt	63030 <fputs@plt+0x51ee8>
   62ffc:	ldr	r3, [sp, #40]	; 0x28
   63000:	cmp	r3, #0
   63004:	bne	630f8 <fputs@plt+0x51fb0>
   63008:	mov	r0, fp
   6300c:	bl	19ed4 <fputs@plt+0x8d8c>
   63010:	cmp	r0, #0
   63014:	beq	630f8 <fputs@plt+0x51fb0>
   63018:	ldr	r3, [sp, #36]	; 0x24
   6301c:	mvn	r6, #0
   63020:	ldr	r9, [r3, r8]
   63024:	mov	r3, #1
   63028:	str	r3, [sp, #128]	; 0x80
   6302c:	b	63078 <fputs@plt+0x51f30>
   63030:	ldr	r0, [r5, #4]
   63034:	mov	r1, fp
   63038:	add	r2, r0, r6, lsl #4
   6303c:	ldr	r0, [r0, r6, lsl #4]
   63040:	strd	r2, [sp, #68]	; 0x44
   63044:	bl	12f2c <fputs@plt+0x1de4>
   63048:	cmp	r0, #0
   6304c:	ldrd	r2, [sp, #68]	; 0x44
   63050:	bne	630f0 <fputs@plt+0x51fa8>
   63054:	ldrsh	r3, [r5, #32]
   63058:	cmp	r3, r6
   6305c:	bne	630cc <fputs@plt+0x51f84>
   63060:	ldr	r3, [sp, #36]	; 0x24
   63064:	ldr	r9, [r3, r8]
   63068:	mov	r3, #1
   6306c:	str	r3, [sp, #128]	; 0x80
   63070:	ldr	r3, [sp, #44]	; 0x2c
   63074:	str	r7, [r3, r6, lsl #2]
   63078:	ldr	r1, [sp, #56]	; 0x38
   6307c:	cmn	r6, #1
   63080:	ldr	r0, [sp, #64]	; 0x40
   63084:	ldrne	r3, [r5, #4]
   63088:	ldr	r1, [r1, #16]
   6308c:	ldreq	r3, [pc, #3884]	; 63fc0 <fputs@plt+0x52e78>
   63090:	ldrne	r3, [r3, r6, lsl #4]
   63094:	ldr	r1, [r1, r0]
   63098:	mov	r0, r4
   6309c:	ldr	r2, [r5]
   630a0:	str	r1, [sp]
   630a4:	mov	r1, #23
   630a8:	bl	2fe88 <fputs@plt+0x1ed40>
   630ac:	cmp	r0, #1
   630b0:	beq	62b14 <fputs@plt+0x519cc>
   630b4:	cmp	r0, #2
   630b8:	add	r7, r7, #1
   630bc:	ldreq	r2, [sp, #44]	; 0x2c
   630c0:	mvneq	r3, #0
   630c4:	streq	r3, [r2, r6, lsl #2]
   630c8:	b	62cec <fputs@plt+0x51ba4>
   630cc:	ldr	r3, [sp, #40]	; 0x28
   630d0:	cmp	r3, #0
   630d4:	beq	63070 <fputs@plt+0x51f28>
   630d8:	ldrb	r3, [r2, #15]
   630dc:	ldr	r2, [sp, #108]	; 0x6c
   630e0:	ands	r3, r3, #1
   630e4:	movne	r2, r3
   630e8:	str	r2, [sp, #108]	; 0x6c
   630ec:	b	63070 <fputs@plt+0x51f28>
   630f0:	add	r6, r6, #1
   630f4:	b	62ff4 <fputs@plt+0x51eac>
   630f8:	mov	r2, fp
   630fc:	ldr	r1, [pc, #3776]	; 63fc4 <fputs@plt+0x52e7c>
   63100:	mov	r0, r4
   63104:	bl	2fdcc <fputs@plt+0x1ec84>
   63108:	mov	r3, #1
   6310c:	strb	r3, [r4, #17]
   63110:	b	62b14 <fputs@plt+0x519cc>
   63114:	ldr	r3, [r5, #16]
   63118:	cmp	r3, #0
   6311c:	beq	63184 <fputs@plt+0x5203c>
   63120:	mov	r2, #0
   63124:	add	r0, r3, #36	; 0x24
   63128:	ldr	ip, [r3, #20]
   6312c:	b	63174 <fputs@plt+0x5202c>
   63130:	ldr	lr, [r0, r2, lsl #3]
   63134:	ldr	r1, [sp, #44]	; 0x2c
   63138:	ldr	r1, [r1, lr, lsl #2]
   6313c:	cmp	r1, #0
   63140:	blt	6314c <fputs@plt+0x52004>
   63144:	mov	r3, #1
   63148:	b	62d40 <fputs@plt+0x51bf8>
   6314c:	ldrsh	r7, [r5, #32]
   63150:	ldr	r6, [sp, #68]	; 0x44
   63154:	sub	r1, r7, lr
   63158:	clz	r1, r1
   6315c:	lsr	r1, r1, #5
   63160:	cmp	r6, #0
   63164:	moveq	r1, #0
   63168:	cmp	r1, #0
   6316c:	bne	63144 <fputs@plt+0x51ffc>
   63170:	add	r2, r2, #1
   63174:	cmp	r2, ip
   63178:	blt	63130 <fputs@plt+0x51fe8>
   6317c:	ldr	r3, [r3, #4]
   63180:	b	63118 <fputs@plt+0x51fd0>
   63184:	mov	r0, r5
   63188:	bl	16044 <fputs@plt+0x4efc>
   6318c:	mov	r6, r0
   63190:	cmp	r6, #0
   63194:	beq	62d3c <fputs@plt+0x51bf4>
   63198:	mov	r1, r6
   6319c:	mov	r0, r5
   631a0:	ldr	r2, [sp, #44]	; 0x2c
   631a4:	ldr	r3, [sp, #68]	; 0x44
   631a8:	bl	16054 <fputs@plt+0x4f0c>
   631ac:	cmp	r0, #0
   631b0:	bne	63144 <fputs@plt+0x51ffc>
   631b4:	ldr	r6, [r6, #12]
   631b8:	b	63190 <fputs@plt+0x52048>
   631bc:	ldr	r3, [sp, #68]	; 0x44
   631c0:	cmp	r3, #0
   631c4:	moveq	r3, ip
   631c8:	movne	r3, #1
   631cc:	cmp	r3, #0
   631d0:	bne	631fc <fputs@plt+0x520b4>
   631d4:	ldr	r3, [sp, #40]	; 0x28
   631d8:	ldr	r6, [r2, #36]	; 0x24
   631dc:	sub	r3, r2, r3
   631e0:	clz	r3, r3
   631e4:	cmp	r6, #0
   631e8:	lsr	r3, r3, #5
   631ec:	movne	r3, #1
   631f0:	cmp	r3, #0
   631f4:	ldrheq	r6, [r2, #50]	; 0x32
   631f8:	beq	63250 <fputs@plt+0x52108>
   631fc:	ldr	r3, [r4, #76]	; 0x4c
   63200:	add	r3, r3, #1
   63204:	cmp	r3, #0
   63208:	str	r3, [r4, #76]	; 0x4c
   6320c:	bne	63218 <fputs@plt+0x520d0>
   63210:	mov	r3, #0
   63214:	strb	lr, [r1]
   63218:	add	r1, r1, #1
   6321c:	str	r3, [r0, #4]!
   63220:	ldr	r2, [r2, #20]
   63224:	b	62d64 <fputs@plt+0x51c1c>
   63228:	ldr	r8, [r2, #4]
   6322c:	lsl	r7, r3, #1
   63230:	ldrsh	r7, [r8, r7]
   63234:	cmp	r7, #0
   63238:	blt	631fc <fputs@plt+0x520b4>
   6323c:	ldr	r8, [sp, #44]	; 0x2c
   63240:	ldr	r7, [r8, r7, lsl #2]
   63244:	cmp	r7, #0
   63248:	bge	631fc <fputs@plt+0x520b4>
   6324c:	add	r3, r3, #1
   63250:	cmp	r6, r3
   63254:	bgt	63228 <fputs@plt+0x520e0>
   63258:	b	63210 <fputs@plt+0x520c8>
   6325c:	mov	r3, #0
   63260:	mov	fp, r3
   63264:	str	r3, [sp, #72]	; 0x48
   63268:	str	r3, [sp, #136]	; 0x88
   6326c:	str	r3, [sp, #140]	; 0x8c
   63270:	b	62e38 <fputs@plt+0x51cf0>
   63274:	mov	r1, #103	; 0x67
   63278:	mov	r0, r6
   6327c:	ldr	r2, [sp, #52]	; 0x34
   63280:	bl	276a4 <fputs@plt+0x1655c>
   63284:	b	62f58 <fputs@plt+0x51e10>
   63288:	ldr	r2, [sp, #36]	; 0x24
   6328c:	ldr	r3, [sp, #44]	; 0x2c
   63290:	ldr	r3, [r3, r2, lsl #2]
   63294:	add	r2, r9, r2
   63298:	cmp	r3, #0
   6329c:	blt	633b8 <fputs@plt+0x52270>
   632a0:	ldr	r1, [sp, #48]	; 0x30
   632a4:	mov	r0, #20
   632a8:	mul	r3, r0, r3
   632ac:	mov	r0, r4
   632b0:	ldr	r1, [r1, #4]
   632b4:	ldr	r1, [r1, r3]
   632b8:	bl	4d0a0 <fputs@plt+0x3bf58>
   632bc:	ldr	r3, [sp, #36]	; 0x24
   632c0:	add	r3, r3, #1
   632c4:	str	r3, [sp, #36]	; 0x24
   632c8:	ldrsh	r3, [r5, #34]	; 0x22
   632cc:	ldr	r2, [sp, #36]	; 0x24
   632d0:	cmp	r2, r3
   632d4:	blt	63288 <fputs@plt+0x52140>
   632d8:	mov	r2, fp
   632dc:	add	r3, sp, #168	; 0xa8
   632e0:	ldr	r0, [r2, #60]!	; 0x3c
   632e4:	ldr	r1, [r2, #4]
   632e8:	stmia	r3!, {r0, r1}
   632ec:	ldrb	r3, [fp, #40]	; 0x28
   632f0:	cmp	r3, #0
   632f4:	str	r3, [sp, #36]	; 0x24
   632f8:	beq	633d4 <fputs@plt+0x5228c>
   632fc:	mov	r0, r6
   63300:	ldr	r1, [sp, #40]	; 0x28
   63304:	bl	23464 <fputs@plt+0x1231c>
   63308:	ldr	r3, [r4, #416]	; 0x1a0
   6330c:	cmp	r3, #0
   63310:	strbeq	r3, [r4, #20]
   63314:	mov	r1, r5
   63318:	mov	r0, r4
   6331c:	bl	39728 <fputs@plt+0x285e0>
   63320:	mvn	r3, #9
   63324:	mov	r2, #0
   63328:	mov	r1, #12
   6332c:	mov	r0, r6
   63330:	str	r3, [sp, #8]
   63334:	ldr	r3, [sp, #68]	; 0x44
   63338:	str	r3, [sp, #4]
   6333c:	ldr	r3, [sp, #64]	; 0x40
   63340:	str	r3, [sp]
   63344:	mov	r3, sl
   63348:	bl	2725c <fputs@plt+0x16114>
   6334c:	ldr	r3, [sp, #248]	; 0xf8
   63350:	mov	r0, r6
   63354:	cmp	r3, #10
   63358:	moveq	r3, #2
   6335c:	uxtb	r1, r3
   63360:	str	r3, [sp, #248]	; 0xf8
   63364:	bl	19404 <fputs@plt+0x82bc>
   63368:	mov	r0, r4
   6336c:	bl	15bc4 <fputs@plt+0x4a7c>
   63370:	ldr	r3, [sp, #36]	; 0x24
   63374:	cmp	r3, #0
   63378:	bne	63474 <fputs@plt+0x5232c>
   6337c:	ldr	r3, [sp, #40]	; 0x28
   63380:	mov	r2, r7
   63384:	mov	r1, #7
   63388:	mov	r0, r6
   6338c:	add	r3, r3, #1
   63390:	bl	276a4 <fputs@plt+0x1655c>
   63394:	mov	r0, r6
   63398:	ldr	r1, [sp, #40]	; 0x28
   6339c:	bl	1c254 <fputs@plt+0xb10c>
   633a0:	mov	r2, r7
   633a4:	mov	r1, #61	; 0x3d
   633a8:	ldr	r3, [sp, #36]	; 0x24
   633ac:	mov	r0, r6
   633b0:	bl	276a4 <fputs@plt+0x1655c>
   633b4:	b	62b14 <fputs@plt+0x519cc>
   633b8:	mov	r1, #153	; 0x99
   633bc:	mov	r0, r6
   633c0:	str	r2, [sp]
   633c4:	ldr	r3, [sp, #36]	; 0x24
   633c8:	ldr	r2, [sp, #52]	; 0x34
   633cc:	bl	2713c <fputs@plt+0x15ff4>
   633d0:	b	632bc <fputs@plt+0x52174>
   633d4:	mov	r1, #49	; 0x31
   633d8:	mov	r0, r6
   633dc:	ldr	r2, [sp, #64]	; 0x40
   633e0:	add	r8, r8, #1
   633e4:	ldr	r3, [sp, #72]	; 0x48
   633e8:	add	r9, r3, #1
   633ec:	mov	r3, sl
   633f0:	str	r9, [sp]
   633f4:	bl	2713c <fputs@plt+0x15ff4>
   633f8:	mov	r2, r7
   633fc:	mov	r1, #74	; 0x4a
   63400:	ldr	r3, [sp, #60]	; 0x3c
   63404:	mov	r0, r6
   63408:	bl	276a4 <fputs@plt+0x1655c>
   6340c:	ldr	r3, [sp, #60]	; 0x3c
   63410:	mov	r2, r7
   63414:	mov	r1, #75	; 0x4b
   63418:	mov	r0, r6
   6341c:	str	r3, [sp]
   63420:	mov	r3, r9
   63424:	bl	2713c <fputs@plt+0x15ff4>
   63428:	mov	r0, fp
   6342c:	bl	27c80 <fputs@plt+0x16b38>
   63430:	mov	r2, r7
   63434:	mov	r1, #108	; 0x6c
   63438:	mov	r0, r6
   6343c:	bl	27640 <fputs@plt+0x164f8>
   63440:	ldr	r9, [sp, #36]	; 0x24
   63444:	str	r0, [sp, #40]	; 0x28
   63448:	cmp	sl, r9
   6344c:	ble	63314 <fputs@plt+0x521cc>
   63450:	add	r3, r8, r9
   63454:	mov	r2, r7
   63458:	mov	r1, #47	; 0x2f
   6345c:	mov	r0, r6
   63460:	str	r3, [sp]
   63464:	mov	r3, r9
   63468:	add	r9, r9, #1
   6346c:	bl	2713c <fputs@plt+0x15ff4>
   63470:	b	63448 <fputs@plt+0x52300>
   63474:	mov	r0, fp
   63478:	bl	27c80 <fputs@plt+0x16b38>
   6347c:	b	62b14 <fputs@plt+0x519cc>
   63480:	tst	r3, #32
   63484:	bne	636a0 <fputs@plt+0x52558>
   63488:	mov	r1, #25
   6348c:	mov	r0, r6
   63490:	str	fp, [sp]
   63494:	ldr	r2, [sp, #36]	; 0x24
   63498:	ldr	r3, [sp, #92]	; 0x5c
   6349c:	bl	2713c <fputs@plt+0x15ff4>
   634a0:	mov	r0, r4
   634a4:	ldr	r1, [sp, #80]	; 0x50
   634a8:	ldr	r3, [sp, #96]	; 0x60
   634ac:	ldr	r2, [sp, #120]	; 0x78
   634b0:	str	r3, [sp, #8]
   634b4:	mov	r3, #4
   634b8:	str	r3, [sp, #4]
   634bc:	ldr	r3, [sp, #36]	; 0x24
   634c0:	str	r3, [sp]
   634c4:	bl	50750 <fputs@plt+0x3f608>
   634c8:	subs	r7, r0, #0
   634cc:	beq	62b14 <fputs@plt+0x519cc>
   634d0:	mov	r2, r7
   634d4:	add	r3, sp, #168	; 0xa8
   634d8:	ldr	r0, [r2, #60]!	; 0x3c
   634dc:	ldr	r1, [r2, #4]
   634e0:	mov	r2, sl
   634e4:	stmia	r3!, {r0, r1}
   634e8:	mov	r1, #103	; 0x67
   634ec:	mov	r0, r6
   634f0:	ldrb	r3, [r7, #40]	; 0x28
   634f4:	str	r3, [sp, #88]	; 0x58
   634f8:	mov	r3, fp
   634fc:	bl	276a4 <fputs@plt+0x1655c>
   63500:	ldr	r3, [sp, #88]	; 0x58
   63504:	cmp	r3, #0
   63508:	bne	63520 <fputs@plt+0x523d8>
   6350c:	mov	r3, fp
   63510:	mov	r1, #129	; 0x81
   63514:	ldr	r2, [sp, #92]	; 0x5c
   63518:	mov	r0, r6
   6351c:	bl	276a4 <fputs@plt+0x1655c>
   63520:	mov	r0, r7
   63524:	bl	27c80 <fputs@plt+0x16b38>
   63528:	mov	r3, #0
   6352c:	str	r3, [sp, #52]	; 0x34
   63530:	str	r3, [sp, #64]	; 0x40
   63534:	str	r3, [sp, #100]	; 0x64
   63538:	ldr	r3, [sp, #56]	; 0x38
   6353c:	ldr	r3, [r3, #24]
   63540:	ands	r3, r3, #128	; 0x80
   63544:	str	r3, [sp, #104]	; 0x68
   63548:	beq	6357c <fputs@plt+0x52434>
   6354c:	ldr	r2, [r4, #420]	; 0x1a4
   63550:	cmp	r2, #0
   63554:	movne	r3, #0
   63558:	strne	r3, [sp, #104]	; 0x68
   6355c:	bne	6357c <fputs@plt+0x52434>
   63560:	ldr	r3, [r4, #76]	; 0x4c
   63564:	mov	r1, #22
   63568:	mov	r0, r6
   6356c:	add	r3, r3, #1
   63570:	str	r3, [r4, #76]	; 0x4c
   63574:	str	r3, [sp, #104]	; 0x68
   63578:	bl	276a4 <fputs@plt+0x1655c>
   6357c:	ldr	r0, [r6, #24]
   63580:	bl	2703c <fputs@plt+0x15ef4>
   63584:	ldr	r3, [sp, #124]	; 0x7c
   63588:	str	r0, [sp, #116]	; 0x74
   6358c:	cmp	r3, #0
   63590:	bne	63b5c <fputs@plt+0x52a14>
   63594:	ldr	r3, [sp, #248]	; 0xf8
   63598:	cmp	r3, #5
   6359c:	ldrne	r3, [r5, #8]
   635a0:	bne	6382c <fputs@plt+0x526e4>
   635a4:	mov	r1, #1
   635a8:	ldr	r0, [sp, #60]	; 0x3c
   635ac:	ldr	r2, [sp, #144]	; 0x90
   635b0:	bl	10f20 <memset@plt>
   635b4:	ldr	r3, [sp, #88]	; 0x58
   635b8:	cmp	r3, #0
   635bc:	beq	63600 <fputs@plt+0x524b8>
   635c0:	ldr	r3, [sp, #168]	; 0xa8
   635c4:	cmp	r3, #0
   635c8:	blt	635e0 <fputs@plt+0x52498>
   635cc:	ldr	r1, [sp, #60]	; 0x3c
   635d0:	ldr	r2, [sp, #84]	; 0x54
   635d4:	sub	r3, r3, r2
   635d8:	mov	r2, #0
   635dc:	strb	r2, [r1, r3]
   635e0:	ldr	r3, [sp, #172]	; 0xac
   635e4:	cmp	r3, #0
   635e8:	blt	63600 <fputs@plt+0x524b8>
   635ec:	ldr	r1, [sp, #60]	; 0x3c
   635f0:	ldr	r2, [sp, #84]	; 0x54
   635f4:	sub	r3, r3, r2
   635f8:	mov	r2, #0
   635fc:	strb	r2, [r1, r3]
   63600:	ldr	r2, [sp, #60]	; 0x3c
   63604:	mov	r3, #0
   63608:	mov	r1, r5
   6360c:	mov	r0, r4
   63610:	strd	r2, [sp, #4]
   63614:	ldr	r2, [sp, #84]	; 0x54
   63618:	str	r3, [sp, #12]
   6361c:	str	r2, [sp]
   63620:	mov	r2, #55	; 0x37
   63624:	bl	32000 <fputs@plt+0x20eb8>
   63628:	ldr	r3, [sp, #88]	; 0x58
   6362c:	cmp	r3, #0
   63630:	beq	63b68 <fputs@plt+0x52a20>
   63634:	ldr	r2, [sp, #60]	; 0x3c
   63638:	ldr	r3, [sp, #84]	; 0x54
   6363c:	sub	r3, sl, r3
   63640:	ldrb	r3, [r2, r3]
   63644:	cmp	r3, #0
   63648:	beq	63670 <fputs@plt+0x52528>
   6364c:	ldr	r3, [sp, #64]	; 0x40
   63650:	mov	r2, sl
   63654:	mov	r1, #68	; 0x44
   63658:	mov	r0, r6
   6365c:	str	r3, [sp, #4]
   63660:	ldr	r3, [sp, #52]	; 0x34
   63664:	str	r3, [sp]
   63668:	ldr	r3, [sp, #116]	; 0x74
   6366c:	bl	27224 <fputs@plt+0x160dc>
   63670:	ldr	r1, [sp, #40]	; 0x28
   63674:	mov	r0, r6
   63678:	ldr	r2, [sp, #52]	; 0x34
   6367c:	ldr	r3, [sp, #116]	; 0x74
   63680:	cmp	r1, #0
   63684:	mov	r1, #76	; 0x4c
   63688:	moveq	r2, fp
   6368c:	bl	276a4 <fputs@plt+0x1655c>
   63690:	ldr	r8, [sp, #116]	; 0x74
   63694:	mov	r3, #0
   63698:	str	r3, [sp, #92]	; 0x5c
   6369c:	b	63bd0 <fputs@plt+0x52a88>
   636a0:	ldr	r7, [r4, #76]	; 0x4c
   636a4:	mov	r1, #25
   636a8:	mov	r0, r6
   636ac:	ldr	r2, [sp, #36]	; 0x24
   636b0:	add	r3, r7, #1
   636b4:	str	r3, [sp, #52]	; 0x34
   636b8:	ldr	r3, [sp, #40]	; 0x28
   636bc:	ldrsh	r3, [r3, #50]	; 0x32
   636c0:	add	r7, r7, r3
   636c4:	str	r3, [sp, #64]	; 0x40
   636c8:	ldr	r3, [r4, #72]	; 0x48
   636cc:	add	r7, r7, #1
   636d0:	str	r7, [r4, #76]	; 0x4c
   636d4:	str	r3, [sp, #100]	; 0x64
   636d8:	add	r3, r3, #1
   636dc:	str	r3, [r4, #72]	; 0x48
   636e0:	ldr	r3, [sp, #52]	; 0x34
   636e4:	bl	276a4 <fputs@plt+0x1655c>
   636e8:	mov	r1, #57	; 0x39
   636ec:	mov	r0, r6
   636f0:	ldr	r3, [sp, #64]	; 0x40
   636f4:	ldr	r2, [sp, #100]	; 0x64
   636f8:	bl	276a4 <fputs@plt+0x1655c>
   636fc:	str	r0, [sp, #116]	; 0x74
   63700:	mov	r0, r4
   63704:	ldr	r1, [sp, #40]	; 0x28
   63708:	bl	31e60 <fputs@plt+0x20d18>
   6370c:	mov	r0, r4
   63710:	ldr	r1, [sp, #80]	; 0x50
   63714:	ldr	r3, [sp, #96]	; 0x60
   63718:	ldr	r2, [sp, #120]	; 0x78
   6371c:	str	r3, [sp, #8]
   63720:	mov	r3, #4
   63724:	str	r3, [sp, #4]
   63728:	ldr	r3, [sp, #36]	; 0x24
   6372c:	str	r3, [sp]
   63730:	bl	50750 <fputs@plt+0x3f608>
   63734:	subs	r3, r0, #0
   63738:	str	r3, [sp, #104]	; 0x68
   6373c:	beq	62b14 <fputs@plt+0x519cc>
   63740:	mov	r2, r3
   63744:	add	r3, sp, #168	; 0xa8
   63748:	ldr	r8, [sp, #36]	; 0x24
   6374c:	ldr	r0, [r2, #60]!	; 0x3c
   63750:	ldr	r1, [r2, #4]
   63754:	stmia	r3!, {r0, r1}
   63758:	ldr	r3, [sp, #104]	; 0x68
   6375c:	ldrb	r3, [r3, #40]	; 0x28
   63760:	str	r3, [sp, #88]	; 0x58
   63764:	ldr	r3, [sp, #52]	; 0x34
   63768:	str	r3, [sp, #148]	; 0x94
   6376c:	ldr	r3, [sp, #64]	; 0x40
   63770:	cmp	r3, r8
   63774:	bgt	6379c <fputs@plt+0x52654>
   63778:	ldr	r3, [sp, #88]	; 0x58
   6377c:	cmp	r3, #0
   63780:	beq	637d0 <fputs@plt+0x52688>
   63784:	mov	r0, r6
   63788:	ldr	r1, [sp, #116]	; 0x74
   6378c:	bl	23464 <fputs@plt+0x1231c>
   63790:	ldr	r0, [sp, #104]	; 0x68
   63794:	bl	27c80 <fputs@plt+0x16b38>
   63798:	b	63538 <fputs@plt+0x523f0>
   6379c:	ldr	r3, [sp, #40]	; 0x28
   637a0:	mov	r1, r5
   637a4:	mov	r0, r6
   637a8:	ldr	r2, [r3, #4]
   637ac:	lsl	r3, r8, #1
   637b0:	ldrsh	r3, [r2, r3]
   637b4:	ldr	r2, [sp, #148]	; 0x94
   637b8:	add	r2, r2, r8
   637bc:	add	r8, r8, #1
   637c0:	str	r2, [sp]
   637c4:	mov	r2, sl
   637c8:	bl	382b4 <fputs@plt+0x2716c>
   637cc:	b	6376c <fputs@plt+0x52624>
   637d0:	ldr	r1, [sp, #40]	; 0x28
   637d4:	ldr	r0, [sp, #56]	; 0x38
   637d8:	bl	1ea8c <fputs@plt+0xd944>
   637dc:	mov	r1, #49	; 0x31
   637e0:	str	r7, [sp]
   637e4:	ldr	r3, [sp, #64]	; 0x40
   637e8:	ldr	r2, [sp, #52]	; 0x34
   637ec:	stmib	sp, {r0, r3}
   637f0:	mov	r0, r6
   637f4:	bl	2725c <fputs@plt+0x16114>
   637f8:	mov	r3, r7
   637fc:	mov	r1, #110	; 0x6e
   63800:	ldr	r2, [sp, #100]	; 0x64
   63804:	mov	r0, r6
   63808:	bl	276a4 <fputs@plt+0x1655c>
   6380c:	ldr	r3, [sp, #88]	; 0x58
   63810:	str	r7, [sp, #52]	; 0x34
   63814:	str	r3, [sp, #64]	; 0x40
   63818:	b	63790 <fputs@plt+0x52648>
   6381c:	ldrb	r2, [r3, #54]	; 0x36
   63820:	cmp	r2, #5
   63824:	beq	635a4 <fputs@plt+0x5245c>
   63828:	ldr	r3, [r3, #20]
   6382c:	cmp	r3, #0
   63830:	bne	6381c <fputs@plt+0x526d4>
   63834:	b	635b4 <fputs@plt+0x5246c>
   63838:	mov	r1, #130	; 0x82
   6383c:	mov	r0, r6
   63840:	str	fp, [sp]
   63844:	ldr	r2, [sp, #92]	; 0x5c
   63848:	ldr	r3, [sp, #116]	; 0x74
   6384c:	bl	2713c <fputs@plt+0x15ff4>
   63850:	mov	r3, r0
   63854:	mov	r8, r0
   63858:	str	fp, [sp]
   6385c:	mov	r2, sl
   63860:	mov	r1, #70	; 0x46
   63864:	mov	r0, r6
   63868:	bl	2713c <fputs@plt+0x15ff4>
   6386c:	ldr	r3, [sp, #40]	; 0x28
   63870:	b	63698 <fputs@plt+0x52550>
   63874:	ldr	r3, [sp, #76]	; 0x4c
   63878:	cmp	r3, #0
   6387c:	ldreq	r7, [sp, #76]	; 0x4c
   63880:	beq	638a4 <fputs@plt+0x5275c>
   63884:	ldr	r3, [r4]
   63888:	ldr	r7, [r3, #24]
   6388c:	ands	r7, r7, #524288	; 0x80000
   63890:	beq	638a4 <fputs@plt+0x5275c>
   63894:	mov	r1, r5
   63898:	mov	r0, r4
   6389c:	bl	31a88 <fputs@plt+0x20940>
   638a0:	mov	r7, r0
   638a4:	mov	r0, r4
   638a8:	str	r5, [sp, #4]
   638ac:	mov	r9, #0
   638b0:	ldr	r3, [sp, #248]	; 0xf8
   638b4:	ldr	r2, [sp, #48]	; 0x30
   638b8:	ldr	r1, [sp, #112]	; 0x70
   638bc:	str	r3, [sp, #8]
   638c0:	mov	r3, #3
   638c4:	str	r3, [sp]
   638c8:	mov	r3, #0
   638cc:	bl	60b20 <fputs@plt+0x4f9d8>
   638d0:	orr	r7, r7, r0
   638d4:	ldrsh	r3, [r5, #34]	; 0x22
   638d8:	cmp	r3, r9
   638dc:	bgt	63914 <fputs@plt+0x527cc>
   638e0:	ldr	r3, [sp, #40]	; 0x28
   638e4:	ldr	r2, [sp, #128]	; 0x80
   638e8:	cmp	r3, #0
   638ec:	movne	r3, #0
   638f0:	eoreq	r3, r2, #1
   638f4:	cmp	r3, #0
   638f8:	beq	63c24 <fputs@plt+0x52adc>
   638fc:	mov	r2, fp
   63900:	mov	r1, #30
   63904:	ldr	r3, [sp, #72]	; 0x48
   63908:	mov	r0, r6
   6390c:	bl	276a4 <fputs@plt+0x1655c>
   63910:	b	63c24 <fputs@plt+0x52adc>
   63914:	cmn	r7, #1
   63918:	beq	63944 <fputs@plt+0x527fc>
   6391c:	cmp	r9, #31
   63920:	bgt	63930 <fputs@plt+0x527e8>
   63924:	mov	r3, #1
   63928:	ands	r3, r7, r3, lsl r9
   6392c:	bne	63944 <fputs@plt+0x527fc>
   63930:	ldr	r3, [r5, #4]
   63934:	add	r3, r3, r9, lsl #4
   63938:	ldrb	r2, [r3, #15]
   6393c:	ands	r2, r2, #1
   63940:	beq	6396c <fputs@plt+0x52824>
   63944:	ldr	r3, [sp, #140]	; 0x8c
   63948:	mov	r2, sl
   6394c:	mov	r1, r5
   63950:	mov	r0, r6
   63954:	add	r3, r9, r3
   63958:	str	r3, [sp]
   6395c:	mov	r3, r9
   63960:	bl	382b4 <fputs@plt+0x2716c>
   63964:	add	r9, r9, #1
   63968:	b	638d4 <fputs@plt+0x5278c>
   6396c:	ldr	r3, [sp, #140]	; 0x8c
   63970:	mov	r1, #25
   63974:	mov	r0, r6
   63978:	add	r3, r3, r9
   6397c:	bl	276a4 <fputs@plt+0x1655c>
   63980:	b	63964 <fputs@plt+0x5281c>
   63984:	ldrsh	r2, [r5, #32]
   63988:	ldr	r3, [sp, #136]	; 0x88
   6398c:	cmp	r2, r7
   63990:	moveq	r2, #0
   63994:	add	r3, r3, r7
   63998:	beq	63a14 <fputs@plt+0x528cc>
   6399c:	ldr	r2, [sp, #44]	; 0x2c
   639a0:	ldr	r2, [r2, r7, lsl #2]
   639a4:	cmp	r2, #0
   639a8:	blt	639d4 <fputs@plt+0x5288c>
   639ac:	ldr	r1, [sp, #48]	; 0x30
   639b0:	ldr	r0, [r1, #4]
   639b4:	mov	r1, #20
   639b8:	mul	r1, r1, r2
   639bc:	mov	r2, r3
   639c0:	ldr	r1, [r0, r1]
   639c4:	mov	r0, r4
   639c8:	bl	4d0a0 <fputs@plt+0x3bf58>
   639cc:	add	r7, r7, #1
   639d0:	b	63c50 <fputs@plt+0x52b08>
   639d4:	ldr	r1, [sp, #152]	; 0x98
   639d8:	mvn	r1, r1
   639dc:	cmp	r7, #31
   639e0:	orrgt	r1, r1, #1
   639e4:	tst	r1, #1
   639e8:	bne	639f8 <fputs@plt+0x528b0>
   639ec:	lsr	r1, r9, r7
   639f0:	ands	r2, r1, #1
   639f4:	beq	63a14 <fputs@plt+0x528cc>
   639f8:	mov	r2, r7
   639fc:	mov	r1, r5
   63a00:	str	r3, [sp]
   63a04:	mov	r0, r4
   63a08:	mov	r3, sl
   63a0c:	bl	38448 <fputs@plt+0x27300>
   63a10:	b	639cc <fputs@plt+0x52884>
   63a14:	mov	r1, #25
   63a18:	mov	r0, r6
   63a1c:	bl	276a4 <fputs@plt+0x1655c>
   63a20:	b	639cc <fputs@plt+0x52884>
   63a24:	mov	r1, r5
   63a28:	mov	r0, r6
   63a2c:	ldr	r2, [sp, #136]	; 0x88
   63a30:	bl	2731c <fputs@plt+0x161d4>
   63a34:	mov	r2, #110	; 0x6e
   63a38:	mov	r0, r4
   63a3c:	stmib	sp, {r5, fp}
   63a40:	ldr	r3, [sp, #248]	; 0xf8
   63a44:	ldr	r1, [sp, #112]	; 0x70
   63a48:	str	r3, [sp, #12]
   63a4c:	mov	r3, #1
   63a50:	str	r8, [sp, #16]
   63a54:	str	r3, [sp]
   63a58:	ldr	r3, [sp, #48]	; 0x30
   63a5c:	bl	61274 <fputs@plt+0x5012c>
   63a60:	ldr	r3, [sp, #40]	; 0x28
   63a64:	cmp	r3, #0
   63a68:	beq	63a98 <fputs@plt+0x52950>
   63a6c:	ldr	r3, [sp, #64]	; 0x40
   63a70:	mov	r2, sl
   63a74:	mov	r1, #68	; 0x44
   63a78:	mov	r0, r6
   63a7c:	str	r3, [sp, #4]
   63a80:	ldr	r3, [sp, #52]	; 0x34
   63a84:	str	r3, [sp]
   63a88:	mov	r3, r8
   63a8c:	bl	27224 <fputs@plt+0x160dc>
   63a90:	mov	r7, #0
   63a94:	b	63af4 <fputs@plt+0x529ac>
   63a98:	mov	r3, r8
   63a9c:	mov	r2, sl
   63aa0:	str	fp, [sp]
   63aa4:	mov	r1, #70	; 0x46
   63aa8:	mov	r0, r6
   63aac:	bl	2713c <fputs@plt+0x15ff4>
   63ab0:	b	63a90 <fputs@plt+0x52948>
   63ab4:	ldr	r3, [sp, #44]	; 0x2c
   63ab8:	ldr	r3, [r3, r7, lsl #2]
   63abc:	cmp	r3, #0
   63ac0:	bge	63af0 <fputs@plt+0x529a8>
   63ac4:	ldrsh	r3, [r5, #32]
   63ac8:	cmp	r3, r7
   63acc:	beq	63af0 <fputs@plt+0x529a8>
   63ad0:	ldr	r3, [sp, #136]	; 0x88
   63ad4:	mov	r2, sl
   63ad8:	mov	r1, r5
   63adc:	mov	r0, r6
   63ae0:	add	r3, r3, r7
   63ae4:	str	r3, [sp]
   63ae8:	mov	r3, r7
   63aec:	bl	382b4 <fputs@plt+0x2716c>
   63af0:	add	r7, r7, #1
   63af4:	ldrsh	r3, [r5, #34]	; 0x22
   63af8:	cmp	r3, r7
   63afc:	bgt	63ab4 <fputs@plt+0x5296c>
   63b00:	b	63c68 <fputs@plt+0x52b20>
   63b04:	mov	r2, sl
   63b08:	mov	r1, #70	; 0x46
   63b0c:	str	fp, [sp]
   63b10:	mov	r0, r6
   63b14:	ldr	r3, [sp, #40]	; 0x28
   63b18:	bl	2713c <fputs@plt+0x15ff4>
   63b1c:	b	63d4c <fputs@plt+0x52c04>
   63b20:	bl	2785c <fputs@plt+0x16714>
   63b24:	b	63f00 <fputs@plt+0x52db8>
   63b28:	ldrb	r3, [r7, #1]!
   63b2c:	cmp	r3, #0
   63b30:	beq	63b54 <fputs@plt+0x52a0c>
   63b34:	ldr	r1, [sp, #60]	; 0x3c
   63b38:	mov	r0, r6
   63b3c:	ldr	r3, [sp, #84]	; 0x54
   63b40:	add	r2, r3, r7
   63b44:	mov	r3, #0
   63b48:	sub	r2, r2, r1
   63b4c:	mov	r1, #61	; 0x3d
   63b50:	bl	276a4 <fputs@plt+0x1655c>
   63b54:	ldr	r5, [r5, #20]
   63b58:	b	63f14 <fputs@plt+0x52dcc>
   63b5c:	ldr	r3, [sp, #88]	; 0x58
   63b60:	cmp	r3, #0
   63b64:	bne	63670 <fputs@plt+0x52528>
   63b68:	ldr	r3, [sp, #40]	; 0x28
   63b6c:	cmp	r3, #0
   63b70:	beq	63838 <fputs@plt+0x526f0>
   63b74:	ldr	r0, [r6, #24]
   63b78:	bl	2703c <fputs@plt+0x15ef4>
   63b7c:	mov	r8, r0
   63b80:	mov	r1, #108	; 0x6c
   63b84:	ldr	r2, [sp, #100]	; 0x64
   63b88:	mov	r0, r6
   63b8c:	ldr	r3, [sp, #116]	; 0x74
   63b90:	bl	276a4 <fputs@plt+0x1655c>
   63b94:	mov	r1, #101	; 0x65
   63b98:	mov	r0, r6
   63b9c:	ldr	r3, [sp, #52]	; 0x34
   63ba0:	ldr	r2, [sp, #100]	; 0x64
   63ba4:	bl	276a4 <fputs@plt+0x1655c>
   63ba8:	mov	r3, #0
   63bac:	mov	r2, sl
   63bb0:	mov	r1, #68	; 0x44
   63bb4:	str	r3, [sp, #4]
   63bb8:	ldr	r3, [sp, #52]	; 0x34
   63bbc:	str	r3, [sp]
   63bc0:	mov	r3, r8
   63bc4:	str	r0, [sp, #92]	; 0x5c
   63bc8:	mov	r0, r6
   63bcc:	bl	27224 <fputs@plt+0x160dc>
   63bd0:	ldr	r3, [sp, #128]	; 0x80
   63bd4:	cmp	r3, #0
   63bd8:	beq	63bfc <fputs@plt+0x52ab4>
   63bdc:	mov	r1, r9
   63be0:	mov	r0, r4
   63be4:	ldr	r2, [sp, #72]	; 0x48
   63be8:	bl	4d0a0 <fputs@plt+0x3bf58>
   63bec:	mov	r1, #38	; 0x26
   63bf0:	mov	r0, r6
   63bf4:	ldr	r2, [sp, #72]	; 0x48
   63bf8:	bl	27640 <fputs@plt+0x164f8>
   63bfc:	ldr	r3, [sp, #76]	; 0x4c
   63c00:	str	r3, [sp, #144]	; 0x90
   63c04:	ldr	r3, [sp, #108]	; 0x6c
   63c08:	and	r7, r3, #1
   63c0c:	ldr	r3, [sp, #144]	; 0x90
   63c10:	orrs	r7, r3, r7
   63c14:	bne	63874 <fputs@plt+0x5272c>
   63c18:	ldr	r3, [sp, #112]	; 0x70
   63c1c:	cmp	r3, #0
   63c20:	bne	638a4 <fputs@plt+0x5275c>
   63c24:	mov	r0, r4
   63c28:	str	r5, [sp, #4]
   63c2c:	mov	r7, #0
   63c30:	ldr	r3, [sp, #248]	; 0xf8
   63c34:	ldr	r2, [sp, #48]	; 0x30
   63c38:	ldr	r1, [sp, #112]	; 0x70
   63c3c:	str	r3, [sp, #8]
   63c40:	mov	r3, #1
   63c44:	str	r3, [sp]
   63c48:	bl	60b20 <fputs@plt+0x4f9d8>
   63c4c:	mov	r9, r0
   63c50:	ldrsh	r3, [r5, #34]	; 0x22
   63c54:	cmp	r3, r7
   63c58:	bgt	63984 <fputs@plt+0x5283c>
   63c5c:	ldr	r3, [sp, #152]	; 0x98
   63c60:	tst	r3, #1
   63c64:	bne	63a24 <fputs@plt+0x528dc>
   63c68:	ldr	r3, [sp, #124]	; 0x7c
   63c6c:	cmp	r3, #0
   63c70:	bne	63e70 <fputs@plt+0x52d28>
   63c74:	ldr	r3, [sp, #124]	; 0x7c
   63c78:	mov	r1, r5
   63c7c:	mov	r0, r4
   63c80:	str	fp, [sp, #8]
   63c84:	str	r8, [sp, #20]
   63c88:	ldr	r2, [sp, #132]	; 0x84
   63c8c:	str	r3, [sp, #156]	; 0x9c
   63c90:	ldr	r3, [sp, #44]	; 0x2c
   63c94:	str	r3, [sp, #28]
   63c98:	add	r3, sp, #156	; 0x9c
   63c9c:	str	r3, [sp, #24]
   63ca0:	ldr	r3, [sp, #248]	; 0xf8
   63ca4:	uxtb	r3, r3
   63ca8:	str	r3, [sp, #16]
   63cac:	ldr	r3, [sp, #68]	; 0x44
   63cb0:	str	r3, [sp, #12]
   63cb4:	ldr	r3, [sp, #72]	; 0x48
   63cb8:	str	r3, [sp, #4]
   63cbc:	ldr	r3, [sp, #96]	; 0x60
   63cc0:	str	r3, [sp]
   63cc4:	mov	r3, sl
   63cc8:	bl	61fb4 <fputs@plt+0x50e6c>
   63ccc:	ldr	r3, [sp, #76]	; 0x4c
   63cd0:	cmp	r3, #0
   63cd4:	beq	63cfc <fputs@plt+0x52bb4>
   63cd8:	ldr	r3, [sp, #68]	; 0x44
   63cdc:	mov	r2, fp
   63ce0:	mov	r1, r5
   63ce4:	mov	r0, r4
   63ce8:	str	r3, [sp, #4]
   63cec:	ldr	r3, [sp, #44]	; 0x2c
   63cf0:	str	r3, [sp]
   63cf4:	ldr	r3, [sp, #124]	; 0x7c
   63cf8:	bl	5e81c <fputs@plt+0x4d6d4>
   63cfc:	ldr	r3, [sp, #68]	; 0x44
   63d00:	ldr	r2, [sp, #68]	; 0x44
   63d04:	adds	r7, r3, #0
   63d08:	ldr	r3, [sp, #156]	; 0x9c
   63d0c:	movne	r7, #1
   63d10:	cmp	r2, #0
   63d14:	cmpeq	r3, #0
   63d18:	beq	63d50 <fputs@plt+0x52c08>
   63d1c:	ldr	r3, [sp, #40]	; 0x28
   63d20:	cmp	r3, #0
   63d24:	beq	63b04 <fputs@plt+0x529bc>
   63d28:	ldr	r3, [sp, #64]	; 0x40
   63d2c:	mov	r2, sl
   63d30:	mov	r1, #68	; 0x44
   63d34:	mov	r0, r6
   63d38:	str	r3, [sp, #4]
   63d3c:	ldr	r3, [sp, #52]	; 0x34
   63d40:	str	r3, [sp]
   63d44:	mov	r3, #0
   63d48:	bl	27224 <fputs@plt+0x160dc>
   63d4c:	str	r0, [sp, #36]	; 0x24
   63d50:	mvn	r3, #0
   63d54:	mov	r2, sl
   63d58:	mov	r1, r5
   63d5c:	mov	r0, r4
   63d60:	str	r3, [sp, #4]
   63d64:	ldr	r3, [sp, #132]	; 0x84
   63d68:	str	r3, [sp]
   63d6c:	ldr	r3, [sp, #96]	; 0x60
   63d70:	bl	4ef40 <fputs@plt+0x3ddf8>
   63d74:	ldr	r3, [sp, #40]	; 0x28
   63d78:	ldr	r2, [sp, #144]	; 0x90
   63d7c:	cmp	r3, #0
   63d80:	moveq	r3, r7
   63d84:	movne	r3, #1
   63d88:	orr	r3, r2, r3
   63d8c:	tst	r3, #255	; 0xff
   63d90:	beq	63da8 <fputs@plt+0x52c60>
   63d94:	mov	r3, #0
   63d98:	mov	r2, sl
   63d9c:	mov	r1, #95	; 0x5f
   63da0:	mov	r0, r6
   63da4:	bl	276a4 <fputs@plt+0x1655c>
   63da8:	ldr	r3, [sp, #156]	; 0x9c
   63dac:	cmp	r3, #0
   63db0:	movne	r7, #1
   63db4:	cmp	r7, #0
   63db8:	beq	63dc8 <fputs@plt+0x52c80>
   63dbc:	mov	r0, r6
   63dc0:	ldr	r1, [sp, #36]	; 0x24
   63dc4:	bl	1c254 <fputs@plt+0xb10c>
   63dc8:	ldr	r3, [sp, #76]	; 0x4c
   63dcc:	cmp	r3, #0
   63dd0:	beq	63df8 <fputs@plt+0x52cb0>
   63dd4:	ldr	r3, [sp, #68]	; 0x44
   63dd8:	mov	r2, #0
   63ddc:	mov	r1, r5
   63de0:	mov	r0, r4
   63de4:	str	r3, [sp, #4]
   63de8:	ldr	r3, [sp, #44]	; 0x2c
   63dec:	str	r3, [sp]
   63df0:	ldr	r3, [sp, #72]	; 0x48
   63df4:	bl	5e81c <fputs@plt+0x4d6d4>
   63df8:	mov	r3, #0
   63dfc:	mov	r2, sl
   63e00:	mov	r1, r5
   63e04:	mov	r0, r4
   63e08:	str	r3, [sp, #12]
   63e0c:	str	r3, [sp, #16]
   63e10:	mov	r3, #1
   63e14:	str	r3, [sp, #8]
   63e18:	ldr	r3, [sp, #132]	; 0x84
   63e1c:	str	r3, [sp, #4]
   63e20:	ldr	r3, [sp, #72]	; 0x48
   63e24:	str	r3, [sp]
   63e28:	ldr	r3, [sp, #96]	; 0x60
   63e2c:	bl	280ac <fputs@plt+0x16f64>
   63e30:	ldr	r3, [sp, #76]	; 0x4c
   63e34:	cmp	r3, #0
   63e38:	beq	63e70 <fputs@plt+0x52d28>
   63e3c:	ldr	r3, [r4]
   63e40:	ldr	r3, [r3, #24]
   63e44:	tst	r3, #524288	; 0x80000
   63e48:	beq	63e70 <fputs@plt+0x52d28>
   63e4c:	mov	r1, r5
   63e50:	mov	r0, r4
   63e54:	ldr	r2, [sp, #48]	; 0x30
   63e58:	ldr	r3, [sp, #68]	; 0x44
   63e5c:	str	r3, [sp, #4]
   63e60:	ldr	r3, [sp, #44]	; 0x2c
   63e64:	str	r3, [sp]
   63e68:	mov	r3, fp
   63e6c:	bl	60c54 <fputs@plt+0x4fb0c>
   63e70:	ldr	r3, [sp, #56]	; 0x38
   63e74:	ldr	r3, [r3, #24]
   63e78:	tst	r3, #128	; 0x80
   63e7c:	beq	63ea0 <fputs@plt+0x52d58>
   63e80:	ldr	r3, [r4, #420]	; 0x1a4
   63e84:	cmp	r3, #0
   63e88:	bne	63ea0 <fputs@plt+0x52d58>
   63e8c:	mov	r3, #1
   63e90:	mov	r1, #37	; 0x25
   63e94:	ldr	r2, [sp, #104]	; 0x68
   63e98:	mov	r0, r6
   63e9c:	bl	276a4 <fputs@plt+0x1655c>
   63ea0:	mov	r2, #110	; 0x6e
   63ea4:	mov	r0, r4
   63ea8:	stmib	sp, {r5, fp}
   63eac:	ldr	r3, [sp, #248]	; 0xf8
   63eb0:	ldr	r1, [sp, #112]	; 0x70
   63eb4:	str	r3, [sp, #12]
   63eb8:	mov	r3, #2
   63ebc:	str	r8, [sp, #16]
   63ec0:	str	r3, [sp]
   63ec4:	ldr	r3, [sp, #48]	; 0x30
   63ec8:	bl	61274 <fputs@plt+0x5012c>
   63ecc:	ldr	r3, [sp, #88]	; 0x58
   63ed0:	cmp	r3, #0
   63ed4:	bne	63f00 <fputs@plt+0x52db8>
   63ed8:	ldr	r3, [sp, #40]	; 0x28
   63edc:	mov	r1, r8
   63ee0:	mov	r0, r6
   63ee4:	cmp	r3, #0
   63ee8:	beq	63b20 <fputs@plt+0x529d8>
   63eec:	bl	15144 <fputs@plt+0x3ffc>
   63ef0:	mov	r1, #7
   63ef4:	ldr	r3, [sp, #92]	; 0x5c
   63ef8:	ldr	r2, [sp, #100]	; 0x64
   63efc:	bl	276a4 <fputs@plt+0x1655c>
   63f00:	mov	r0, r6
   63f04:	ldr	r1, [sp, #116]	; 0x74
   63f08:	bl	15144 <fputs@plt+0x3ffc>
   63f0c:	ldr	r5, [r5, #8]
   63f10:	ldr	r7, [sp, #60]	; 0x3c
   63f14:	cmp	r5, #0
   63f18:	bne	63b28 <fputs@plt+0x529e0>
   63f1c:	ldr	r3, [sp, #96]	; 0x60
   63f20:	cmp	r3, sl
   63f24:	ble	63f3c <fputs@plt+0x52df4>
   63f28:	mov	r3, r5
   63f2c:	mov	r2, sl
   63f30:	mov	r1, #61	; 0x3d
   63f34:	mov	r0, r6
   63f38:	bl	276a4 <fputs@plt+0x1655c>
   63f3c:	ldrb	r3, [r4, #18]
   63f40:	cmp	r3, #0
   63f44:	bne	63f5c <fputs@plt+0x52e14>
   63f48:	ldr	r3, [r4, #420]	; 0x1a4
   63f4c:	cmp	r3, #0
   63f50:	bne	63f5c <fputs@plt+0x52e14>
   63f54:	mov	r0, r4
   63f58:	bl	31ff0 <fputs@plt+0x20ea8>
   63f5c:	ldr	r3, [sp, #56]	; 0x38
   63f60:	ldr	r3, [r3, #24]
   63f64:	tst	r3, #128	; 0x80
   63f68:	beq	62b14 <fputs@plt+0x519cc>
   63f6c:	ldr	r3, [r4, #420]	; 0x1a4
   63f70:	cmp	r3, #0
   63f74:	bne	62b14 <fputs@plt+0x519cc>
   63f78:	ldrb	r4, [r4, #18]
   63f7c:	cmp	r4, #0
   63f80:	bne	62b14 <fputs@plt+0x519cc>
   63f84:	mov	r3, #1
   63f88:	mov	r1, #33	; 0x21
   63f8c:	ldr	r2, [sp, #104]	; 0x68
   63f90:	mov	r0, r6
   63f94:	bl	276a4 <fputs@plt+0x1655c>
   63f98:	mov	r0, r6
   63f9c:	mov	r1, #1
   63fa0:	bl	1e6c8 <fputs@plt+0xd580>
   63fa4:	ldr	r3, [pc, #28]	; 63fc8 <fputs@plt+0x52e80>
   63fa8:	mov	r2, r4
   63fac:	mov	r1, r4
   63fb0:	mov	r0, r6
   63fb4:	str	r4, [sp]
   63fb8:	bl	2670c <fputs@plt+0x155c4>
   63fbc:	b	62b14 <fputs@plt+0x519cc>
   63fc0:	ldrdeq	r6, [r7], -r2
   63fc4:	andeq	r8, r7, r4, ror #13
   63fc8:	strdeq	r8, [r7], -r7
   63fcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63fd0:	sub	sp, sp, #44	; 0x2c
   63fd4:	mov	r5, #0
   63fd8:	mov	r4, r0
   63fdc:	str	r2, [sp, #12]
   63fe0:	mov	r2, #28
   63fe4:	str	r3, [sp, #24]
   63fe8:	ldr	r3, [sp, #92]	; 0x5c
   63fec:	str	r1, [sp, #28]
   63ff0:	str	r5, [sp, #36]	; 0x24
   63ff4:	str	r5, [r3]
   63ff8:	mov	r3, #0
   63ffc:	bl	1def8 <fputs@plt+0xcdb0>
   64000:	subs	r8, r0, #0
   64004:	bne	64034 <fputs@plt+0x52eec>
   64008:	mov	r6, #0
   6400c:	ldrb	r5, [r4, #69]	; 0x45
   64010:	cmp	r5, #0
   64014:	ldreq	r3, [sp, #92]	; 0x5c
   64018:	streq	r8, [r3]
   6401c:	beq	643c8 <fputs@plt+0x53280>
   64020:	cmp	r8, #0
   64024:	movne	r5, #0
   64028:	bne	643ac <fputs@plt+0x53264>
   6402c:	mov	r5, r8
   64030:	b	643bc <fputs@plt+0x53274>
   64034:	mov	r2, #544	; 0x220
   64038:	mov	r3, #0
   6403c:	mov	r0, r4
   64040:	bl	1de54 <fputs@plt+0xcd0c>
   64044:	subs	r6, r0, #0
   64048:	beq	64008 <fputs@plt+0x52ec0>
   6404c:	ldr	r3, [sp, #88]	; 0x58
   64050:	str	r5, [sp, #16]
   64054:	adds	r3, r3, #0
   64058:	movne	r3, #1
   6405c:	str	r3, [sp, #20]
   64060:	mov	r2, #544	; 0x220
   64064:	mov	r1, #0
   64068:	mov	r0, r6
   6406c:	mov	r7, #0
   64070:	bl	10f20 <memset@plt>
   64074:	mov	r0, r4
   64078:	ldr	r1, [sp, #36]	; 0x24
   6407c:	str	r4, [r6]
   64080:	bl	1c334 <fputs@plt+0xb1ec>
   64084:	mov	r0, r4
   64088:	str	r7, [sp, #36]	; 0x24
   6408c:	bl	14a2c <fputs@plt+0x38e4>
   64090:	mov	r1, r7
   64094:	mov	r0, r6
   64098:	ldr	r2, [sp, #12]
   6409c:	ldr	r3, [sp, #28]
   640a0:	bl	5d7f8 <fputs@plt+0x4c6b0>
   640a4:	subs	r7, r0, #0
   640a8:	beq	640c8 <fputs@plt+0x52f80>
   640ac:	ldrb	r3, [r7, #42]	; 0x2a
   640b0:	tst	r3, #16
   640b4:	beq	640f8 <fputs@plt+0x52fb0>
   640b8:	ldr	r1, [pc, #880]	; 64430 <fputs@plt+0x532e8>
   640bc:	ldr	r2, [sp, #12]
   640c0:	mov	r0, r6
   640c4:	bl	2fdcc <fputs@plt+0x1ec84>
   640c8:	ldr	r3, [r6, #4]
   640cc:	cmp	r3, #0
   640d0:	beq	640f0 <fputs@plt+0x52fa8>
   640d4:	mov	r0, r4
   640d8:	ldr	r1, [sp, #36]	; 0x24
   640dc:	bl	1c334 <fputs@plt+0xb1ec>
   640e0:	ldr	r3, [r6, #4]
   640e4:	str	r3, [sp, #36]	; 0x24
   640e8:	mov	r3, #0
   640ec:	str	r3, [r6, #4]
   640f0:	mov	r5, #1
   640f4:	b	643ac <fputs@plt+0x53264>
   640f8:	tst	r3, #32
   640fc:	beq	64418 <fputs@plt+0x532d0>
   64100:	ldr	r1, [pc, #812]	; 64434 <fputs@plt+0x532ec>
   64104:	ldr	r2, [sp, #12]
   64108:	b	640c0 <fputs@plt+0x52f78>
   6410c:	ldr	r1, [pc, #804]	; 64438 <fputs@plt+0x532f0>
   64110:	ldr	r2, [sp, #12]
   64114:	b	640c0 <fputs@plt+0x52f78>
   64118:	ldr	r3, [r7, #4]
   6411c:	ldr	r1, [sp, #24]
   64120:	ldr	r0, [r3, fp, lsl #4]
   64124:	bl	12f2c <fputs@plt+0x1de4>
   64128:	cmp	r0, #0
   6412c:	beq	64164 <fputs@plt+0x5301c>
   64130:	add	fp, fp, #1
   64134:	cmp	sl, fp
   64138:	bgt	64118 <fputs@plt+0x52fd0>
   6413c:	bne	64164 <fputs@plt+0x5301c>
   64140:	mov	r0, r4
   64144:	ldr	r1, [sp, #36]	; 0x24
   64148:	bl	1c334 <fputs@plt+0xb1ec>
   6414c:	ldr	r1, [pc, #744]	; 6443c <fputs@plt+0x532f4>
   64150:	ldr	r2, [sp, #24]
   64154:	mov	r0, r4
   64158:	bl	37250 <fputs@plt+0x26108>
   6415c:	str	r0, [sp, #36]	; 0x24
   64160:	b	640f0 <fputs@plt+0x52fa8>
   64164:	ldr	r3, [sp, #88]	; 0x58
   64168:	cmp	r3, #0
   6416c:	beq	64220 <fputs@plt+0x530d8>
   64170:	ldr	r3, [r4, #24]
   64174:	tst	r3, #524288	; 0x80000
   64178:	ldrne	ip, [pc, #704]	; 64440 <fputs@plt+0x532f8>
   6417c:	ldrne	r3, [r7, #16]
   64180:	bne	641b8 <fputs@plt+0x53070>
   64184:	ldr	r3, [r7, #8]
   64188:	cmp	r3, #0
   6418c:	beq	64200 <fputs@plt+0x530b8>
   64190:	ldrh	r0, [r3, #50]	; 0x32
   64194:	mov	r2, #0
   64198:	b	641f0 <fputs@plt+0x530a8>
   6419c:	ldr	lr, [r1, r2, lsl #3]
   641a0:	add	r2, r2, #1
   641a4:	cmp	lr, fp
   641a8:	moveq	r9, ip
   641ac:	cmp	r0, r2
   641b0:	bgt	6419c <fputs@plt+0x53054>
   641b4:	ldr	r3, [r3, #4]
   641b8:	cmp	r3, #0
   641bc:	beq	64184 <fputs@plt+0x5303c>
   641c0:	mov	r2, #0
   641c4:	add	r1, r3, #36	; 0x24
   641c8:	ldr	r0, [r3, #20]
   641cc:	b	641ac <fputs@plt+0x53064>
   641d0:	ldr	ip, [r3, #4]
   641d4:	lsl	r1, r2, #1
   641d8:	add	r2, r2, #1
   641dc:	ldrsh	r1, [ip, r1]
   641e0:	cmn	r1, #2
   641e4:	cmpne	r1, fp
   641e8:	ldr	r1, [pc, #596]	; 64444 <fputs@plt+0x532fc>
   641ec:	moveq	r9, r1
   641f0:	cmp	r0, r2
   641f4:	bgt	641d0 <fputs@plt+0x53088>
   641f8:	ldr	r3, [r3, #20]
   641fc:	b	64188 <fputs@plt+0x53040>
   64200:	cmp	r9, #0
   64204:	beq	64220 <fputs@plt+0x530d8>
   64208:	mov	r0, r4
   6420c:	ldr	r1, [sp, #36]	; 0x24
   64210:	bl	1c334 <fputs@plt+0xb1ec>
   64214:	mov	r2, r9
   64218:	ldr	r1, [pc, #552]	; 64448 <fputs@plt+0x53300>
   6421c:	b	64154 <fputs@plt+0x5300c>
   64220:	mov	r0, r6
   64224:	bl	1df48 <fputs@plt+0xce00>
   64228:	cmp	r0, #0
   6422c:	mov	sl, r0
   64230:	str	r0, [r8, #20]
   64234:	beq	64330 <fputs@plt+0x531e8>
   64238:	ldr	r9, [r7, #64]	; 0x40
   6423c:	mov	r0, r4
   64240:	mov	r1, r9
   64244:	bl	1a260 <fputs@plt+0x9118>
   64248:	ldr	r3, [r9, #4]
   6424c:	mov	r2, r0
   64250:	mov	r1, #2
   64254:	str	r3, [sp, #4]
   64258:	ldr	r3, [r9]
   6425c:	str	r0, [sp, #8]
   64260:	mov	r0, sl
   64264:	str	r3, [sp]
   64268:	ldr	r3, [sp, #20]
   6426c:	bl	27224 <fputs@plt+0x160dc>
   64270:	mov	r1, #1
   64274:	mov	r0, sl
   64278:	bl	19404 <fputs@plt+0x82bc>
   6427c:	ldr	r2, [pc, #456]	; 6444c <fputs@plt+0x53304>
   64280:	mov	r1, #9
   64284:	mov	r0, sl
   64288:	bl	28284 <fputs@plt+0x1713c>
   6428c:	mov	r9, r0
   64290:	mov	r0, sl
   64294:	ldr	r1, [sp, #8]
   64298:	bl	1519c <fputs@plt+0x4054>
   6429c:	ldrb	r3, [r4, #69]	; 0x45
   642a0:	cmp	r3, #0
   642a4:	bne	64330 <fputs@plt+0x531e8>
   642a8:	ldr	r2, [sp, #8]
   642ac:	mov	r1, #1
   642b0:	str	r2, [r9, #4]
   642b4:	ldr	r2, [r7, #28]
   642b8:	str	r2, [r9, #8]
   642bc:	ldr	r2, [sp, #20]
   642c0:	str	r2, [r9, #12]
   642c4:	ldr	r2, [r7]
   642c8:	bl	23500 <fputs@plt+0x123b8>
   642cc:	ldrb	r3, [r4, #69]	; 0x45
   642d0:	cmp	r3, #0
   642d4:	bne	64330 <fputs@plt+0x531e8>
   642d8:	ldr	r3, [sp, #88]	; 0x58
   642dc:	mov	r1, r6
   642e0:	mov	r0, sl
   642e4:	cmp	r3, #0
   642e8:	movne	r3, #55	; 0x37
   642ec:	strbne	r3, [r9, #20]
   642f0:	ldr	r3, [r7, #28]
   642f4:	str	r3, [r9, #28]
   642f8:	ldr	r3, [sp, #8]
   642fc:	str	r3, [r9, #32]
   64300:	mvn	r3, #13
   64304:	strb	r3, [r9, #21]
   64308:	ldrsh	r3, [r7, #34]	; 0x22
   6430c:	add	r2, r3, #1
   64310:	str	r2, [r9, #36]	; 0x24
   64314:	add	r2, r6, #444	; 0x1bc
   64318:	str	r3, [r9, #88]	; 0x58
   6431c:	mov	r3, #1
   64320:	strh	r3, [r2]
   64324:	str	r3, [r6, #72]	; 0x48
   64328:	str	r3, [r6, #76]	; 0x4c
   6432c:	bl	1e298 <fputs@plt+0xd150>
   64330:	ldr	r3, [sp, #20]
   64334:	str	r3, [r8]
   64338:	str	fp, [r8, #12]
   6433c:	str	r4, [r8, #24]
   64340:	ldrb	r3, [r4, #69]	; 0x45
   64344:	cmp	r3, #0
   64348:	bne	643a4 <fputs@plt+0x5325c>
   6434c:	mov	r1, #1
   64350:	ldr	r0, [r8, #20]
   64354:	mov	r5, #17
   64358:	ldrd	r2, [sp, #80]	; 0x50
   6435c:	bl	2da64 <fputs@plt+0x1c91c>
   64360:	add	r3, sp, #36	; 0x24
   64364:	mov	r0, r8
   64368:	str	r3, [sp]
   6436c:	ldrd	r2, [sp, #80]	; 0x50
   64370:	bl	5c940 <fputs@plt+0x4b7f8>
   64374:	ldr	r3, [sp, #16]
   64378:	cmp	r0, r5
   6437c:	add	r3, r3, #1
   64380:	mov	r2, r3
   64384:	str	r3, [sp, #16]
   64388:	moveq	r3, #1
   6438c:	movne	r3, #0
   64390:	cmp	r2, #50	; 0x32
   64394:	moveq	r3, #0
   64398:	cmp	r3, #0
   6439c:	bne	64060 <fputs@plt+0x52f18>
   643a0:	mov	r5, r0
   643a4:	cmp	r5, #0
   643a8:	beq	6400c <fputs@plt+0x52ec4>
   643ac:	ldr	r0, [r8, #20]
   643b0:	cmp	r0, #0
   643b4:	beq	643bc <fputs@plt+0x53274>
   643b8:	bl	469fc <fputs@plt+0x358b4>
   643bc:	mov	r1, r8
   643c0:	mov	r0, r4
   643c4:	bl	1c334 <fputs@plt+0xb1ec>
   643c8:	ldr	r3, [sp, #36]	; 0x24
   643cc:	mov	r1, r5
   643d0:	mov	r0, r4
   643d4:	ldr	r2, [pc, #116]	; 64450 <fputs@plt+0x53308>
   643d8:	cmp	r3, #0
   643dc:	moveq	r2, #0
   643e0:	bl	2f9a0 <fputs@plt+0x1e858>
   643e4:	mov	r0, r4
   643e8:	ldr	r1, [sp, #36]	; 0x24
   643ec:	bl	1c334 <fputs@plt+0xb1ec>
   643f0:	mov	r0, r6
   643f4:	bl	20194 <fputs@plt+0xf04c>
   643f8:	mov	r1, r6
   643fc:	mov	r0, r4
   64400:	bl	1c334 <fputs@plt+0xb1ec>
   64404:	mov	r1, r5
   64408:	mov	r0, r4
   6440c:	bl	1cabc <fputs@plt+0xb974>
   64410:	add	sp, sp, #44	; 0x2c
   64414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64418:	ldr	r9, [r7, #12]
   6441c:	cmp	r9, #0
   64420:	bne	6410c <fputs@plt+0x52fc4>
   64424:	ldrsh	sl, [r7, #34]	; 0x22
   64428:	mov	fp, r9
   6442c:	b	64134 <fputs@plt+0x52fec>
   64430:	andeq	r8, r7, r0, lsl r7
   64434:	andeq	r8, r7, lr, lsr #14
   64438:	andeq	r8, r7, r2, asr r7
   6443c:	andeq	r8, r7, r7, ror #14
   64440:	andeq	r8, r7, r4, lsl #14
   64444:	andeq	r9, r7, r9, lsl #9
   64448:	andeq	r8, r7, ip, ror r7
   6444c:	andeq	r3, r7, r0, lsr #26
   64450:	andeq	r6, r7, ip, asr #10
   64454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64458:	sub	sp, sp, #140	; 0x8c
   6445c:	mov	r9, r0
   64460:	mov	r5, r1
   64464:	mov	r7, r2
   64468:	mov	r6, r3
   6446c:	ldr	sl, [r0]
   64470:	bl	271cc <fputs@plt+0x16084>
   64474:	subs	r4, r0, #0
   64478:	beq	644d4 <fputs@plt+0x5338c>
   6447c:	ldrb	r3, [r4, #89]	; 0x59
   64480:	mov	r2, r7
   64484:	mov	r1, r5
   64488:	mov	r0, r9
   6448c:	orr	r3, r3, #8
   64490:	strb	r3, [r4, #89]	; 0x59
   64494:	mov	r3, #2
   64498:	str	r3, [r9, #76]	; 0x4c
   6449c:	add	r3, sp, #88	; 0x58
   644a0:	bl	2ffc4 <fputs@plt+0x1ee7c>
   644a4:	subs	r3, r0, #0
   644a8:	str	r3, [sp, #32]
   644ac:	blt	644d4 <fputs@plt+0x5338c>
   644b0:	cmp	r3, #1
   644b4:	ldr	r5, [sl, #16]
   644b8:	beq	644dc <fputs@plt+0x53394>
   644bc:	mov	r0, sl
   644c0:	ldr	r1, [sp, #88]	; 0x58
   644c4:	bl	1d4f8 <fputs@plt+0xc3b0>
   644c8:	subs	r3, r0, #0
   644cc:	str	r3, [sp, #44]	; 0x2c
   644d0:	bne	644f0 <fputs@plt+0x533a8>
   644d4:	add	sp, sp, #140	; 0x8c
   644d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   644dc:	mov	r0, r9
   644e0:	bl	498a8 <fputs@plt+0x38760>
   644e4:	cmp	r0, #0
   644e8:	beq	644bc <fputs@plt+0x53374>
   644ec:	b	644d4 <fputs@plt+0x5338c>
   644f0:	ldr	r3, [sp, #176]	; 0xb0
   644f4:	cmp	r3, #0
   644f8:	beq	645c8 <fputs@plt+0x53480>
   644fc:	mov	r2, r6
   64500:	ldr	r1, [pc, #3972]	; 6548c <fputs@plt+0x54344>
   64504:	mov	r0, sl
   64508:	bl	37250 <fputs@plt+0x26108>
   6450c:	ldr	r3, [sp, #32]
   64510:	mov	fp, r0
   64514:	mov	r1, #19
   64518:	mov	r0, r9
   6451c:	ldr	r2, [sp, #44]	; 0x2c
   64520:	lsl	r3, r3, #4
   64524:	add	r6, r5, r3
   64528:	str	r3, [sp, #52]	; 0x34
   6452c:	ldr	r3, [r7, #4]
   64530:	cmp	r3, #0
   64534:	ldrne	r3, [sp, #32]
   64538:	ldrne	r3, [r5, r3, lsl #4]
   6453c:	str	r3, [sp, #36]	; 0x24
   64540:	ldr	r3, [sp, #36]	; 0x24
   64544:	str	r3, [sp]
   64548:	mov	r3, fp
   6454c:	bl	2fe88 <fputs@plt+0x1ed40>
   64550:	subs	r3, r0, #0
   64554:	str	r3, [sp, #40]	; 0x28
   64558:	bne	645ac <fputs@plt+0x53464>
   6455c:	str	r3, [sp, #120]	; 0x78
   64560:	mov	r2, #14
   64564:	ldr	r1, [sp, #36]	; 0x24
   64568:	str	fp, [sp, #128]	; 0x80
   6456c:	ldr	r3, [sp, #44]	; 0x2c
   64570:	str	r3, [sp, #124]	; 0x7c
   64574:	mov	r3, r0
   64578:	mov	r0, sl
   6457c:	str	r3, [sp, #132]	; 0x84
   64580:	str	r3, [sl, #388]	; 0x184
   64584:	add	r3, sp, #120	; 0x78
   64588:	bl	47d78 <fputs@plt+0x36c30>
   6458c:	subs	r5, r0, #0
   64590:	bne	645d8 <fputs@plt+0x53490>
   64594:	mov	r0, r4
   64598:	ldr	r1, [pc, #3824]	; 65490 <fputs@plt+0x54348>
   6459c:	ldr	r2, [sp, #120]	; 0x78
   645a0:	bl	27748 <fputs@plt+0x16600>
   645a4:	ldr	r0, [sp, #120]	; 0x78
   645a8:	bl	183dc <fputs@plt+0x7294>
   645ac:	mov	r0, sl
   645b0:	ldr	r1, [sp, #44]	; 0x2c
   645b4:	bl	1c334 <fputs@plt+0xb1ec>
   645b8:	mov	r1, fp
   645bc:	mov	r0, sl
   645c0:	bl	1c334 <fputs@plt+0xb1ec>
   645c4:	b	644d4 <fputs@plt+0x5338c>
   645c8:	mov	r1, r6
   645cc:	mov	r0, sl
   645d0:	bl	1d4f8 <fputs@plt+0xc3b0>
   645d4:	b	6450c <fputs@plt+0x533c4>
   645d8:	cmp	r5, #12
   645dc:	beq	64614 <fputs@plt+0x534cc>
   645e0:	ldr	r2, [sp, #120]	; 0x78
   645e4:	cmp	r2, #0
   645e8:	beq	64600 <fputs@plt+0x534b8>
   645ec:	mov	r0, r9
   645f0:	ldr	r1, [pc, #3740]	; 65494 <fputs@plt+0x5434c>
   645f4:	bl	2fdcc <fputs@plt+0x1ec84>
   645f8:	ldr	r0, [sp, #120]	; 0x78
   645fc:	bl	183dc <fputs@plt+0x7294>
   64600:	ldr	r3, [r9, #68]	; 0x44
   64604:	str	r5, [r9, #12]
   64608:	add	r3, r3, #1
   6460c:	str	r3, [r9, #68]	; 0x44
   64610:	b	645ac <fputs@plt+0x53464>
   64614:	ldr	r3, [pc, #3888]	; 6554c <fputs@plt+0x54404>
   64618:	mov	r2, #57	; 0x39
   6461c:	str	r5, [sp, #56]	; 0x38
   64620:	ldr	r1, [sp, #40]	; 0x28
   64624:	str	r2, [sp, #64]	; 0x40
   64628:	ldr	r0, [sp, #44]	; 0x2c
   6462c:	add	r8, r1, r2
   64630:	ldr	r2, [sp, #56]	; 0x38
   64634:	asr	r8, r8, #1
   64638:	mla	r1, r2, r8, r3
   6463c:	sub	r3, r1, #3344	; 0xd10
   64640:	str	r3, [sp, #60]	; 0x3c
   64644:	ldr	r3, [r1, #-3352]	; 0xfffff2e8
   64648:	mov	r1, r3
   6464c:	str	r3, [sp, #48]	; 0x30
   64650:	bl	23be0 <fputs@plt+0x12a98>
   64654:	subs	r5, r0, #0
   64658:	beq	669c4 <fputs@plt+0x5587c>
   6465c:	addge	r1, r8, #1
   64660:	ldr	r2, [sp, #64]	; 0x40
   64664:	sublt	r2, r8, #1
   64668:	strge	r1, [sp, #40]	; 0x28
   6466c:	ldr	r1, [sp, #40]	; 0x28
   64670:	ldr	r3, [pc, #3796]	; 6554c <fputs@plt+0x54404>
   64674:	cmp	r1, r2
   64678:	ble	64620 <fputs@plt+0x534d8>
   6467c:	b	645ac <fputs@plt+0x53464>
   64680:	mov	r0, r4
   64684:	ldr	r1, [sp, #32]
   64688:	bl	1519c <fputs@plt+0x4054>
   6468c:	cmp	fp, #0
   64690:	bne	646dc <fputs@plt+0x53594>
   64694:	ldr	r3, [pc, #3580]	; 65498 <fputs@plt+0x54350>
   64698:	add	r2, sp, #104	; 0x68
   6469c:	mov	r1, #1
   646a0:	str	r3, [sp, #104]	; 0x68
   646a4:	bl	26754 <fputs@plt+0x1560c>
   646a8:	ldr	r3, [r9, #76]	; 0x4c
   646ac:	mov	r1, #9
   646b0:	mov	r0, r4
   646b4:	ldr	r2, [pc, #3552]	; 6549c <fputs@plt+0x54354>
   646b8:	add	r3, r3, #2
   646bc:	str	r3, [r9, #76]	; 0x4c
   646c0:	bl	28284 <fputs@plt+0x1713c>
   646c4:	ldr	r3, [sp, #32]
   646c8:	str	r3, [r0, #4]
   646cc:	str	r3, [r0, #24]
   646d0:	ldr	r3, [pc, #3528]	; 654a0 <fputs@plt+0x54358>
   646d4:	str	r3, [r0, #124]	; 0x7c
   646d8:	b	645ac <fputs@plt+0x53464>
   646dc:	mov	r0, fp
   646e0:	bl	13b7c <fputs@plt+0x2a34>
   646e4:	bl	13c40 <fputs@plt+0x2af8>
   646e8:	mov	r5, r0
   646ec:	mov	r1, #0
   646f0:	ldr	r2, [sp, #32]
   646f4:	mov	r0, r9
   646f8:	bl	49b98 <fputs@plt+0x38a50>
   646fc:	mov	r3, #3
   64700:	mov	r1, #52	; 0x34
   64704:	str	r5, [sp]
   64708:	mov	r0, r4
   6470c:	ldr	r2, [sp, #32]
   64710:	bl	2713c <fputs@plt+0x15ff4>
   64714:	ldr	r3, [r6, #12]
   64718:	mov	r1, r5
   6471c:	str	r5, [r3, #80]	; 0x50
   64720:	ldr	r0, [r6, #4]
   64724:	bl	21494 <fputs@plt+0x1034c>
   64728:	b	645ac <fputs@plt+0x53464>
   6472c:	cmp	fp, #0
   64730:	ldr	r6, [r6, #4]
   64734:	bne	6475c <fputs@plt+0x53614>
   64738:	cmp	r6, #0
   6473c:	ldr	r1, [pc, #3424]	; 654a4 <fputs@plt+0x5435c>
   64740:	ldrne	r3, [r6, #4]
   64744:	ldrne	r5, [r3, #32]
   64748:	asr	r3, r5, #31
   6474c:	mov	r2, r5
   64750:	mov	r0, r4
   64754:	bl	27794 <fputs@plt+0x1664c>
   64758:	b	645ac <fputs@plt+0x53464>
   6475c:	mov	r0, fp
   64760:	bl	13b7c <fputs@plt+0x2a34>
   64764:	mov	r1, r0
   64768:	mov	r3, #0
   6476c:	mvn	r2, #0
   64770:	mov	r0, r6
   64774:	str	r1, [sl, #76]	; 0x4c
   64778:	bl	1fe80 <fputs@plt+0xed38>
   6477c:	cmp	r0, #7
   64780:	bne	645ac <fputs@plt+0x53464>
   64784:	mov	r0, sl
   64788:	bl	185e4 <fputs@plt+0x749c>
   6478c:	b	645ac <fputs@plt+0x53464>
   64790:	cmp	fp, #0
   64794:	ldr	r6, [r6, #4]
   64798:	mvneq	r8, #0
   6479c:	beq	647c0 <fputs@plt+0x53678>
   647a0:	mov	r1, #0
   647a4:	mov	r0, fp
   647a8:	bl	23fd4 <fputs@plt+0x12e8c>
   647ac:	ldr	r3, [r7, #4]
   647b0:	mov	r9, r0
   647b4:	mov	r8, r0
   647b8:	cmp	r3, #0
   647bc:	beq	647f4 <fputs@plt+0x536ac>
   647c0:	mov	r1, r8
   647c4:	mov	r0, r6
   647c8:	bl	14e8c <fputs@plt+0x3d44>
   647cc:	mov	r2, r0
   647d0:	asr	r3, r0, #31
   647d4:	ldr	r1, [pc, #3276]	; 654a8 <fputs@plt+0x54360>
   647d8:	b	64750 <fputs@plt+0x53608>
   647dc:	ldr	r3, [sl, #16]
   647e0:	mov	r1, r9
   647e4:	add	r3, r3, r5, lsl #4
   647e8:	add	r5, r5, #1
   647ec:	ldr	r0, [r3, #4]
   647f0:	bl	14e8c <fputs@plt+0x3d44>
   647f4:	ldr	r3, [sl, #20]
   647f8:	cmp	r3, r5
   647fc:	bgt	647dc <fputs@plt+0x53694>
   64800:	b	647c0 <fputs@plt+0x53678>
   64804:	mov	r0, r9
   64808:	ldr	r1, [sp, #32]
   6480c:	bl	49b48 <fputs@plt+0x38a00>
   64810:	ldr	r5, [r9, #76]	; 0x4c
   64814:	ldr	r3, [sp, #44]	; 0x2c
   64818:	add	r5, r5, #1
   6481c:	str	r5, [r9, #76]	; 0x4c
   64820:	ldrb	r2, [r3]
   64824:	ldr	r3, [pc, #3408]	; 6557c <fputs@plt+0x54434>
   64828:	add	r3, r3, r2
   6482c:	ldrb	r3, [r3, #64]	; 0x40
   64830:	cmp	r3, #112	; 0x70
   64834:	bne	6488c <fputs@plt+0x53744>
   64838:	mov	r3, r5
   6483c:	mov	r1, #156	; 0x9c
   64840:	ldr	r2, [sp, #32]
   64844:	mov	r0, r4
   64848:	bl	276a4 <fputs@plt+0x1655c>
   6484c:	mov	r2, r5
   64850:	mov	r3, #1
   64854:	mov	r1, #33	; 0x21
   64858:	mov	r0, r4
   6485c:	bl	276a4 <fputs@plt+0x1655c>
   64860:	mov	r0, r4
   64864:	mov	r1, #1
   64868:	bl	1e6c8 <fputs@plt+0xd580>
   6486c:	mvn	r3, #0
   64870:	mov	r2, #0
   64874:	mov	r1, r2
   64878:	mov	r0, r4
   6487c:	str	r3, [sp]
   64880:	ldr	r3, [sp, #44]	; 0x2c
   64884:	bl	2670c <fputs@plt+0x155c4>
   64888:	b	645ac <fputs@plt+0x53464>
   6488c:	mov	r0, fp
   64890:	bl	13b7c <fputs@plt+0x2a34>
   64894:	bl	13c40 <fputs@plt+0x2af8>
   64898:	mov	r3, r5
   6489c:	mov	r1, #157	; 0x9d
   648a0:	str	r0, [sp]
   648a4:	mov	r0, r4
   648a8:	ldr	r2, [sp, #32]
   648ac:	bl	2713c <fputs@plt+0x15ff4>
   648b0:	b	6484c <fputs@plt+0x53704>
   648b4:	cmp	fp, #0
   648b8:	mvneq	r2, #0
   648bc:	beq	648f0 <fputs@plt+0x537a8>
   648c0:	ldr	r1, [pc, #3044]	; 654ac <fputs@plt+0x54364>
   648c4:	mov	r0, fp
   648c8:	bl	12f2c <fputs@plt+0x1de4>
   648cc:	cmp	r0, #0
   648d0:	moveq	r2, #1
   648d4:	beq	648f0 <fputs@plt+0x537a8>
   648d8:	ldr	r1, [pc, #3024]	; 654b0 <fputs@plt+0x54368>
   648dc:	mov	r0, fp
   648e0:	bl	12f2c <fputs@plt+0x1de4>
   648e4:	adds	r0, r0, #0
   648e8:	movne	r0, #1
   648ec:	rsb	r2, r0, #0
   648f0:	ldr	r3, [r7, #4]
   648f4:	cmp	r3, #0
   648f8:	bne	64940 <fputs@plt+0x537f8>
   648fc:	cmn	r2, #1
   64900:	ldrbeq	r0, [sl, #71]	; 0x47
   64904:	beq	64954 <fputs@plt+0x5380c>
   64908:	mov	r5, #2
   6490c:	b	64930 <fputs@plt+0x537e8>
   64910:	ldr	r3, [sl, #16]
   64914:	mov	r1, r2
   64918:	add	r3, r3, r5, lsl #4
   6491c:	add	r5, r5, #1
   64920:	ldr	r3, [r3, #4]
   64924:	ldr	r3, [r3, #4]
   64928:	ldr	r0, [r3]
   6492c:	bl	149f4 <fputs@plt+0x38ac>
   64930:	ldr	r3, [sl, #20]
   64934:	cmp	r3, r5
   64938:	bgt	64910 <fputs@plt+0x537c8>
   6493c:	strb	r2, [sl, #71]	; 0x47
   64940:	ldr	r3, [r6, #4]
   64944:	mov	r1, r2
   64948:	ldr	r3, [r3, #4]
   6494c:	ldr	r0, [r3]
   64950:	bl	149f4 <fputs@plt+0x38ac>
   64954:	ldr	r3, [pc, #2896]	; 654ac <fputs@plt+0x54364>
   64958:	cmp	r0, #1
   6495c:	ldr	r1, [pc, #2896]	; 654b4 <fputs@plt+0x5436c>
   64960:	ldr	r2, [pc, #2888]	; 654b0 <fputs@plt+0x54368>
   64964:	moveq	r2, r3
   64968:	mov	r0, r4
   6496c:	bl	27748 <fputs@plt+0x16600>
   64970:	b	645ac <fputs@plt+0x53464>
   64974:	ldr	r3, [pc, #2876]	; 654b8 <fputs@plt+0x54370>
   64978:	add	r2, sp, #104	; 0x68
   6497c:	mov	r1, #1
   64980:	mov	r0, r4
   64984:	str	r3, [sp, #104]	; 0x68
   64988:	bl	26754 <fputs@plt+0x1560c>
   6498c:	cmp	fp, #0
   64990:	beq	649d4 <fputs@plt+0x5388c>
   64994:	ldr	r5, [pc, #2848]	; 654bc <fputs@plt+0x54374>
   64998:	mov	r0, fp
   6499c:	mov	r6, #0
   649a0:	bl	16878 <fputs@plt+0x5730>
   649a4:	mov	r8, r0
   649a8:	ldr	r1, [r5], #4
   649ac:	cmp	r1, #0
   649b0:	beq	649d4 <fputs@plt+0x5388c>
   649b4:	mov	r2, r8
   649b8:	mov	r0, fp
   649bc:	bl	23cf4 <fputs@plt+0x12bac>
   649c0:	cmp	r0, #0
   649c4:	beq	649ec <fputs@plt+0x538a4>
   649c8:	add	r6, r6, #1
   649cc:	cmp	r6, #6
   649d0:	bne	649a8 <fputs@plt+0x53860>
   649d4:	ldr	r3, [r7, #4]
   649d8:	mvn	r6, #0
   649dc:	cmp	r3, #0
   649e0:	moveq	r2, #1
   649e4:	streq	r3, [sp, #32]
   649e8:	streq	r2, [r7, #4]
   649ec:	ldr	r5, [sl, #20]
   649f0:	sub	r5, r5, #1
   649f4:	cmp	r5, #0
   649f8:	bge	64a14 <fputs@plt+0x538cc>
   649fc:	mov	r3, #1
   64a00:	mov	r2, r3
   64a04:	mov	r1, #33	; 0x21
   64a08:	mov	r0, r4
   64a0c:	bl	276a4 <fputs@plt+0x1655c>
   64a10:	b	645ac <fputs@plt+0x53464>
   64a14:	ldr	r3, [sl, #16]
   64a18:	add	r3, r3, r5, lsl #4
   64a1c:	ldr	r3, [r3, #4]
   64a20:	cmp	r3, #0
   64a24:	beq	649f0 <fputs@plt+0x538a8>
   64a28:	ldr	r3, [sp, #32]
   64a2c:	cmp	r3, r5
   64a30:	beq	64a40 <fputs@plt+0x538f8>
   64a34:	ldr	r3, [r7, #4]
   64a38:	cmp	r3, #0
   64a3c:	bne	649f0 <fputs@plt+0x538a8>
   64a40:	mov	r1, r5
   64a44:	mov	r0, r4
   64a48:	bl	1519c <fputs@plt+0x4054>
   64a4c:	mov	r3, #1
   64a50:	mov	r2, r5
   64a54:	str	r6, [sp]
   64a58:	mov	r1, #9
   64a5c:	bl	2713c <fputs@plt+0x15ff4>
   64a60:	b	649f0 <fputs@plt+0x538a8>
   64a64:	ldr	r3, [r6, #4]
   64a68:	mvn	r2, #1
   64a6c:	cmp	fp, #0
   64a70:	ldr	r3, [r3, #4]
   64a74:	ldr	r5, [r3]
   64a78:	mvn	r3, #0
   64a7c:	strd	r2, [sp, #104]	; 0x68
   64a80:	beq	64aa8 <fputs@plt+0x53960>
   64a84:	add	r1, sp, #104	; 0x68
   64a88:	mov	r0, fp
   64a8c:	bl	1b2d8 <fputs@plt+0xa190>
   64a90:	ldrd	r2, [sp, #104]	; 0x68
   64a94:	mvn	r0, #0
   64a98:	mvn	r1, #0
   64a9c:	cmp	r2, r0
   64aa0:	sbcs	r3, r3, r1
   64aa4:	strdlt	r0, [sp, #104]	; 0x68
   64aa8:	ldrd	r2, [sp, #104]	; 0x68
   64aac:	mvn	r0, #0
   64ab0:	mvn	r1, #0
   64ab4:	cmp	r2, r0
   64ab8:	sbcs	r1, r3, r1
   64abc:	blt	64ad0 <fputs@plt+0x53988>
   64ac0:	ldr	r1, [r5, #216]	; 0xd8
   64ac4:	strd	r2, [r5, #168]	; 0xa8
   64ac8:	cmp	r1, #0
   64acc:	strdne	r2, [r1, #16]
   64ad0:	ldrd	r2, [r5, #168]	; 0xa8
   64ad4:	ldr	r1, [pc, #2532]	; 654c0 <fputs@plt+0x54378>
   64ad8:	strd	r2, [sp, #104]	; 0x68
   64adc:	b	64750 <fputs@plt+0x53608>
   64ae0:	cmp	fp, #0
   64ae4:	ldr	r6, [r6, #4]
   64ae8:	bne	64b04 <fputs@plt+0x539bc>
   64aec:	mov	r0, r6
   64af0:	bl	14f18 <fputs@plt+0x3dd0>
   64af4:	mov	r2, r0
   64af8:	asr	r3, r0, #31
   64afc:	ldr	r1, [pc, #2496]	; 654c4 <fputs@plt+0x5437c>
   64b00:	b	64750 <fputs@plt+0x53608>
   64b04:	ldr	r1, [pc, #2492]	; 654c8 <fputs@plt+0x54380>
   64b08:	mov	r0, fp
   64b0c:	bl	12f2c <fputs@plt+0x1de4>
   64b10:	cmp	r0, #0
   64b14:	beq	64b5c <fputs@plt+0x53a14>
   64b18:	ldr	r1, [pc, #2476]	; 654cc <fputs@plt+0x54384>
   64b1c:	mov	r0, fp
   64b20:	bl	12f2c <fputs@plt+0x1de4>
   64b24:	cmp	r0, #0
   64b28:	moveq	r5, #1
   64b2c:	beq	64b60 <fputs@plt+0x53a18>
   64b30:	ldr	r1, [pc, #2456]	; 654d0 <fputs@plt+0x54388>
   64b34:	mov	r0, fp
   64b38:	bl	12f2c <fputs@plt+0x1de4>
   64b3c:	cmp	r0, #0
   64b40:	moveq	r5, #2
   64b44:	beq	64b60 <fputs@plt+0x53a18>
   64b48:	mov	r0, fp
   64b4c:	bl	13b7c <fputs@plt+0x2a34>
   64b50:	cmp	r0, #2
   64b54:	mov	r5, r0
   64b58:	bls	64b60 <fputs@plt+0x53a18>
   64b5c:	mov	r5, #0
   64b60:	mov	r1, r5
   64b64:	mov	r0, r6
   64b68:	strb	r5, [sl, #72]	; 0x48
   64b6c:	bl	14ec8 <fputs@plt+0x3d80>
   64b70:	cmp	r0, #0
   64b74:	bne	645ac <fputs@plt+0x53464>
   64b78:	sub	r5, r5, #1
   64b7c:	cmp	r5, #1
   64b80:	bhi	645ac <fputs@plt+0x53464>
   64b84:	ldr	r6, [r4, #32]
   64b88:	mov	r1, #5
   64b8c:	mov	r0, r4
   64b90:	ldr	r2, [pc, #2364]	; 654d4 <fputs@plt+0x5438c>
   64b94:	bl	28284 <fputs@plt+0x1713c>
   64b98:	ldr	r3, [sp, #32]
   64b9c:	add	r6, r6, #4
   64ba0:	mov	r1, r3
   64ba4:	str	r3, [r0, #4]
   64ba8:	str	r3, [r0, #24]
   64bac:	str	r6, [r0, #48]	; 0x30
   64bb0:	str	r3, [r0, #84]	; 0x54
   64bb4:	str	r5, [r0, #92]	; 0x5c
   64bb8:	mov	r0, r4
   64bbc:	bl	1519c <fputs@plt+0x4054>
   64bc0:	b	645ac <fputs@plt+0x53464>
   64bc4:	cmp	fp, #0
   64bc8:	bne	64c54 <fputs@plt+0x53b0c>
   64bcc:	mvn	r3, #-2147483648	; 0x80000000
   64bd0:	str	r3, [sp, #104]	; 0x68
   64bd4:	mov	r0, r9
   64bd8:	mov	r1, #0
   64bdc:	ldr	r2, [sp, #32]
   64be0:	bl	49b98 <fputs@plt+0x38a50>
   64be4:	mov	r3, #1
   64be8:	mov	r1, #22
   64bec:	ldr	r2, [sp, #104]	; 0x68
   64bf0:	mov	r0, r4
   64bf4:	bl	276a4 <fputs@plt+0x1655c>
   64bf8:	mov	r1, #146	; 0x92
   64bfc:	mov	r0, r4
   64c00:	ldr	r2, [sp, #32]
   64c04:	bl	27640 <fputs@plt+0x164f8>
   64c08:	mov	r5, r0
   64c0c:	mov	r2, #1
   64c10:	mov	r1, #33	; 0x21
   64c14:	mov	r0, r4
   64c18:	bl	27640 <fputs@plt+0x164f8>
   64c1c:	mvn	r3, #0
   64c20:	mov	r2, #1
   64c24:	mov	r1, #37	; 0x25
   64c28:	mov	r0, r4
   64c2c:	bl	276a4 <fputs@plt+0x1655c>
   64c30:	mov	r3, r5
   64c34:	mov	r2, #1
   64c38:	mov	r1, #138	; 0x8a
   64c3c:	mov	r0, r4
   64c40:	bl	276a4 <fputs@plt+0x1655c>
   64c44:	mov	r1, r5
   64c48:	mov	r0, r4
   64c4c:	bl	1c254 <fputs@plt+0xb10c>
   64c50:	b	645ac <fputs@plt+0x53464>
   64c54:	add	r1, sp, #104	; 0x68
   64c58:	mov	r0, fp
   64c5c:	bl	13a30 <fputs@plt+0x28e8>
   64c60:	cmp	r0, #0
   64c64:	beq	64bcc <fputs@plt+0x53a84>
   64c68:	ldr	r3, [sp, #104]	; 0x68
   64c6c:	cmp	r3, #0
   64c70:	bgt	64bd4 <fputs@plt+0x53a8c>
   64c74:	b	64bcc <fputs@plt+0x53a84>
   64c78:	cmp	fp, #0
   64c7c:	bne	64c94 <fputs@plt+0x53b4c>
   64c80:	ldr	r3, [r6, #12]
   64c84:	ldr	r1, [pc, #2060]	; 65498 <fputs@plt+0x54350>
   64c88:	ldr	r2, [r3, #80]	; 0x50
   64c8c:	asr	r3, r2, #31
   64c90:	b	64750 <fputs@plt+0x53608>
   64c94:	mov	r0, fp
   64c98:	bl	13b7c <fputs@plt+0x2a34>
   64c9c:	ldr	r3, [r6, #12]
   64ca0:	mov	r1, r0
   64ca4:	str	r0, [r3, #80]	; 0x50
   64ca8:	b	64720 <fputs@plt+0x535d8>
   64cac:	cmp	fp, #0
   64cb0:	bne	64cfc <fputs@plt+0x53bb4>
   64cb4:	ldr	r3, [sl, #24]
   64cb8:	tst	r3, #32
   64cbc:	moveq	r2, #0
   64cc0:	moveq	r3, #0
   64cc4:	beq	64cf4 <fputs@plt+0x53bac>
   64cc8:	ldr	r2, [r6, #4]
   64ccc:	ldrd	r2, [r2]
   64cd0:	str	r2, [r3, #4]
   64cd4:	ldr	r3, [r3]
   64cd8:	ldr	r5, [r3, #212]	; 0xd4
   64cdc:	mov	r0, r5
   64ce0:	bl	141b8 <fputs@plt+0x3070>
   64ce4:	ldr	r2, [r5, #20]
   64ce8:	cmp	r0, r2
   64cec:	movge	r2, r0
   64cf0:	asr	r3, r2, #31
   64cf4:	ldr	r1, [pc, #2012]	; 654d8 <fputs@plt+0x54390>
   64cf8:	b	64750 <fputs@plt+0x53608>
   64cfc:	mov	r3, #1
   64d00:	add	r1, sp, #104	; 0x68
   64d04:	mov	r0, fp
   64d08:	str	r3, [sp, #104]	; 0x68
   64d0c:	bl	13a30 <fputs@plt+0x28e8>
   64d10:	cmp	r0, #0
   64d14:	beq	64d58 <fputs@plt+0x53c10>
   64d18:	ldr	r2, [r6, #4]
   64d1c:	ldr	r0, [sp, #104]	; 0x68
   64d20:	ldrd	r2, [r2]
   64d24:	cmp	r0, #0
   64d28:	str	r2, [r3, #4]
   64d2c:	beq	64d58 <fputs@plt+0x53c10>
   64d30:	ldr	r3, [r3]
   64d34:	ldr	r4, [r3, #212]	; 0xd4
   64d38:	bge	64d54 <fputs@plt+0x53c0c>
   64d3c:	ldrd	r2, [r4, #24]
   64d40:	ldr	r1, [pc, #1940]	; 654dc <fputs@plt+0x54394>
   64d44:	add	r2, r2, r3
   64d48:	asr	r3, r2, #31
   64d4c:	smull	r0, r1, r0, r1
   64d50:	bl	6fac8 <fputs@plt+0x5e980>
   64d54:	str	r0, [r4, #20]
   64d58:	ldr	r1, [sp, #104]	; 0x68
   64d5c:	mov	r0, fp
   64d60:	adds	r1, r1, #0
   64d64:	movne	r1, #1
   64d68:	bl	23fd4 <fputs@plt+0x12e8c>
   64d6c:	ldr	r3, [sl, #24]
   64d70:	cmp	r0, #0
   64d74:	orrne	r3, r3, #32
   64d78:	biceq	r3, r3, #32
   64d7c:	str	r3, [sl, #24]
   64d80:	mov	r0, sl
   64d84:	bl	1c274 <fputs@plt+0xb12c>
   64d88:	b	645ac <fputs@plt+0x53464>
   64d8c:	cmp	fp, #0
   64d90:	bne	64dc8 <fputs@plt+0x53c80>
   64d94:	mvn	r2, #0
   64d98:	mvn	r3, #0
   64d9c:	ldr	r1, [sp, #36]	; 0x24
   64da0:	mov	r0, sl
   64da4:	strd	r2, [sp, #104]	; 0x68
   64da8:	add	r3, sp, #104	; 0x68
   64dac:	mov	r2, #18
   64db0:	bl	47d78 <fputs@plt+0x36c30>
   64db4:	cmp	r0, #0
   64db8:	bne	64e58 <fputs@plt+0x53d10>
   64dbc:	ldr	r1, [pc, #1820]	; 654e0 <fputs@plt+0x54398>
   64dc0:	ldrd	r2, [sp, #104]	; 0x68
   64dc4:	b	64750 <fputs@plt+0x53608>
   64dc8:	add	r1, sp, #104	; 0x68
   64dcc:	mov	r0, fp
   64dd0:	bl	1b2d8 <fputs@plt+0xa190>
   64dd4:	ldrd	r2, [sp, #104]	; 0x68
   64dd8:	ldr	r5, [sl, #20]
   64ddc:	cmp	r2, #0
   64de0:	sbcs	r3, r3, #0
   64de4:	ldrlt	r3, [pc, #1784]	; 654e4 <fputs@plt+0x5439c>
   64de8:	ldrdlt	r2, [r3, #176]	; 0xb0
   64dec:	strdlt	r2, [sp, #104]	; 0x68
   64df0:	ldr	r3, [r7, #4]
   64df4:	cmp	r3, #0
   64df8:	ldrdeq	r2, [sp, #104]	; 0x68
   64dfc:	strdeq	r2, [sl, #40]	; 0x28
   64e00:	sub	r5, r5, #1
   64e04:	cmp	r5, #0
   64e08:	blt	64d94 <fputs@plt+0x53c4c>
   64e0c:	ldr	r3, [sl, #16]
   64e10:	add	r3, r3, r5, lsl #4
   64e14:	ldr	r1, [r3, #4]
   64e18:	cmp	r1, #0
   64e1c:	beq	64e00 <fputs@plt+0x53cb8>
   64e20:	ldr	r3, [sp, #32]
   64e24:	cmp	r5, r3
   64e28:	beq	64e38 <fputs@plt+0x53cf0>
   64e2c:	ldr	r3, [r7, #4]
   64e30:	cmp	r3, #0
   64e34:	bne	64e00 <fputs@plt+0x53cb8>
   64e38:	ldr	r0, [r1, #4]
   64e3c:	ldr	r1, [r1]
   64e40:	ldrd	r2, [sp, #104]	; 0x68
   64e44:	str	r1, [r0, #4]
   64e48:	ldr	r0, [r0]
   64e4c:	strd	r2, [r0, #136]	; 0x88
   64e50:	bl	14648 <fputs@plt+0x3500>
   64e54:	b	64e00 <fputs@plt+0x53cb8>
   64e58:	cmp	r0, #12
   64e5c:	beq	645ac <fputs@plt+0x53464>
   64e60:	ldr	r3, [r9, #68]	; 0x44
   64e64:	str	r0, [r9, #12]
   64e68:	add	r3, r3, #1
   64e6c:	str	r3, [r9, #68]	; 0x44
   64e70:	b	645ac <fputs@plt+0x53464>
   64e74:	cmp	fp, #0
   64e78:	bne	64e8c <fputs@plt+0x53d44>
   64e7c:	ldrb	r2, [sl, #68]	; 0x44
   64e80:	mov	r3, #0
   64e84:	ldr	r1, [pc, #1628]	; 654e8 <fputs@plt+0x543a0>
   64e88:	b	64750 <fputs@plt+0x53608>
   64e8c:	ldrb	r3, [fp]
   64e90:	sub	r3, r3, #48	; 0x30
   64e94:	uxtb	r2, r3
   64e98:	cmp	r2, #2
   64e9c:	movls	r5, r3
   64ea0:	bls	64ed0 <fputs@plt+0x53d88>
   64ea4:	ldr	r1, [pc, #1600]	; 654ec <fputs@plt+0x543a4>
   64ea8:	mov	r0, fp
   64eac:	bl	12f2c <fputs@plt+0x1de4>
   64eb0:	cmp	r0, #0
   64eb4:	moveq	r5, #1
   64eb8:	beq	64ed0 <fputs@plt+0x53d88>
   64ebc:	ldr	r1, [pc, #1580]	; 654f0 <fputs@plt+0x543a8>
   64ec0:	mov	r0, fp
   64ec4:	bl	12f2c <fputs@plt+0x1de4>
   64ec8:	cmp	r0, #0
   64ecc:	moveq	r5, #2
   64ed0:	ldr	r4, [r9]
   64ed4:	ldrb	r3, [r4, #68]	; 0x44
   64ed8:	cmp	r3, r5
   64edc:	beq	645ac <fputs@plt+0x53464>
   64ee0:	mov	r0, r9
   64ee4:	bl	45d4c <fputs@plt+0x34c04>
   64ee8:	cmp	r0, #0
   64eec:	strbeq	r5, [r4, #68]	; 0x44
   64ef0:	b	645ac <fputs@plt+0x53464>
   64ef4:	cmp	fp, #0
   64ef8:	bne	64f0c <fputs@plt+0x53dc4>
   64efc:	ldr	r3, [pc, #1520]	; 654f4 <fputs@plt+0x543ac>
   64f00:	ldr	r1, [pc, #1520]	; 654f8 <fputs@plt+0x543b0>
   64f04:	ldr	r2, [r3, #616]	; 0x268
   64f08:	b	64968 <fputs@plt+0x53820>
   64f0c:	ldrb	r3, [fp]
   64f10:	cmp	r3, #0
   64f14:	beq	64f50 <fputs@plt+0x53e08>
   64f18:	add	r3, sp, #104	; 0x68
   64f1c:	mov	r2, #1
   64f20:	ldr	r0, [sl]
   64f24:	mov	r1, fp
   64f28:	bl	12c9c <fputs@plt+0x1b54>
   64f2c:	cmp	r0, #0
   64f30:	bne	64f40 <fputs@plt+0x53df8>
   64f34:	ldr	r3, [sp, #104]	; 0x68
   64f38:	cmp	r3, #0
   64f3c:	bne	64f50 <fputs@plt+0x53e08>
   64f40:	ldr	r1, [pc, #1460]	; 654fc <fputs@plt+0x543b4>
   64f44:	mov	r0, r9
   64f48:	bl	2fdcc <fputs@plt+0x1ec84>
   64f4c:	b	645ac <fputs@plt+0x53464>
   64f50:	ldrb	r3, [sl, #68]	; 0x44
   64f54:	cmp	r3, #1
   64f58:	bhi	64f64 <fputs@plt+0x53e1c>
   64f5c:	mov	r0, r9
   64f60:	bl	45d4c <fputs@plt+0x34c04>
   64f64:	ldr	r4, [pc, #1416]	; 654f4 <fputs@plt+0x543ac>
   64f68:	ldr	r0, [r4, #616]	; 0x268
   64f6c:	bl	183dc <fputs@plt+0x7294>
   64f70:	ldrb	r3, [fp]
   64f74:	cmp	r3, #0
   64f78:	streq	r3, [r4, #616]	; 0x268
   64f7c:	beq	645ac <fputs@plt+0x53464>
   64f80:	mov	r1, fp
   64f84:	ldr	r0, [pc, #1288]	; 65494 <fputs@plt+0x5434c>
   64f88:	bl	39ab8 <fputs@plt+0x28970>
   64f8c:	str	r0, [r4, #616]	; 0x268
   64f90:	b	645ac <fputs@plt+0x53464>
   64f94:	cmp	fp, #0
   64f98:	bne	64fb0 <fputs@plt+0x53e68>
   64f9c:	ldrb	r2, [r6, #8]
   64fa0:	ldr	r1, [pc, #1368]	; 65500 <fputs@plt+0x543b8>
   64fa4:	sub	r2, r2, #1
   64fa8:	asr	r3, r2, #31
   64fac:	b	64750 <fputs@plt+0x53608>
   64fb0:	ldrb	r3, [sl, #67]	; 0x43
   64fb4:	cmp	r3, #0
   64fb8:	ldreq	r1, [pc, #1348]	; 65504 <fputs@plt+0x543bc>
   64fbc:	beq	64f44 <fputs@plt+0x53dfc>
   64fc0:	mov	r2, #1
   64fc4:	mov	r1, #0
   64fc8:	mov	r0, fp
   64fcc:	bl	23f28 <fputs@plt+0x12de0>
   64fd0:	add	r0, r0, #1
   64fd4:	mov	r3, #1
   64fd8:	ands	r0, r0, #7
   64fdc:	moveq	r0, #1
   64fe0:	strb	r0, [r6, #8]
   64fe4:	strb	r3, [r6, #9]
   64fe8:	b	64d80 <fputs@plt+0x53c38>
   64fec:	ldr	r2, [sp, #56]	; 0x38
   64ff0:	cmp	fp, #0
   64ff4:	mla	r8, r3, r8, r2
   64ff8:	ldr	r5, [r8, #-3344]	; 0xfffff2f0
   64ffc:	bne	6501c <fputs@plt+0x53ed4>
   65000:	ldr	r3, [sl, #24]
   65004:	ldr	r1, [sp, #48]	; 0x30
   65008:	tst	r5, r3
   6500c:	mov	r3, fp
   65010:	movne	r2, #1
   65014:	moveq	r2, #0
   65018:	b	64750 <fputs@plt+0x53608>
   6501c:	ldrb	r3, [sl, #67]	; 0x43
   65020:	mov	r1, #0
   65024:	mov	r0, fp
   65028:	cmp	r3, #0
   6502c:	biceq	r5, r5, #524288	; 0x80000
   65030:	bl	23fd4 <fputs@plt+0x12e8c>
   65034:	ldr	r3, [sl, #24]
   65038:	cmp	r0, #0
   6503c:	orrne	r5, r3, r5
   65040:	strne	r5, [sl, #24]
   65044:	bne	65064 <fputs@plt+0x53f1c>
   65048:	bic	r3, r3, r5
   6504c:	cmp	r5, #16777216	; 0x1000000
   65050:	moveq	r0, #0
   65054:	moveq	r1, #0
   65058:	str	r3, [sl, #24]
   6505c:	addeq	r3, sl, #448	; 0x1c0
   65060:	strdeq	r0, [r3]
   65064:	mov	r3, #0
   65068:	mov	r1, #147	; 0x93
   6506c:	mov	r2, r3
   65070:	mov	r0, r4
   65074:	bl	276a4 <fputs@plt+0x1655c>
   65078:	b	64d80 <fputs@plt+0x53c38>
   6507c:	cmp	fp, #0
   65080:	beq	645ac <fputs@plt+0x53464>
   65084:	mov	r1, fp
   65088:	mov	r0, sl
   6508c:	ldr	r2, [sp, #36]	; 0x24
   65090:	bl	1562c <fputs@plt+0x44e4>
   65094:	subs	r8, r0, #0
   65098:	beq	645ac <fputs@plt+0x53464>
   6509c:	mov	r5, #6
   650a0:	ldr	r0, [r8, #8]
   650a4:	bl	1a178 <fputs@plt+0x9030>
   650a8:	str	r0, [sp, #36]	; 0x24
   650ac:	mov	r0, r9
   650b0:	str	r5, [r9, #76]	; 0x4c
   650b4:	ldr	r1, [sp, #32]
   650b8:	bl	49b48 <fputs@plt+0x38a00>
   650bc:	ldr	r2, [pc, #1092]	; 65508 <fputs@plt+0x543c0>
   650c0:	mov	r1, r5
   650c4:	mov	r0, r4
   650c8:	bl	26754 <fputs@plt+0x1560c>
   650cc:	mov	r0, r9
   650d0:	mov	r1, r8
   650d4:	bl	46f94 <fputs@plt+0x35e4c>
   650d8:	ldr	r6, [r8, #4]
   650dc:	mov	r9, #0
   650e0:	mov	r7, r9
   650e4:	ldrsh	r2, [r8, #34]	; 0x22
   650e8:	cmp	r2, r7
   650ec:	ble	645ac <fputs@plt+0x53464>
   650f0:	ldrb	r5, [r6, #15]
   650f4:	tst	r5, #2
   650f8:	addne	r9, r9, #1
   650fc:	bne	651b0 <fputs@plt+0x54068>
   65100:	ands	r5, r5, #1
   65104:	beq	65140 <fputs@plt+0x53ff8>
   65108:	ldr	r3, [sp, #36]	; 0x24
   6510c:	cmp	r3, #0
   65110:	ldrne	r3, [r3, #4]
   65114:	movne	r5, #1
   65118:	subne	r3, r3, #2
   6511c:	bne	65134 <fputs@plt+0x53fec>
   65120:	mov	r5, #1
   65124:	b	65140 <fputs@plt+0x53ff8>
   65128:	add	r5, r5, #1
   6512c:	cmp	r2, r5
   65130:	blt	65140 <fputs@plt+0x53ff8>
   65134:	ldrsh	r1, [r3, #2]!
   65138:	cmp	r1, r7
   6513c:	bne	65128 <fputs@plt+0x53fe0>
   65140:	ldr	r2, [r6]
   65144:	sub	r3, r7, r9
   65148:	mov	r0, r6
   6514c:	ldr	r1, [pc, #1000]	; 6553c <fputs@plt+0x543f4>
   65150:	str	r2, [sp, #32]
   65154:	str	r3, [sp, #40]	; 0x28
   65158:	bl	1ade0 <fputs@plt+0x9c98>
   6515c:	ldrb	ip, [r6, #12]
   65160:	ldr	r1, [r6, #4]
   65164:	ldr	r2, [sp, #32]
   65168:	adds	ip, ip, #0
   6516c:	movne	ip, #1
   65170:	ldr	r3, [sp, #40]	; 0x28
   65174:	cmp	r1, #0
   65178:	ldrne	r1, [r1, #8]
   6517c:	str	r2, [sp]
   65180:	ldr	r2, [pc, #900]	; 6550c <fputs@plt+0x543c4>
   65184:	stmib	sp, {r0, ip}
   65188:	mov	r0, r4
   6518c:	str	r1, [sp, #12]
   65190:	mov	r1, #1
   65194:	str	r5, [sp, #16]
   65198:	bl	276bc <fputs@plt+0x16574>
   6519c:	mov	r3, #6
   651a0:	mov	r2, #1
   651a4:	mov	r1, #33	; 0x21
   651a8:	mov	r0, r4
   651ac:	bl	276a4 <fputs@plt+0x1655c>
   651b0:	add	r7, r7, #1
   651b4:	add	r6, r6, #16
   651b8:	b	650e4 <fputs@plt+0x53f9c>
   651bc:	mov	r0, r9
   651c0:	mov	r4, #4
   651c4:	ldr	r8, [pc, #836]	; 65510 <fputs@plt+0x543c8>
   651c8:	bl	271cc <fputs@plt+0x16084>
   651cc:	mov	r5, r0
   651d0:	mov	r0, r9
   651d4:	str	r4, [r9, #76]	; 0x4c
   651d8:	ldr	r1, [sp, #32]
   651dc:	mov	r7, #0
   651e0:	bl	49b48 <fputs@plt+0x38a00>
   651e4:	ldr	r2, [pc, #808]	; 65514 <fputs@plt+0x543cc>
   651e8:	mov	r1, r4
   651ec:	mov	r0, r5
   651f0:	bl	26754 <fputs@plt+0x1560c>
   651f4:	ldr	r3, [r6, #12]
   651f8:	ldr	r9, [pc, #792]	; 65518 <fputs@plt+0x543d0>
   651fc:	ldr	r6, [r3, #16]
   65200:	cmp	r6, #0
   65204:	beq	645ac <fputs@plt+0x53464>
   65208:	ldr	r4, [r6, #8]
   6520c:	mov	r2, r8
   65210:	mov	r1, #1
   65214:	mov	r0, r5
   65218:	ldrsh	r3, [r4, #38]	; 0x26
   6521c:	str	r3, [sp, #8]
   65220:	ldrsh	r3, [r4, #40]	; 0x28
   65224:	str	r7, [sp]
   65228:	str	r3, [sp, #4]
   6522c:	ldr	r3, [r4]
   65230:	bl	276bc <fputs@plt+0x16574>
   65234:	mov	r3, #4
   65238:	mov	r2, #1
   6523c:	mov	r1, #33	; 0x21
   65240:	mov	r0, r5
   65244:	bl	276a4 <fputs@plt+0x1655c>
   65248:	ldr	r4, [r4, #8]
   6524c:	cmp	r4, #0
   65250:	ldreq	r6, [r6]
   65254:	beq	65200 <fputs@plt+0x540b8>
   65258:	ldr	r3, [r4, #8]
   6525c:	mov	r2, r9
   65260:	mov	r1, #2
   65264:	mov	r0, r5
   65268:	ldrsh	r3, [r3]
   6526c:	str	r3, [sp, #4]
   65270:	ldrsh	r3, [r4, #48]	; 0x30
   65274:	str	r3, [sp]
   65278:	ldr	r3, [r4]
   6527c:	bl	276bc <fputs@plt+0x16574>
   65280:	mov	r3, #4
   65284:	mov	r2, #1
   65288:	mov	r1, #33	; 0x21
   6528c:	mov	r0, r5
   65290:	bl	276a4 <fputs@plt+0x1655c>
   65294:	ldr	r4, [r4, #20]
   65298:	b	6524c <fputs@plt+0x54104>
   6529c:	cmp	fp, #0
   652a0:	beq	645ac <fputs@plt+0x53464>
   652a4:	mov	r1, fp
   652a8:	mov	r0, sl
   652ac:	ldr	r2, [sp, #36]	; 0x24
   652b0:	bl	156a8 <fputs@plt+0x4560>
   652b4:	subs	r6, r0, #0
   652b8:	beq	645ac <fputs@plt+0x53464>
   652bc:	mov	r3, #12
   652c0:	mov	r0, r9
   652c4:	ldr	r1, [sp, #32]
   652c8:	ldr	r2, [sp, #56]	; 0x38
   652cc:	mla	r8, r3, r8, r2
   652d0:	ldr	r8, [r8, #-3344]	; 0xfffff2f0
   652d4:	cmp	r8, #0
   652d8:	movne	r3, #6
   652dc:	moveq	r3, #3
   652e0:	ldrhne	r7, [r6, #52]	; 0x34
   652e4:	ldrheq	r7, [r6, #50]	; 0x32
   652e8:	str	r3, [r9, #76]	; 0x4c
   652ec:	ldr	r3, [r6, #12]
   652f0:	str	r3, [sp, #36]	; 0x24
   652f4:	bl	49b48 <fputs@plt+0x38a00>
   652f8:	ldr	r2, [pc, #540]	; 6551c <fputs@plt+0x543d4>
   652fc:	mov	r0, r4
   65300:	ldr	r1, [r9, #76]	; 0x4c
   65304:	bl	26754 <fputs@plt+0x1560c>
   65308:	cmp	r5, r7
   6530c:	beq	645ac <fputs@plt+0x53464>
   65310:	ldr	r2, [r6, #4]
   65314:	lsl	r3, r5, #1
   65318:	mov	r1, #1
   6531c:	mov	r0, r4
   65320:	ldrsh	r3, [r2, r3]
   65324:	cmp	r3, #0
   65328:	ldrge	r2, [sp, #36]	; 0x24
   6532c:	movlt	r2, #0
   65330:	ldrge	r2, [r2, #4]
   65334:	ldrge	r2, [r2, r3, lsl #4]
   65338:	str	r3, [sp]
   6533c:	mov	r3, r5
   65340:	str	r2, [sp, #4]
   65344:	ldr	r2, [pc, #468]	; 65520 <fputs@plt+0x543d8>
   65348:	bl	276bc <fputs@plt+0x16574>
   6534c:	cmp	r8, #0
   65350:	beq	6538c <fputs@plt+0x54244>
   65354:	ldrh	r2, [r6, #50]	; 0x32
   65358:	mov	r1, #4
   6535c:	mov	r0, r4
   65360:	ldr	r3, [r6, #28]
   65364:	cmp	r2, r5
   65368:	movle	r2, #0
   6536c:	movgt	r2, #1
   65370:	ldrb	r3, [r3, r5]
   65374:	str	r2, [sp, #4]
   65378:	ldr	r2, [r6, #32]
   6537c:	ldr	r2, [r2, r5, lsl #2]
   65380:	str	r2, [sp]
   65384:	ldr	r2, [pc, #408]	; 65524 <fputs@plt+0x543dc>
   65388:	bl	276bc <fputs@plt+0x16574>
   6538c:	mov	r2, #1
   65390:	mov	r1, #33	; 0x21
   65394:	ldr	r3, [r9, #76]	; 0x4c
   65398:	mov	r0, r4
   6539c:	add	r5, r5, #1
   653a0:	bl	276a4 <fputs@plt+0x1655c>
   653a4:	b	65308 <fputs@plt+0x541c0>
   653a8:	cmp	fp, #0
   653ac:	beq	645ac <fputs@plt+0x53464>
   653b0:	mov	r1, fp
   653b4:	mov	r0, sl
   653b8:	ldr	r2, [sp, #36]	; 0x24
   653bc:	bl	1562c <fputs@plt+0x44e4>
   653c0:	subs	r7, r0, #0
   653c4:	beq	645ac <fputs@plt+0x53464>
   653c8:	mov	r4, #5
   653cc:	mov	r0, r9
   653d0:	ldr	r8, [pc, #336]	; 65528 <fputs@plt+0x543e0>
   653d4:	bl	271cc <fputs@plt+0x16084>
   653d8:	mov	r6, r0
   653dc:	mov	r0, r9
   653e0:	str	r4, [r9, #76]	; 0x4c
   653e4:	ldr	r1, [sp, #32]
   653e8:	bl	49b48 <fputs@plt+0x38a00>
   653ec:	mov	r1, r4
   653f0:	ldr	r2, [pc, #308]	; 6552c <fputs@plt+0x543e4>
   653f4:	mov	r0, r6
   653f8:	bl	26754 <fputs@plt+0x1560c>
   653fc:	ldr	r4, [r7, #8]
   65400:	ldr	r7, [pc, #296]	; 65530 <fputs@plt+0x543e8>
   65404:	cmp	r4, #0
   65408:	beq	645ac <fputs@plt+0x53464>
   6540c:	ldm	r7, {r0, r1, r2}
   65410:	add	r3, sp, #104	; 0x68
   65414:	stm	r3, {r0, r1, r2}
   65418:	add	r2, sp, #136	; 0x88
   6541c:	mov	r1, #1
   65420:	mov	r0, r6
   65424:	ldr	r3, [r4, #36]	; 0x24
   65428:	adds	r3, r3, #0
   6542c:	movne	r3, #1
   65430:	str	r3, [sp, #12]
   65434:	ldrb	r3, [r4, #55]	; 0x37
   65438:	and	r3, r3, #3
   6543c:	add	r3, r2, r3, lsl #2
   65440:	mov	r2, r8
   65444:	ldr	r3, [r3, #-32]	; 0xffffffe0
   65448:	str	r3, [sp, #8]
   6544c:	ldrb	r3, [r4, #54]	; 0x36
   65450:	adds	r3, r3, #0
   65454:	movne	r3, #1
   65458:	str	r3, [sp, #4]
   6545c:	ldr	r3, [r4]
   65460:	str	r3, [sp]
   65464:	mov	r3, r5
   65468:	add	r5, r5, #1
   6546c:	bl	276bc <fputs@plt+0x16574>
   65470:	mov	r3, #5
   65474:	mov	r2, #1
   65478:	mov	r1, #33	; 0x21
   6547c:	mov	r0, r6
   65480:	bl	276a4 <fputs@plt+0x1655c>
   65484:	ldr	r4, [r4, #20]
   65488:	b	65404 <fputs@plt+0x542bc>
   6548c:			; <UNDEFINED> instruction: 0x000787b9
   65490:			; <UNDEFINED> instruction: 0x000787bd
   65494:	andeq	r6, r7, ip, asr #10
   65498:	muleq	r7, r3, r4
   6549c:	andeq	r4, r7, r8, asr #32
   654a0:			; <UNDEFINED> instruction: 0xfffff830
   654a4:	andeq	r8, r7, r4, asr #15
   654a8:	andeq	r8, r7, lr, asr #15
   654ac:	andeq	r8, r7, r5, lsr #15
   654b0:	muleq	r7, lr, r7
   654b4:	ldrdeq	r8, [r7], -ip
   654b8:	andeq	r8, r7, r9, ror #15
   654bc:	andeq	r3, r7, r8, asr sl
   654c0:	strdeq	r8, [r7], -r6
   654c4:	andeq	r8, r7, r9, lsl #16
   654c8:	andeq	sl, r7, ip, asr #7
   654cc:	muleq	r7, r0, r2
   654d0:	andeq	r8, r7, r5, lsl r8
   654d4:	andeq	r4, r7, ip, rrx
   654d8:	andeq	r8, r7, r1, lsr #16
   654dc:			; <UNDEFINED> instruction: 0xfffffc00
   654e0:	andeq	r8, r7, sp, lsr #16
   654e4:	andeq	fp, r8, r0, lsr r1
   654e8:	andeq	r8, r7, r7, lsr r8
   654ec:	andeq	sl, r7, sp, lsr #5
   654f0:	ldrdeq	r6, [r7], -r0
   654f4:	ldrdeq	pc, [r8], -r0
   654f8:	andeq	r8, r7, r2, asr #16
   654fc:	andeq	r8, r7, r7, asr r8
   65500:	andeq	r8, r7, r0, ror r8
   65504:	andeq	r8, r7, ip, ror r8
   65508:			; <UNDEFINED> instruction: 0x0008bcbc
   6550c:			; <UNDEFINED> instruction: 0x000788b1
   65510:			; <UNDEFINED> instruction: 0x000788b8
   65514:	ldrdeq	fp, [r8], -r4
   65518:			; <UNDEFINED> instruction: 0x000788b9
   6551c:	andeq	fp, r8, r4, ror #25
   65520:			; <UNDEFINED> instruction: 0x000788bd
   65524:	andeq	r8, r7, r3, asr #17
   65528:	andeq	r8, r7, r1, asr #17
   6552c:	strdeq	fp, [r8], -ip
   65530:	andeq	r4, r7, r0, lsl #1
   65534:	andeq	fp, r8, r0, lsl sp
   65538:	andeq	r8, r7, r7, asr #17
   6553c:	ldrdeq	pc, [r6], -ip
   65540:	andeq	fp, r8, ip, lsl sp
   65544:			; <UNDEFINED> instruction: 0x000788be
   65548:	andeq	fp, r8, r4, lsr #26
   6554c:	andeq	r4, r7, r8, lsr #21
   65550:	andeq	r8, r7, pc, lsr #15
   65554:	ldrdeq	r8, [r7], -r4
   65558:	andeq	r8, r7, fp, asr #17
   6555c:	andeq	fp, r8, r4, asr #26
   65560:	andeq	r8, r7, r4, asr #17
   65564:	andeq	r3, r7, r4, asr #26
   65568:	andeq	r3, r7, sp, asr #13
   6556c:			; <UNDEFINED> instruction: 0x0002a4b0
   65570:	andeq	r3, r7, r9, asr #13
   65574:	ldrdeq	r8, [r7], -r9
   65578:	andeq	sl, r7, r9, lsl r4
   6557c:			; <UNDEFINED> instruction: 0x00072ab0
   65580:	ldrdeq	r8, [r7], -lr
   65584:	muleq	r7, ip, r0
   65588:	andeq	r8, r7, ip, ror #18
   6558c:	andeq	r8, r7, lr, ror #17
   65590:	andeq	r8, r7, pc, asr #18
   65594:	andeq	r8, r7, r6, lsl #18
   65598:	andeq	r8, r7, sl, lsl r9
   6559c:	andeq	r8, r7, pc, lsl r9
   655a0:	mov	r1, #3
   655a4:	ldr	r2, [pc, #-120]	; 65534 <fputs@plt+0x543ec>
   655a8:	mov	r0, r4
   655ac:	str	r1, [r9, #76]	; 0x4c
   655b0:	ldr	r6, [pc, #-128]	; 65538 <fputs@plt+0x543f0>
   655b4:	ldr	r7, [pc, #-128]	; 6553c <fputs@plt+0x543f4>
   655b8:	bl	26754 <fputs@plt+0x1560c>
   655bc:	ldr	r3, [sl, #20]
   655c0:	cmp	r3, r5
   655c4:	ble	645ac <fputs@plt+0x53464>
   655c8:	ldr	r2, [sl, #16]
   655cc:	add	r3, r2, r5, lsl #4
   655d0:	ldr	r3, [r3, #4]
   655d4:	cmp	r3, #0
   655d8:	beq	65624 <fputs@plt+0x544dc>
   655dc:	ldr	r3, [r3, #4]
   655e0:	mov	r0, r4
   655e4:	ldr	r2, [r2, r5, lsl #4]
   655e8:	ldr	r3, [r3]
   655ec:	ldrb	r1, [r3, #16]
   655f0:	cmp	r1, #0
   655f4:	mov	r1, #1
   655f8:	ldreq	r3, [r3, #176]	; 0xb0
   655fc:	movne	r3, r7
   65600:	strd	r2, [sp]
   65604:	mov	r3, r5
   65608:	mov	r2, r6
   6560c:	bl	276bc <fputs@plt+0x16574>
   65610:	mov	r3, #3
   65614:	mov	r2, #1
   65618:	mov	r1, #33	; 0x21
   6561c:	mov	r0, r4
   65620:	bl	276a4 <fputs@plt+0x1655c>
   65624:	add	r5, r5, #1
   65628:	b	655bc <fputs@plt+0x54474>
   6562c:	mov	r1, #2
   65630:	ldr	r2, [pc, #-248]	; 65540 <fputs@plt+0x543f8>
   65634:	mov	r0, r4
   65638:	str	r1, [r9, #76]	; 0x4c
   6563c:	bl	26754 <fputs@plt+0x1560c>
   65640:	ldr	r7, [pc, #-260]	; 65544 <fputs@plt+0x543fc>
   65644:	ldr	r6, [sl, #372]	; 0x174
   65648:	cmp	r6, #0
   6564c:	beq	645ac <fputs@plt+0x53464>
   65650:	ldr	r3, [r6, #8]
   65654:	mov	r2, r7
   65658:	mov	r1, #1
   6565c:	mov	r0, r4
   65660:	add	r8, r5, #1
   65664:	ldr	r3, [r3]
   65668:	str	r3, [sp]
   6566c:	mov	r3, r5
   65670:	mov	r5, r8
   65674:	bl	276bc <fputs@plt+0x16574>
   65678:	mov	r3, #2
   6567c:	mov	r2, #1
   65680:	mov	r1, #33	; 0x21
   65684:	mov	r0, r4
   65688:	bl	276a4 <fputs@plt+0x1655c>
   6568c:	ldr	r6, [r6]
   65690:	b	65648 <fputs@plt+0x54500>
   65694:	cmp	fp, #0
   65698:	beq	645ac <fputs@plt+0x53464>
   6569c:	mov	r1, fp
   656a0:	mov	r0, sl
   656a4:	ldr	r2, [sp, #36]	; 0x24
   656a8:	bl	1562c <fputs@plt+0x44e4>
   656ac:	subs	r8, r0, #0
   656b0:	beq	645ac <fputs@plt+0x53464>
   656b4:	mov	r0, r9
   656b8:	bl	271cc <fputs@plt+0x16084>
   656bc:	ldr	r4, [r8, #16]
   656c0:	mov	r7, r0
   656c4:	cmp	r4, #0
   656c8:	beq	645ac <fputs@plt+0x53464>
   656cc:	mov	r5, #8
   656d0:	mov	r0, r9
   656d4:	ldr	r1, [sp, #32]
   656d8:	str	r5, [r9, #76]	; 0x4c
   656dc:	mov	r9, #0
   656e0:	bl	49b48 <fputs@plt+0x38a00>
   656e4:	ldr	r2, [pc, #-420]	; 65548 <fputs@plt+0x54400>
   656e8:	mov	r1, r5
   656ec:	mov	r0, r7
   656f0:	bl	26754 <fputs@plt+0x1560c>
   656f4:	mov	r6, r4
   656f8:	mov	r5, #0
   656fc:	b	657a0 <fputs@plt+0x54658>
   65700:	ldr	r3, [r8, #4]
   65704:	add	r6, r6, #8
   65708:	ldr	r2, [r6, #28]
   6570c:	ldr	r1, [r4, #8]
   65710:	ldr	ip, [r6, #32]
   65714:	ldr	r0, [r3, r2, lsl #4]
   65718:	ldrb	r3, [r4, #26]
   6571c:	sub	r3, r3, #6
   65720:	uxtb	r3, r3
   65724:	cmp	r3, #3
   65728:	ldrls	r2, [pc, #-484]	; 6554c <fputs@plt+0x54404>
   6572c:	ldrhi	r2, [pc, #-484]	; 65550 <fputs@plt+0x54408>
   65730:	addls	r3, r2, r3, lsl #2
   65734:	ldrls	r2, [r3, #-2588]	; 0xfffff5e4
   65738:	ldrb	r3, [r4, #25]
   6573c:	str	r5, [sp]
   65740:	add	r5, r5, #1
   65744:	str	r1, [sp, #4]
   65748:	mov	r1, #1
   6574c:	str	r0, [sp, #8]
   65750:	mov	r0, r7
   65754:	str	ip, [sp, #12]
   65758:	sub	r3, r3, #6
   6575c:	uxtb	r3, r3
   65760:	cmp	r3, #3
   65764:	ldrls	lr, [pc, #-544]	; 6554c <fputs@plt+0x54404>
   65768:	ldrhi	r3, [pc, #-544]	; 65550 <fputs@plt+0x54408>
   6576c:	addls	r3, lr, r3, lsl #2
   65770:	ldr	lr, [pc, #-548]	; 65554 <fputs@plt+0x5440c>
   65774:	ldrls	r3, [r3, #-2588]	; 0xfffff5e4
   65778:	strd	r2, [sp, #16]
   6577c:	mov	r3, r9
   65780:	ldr	r2, [pc, #-560]	; 65558 <fputs@plt+0x54410>
   65784:	str	lr, [sp, #24]
   65788:	bl	276bc <fputs@plt+0x16574>
   6578c:	mov	r3, #8
   65790:	mov	r2, #1
   65794:	mov	r1, #33	; 0x21
   65798:	mov	r0, r7
   6579c:	bl	276a4 <fputs@plt+0x1655c>
   657a0:	ldr	r3, [r4, #20]
   657a4:	cmp	r3, r5
   657a8:	bgt	65700 <fputs@plt+0x545b8>
   657ac:	ldr	r4, [r4, #4]
   657b0:	add	r9, r9, #1
   657b4:	cmp	r4, #0
   657b8:	bne	656f4 <fputs@plt+0x545ac>
   657bc:	b	645ac <fputs@plt+0x53464>
   657c0:	ldr	r3, [r9, #76]	; 0x4c
   657c4:	mov	r0, r9
   657c8:	str	r3, [sp, #48]	; 0x30
   657cc:	add	r3, r3, #1
   657d0:	str	r3, [sp, #68]	; 0x44
   657d4:	ldr	r3, [sp, #48]	; 0x30
   657d8:	add	r3, r3, #5
   657dc:	str	r3, [sp, #64]	; 0x40
   657e0:	ldr	r3, [sp, #48]	; 0x30
   657e4:	add	r3, r3, #6
   657e8:	str	r3, [r9, #76]	; 0x4c
   657ec:	str	r3, [sp, #40]	; 0x28
   657f0:	bl	271cc <fputs@plt+0x16084>
   657f4:	ldr	r2, [pc, #-672]	; 6555c <fputs@plt+0x54414>
   657f8:	mov	r1, #4
   657fc:	mov	r4, r0
   65800:	bl	26754 <fputs@plt+0x1560c>
   65804:	mov	r0, r9
   65808:	ldr	r1, [sp, #32]
   6580c:	bl	49b48 <fputs@plt+0x38a00>
   65810:	ldr	r3, [sl, #16]
   65814:	ldr	r2, [sp, #52]	; 0x34
   65818:	add	r3, r3, r2
   6581c:	ldr	r3, [r3, #12]
   65820:	ldr	r3, [r3, #16]
   65824:	str	r3, [sp, #52]	; 0x34
   65828:	ldr	r3, [sp, #40]	; 0x28
   6582c:	str	r3, [sp, #84]	; 0x54
   65830:	ldr	r3, [sp, #52]	; 0x34
   65834:	cmp	r3, #0
   65838:	beq	645ac <fputs@plt+0x53464>
   6583c:	cmp	fp, #0
   65840:	ldreq	r3, [sp, #52]	; 0x34
   65844:	ldreq	r8, [r3, #8]
   65848:	ldreq	r3, [r3]
   6584c:	beq	6586c <fputs@plt+0x54724>
   65850:	mov	r2, fp
   65854:	mov	r1, #0
   65858:	mov	r0, r9
   6585c:	ldr	r3, [sp, #36]	; 0x24
   65860:	bl	5d7f8 <fputs@plt+0x4c6b0>
   65864:	mov	r8, r0
   65868:	mov	r3, #0
   6586c:	cmp	r8, #0
   65870:	str	r3, [sp, #52]	; 0x34
   65874:	beq	65830 <fputs@plt+0x546e8>
   65878:	ldr	r3, [r8, #16]
   6587c:	cmp	r3, #0
   65880:	beq	65830 <fputs@plt+0x546e8>
   65884:	ldr	r3, [r8]
   65888:	mov	r0, r9
   6588c:	mov	r7, #54	; 0x36
   65890:	mov	r5, #1
   65894:	ldr	r1, [sp, #32]
   65898:	str	r3, [sp]
   6589c:	mov	r3, #0
   658a0:	ldr	r2, [r8, #28]
   658a4:	bl	26f74 <fputs@plt+0x15e2c>
   658a8:	ldrsh	r3, [r8, #34]	; 0x22
   658ac:	mov	r1, #0
   658b0:	mov	r0, r9
   658b4:	ldr	r2, [sp, #40]	; 0x28
   658b8:	add	r3, r3, r2
   658bc:	ldr	r2, [r9, #76]	; 0x4c
   658c0:	cmp	r3, r2
   658c4:	ldr	r2, [sp, #32]
   658c8:	strgt	r3, [r9, #76]	; 0x4c
   658cc:	mov	r3, r8
   658d0:	str	r7, [sp]
   658d4:	bl	31e84 <fputs@plt+0x20d3c>
   658d8:	mov	r0, r4
   658dc:	ldr	r2, [r8]
   658e0:	ldr	r1, [sp, #68]	; 0x44
   658e4:	bl	27290 <fputs@plt+0x16148>
   658e8:	ldr	r6, [r8, #16]
   658ec:	str	r7, [sp, #56]	; 0x38
   658f0:	cmp	r6, #0
   658f4:	bne	65924 <fputs@plt+0x547dc>
   658f8:	ldr	r3, [r9, #72]	; 0x48
   658fc:	mov	r2, #0
   65900:	mov	r1, #108	; 0x6c
   65904:	mov	r0, r4
   65908:	mov	r7, #1
   6590c:	cmp	r3, r5
   65910:	strlt	r5, [r9, #72]	; 0x48
   65914:	bl	27640 <fputs@plt+0x164f8>
   65918:	str	r0, [sp, #72]	; 0x48
   6591c:	ldr	r5, [r8, #16]
   65920:	b	65b68 <fputs@plt+0x54a20>
   65924:	mov	r0, sl
   65928:	ldr	r1, [r6, #8]
   6592c:	ldr	r2, [sp, #36]	; 0x24
   65930:	bl	1562c <fputs@plt+0x44e4>
   65934:	subs	r7, r0, #0
   65938:	beq	659ac <fputs@plt+0x54864>
   6593c:	mov	r3, #0
   65940:	mov	r0, r9
   65944:	ldr	r1, [sp, #32]
   65948:	str	r3, [sp, #100]	; 0x64
   6594c:	ldr	r3, [r7]
   65950:	str	r3, [sp]
   65954:	mov	r3, #0
   65958:	ldr	r2, [r7, #28]
   6595c:	bl	26f74 <fputs@plt+0x15e2c>
   65960:	mov	r3, #0
   65964:	mov	r2, r6
   65968:	mov	r1, r7
   6596c:	mov	r0, r9
   65970:	str	r3, [sp]
   65974:	add	r3, sp, #100	; 0x64
   65978:	bl	31880 <fputs@plt+0x20738>
   6597c:	cmp	r0, #0
   65980:	bne	645ac <fputs@plt+0x53464>
   65984:	ldr	r3, [sp, #100]	; 0x64
   65988:	cmp	r3, #0
   6598c:	bne	659b8 <fputs@plt+0x54870>
   65990:	mov	r1, r5
   65994:	mov	r0, r9
   65998:	ldr	r2, [sp, #32]
   6599c:	ldr	r3, [sp, #56]	; 0x38
   659a0:	str	r3, [sp]
   659a4:	mov	r3, r7
   659a8:	bl	31e84 <fputs@plt+0x20d3c>
   659ac:	add	r5, r5, #1
   659b0:	ldr	r6, [r6, #4]
   659b4:	b	658f0 <fputs@plt+0x547a8>
   659b8:	ldr	r2, [sp, #32]
   659bc:	mov	r1, #54	; 0x36
   659c0:	mov	r0, r4
   659c4:	str	r2, [sp]
   659c8:	mov	r2, r5
   659cc:	ldr	r3, [r3, #44]	; 0x2c
   659d0:	bl	2713c <fputs@plt+0x15ff4>
   659d4:	mov	r0, r9
   659d8:	ldr	r1, [sp, #100]	; 0x64
   659dc:	bl	31e60 <fputs@plt+0x20d18>
   659e0:	b	659ac <fputs@plt+0x54864>
   659e4:	mov	r0, sl
   659e8:	ldr	r1, [r5, #8]
   659ec:	ldr	r2, [sp, #36]	; 0x24
   659f0:	bl	1562c <fputs@plt+0x44e4>
   659f4:	mov	r3, #0
   659f8:	str	r3, [sp, #100]	; 0x64
   659fc:	str	r3, [sp, #104]	; 0x68
   65a00:	subs	r3, r0, #0
   65a04:	str	r3, [sp, #60]	; 0x3c
   65a08:	beq	65a28 <fputs@plt+0x548e0>
   65a0c:	add	r3, sp, #104	; 0x68
   65a10:	mov	r1, r0
   65a14:	mov	r2, r5
   65a18:	mov	r0, r9
   65a1c:	str	r3, [sp]
   65a20:	add	r3, sp, #100	; 0x64
   65a24:	bl	31880 <fputs@plt+0x20738>
   65a28:	ldr	r0, [r4, #24]
   65a2c:	bl	2703c <fputs@plt+0x15ef4>
   65a30:	ldr	r3, [sp, #60]	; 0x3c
   65a34:	str	r0, [sp, #56]	; 0x38
   65a38:	cmp	r3, #0
   65a3c:	beq	65c58 <fputs@plt+0x54b10>
   65a40:	ldr	r2, [sp, #100]	; 0x64
   65a44:	cmp	r2, #0
   65a48:	bne	65c58 <fputs@plt+0x54b10>
   65a4c:	ldrsh	r3, [r8, #32]
   65a50:	ldr	r6, [r5, #36]	; 0x24
   65a54:	cmp	r3, r6
   65a58:	ldr	r3, [sp, #40]	; 0x28
   65a5c:	moveq	r1, #103	; 0x67
   65a60:	beq	65abc <fputs@plt+0x54974>
   65a64:	mov	r1, #47	; 0x2f
   65a68:	mov	r0, r4
   65a6c:	str	r3, [sp]
   65a70:	mov	r3, r6
   65a74:	bl	2713c <fputs@plt+0x15ff4>
   65a78:	ldr	r3, [r8, #12]
   65a7c:	cmp	r3, #0
   65a80:	bne	65a98 <fputs@plt+0x54950>
   65a84:	mov	r2, r6
   65a88:	mov	r1, r8
   65a8c:	ldr	r3, [sp, #40]	; 0x28
   65a90:	mov	r0, r4
   65a94:	bl	38228 <fputs@plt+0x270e0>
   65a98:	mov	r1, #76	; 0x4c
   65a9c:	mov	r0, r4
   65aa0:	ldr	r2, [sp, #40]	; 0x28
   65aa4:	ldr	r3, [sp, #56]	; 0x38
   65aa8:	bl	276a4 <fputs@plt+0x1655c>
   65aac:	ldr	r3, [r4, #32]
   65ab0:	mov	r1, #38	; 0x26
   65ab4:	ldr	r2, [sp, #40]	; 0x28
   65ab8:	add	r3, r3, #3
   65abc:	mov	r0, r4
   65ac0:	bl	276a4 <fputs@plt+0x1655c>
   65ac4:	ldr	r3, [sp, #40]	; 0x28
   65ac8:	mov	r2, r7
   65acc:	mov	r1, #70	; 0x46
   65ad0:	mov	r0, r4
   65ad4:	str	r3, [sp]
   65ad8:	mov	r3, #0
   65adc:	bl	2713c <fputs@plt+0x15ff4>
   65ae0:	mov	r0, r4
   65ae4:	ldr	r1, [sp, #56]	; 0x38
   65ae8:	bl	2785c <fputs@plt+0x16714>
   65aec:	ldr	r1, [r4, #32]
   65af0:	mov	r0, r4
   65af4:	sub	r1, r1, #2
   65af8:	bl	1c254 <fputs@plt+0xb10c>
   65afc:	ldr	r3, [sp, #48]	; 0x30
   65b00:	mov	r2, #0
   65b04:	mov	r1, #103	; 0x67
   65b08:	mov	r0, r4
   65b0c:	add	r3, r3, #2
   65b10:	bl	276a4 <fputs@plt+0x1655c>
   65b14:	ldr	r1, [sp, #48]	; 0x30
   65b18:	sub	r3, r7, #1
   65b1c:	mov	r0, r4
   65b20:	add	r7, r7, #1
   65b24:	ldr	r2, [pc, #-1484]	; 65560 <fputs@plt+0x54418>
   65b28:	str	r3, [sp]
   65b2c:	ldr	r3, [r5, #8]
   65b30:	add	r1, r1, #3
   65b34:	bl	276bc <fputs@plt+0x16574>
   65b38:	mov	r3, #4
   65b3c:	mov	r1, #33	; 0x21
   65b40:	ldr	r2, [sp, #68]	; 0x44
   65b44:	mov	r0, r4
   65b48:	bl	276a4 <fputs@plt+0x1655c>
   65b4c:	mov	r0, r4
   65b50:	ldr	r1, [sp, #56]	; 0x38
   65b54:	bl	15144 <fputs@plt+0x3ffc>
   65b58:	mov	r0, sl
   65b5c:	ldr	r1, [sp, #104]	; 0x68
   65b60:	bl	1c334 <fputs@plt+0xb1ec>
   65b64:	ldr	r5, [r5, #4]
   65b68:	cmp	r5, #0
   65b6c:	bne	659e4 <fputs@plt+0x5489c>
   65b70:	ldr	r3, [sp, #72]	; 0x48
   65b74:	mov	r2, r5
   65b78:	mov	r1, #7
   65b7c:	mov	r0, r4
   65b80:	add	r3, r3, #1
   65b84:	bl	276a4 <fputs@plt+0x1655c>
   65b88:	mov	r0, r4
   65b8c:	ldr	r1, [sp, #72]	; 0x48
   65b90:	bl	1c254 <fputs@plt+0xb10c>
   65b94:	b	65830 <fputs@plt+0x546e8>
   65b98:	ldr	r2, [sp, #84]	; 0x54
   65b9c:	mov	r1, r8
   65ba0:	mov	r0, r4
   65ba4:	ldr	r3, [sp, #104]	; 0x68
   65ba8:	add	r2, r2, r6
   65bac:	cmp	r3, #0
   65bb0:	str	r2, [sp, #76]	; 0x4c
   65bb4:	ldreq	r3, [sp, #80]	; 0x50
   65bb8:	ldrne	r3, [r3, r6, lsl #2]
   65bbc:	ldreq	r3, [r3, r6, lsl #3]
   65bc0:	add	r6, r6, #1
   65bc4:	str	r2, [sp]
   65bc8:	mov	r2, #0
   65bcc:	bl	382b4 <fputs@plt+0x2716c>
   65bd0:	mov	r1, #76	; 0x4c
   65bd4:	mov	r0, r4
   65bd8:	ldr	r3, [sp, #56]	; 0x38
   65bdc:	ldr	r2, [sp, #76]	; 0x4c
   65be0:	bl	276a4 <fputs@plt+0x1655c>
   65be4:	ldr	r3, [r5, #20]
   65be8:	cmp	r3, r6
   65bec:	bgt	65b98 <fputs@plt+0x54a50>
   65bf0:	str	r3, [sp, #76]	; 0x4c
   65bf4:	ldr	r3, [sp, #60]	; 0x3c
   65bf8:	cmp	r3, #0
   65bfc:	beq	65afc <fputs@plt+0x549b4>
   65c00:	mov	r0, sl
   65c04:	ldr	r1, [sp, #100]	; 0x64
   65c08:	bl	1ea8c <fputs@plt+0xd944>
   65c0c:	ldr	r2, [r5, #20]
   65c10:	mov	r1, #49	; 0x31
   65c14:	ldr	r3, [sp, #64]	; 0x40
   65c18:	str	r3, [sp]
   65c1c:	stmib	sp, {r0, r2}
   65c20:	mov	r0, r4
   65c24:	ldr	r2, [sp, #40]	; 0x28
   65c28:	ldr	r3, [sp, #76]	; 0x4c
   65c2c:	bl	2725c <fputs@plt+0x16114>
   65c30:	mov	r3, #0
   65c34:	mov	r2, r7
   65c38:	mov	r1, #69	; 0x45
   65c3c:	mov	r0, r4
   65c40:	str	r3, [sp, #4]
   65c44:	ldr	r3, [sp, #64]	; 0x40
   65c48:	str	r3, [sp]
   65c4c:	ldr	r3, [sp, #56]	; 0x38
   65c50:	bl	27224 <fputs@plt+0x160dc>
   65c54:	b	65afc <fputs@plt+0x549b4>
   65c58:	add	r3, r5, #36	; 0x24
   65c5c:	mov	r6, #0
   65c60:	str	r3, [sp, #80]	; 0x50
   65c64:	b	65be4 <fputs@plt+0x54a9c>
   65c68:	cmp	fp, #0
   65c6c:	beq	645ac <fputs@plt+0x53464>
   65c70:	mov	r1, #0
   65c74:	mov	r0, fp
   65c78:	ldr	r5, [pc, #-1820]	; 65564 <fputs@plt+0x5441c>
   65c7c:	bl	23fd4 <fputs@plt+0x12e8c>
   65c80:	ldr	r3, [pc, #-1824]	; 65568 <fputs@plt+0x54420>
   65c84:	subs	r7, r0, #0
   65c88:	mov	r4, #0
   65c8c:	mov	r2, #2
   65c90:	mov	r0, sl
   65c94:	ldr	r6, [pc, #-1840]	; 6556c <fputs@plt+0x54424>
   65c98:	str	r4, [sp, #8]
   65c9c:	ldr	r1, [pc, #-1836]	; 65578 <fputs@plt+0x54430>
   65ca0:	moveq	r5, r3
   65ca4:	mov	r3, #1
   65ca8:	stm	sp, {r5, r6}
   65cac:	str	r4, [sp, #12]
   65cb0:	str	r4, [sp, #16]
   65cb4:	bl	2fa34 <fputs@plt+0x1e8ec>
   65cb8:	mov	r3, #1
   65cbc:	mov	r2, #3
   65cc0:	ldr	r1, [pc, #-1872]	; 65578 <fputs@plt+0x54430>
   65cc4:	mov	r0, sl
   65cc8:	stm	sp, {r5, r6}
   65ccc:	str	r4, [sp, #8]
   65cd0:	str	r4, [sp, #12]
   65cd4:	str	r4, [sp, #16]
   65cd8:	bl	2fa34 <fputs@plt+0x1e8ec>
   65cdc:	ldr	r3, [pc, #-1908]	; 65570 <fputs@plt+0x54428>
   65ce0:	mov	r2, #2
   65ce4:	mov	r0, sl
   65ce8:	ldr	r1, [pc, #-1916]	; 65574 <fputs@plt+0x5442c>
   65cec:	stm	sp, {r3, r6}
   65cf0:	mov	r3, #1
   65cf4:	str	r4, [sp, #8]
   65cf8:	str	r4, [sp, #12]
   65cfc:	str	r4, [sp, #16]
   65d00:	bl	2fa34 <fputs@plt+0x1e8ec>
   65d04:	mov	r2, #12
   65d08:	mov	r0, sl
   65d0c:	ldr	r1, [pc, #-1952]	; 65574 <fputs@plt+0x5442c>
   65d10:	bl	1e264 <fputs@plt+0xd11c>
   65d14:	cmp	r7, r4
   65d18:	ldr	r1, [pc, #-1960]	; 65578 <fputs@plt+0x54430>
   65d1c:	mov	r0, sl
   65d20:	movne	r2, #12
   65d24:	moveq	r2, #4
   65d28:	bl	1e264 <fputs@plt+0xd11c>
   65d2c:	b	645ac <fputs@plt+0x53464>
   65d30:	ldr	r3, [sp, #44]	; 0x2c
   65d34:	mov	r1, #1
   65d38:	mov	r0, r4
   65d3c:	mov	r5, #100	; 0x64
   65d40:	ldrb	r2, [r3]
   65d44:	ldr	r3, [pc, #-2000]	; 6557c <fputs@plt+0x54434>
   65d48:	add	r3, r3, r2
   65d4c:	add	r2, sp, #104	; 0x68
   65d50:	ldrb	r3, [r3, #64]	; 0x40
   65d54:	str	r3, [sp, #64]	; 0x40
   65d58:	ldr	r3, [r7]
   65d5c:	cmp	r3, #0
   65d60:	ldr	r3, [sp, #32]
   65d64:	mvneq	r3, #0
   65d68:	str	r3, [sp, #32]
   65d6c:	mov	r3, #6
   65d70:	str	r3, [r9, #76]	; 0x4c
   65d74:	ldr	r3, [pc, #-2044]	; 65580 <fputs@plt+0x54438>
   65d78:	str	r3, [sp, #104]	; 0x68
   65d7c:	bl	26754 <fputs@plt+0x1560c>
   65d80:	cmp	fp, #0
   65d84:	str	r5, [sp, #92]	; 0x5c
   65d88:	beq	65da4 <fputs@plt+0x54c5c>
   65d8c:	add	r1, sp, #92	; 0x5c
   65d90:	mov	r0, fp
   65d94:	bl	13a30 <fputs@plt+0x28e8>
   65d98:	ldr	r3, [sp, #92]	; 0x5c
   65d9c:	cmp	r3, #0
   65da0:	strle	r5, [sp, #92]	; 0x5c
   65da4:	mov	r3, #1
   65da8:	mov	r1, #22
   65dac:	ldr	r2, [sp, #92]	; 0x5c
   65db0:	mov	r0, r4
   65db4:	bl	276a4 <fputs@plt+0x1655c>
   65db8:	mov	r3, #0
   65dbc:	str	r3, [sp, #36]	; 0x24
   65dc0:	ldr	r3, [sl, #20]
   65dc4:	ldr	r2, [sp, #36]	; 0x24
   65dc8:	cmp	r3, r2
   65dcc:	bgt	65e08 <fputs@plt+0x54cc0>
   65dd0:	ldr	r2, [pc, #-2132]	; 65584 <fputs@plt+0x5443c>
   65dd4:	mov	r1, #4
   65dd8:	mov	r0, r4
   65ddc:	bl	28284 <fputs@plt+0x1713c>
   65de0:	cmp	r0, #0
   65de4:	beq	645ac <fputs@plt+0x53464>
   65de8:	ldr	r3, [sp, #92]	; 0x5c
   65dec:	rsb	r3, r3, #0
   65df0:	str	r3, [r0, #8]
   65df4:	mvn	r3, #1
   65df8:	strb	r3, [r0, #41]	; 0x29
   65dfc:	ldr	r3, [pc, #-2172]	; 65588 <fputs@plt+0x54440>
   65e00:	str	r3, [r0, #56]	; 0x38
   65e04:	b	645ac <fputs@plt+0x53464>
   65e08:	ldr	r7, [sp, #32]
   65e0c:	ldr	r2, [sp, #36]	; 0x24
   65e10:	mov	r3, r7
   65e14:	mvn	r7, r7
   65e18:	lsr	r7, r7, #31
   65e1c:	cmp	r3, r2
   65e20:	moveq	r7, #0
   65e24:	cmp	r7, #0
   65e28:	beq	65e38 <fputs@plt+0x54cf0>
   65e2c:	ldr	r3, [sp, #36]	; 0x24
   65e30:	add	r3, r3, #1
   65e34:	b	65dbc <fputs@plt+0x54c74>
   65e38:	mov	r0, r9
   65e3c:	ldr	r1, [sp, #36]	; 0x24
   65e40:	bl	49b48 <fputs@plt+0x38a00>
   65e44:	mov	r2, #1
   65e48:	mov	r1, #138	; 0x8a
   65e4c:	mov	r0, r4
   65e50:	bl	27640 <fputs@plt+0x164f8>
   65e54:	mov	r5, r0
   65e58:	mov	r3, r7
   65e5c:	mov	r2, r7
   65e60:	mov	r1, #21
   65e64:	mov	r0, r4
   65e68:	bl	276a4 <fputs@plt+0x1655c>
   65e6c:	mov	r1, r5
   65e70:	mov	r0, r4
   65e74:	bl	1c254 <fputs@plt+0xb10c>
   65e78:	ldr	r3, [sp, #36]	; 0x24
   65e7c:	lsl	r3, r3, #4
   65e80:	str	r3, [sp, #40]	; 0x28
   65e84:	ldr	r3, [sl, #16]
   65e88:	ldr	r2, [sp, #40]	; 0x28
   65e8c:	add	r3, r3, r2
   65e90:	ldr	r8, [r3, #12]
   65e94:	mov	r3, r7
   65e98:	ldr	r6, [r8, #16]
   65e9c:	cmp	r6, #0
   65ea0:	add	r2, r3, #1
   65ea4:	bne	65ff8 <fputs@plt+0x54eb0>
   65ea8:	lsl	r2, r2, #2
   65eac:	mov	r3, r6
   65eb0:	mov	r0, sl
   65eb4:	bl	1d400 <fputs@plt+0xc2b8>
   65eb8:	cmp	r0, #0
   65ebc:	beq	65dd0 <fputs@plt+0x54c88>
   65ec0:	ldr	r5, [r8, #16]
   65ec4:	mov	r3, r6
   65ec8:	lsl	r1, r3, #2
   65ecc:	cmp	r5, #0
   65ed0:	add	r2, r0, r1
   65ed4:	bne	6603c <fputs@plt+0x54ef4>
   65ed8:	str	r5, [r2]
   65edc:	add	r7, r7, #8
   65ee0:	mov	r6, #1
   65ee4:	ldr	r2, [r9, #76]	; 0x4c
   65ee8:	mov	r1, #128	; 0x80
   65eec:	cmp	r2, r7
   65ef0:	strge	r2, [r9, #76]	; 0x4c
   65ef4:	strlt	r7, [r9, #76]	; 0x4c
   65ef8:	mvn	r2, #14
   65efc:	str	r6, [sp]
   65f00:	stmib	sp, {r0, r2}
   65f04:	mov	r2, #2
   65f08:	mov	r0, r4
   65f0c:	bl	2725c <fputs@plt+0x16114>
   65f10:	ldrb	r1, [sp, #36]	; 0x24
   65f14:	mov	r0, r4
   65f18:	bl	19404 <fputs@plt+0x82bc>
   65f1c:	mov	r2, #2
   65f20:	mov	r1, #76	; 0x4c
   65f24:	mov	r0, r4
   65f28:	bl	27640 <fputs@plt+0x164f8>
   65f2c:	ldr	r3, [sl, #16]
   65f30:	mov	r7, r0
   65f34:	mov	r0, sl
   65f38:	ldr	r2, [sp, #40]	; 0x28
   65f3c:	ldr	r1, [pc, #-2488]	; 6558c <fputs@plt+0x54444>
   65f40:	ldr	r2, [r3, r2]
   65f44:	bl	37250 <fputs@plt+0x26108>
   65f48:	mvn	r3, #0
   65f4c:	mov	r2, r5
   65f50:	str	r5, [sp]
   65f54:	mov	r1, #97	; 0x61
   65f58:	mov	r5, #2
   65f5c:	stmib	sp, {r0, r3}
   65f60:	mov	r3, #3
   65f64:	mov	r0, r4
   65f68:	bl	2725c <fputs@plt+0x16114>
   65f6c:	mov	r3, #4
   65f70:	mov	r2, #2
   65f74:	str	r6, [sp]
   65f78:	mov	r1, #29
   65f7c:	mov	r0, r4
   65f80:	bl	2713c <fputs@plt+0x15ff4>
   65f84:	mov	r3, #3
   65f88:	mov	r2, #4
   65f8c:	str	r5, [sp]
   65f90:	mov	r1, #94	; 0x5e
   65f94:	mov	r0, r4
   65f98:	bl	2713c <fputs@plt+0x15ff4>
   65f9c:	mov	r3, r6
   65fa0:	mov	r2, r5
   65fa4:	mov	r1, #33	; 0x21
   65fa8:	mov	r0, r4
   65fac:	bl	276a4 <fputs@plt+0x1655c>
   65fb0:	mov	r1, r7
   65fb4:	mov	r0, r4
   65fb8:	bl	1c254 <fputs@plt+0xb10c>
   65fbc:	ldr	r3, [r8, #16]
   65fc0:	str	r3, [sp, #52]	; 0x34
   65fc4:	ldr	r3, [sp, #52]	; 0x34
   65fc8:	ldr	r2, [sp, #64]	; 0x40
   65fcc:	cmp	r3, #0
   65fd0:	cmpne	r2, #113	; 0x71
   65fd4:	beq	65e2c <fputs@plt+0x54ce4>
   65fd8:	ldr	r3, [sp, #52]	; 0x34
   65fdc:	ldr	r8, [r3, #8]
   65fe0:	ldr	r0, [r8, #8]
   65fe4:	cmp	r0, #0
   65fe8:	bne	66080 <fputs@plt+0x54f38>
   65fec:	ldr	r3, [sp, #52]	; 0x34
   65ff0:	ldr	r3, [r3]
   65ff4:	b	65fc0 <fputs@plt+0x54e78>
   65ff8:	ldr	r1, [r6, #8]
   65ffc:	ldrb	r0, [r1, #42]	; 0x2a
   66000:	ldr	r1, [r1, #8]
   66004:	tst	r0, #32
   66008:	moveq	r3, r2
   6600c:	mov	r2, #0
   66010:	cmp	r1, #0
   66014:	add	r0, r2, r3
   66018:	bne	66030 <fputs@plt+0x54ee8>
   6601c:	cmp	r7, r2
   66020:	mov	r3, r0
   66024:	ldr	r6, [r6]
   66028:	movlt	r7, r2
   6602c:	b	65e9c <fputs@plt+0x54d54>
   66030:	add	r2, r2, #1
   66034:	ldr	r1, [r1, #20]
   66038:	b	66010 <fputs@plt+0x54ec8>
   6603c:	ldr	r2, [r5, #8]
   66040:	ldrb	ip, [r2, #42]	; 0x2a
   66044:	tst	ip, #32
   66048:	ldreq	ip, [r2, #28]
   6604c:	addeq	r3, r3, #1
   66050:	ldr	r2, [r2, #8]
   66054:	streq	ip, [r0, r1]
   66058:	mov	r1, r3
   6605c:	cmp	r2, #0
   66060:	mov	r3, r1
   66064:	ldreq	r5, [r5]
   66068:	beq	65ec8 <fputs@plt+0x54d80>
   6606c:	ldr	r3, [r2, #44]	; 0x2c
   66070:	ldr	r2, [r2, #20]
   66074:	str	r3, [r0, r1, lsl #2]
   66078:	add	r1, r1, #1
   6607c:	b	6605c <fputs@plt+0x54f14>
   66080:	ldrb	r3, [r8, #42]	; 0x2a
   66084:	ands	r3, r3, #32
   66088:	streq	r3, [sp, #56]	; 0x38
   6608c:	beq	66098 <fputs@plt+0x54f50>
   66090:	bl	1a178 <fputs@plt+0x9030>
   66094:	str	r0, [sp, #56]	; 0x38
   66098:	mov	r2, #1
   6609c:	mov	r1, #138	; 0x8a
   660a0:	mov	r0, r4
   660a4:	bl	27640 <fputs@plt+0x164f8>
   660a8:	mov	r3, #0
   660ac:	mov	r5, r0
   660b0:	mov	r2, r3
   660b4:	mov	r1, #21
   660b8:	mov	r0, r4
   660bc:	bl	276a4 <fputs@plt+0x1655c>
   660c0:	mov	r1, r5
   660c4:	mov	r0, r4
   660c8:	bl	1c254 <fputs@plt+0xb10c>
   660cc:	mov	r0, r9
   660d0:	mov	r5, #0
   660d4:	bl	1cedc <fputs@plt+0xbd94>
   660d8:	add	r3, sp, #100	; 0x64
   660dc:	mov	r2, #54	; 0x36
   660e0:	str	r5, [sp, #4]
   660e4:	mov	r1, r8
   660e8:	str	r3, [sp, #12]
   660ec:	add	r3, sp, #96	; 0x60
   660f0:	str	r3, [sp, #8]
   660f4:	mov	r3, #1
   660f8:	str	r3, [sp]
   660fc:	mov	r3, r5
   66100:	bl	32000 <fputs@plt+0x20eb8>
   66104:	mov	r2, r5
   66108:	mov	r3, #7
   6610c:	mov	r1, #22
   66110:	mov	r0, r4
   66114:	bl	276a4 <fputs@plt+0x1655c>
   66118:	ldr	r6, [r8, #8]
   6611c:	mov	r5, #8
   66120:	cmp	r6, #0
   66124:	bne	66298 <fputs@plt+0x55150>
   66128:	mov	r3, r6
   6612c:	mov	r1, #108	; 0x6c
   66130:	ldr	r2, [sp, #96]	; 0x60
   66134:	mov	r0, r4
   66138:	mov	r5, r6
   6613c:	bl	276a4 <fputs@plt+0x1655c>
   66140:	mov	r3, #1
   66144:	mov	r2, #7
   66148:	mov	r1, #37	; 0x25
   6614c:	mov	r0, r4
   66150:	bl	276a4 <fputs@plt+0x1655c>
   66154:	str	r0, [sp, #60]	; 0x3c
   66158:	ldrsh	r3, [r8, #34]	; 0x22
   6615c:	cmp	r3, r5
   66160:	bgt	662b8 <fputs@plt+0x55170>
   66164:	ldr	r5, [r8, #8]
   66168:	mov	r3, #0
   6616c:	str	r3, [sp, #40]	; 0x28
   66170:	mvn	r3, #0
   66174:	str	r3, [sp, #48]	; 0x30
   66178:	cmp	r5, #0
   6617c:	bne	663b8 <fputs@plt+0x55270>
   66180:	mov	r1, #7
   66184:	mov	r0, r4
   66188:	ldr	r3, [sp, #60]	; 0x3c
   6618c:	ldr	r2, [sp, #96]	; 0x60
   66190:	bl	276a4 <fputs@plt+0x1655c>
   66194:	ldr	r3, [sp, #60]	; 0x3c
   66198:	mov	r0, r4
   6619c:	sub	r1, r3, #1
   661a0:	bl	1c254 <fputs@plt+0xb10c>
   661a4:	ldr	r2, [pc, #-3100]	; 65590 <fputs@plt+0x54448>
   661a8:	mov	r1, #2
   661ac:	mov	r0, r4
   661b0:	bl	27290 <fputs@plt+0x16148>
   661b4:	ldr	r6, [r8, #8]
   661b8:	cmp	r6, #0
   661bc:	beq	65fec <fputs@plt+0x54ea4>
   661c0:	ldr	r3, [sp, #56]	; 0x38
   661c4:	cmp	r6, r3
   661c8:	beq	6628c <fputs@plt+0x55144>
   661cc:	ldr	r8, [r4, #32]
   661d0:	mov	r2, #1
   661d4:	mov	r1, #138	; 0x8a
   661d8:	mov	r0, r4
   661dc:	mov	r7, #3
   661e0:	add	r3, r8, #2
   661e4:	bl	276a4 <fputs@plt+0x1655c>
   661e8:	mov	r3, #0
   661ec:	mov	r1, #21
   661f0:	mov	r2, r3
   661f4:	mov	r0, r4
   661f8:	bl	276a4 <fputs@plt+0x1655c>
   661fc:	ldr	r2, [sp, #100]	; 0x64
   66200:	mov	r3, #3
   66204:	mov	r1, #50	; 0x32
   66208:	mov	r0, r4
   6620c:	add	r2, r5, r2
   66210:	bl	276a4 <fputs@plt+0x1655c>
   66214:	add	r3, r8, #8
   66218:	add	r2, r5, #8
   6621c:	str	r7, [sp]
   66220:	mov	r1, #79	; 0x4f
   66224:	mov	r0, r4
   66228:	bl	2713c <fputs@plt+0x15ff4>
   6622c:	mov	r1, #144	; 0x90
   66230:	mov	r0, r4
   66234:	bl	19404 <fputs@plt+0x82bc>
   66238:	mov	r8, #7
   6623c:	mvn	r3, #0
   66240:	mov	r2, #1
   66244:	mov	r1, #37	; 0x25
   66248:	mov	r0, r4
   6624c:	bl	276a4 <fputs@plt+0x1655c>
   66250:	mov	r1, r7
   66254:	mov	r0, r4
   66258:	ldr	r2, [r6]
   6625c:	bl	27290 <fputs@plt+0x16148>
   66260:	mov	r3, #2
   66264:	mov	r2, r7
   66268:	str	r8, [sp]
   6626c:	mov	r1, #94	; 0x5e
   66270:	mov	r0, r4
   66274:	bl	2713c <fputs@plt+0x15ff4>
   66278:	mov	r3, #1
   6627c:	mov	r2, r8
   66280:	mov	r1, #33	; 0x21
   66284:	mov	r0, r4
   66288:	bl	276a4 <fputs@plt+0x1655c>
   6628c:	add	r5, r5, #1
   66290:	ldr	r6, [r6, #20]
   66294:	b	661b8 <fputs@plt+0x55070>
   66298:	mov	r3, r5
   6629c:	mov	r2, #0
   662a0:	mov	r1, #22
   662a4:	mov	r0, r4
   662a8:	bl	276a4 <fputs@plt+0x1655c>
   662ac:	add	r5, r5, #1
   662b0:	ldr	r6, [r6, #20]
   662b4:	b	66120 <fputs@plt+0x54fd8>
   662b8:	ldrsh	r3, [r8, #32]
   662bc:	cmp	r3, r5
   662c0:	beq	663b0 <fputs@plt+0x55268>
   662c4:	ldr	r3, [r8, #4]
   662c8:	add	r3, r3, r5, lsl #4
   662cc:	ldrb	r3, [r3, #12]
   662d0:	cmp	r3, #0
   662d4:	beq	663b0 <fputs@plt+0x55268>
   662d8:	mov	r3, #3
   662dc:	mov	r1, r8
   662e0:	ldr	r2, [sp, #96]	; 0x60
   662e4:	mov	r0, r4
   662e8:	str	r3, [sp]
   662ec:	mov	r3, r5
   662f0:	bl	382b4 <fputs@plt+0x2716c>
   662f4:	mov	r1, #128	; 0x80
   662f8:	mov	r0, r4
   662fc:	bl	19404 <fputs@plt+0x82bc>
   66300:	mov	r2, #3
   66304:	mov	r1, #77	; 0x4d
   66308:	mov	r0, r4
   6630c:	bl	27640 <fputs@plt+0x164f8>
   66310:	mov	r7, r0
   66314:	mvn	r3, #0
   66318:	mov	r2, #1
   6631c:	mov	r1, #37	; 0x25
   66320:	mov	r0, r4
   66324:	bl	276a4 <fputs@plt+0x1655c>
   66328:	ldrd	r2, [r8]
   6632c:	mov	r0, sl
   66330:	ldr	r1, [pc, #-3492]	; 65594 <fputs@plt+0x5444c>
   66334:	ldr	r3, [r3, r5, lsl #4]
   66338:	bl	37250 <fputs@plt+0x26108>
   6633c:	mov	r2, #0
   66340:	mvn	r3, #0
   66344:	mov	r1, #97	; 0x61
   66348:	str	r2, [sp]
   6634c:	stmib	sp, {r0, r3}
   66350:	mov	r3, #3
   66354:	mov	r0, r4
   66358:	bl	2725c <fputs@plt+0x16114>
   6635c:	mov	r3, #1
   66360:	mov	r2, #3
   66364:	mov	r1, #33	; 0x21
   66368:	mov	r0, r4
   6636c:	bl	276a4 <fputs@plt+0x1655c>
   66370:	mov	r2, #1
   66374:	mov	r1, #138	; 0x8a
   66378:	mov	r0, r4
   6637c:	bl	27640 <fputs@plt+0x164f8>
   66380:	mov	r3, r0
   66384:	mov	r1, #21
   66388:	mov	r0, r4
   6638c:	str	r3, [sp, #40]	; 0x28
   66390:	bl	271b0 <fputs@plt+0x16068>
   66394:	mov	r1, r7
   66398:	mov	r0, r4
   6639c:	bl	1c254 <fputs@plt+0xb10c>
   663a0:	ldr	r3, [sp, #40]	; 0x28
   663a4:	mov	r0, r4
   663a8:	mov	r1, r3
   663ac:	bl	1c254 <fputs@plt+0xb10c>
   663b0:	add	r5, r5, #1
   663b4:	b	66158 <fputs@plt+0x55010>
   663b8:	ldr	r0, [r4, #24]
   663bc:	bl	2703c <fputs@plt+0x15ef4>
   663c0:	ldr	r3, [sp, #56]	; 0x38
   663c4:	mov	r7, r0
   663c8:	cmp	r5, r3
   663cc:	beq	6660c <fputs@plt+0x554c4>
   663d0:	ldr	r3, [sp, #48]	; 0x30
   663d4:	mov	r1, r5
   663d8:	mov	r0, r9
   663dc:	str	r6, [sp, #8]
   663e0:	mov	r6, #3
   663e4:	ldr	r2, [sp, #96]	; 0x60
   663e8:	str	r3, [sp, #12]
   663ec:	add	r3, sp, #104	; 0x68
   663f0:	str	r3, [sp, #4]
   663f4:	mov	r3, #0
   663f8:	str	r3, [sp]
   663fc:	bl	4eda8 <fputs@plt+0x3dc60>
   66400:	ldr	r2, [sp, #40]	; 0x28
   66404:	mov	r3, #1
   66408:	mov	r1, #37	; 0x25
   6640c:	str	r0, [sp, #48]	; 0x30
   66410:	mov	r0, r4
   66414:	add	r2, r2, #8
   66418:	bl	276a4 <fputs@plt+0x1655c>
   6641c:	ldrh	r3, [r5, #52]	; 0x34
   66420:	mov	r0, r4
   66424:	ldr	r1, [sp, #40]	; 0x28
   66428:	ldr	r2, [sp, #100]	; 0x64
   6642c:	str	r3, [sp, #4]
   66430:	ldr	r3, [sp, #48]	; 0x30
   66434:	add	r2, r1, r2
   66438:	mov	r1, #69	; 0x45
   6643c:	str	r3, [sp]
   66440:	mov	r3, r7
   66444:	bl	27224 <fputs@plt+0x160dc>
   66448:	mov	r7, r0
   6644c:	mvn	r3, #0
   66450:	mov	r2, #1
   66454:	mov	r1, #37	; 0x25
   66458:	mov	r0, r4
   6645c:	bl	276a4 <fputs@plt+0x1655c>
   66460:	ldr	r2, [pc, #-3792]	; 65598 <fputs@plt+0x54450>
   66464:	mov	r1, #3
   66468:	mov	r0, r4
   6646c:	bl	27290 <fputs@plt+0x16148>
   66470:	mov	r3, r6
   66474:	mov	r2, #7
   66478:	str	r6, [sp]
   6647c:	mov	r1, #94	; 0x5e
   66480:	mov	r0, r4
   66484:	bl	2713c <fputs@plt+0x15ff4>
   66488:	ldr	r2, [pc, #-3828]	; 6559c <fputs@plt+0x54454>
   6648c:	mov	r1, #4
   66490:	mov	r0, r4
   66494:	bl	27290 <fputs@plt+0x16148>
   66498:	mov	r3, r6
   6649c:	mov	r2, #4
   664a0:	str	r6, [sp]
   664a4:	mov	r1, #94	; 0x5e
   664a8:	mov	r0, r4
   664ac:	bl	2713c <fputs@plt+0x15ff4>
   664b0:	mov	r1, #4
   664b4:	mov	r0, r4
   664b8:	ldr	r2, [r5]
   664bc:	bl	27290 <fputs@plt+0x16148>
   664c0:	mov	r3, r6
   664c4:	mov	r2, #4
   664c8:	str	r6, [sp]
   664cc:	mov	r1, #94	; 0x5e
   664d0:	str	r0, [sp, #68]	; 0x44
   664d4:	mov	r0, r4
   664d8:	bl	2713c <fputs@plt+0x15ff4>
   664dc:	mov	r3, #1
   664e0:	mov	r2, r6
   664e4:	mov	r1, #33	; 0x21
   664e8:	mov	r0, r4
   664ec:	bl	276a4 <fputs@plt+0x1655c>
   664f0:	mov	r2, #1
   664f4:	mov	r1, #138	; 0x8a
   664f8:	mov	r0, r4
   664fc:	bl	27640 <fputs@plt+0x164f8>
   66500:	mov	r1, #21
   66504:	str	r0, [sp, #72]	; 0x48
   66508:	mov	r0, r4
   6650c:	bl	271b0 <fputs@plt+0x16068>
   66510:	mov	r1, r7
   66514:	mov	r0, r4
   66518:	bl	1c254 <fputs@plt+0xb10c>
   6651c:	ldrb	r3, [r5, #54]	; 0x36
   66520:	cmp	r3, #0
   66524:	beq	665e0 <fputs@plt+0x55498>
   66528:	ldr	r0, [r4, #24]
   6652c:	mov	r6, #0
   66530:	bl	2703c <fputs@plt+0x15ef4>
   66534:	mov	r7, r0
   66538:	ldrh	r3, [r5, #50]	; 0x32
   6653c:	cmp	r3, r6
   66540:	bgt	66620 <fputs@plt+0x554d8>
   66544:	ldr	r3, [sp, #40]	; 0x28
   66548:	mov	r1, #7
   6654c:	mov	r0, r4
   66550:	ldr	r2, [sp, #100]	; 0x64
   66554:	add	r2, r3, r2
   66558:	bl	27640 <fputs@plt+0x164f8>
   6655c:	mov	r6, r0
   66560:	mov	r1, r7
   66564:	mov	r0, r4
   66568:	bl	2785c <fputs@plt+0x16714>
   6656c:	mov	r1, r6
   66570:	mov	r0, r4
   66574:	bl	1c254 <fputs@plt+0xb10c>
   66578:	ldrh	r3, [r5, #50]	; 0x32
   6657c:	mov	r0, r4
   66580:	ldr	r1, [sp, #40]	; 0x28
   66584:	ldr	r2, [sp, #100]	; 0x64
   66588:	str	r3, [sp, #4]
   6658c:	ldr	r3, [sp, #48]	; 0x30
   66590:	add	r2, r1, r2
   66594:	mov	r1, #115	; 0x73
   66598:	str	r3, [sp]
   6659c:	mov	r3, r7
   665a0:	bl	27224 <fputs@plt+0x160dc>
   665a4:	mvn	r3, #0
   665a8:	mov	r2, #1
   665ac:	mov	r1, #37	; 0x25
   665b0:	mov	r0, r4
   665b4:	bl	276a4 <fputs@plt+0x1655c>
   665b8:	ldr	r2, [pc, #1244]	; 66a9c <fputs@plt+0x55954>
   665bc:	mov	r1, #3
   665c0:	mov	r0, r4
   665c4:	bl	27290 <fputs@plt+0x16148>
   665c8:	mov	r0, r4
   665cc:	ldr	r1, [sp, #68]	; 0x44
   665d0:	bl	2785c <fputs@plt+0x16714>
   665d4:	mov	r1, r7
   665d8:	mov	r0, r4
   665dc:	bl	15144 <fputs@plt+0x3ffc>
   665e0:	mov	r0, r4
   665e4:	ldr	r1, [sp, #72]	; 0x48
   665e8:	bl	1c254 <fputs@plt+0xb10c>
   665ec:	ldr	r1, [sp, #104]	; 0x68
   665f0:	cmp	r1, #0
   665f4:	beq	66608 <fputs@plt+0x554c0>
   665f8:	ldr	r0, [r9, #8]
   665fc:	bl	15144 <fputs@plt+0x3ffc>
   66600:	mov	r0, r9
   66604:	bl	19f2c <fputs@plt+0x8de4>
   66608:	mov	r6, r5
   6660c:	ldr	r3, [sp, #40]	; 0x28
   66610:	ldr	r5, [r5, #20]
   66614:	add	r3, r3, #1
   66618:	str	r3, [sp, #40]	; 0x28
   6661c:	b	66178 <fputs@plt+0x55030>
   66620:	ldr	r2, [r5, #4]
   66624:	lsl	r3, r6, #1
   66628:	ldrsh	r2, [r2, r3]
   6662c:	cmp	r2, #0
   66630:	blt	66648 <fputs@plt+0x55500>
   66634:	ldr	r3, [r8, #4]
   66638:	add	r3, r3, r2, lsl #4
   6663c:	ldrb	r3, [r3, #12]
   66640:	cmp	r3, #0
   66644:	bne	66660 <fputs@plt+0x55518>
   66648:	ldr	r2, [sp, #48]	; 0x30
   6664c:	mov	r3, r7
   66650:	mov	r1, #76	; 0x4c
   66654:	mov	r0, r4
   66658:	add	r2, r2, r6
   6665c:	bl	276a4 <fputs@plt+0x1655c>
   66660:	add	r6, r6, #1
   66664:	b	66538 <fputs@plt+0x553f0>
   66668:	cmp	fp, #0
   6666c:	bne	6669c <fputs@plt+0x55554>
   66670:	mov	r0, r9
   66674:	bl	5d328 <fputs@plt+0x4c1e0>
   66678:	cmp	r0, #0
   6667c:	bne	645ac <fputs@plt+0x53464>
   66680:	ldr	r3, [r9]
   66684:	ldr	r1, [pc, #1044]	; 66aa0 <fputs@plt+0x55958>
   66688:	ldrb	r8, [r3, #66]	; 0x42
   6668c:	ldr	r3, [pc, #1040]	; 66aa4 <fputs@plt+0x5595c>
   66690:	add	r8, r3, r8, lsl #3
   66694:	ldr	r2, [r8, #-3424]	; 0xfffff2a0
   66698:	b	64968 <fputs@plt+0x53820>
   6669c:	ldr	r5, [sl, #16]
   666a0:	ldr	r3, [r5, #12]
   666a4:	ldrh	r3, [r3, #78]	; 0x4e
   666a8:	and	r3, r3, #5
   666ac:	cmp	r3, #1
   666b0:	ldrne	r4, [pc, #1008]	; 66aa8 <fputs@plt+0x55960>
   666b4:	beq	645ac <fputs@plt+0x53464>
   666b8:	ldr	r1, [r4]
   666bc:	cmp	r1, #0
   666c0:	bne	666d8 <fputs@plt+0x55590>
   666c4:	mov	r2, fp
   666c8:	ldr	r1, [pc, #988]	; 66aac <fputs@plt+0x55964>
   666cc:	mov	r0, r9
   666d0:	bl	2fdcc <fputs@plt+0x1ec84>
   666d4:	b	645ac <fputs@plt+0x53464>
   666d8:	mov	r0, fp
   666dc:	bl	12f2c <fputs@plt+0x1de4>
   666e0:	cmp	r0, #0
   666e4:	bne	66704 <fputs@plt+0x555bc>
   666e8:	ldrb	r3, [r4, #4]
   666ec:	cmp	r3, #0
   666f0:	moveq	r3, #2
   666f4:	strb	r3, [sl, #66]	; 0x42
   666f8:	ldr	r2, [r5, #12]
   666fc:	strb	r3, [r2, #77]	; 0x4d
   66700:	b	645ac <fputs@plt+0x53464>
   66704:	add	r4, r4, #8
   66708:	b	666b8 <fputs@plt+0x55570>
   6670c:	ldr	r2, [pc, #912]	; 66aa4 <fputs@plt+0x5595c>
   66710:	mov	r0, r4
   66714:	ldr	r1, [sp, #32]
   66718:	mla	r8, r3, r8, r2
   6671c:	ldr	r5, [r8, #-3344]	; 0xfffff2f0
   66720:	bl	1519c <fputs@plt+0x4054>
   66724:	cmp	fp, #0
   66728:	ldr	r2, [pc, #896]	; 66ab0 <fputs@plt+0x55968>
   6672c:	beq	6676c <fputs@plt+0x55624>
   66730:	ldr	r3, [sp, #40]	; 0x28
   66734:	tst	r3, #2
   66738:	bne	6676c <fputs@plt+0x55624>
   6673c:	sub	r2, r2, #12
   66740:	mov	r1, #2
   66744:	bl	28284 <fputs@plt+0x1713c>
   66748:	ldr	r3, [sp, #32]
   6674c:	mov	r4, r0
   66750:	mov	r0, fp
   66754:	str	r3, [r4, #4]
   66758:	str	r3, [r4, #24]
   6675c:	str	r5, [r4, #28]
   66760:	bl	13b7c <fputs@plt+0x2a34>
   66764:	str	r0, [r4, #32]
   66768:	b	645ac <fputs@plt+0x53464>
   6676c:	sub	r2, r2, #4
   66770:	mov	r1, #3
   66774:	mov	r0, r4
   66778:	bl	28284 <fputs@plt+0x1713c>
   6677c:	ldr	r3, [sp, #32]
   66780:	mov	r1, #1
   66784:	str	r3, [r0, #4]
   66788:	str	r3, [r0, #24]
   6678c:	str	r5, [r0, #32]
   66790:	mov	r0, r4
   66794:	bl	1e6c8 <fputs@plt+0xd580>
   66798:	mvn	r3, #0
   6679c:	mov	r2, #0
   667a0:	mov	r1, r2
   667a4:	mov	r0, r4
   667a8:	str	r3, [sp]
   667ac:	ldr	r3, [sp, #44]	; 0x2c
   667b0:	bl	2670c <fputs@plt+0x155c4>
   667b4:	ldrb	r3, [r4, #89]	; 0x59
   667b8:	bfc	r3, #3, #1
   667bc:	strb	r3, [r4, #89]	; 0x59
   667c0:	b	645ac <fputs@plt+0x53464>
   667c4:	ldr	r3, [pc, #744]	; 66ab4 <fputs@plt+0x5596c>
   667c8:	mov	r1, #1
   667cc:	add	r2, sp, #104	; 0x68
   667d0:	mov	r0, r4
   667d4:	str	r1, [r9, #76]	; 0x4c
   667d8:	ldr	r6, [pc, #728]	; 66ab8 <fputs@plt+0x55970>
   667dc:	str	r3, [sp, #104]	; 0x68
   667e0:	bl	26754 <fputs@plt+0x1560c>
   667e4:	ldr	r2, [r6, r5, lsl #2]
   667e8:	cmp	r2, #0
   667ec:	beq	667b4 <fputs@plt+0x5566c>
   667f0:	mov	r1, #1
   667f4:	mov	r0, r4
   667f8:	bl	27290 <fputs@plt+0x16148>
   667fc:	mov	r3, #1
   66800:	add	r5, r5, #1
   66804:	mov	r2, r3
   66808:	mov	r1, #33	; 0x21
   6680c:	mov	r0, r4
   66810:	bl	276a4 <fputs@plt+0x1655c>
   66814:	cmp	r5, #3
   66818:	beq	667b4 <fputs@plt+0x5566c>
   6681c:	b	667e4 <fputs@plt+0x5569c>
   66820:	ldr	r3, [r7]
   66824:	cmp	r3, #0
   66828:	ldr	r3, [sp, #32]
   6682c:	moveq	r3, #10
   66830:	cmp	fp, #0
   66834:	str	r3, [sp, #32]
   66838:	beq	66880 <fputs@plt+0x55738>
   6683c:	ldr	r1, [pc, #632]	; 66abc <fputs@plt+0x55974>
   66840:	mov	r0, fp
   66844:	bl	12f2c <fputs@plt+0x1de4>
   66848:	cmp	r0, #0
   6684c:	moveq	r5, #1
   66850:	beq	66880 <fputs@plt+0x55738>
   66854:	ldr	r1, [pc, #612]	; 66ac0 <fputs@plt+0x55978>
   66858:	mov	r0, fp
   6685c:	bl	12f2c <fputs@plt+0x1de4>
   66860:	cmp	r0, #0
   66864:	moveq	r5, #2
   66868:	beq	66880 <fputs@plt+0x55738>
   6686c:	ldr	r1, [pc, #592]	; 66ac4 <fputs@plt+0x5597c>
   66870:	mov	r0, fp
   66874:	bl	12f2c <fputs@plt+0x1de4>
   66878:	cmp	r0, #0
   6687c:	moveq	r5, #3
   66880:	mov	r6, #3
   66884:	mov	r7, #1
   66888:	ldr	r2, [pc, #568]	; 66ac8 <fputs@plt+0x55980>
   6688c:	mov	r1, #3
   66890:	mov	r0, r4
   66894:	bl	26754 <fputs@plt+0x1560c>
   66898:	mov	r3, r5
   6689c:	mov	r1, #8
   668a0:	str	r6, [r9, #76]	; 0x4c
   668a4:	mov	r0, r4
   668a8:	str	r7, [sp]
   668ac:	ldr	r2, [sp, #32]
   668b0:	bl	2713c <fputs@plt+0x15ff4>
   668b4:	mov	r3, r6
   668b8:	mov	r2, r7
   668bc:	b	64a04 <fputs@plt+0x538bc>
   668c0:	cmp	fp, #0
   668c4:	beq	668dc <fputs@plt+0x55794>
   668c8:	mov	r0, fp
   668cc:	bl	13b7c <fputs@plt+0x2a34>
   668d0:	mov	r1, r0
   668d4:	mov	r0, sl
   668d8:	bl	4791c <fputs@plt+0x367d4>
   668dc:	ldr	r3, [pc, #488]	; 66acc <fputs@plt+0x55984>
   668e0:	ldr	r2, [sl, #220]	; 0xdc
   668e4:	ldr	r1, [pc, #484]	; 66ad0 <fputs@plt+0x55988>
   668e8:	cmp	r2, r3
   668ec:	ldreq	r2, [sl, #224]	; 0xe0
   668f0:	movne	r2, #0
   668f4:	movne	r3, #0
   668f8:	asreq	r3, r2, #31
   668fc:	b	64750 <fputs@plt+0x53608>
   66900:	mov	r0, sl
   66904:	bl	473dc <fputs@plt+0x36294>
   66908:	b	645ac <fputs@plt+0x53464>
   6690c:	cmp	fp, #0
   66910:	beq	66928 <fputs@plt+0x557e0>
   66914:	mov	r0, fp
   66918:	bl	13b7c <fputs@plt+0x2a34>
   6691c:	mov	r1, r0
   66920:	mov	r0, sl
   66924:	bl	4768c <fputs@plt+0x36544>
   66928:	ldr	r2, [sl, #428]	; 0x1ac
   6692c:	ldr	r1, [pc, #416]	; 66ad4 <fputs@plt+0x5598c>
   66930:	asr	r3, r2, #31
   66934:	b	64750 <fputs@plt+0x53608>
   66938:	cmp	fp, #0
   6693c:	beq	6695c <fputs@plt+0x55814>
   66940:	add	r1, sp, #104	; 0x68
   66944:	mov	r0, fp
   66948:	bl	1b2d8 <fputs@plt+0xa190>
   6694c:	cmp	r0, #0
   66950:	bne	6695c <fputs@plt+0x55814>
   66954:	ldrd	r0, [sp, #104]	; 0x68
   66958:	bl	399cc <fputs@plt+0x28884>
   6695c:	mvn	r0, #0
   66960:	mvn	r1, #0
   66964:	bl	399cc <fputs@plt+0x28884>
   66968:	mov	r3, r1
   6696c:	mov	r2, r0
   66970:	ldr	r1, [pc, #352]	; 66ad8 <fputs@plt+0x55990>
   66974:	b	64750 <fputs@plt+0x53608>
   66978:	cmp	fp, #0
   6697c:	beq	669b4 <fputs@plt+0x5586c>
   66980:	add	r1, sp, #104	; 0x68
   66984:	mov	r0, fp
   66988:	bl	1b2d8 <fputs@plt+0xa190>
   6698c:	cmp	r0, #0
   66990:	bne	669b4 <fputs@plt+0x5586c>
   66994:	ldrd	r2, [sp, #104]	; 0x68
   66998:	cmp	r2, #0
   6699c:	sbcs	r1, r3, #0
   669a0:	blt	669b4 <fputs@plt+0x5586c>
   669a4:	bic	r2, r2, #-2147483648	; 0x80000000
   669a8:	mov	r1, #11
   669ac:	mov	r0, sl
   669b0:	bl	47be8 <fputs@plt+0x36aa0>
   669b4:	ldr	r2, [sl, #136]	; 0x88
   669b8:	ldr	r1, [pc, #284]	; 66adc <fputs@plt+0x55994>
   669bc:	asr	r3, r2, #31
   669c0:	b	64750 <fputs@plt+0x53608>
   669c4:	ldr	r3, [sp, #60]	; 0x3c
   669c8:	ldrb	r3, [r3, #-3]
   669cc:	tst	r3, #1
   669d0:	str	r3, [sp, #40]	; 0x28
   669d4:	beq	669e8 <fputs@plt+0x558a0>
   669d8:	mov	r0, r9
   669dc:	bl	5d328 <fputs@plt+0x4c1e0>
   669e0:	cmp	r0, #0
   669e4:	bne	645ac <fputs@plt+0x53464>
   669e8:	ldr	r1, [pc, #180]	; 66aa4 <fputs@plt+0x5595c>
   669ec:	mov	r3, #12
   669f0:	mla	r2, r3, r8, r1
   669f4:	str	r1, [sp, #56]	; 0x38
   669f8:	ldrb	r2, [r2, #-3348]	; 0xfffff2ec
   669fc:	cmp	r2, #36	; 0x24
   66a00:	ldrls	pc, [pc, r2, lsl #2]
   66a04:	b	6690c <fputs@plt+0x557c4>
   66a08:	andeq	r6, r6, ip, lsl #14
   66a0c:	andeq	r4, r6, r0, ror #21
   66a10:	andeq	r4, r6, ip, ror #31
   66a14:	andeq	r6, r6, ip, lsl #18
   66a18:	andeq	r4, r6, r8, ror ip
   66a1c:	andeq	r4, r6, ip, lsr #25
   66a20:	andeq	r5, r6, r8, ror #24
   66a24:	andeq	r5, r6, ip, lsr #12
   66a28:	andeq	r6, r6, r4, asr #15
   66a2c:	andeq	r6, r6, ip, lsl #18
   66a30:	andeq	r5, r6, r0, lsr #11
   66a34:	andeq	r4, r6, r0, lsl #13
   66a38:	andeq	r6, r6, r8, ror #12
   66a3c:	andeq	r5, r6, r0, asr #15
   66a40:	muleq	r6, r4, r6
   66a44:	andeq	r4, r6, r4, asr #23
   66a48:	muleq	r6, ip, r2
   66a4c:	andeq	r5, r6, r8, lsr #7
   66a50:	andeq	r5, r6, r0, lsr sp
   66a54:	andeq	r4, r6, r4, ror r9
   66a58:	andeq	r4, r6, r4, ror #20
   66a5c:	andeq	r6, r6, ip, lsl #18
   66a60:			; <UNDEFINED> instruction: 0x000648b4
   66a64:	andeq	r4, r6, r4, lsl #16
   66a68:	andeq	r4, r6, ip, lsl #27
   66a6c:	andeq	r4, r6, ip, lsr #14
   66a70:	muleq	r6, r0, r7
   66a74:	andeq	r6, r6, r0, lsl #18
   66a78:	andeq	r6, r6, r8, lsr r9
   66a7c:			; <UNDEFINED> instruction: 0x000651bc
   66a80:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   66a84:	andeq	r5, r6, ip, ror r0
   66a88:	andeq	r4, r6, r4, ror lr
   66a8c:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   66a90:	andeq	r6, r6, r8, ror r9
   66a94:	andeq	r6, r6, r0, asr #17
   66a98:	andeq	r6, r6, r0, lsr #16
   66a9c:	andeq	r8, r7, r4, lsr r9
   66aa0:	andeq	r8, r7, pc, ror #18
   66aa4:	andeq	r4, r7, r8, lsr #21
   66aa8:	andeq	r3, r7, r8, asr #26
   66aac:			; <UNDEFINED> instruction: 0x000789ba
   66ab0:	strheq	r4, [r7], -r8
   66ab4:	andeq	r8, r7, r8, ror r9
   66ab8:	andeq	r3, r7, ip, ror #12
   66abc:	muleq	r7, r0, r2
   66ac0:	andeq	r8, r7, r7, lsl #19
   66ac4:	andeq	r6, r7, sl, ror r5
   66ac8:	andeq	fp, r8, r4, asr sp
   66acc:	andeq	r7, r4, r8, lsr sl
   66ad0:	andeq	r8, r7, pc, lsl #19
   66ad4:	andeq	sl, r7, r2, lsl #8
   66ad8:	andeq	r8, r7, r2, lsr #19
   66adc:			; <UNDEFINED> instruction: 0x000789b2
   66ae0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66ae4:	sub	sp, sp, #132	; 0x84
   66ae8:	mov	fp, r0
   66aec:	str	r1, [sp, #68]	; 0x44
   66af0:	add	r1, sp, #80	; 0x50
   66af4:	stm	r1, {r2, r3}
   66af8:	ldr	r3, [r0]
   66afc:	cmp	r3, #0
   66b00:	movlt	r3, #0
   66b04:	strlt	r3, [r0]
   66b08:	strhlt	r3, [r0, #8]
   66b0c:	strblt	r3, [r0, #10]
   66b10:	ldr	r3, [sp, #168]	; 0xa8
   66b14:	str	r3, [r0, #4]
   66b18:	ldr	r7, [fp]
   66b1c:	movw	r2, #974	; 0x3ce
   66b20:	ldrb	r4, [sp, #68]	; 0x44
   66b24:	lsl	r6, r7, #4
   66b28:	add	r3, fp, r6
   66b2c:	ldrh	r3, [r3, #8]
   66b30:	cmp	r3, r2
   66b34:	bgt	66bcc <fputs@plt+0x55a84>
   66b38:	ldr	r2, [pc, #4056]	; 67b18 <fputs@plt+0x569d0>
   66b3c:	lsl	r3, r3, #1
   66b40:	mov	r1, r4
   66b44:	movw	lr, #1498	; 0x5da
   66b48:	ldr	ip, [pc, #4044]	; 67b1c <fputs@plt+0x569d4>
   66b4c:	ldrsh	r2, [r2, r3]
   66b50:	cmn	r2, #72	; 0x48
   66b54:	bne	66b60 <fputs@plt+0x55a18>
   66b58:	ldr	r2, [pc, #4032]	; 67b20 <fputs@plt+0x569d8>
   66b5c:	b	66bc8 <fputs@plt+0x55a80>
   66b60:	add	r0, r2, r1
   66b64:	cmp	r0, lr
   66b68:	bhi	66b7c <fputs@plt+0x55a34>
   66b6c:	add	r5, ip, r0
   66b70:	ldrb	r5, [r5, #-776]	; 0xfffffcf8
   66b74:	cmp	r5, r1
   66b78:	beq	66c08 <fputs@plt+0x55ac0>
   66b7c:	cmp	r1, #0
   66b80:	beq	66b58 <fputs@plt+0x55a10>
   66b84:	cmp	r1, #69	; 0x45
   66b88:	bhi	66b9c <fputs@plt+0x55a54>
   66b8c:	add	r1, ip, r1
   66b90:	ldrb	r1, [r1, #723]	; 0x2d3
   66b94:	cmp	r1, #0
   66b98:	bne	66b50 <fputs@plt+0x55a08>
   66b9c:	add	r2, r2, #70	; 0x46
   66ba0:	movw	r1, #1498	; 0x5da
   66ba4:	cmp	r2, r1
   66ba8:	bhi	66b58 <fputs@plt+0x55a10>
   66bac:	ldr	r1, [pc, #3944]	; 67b1c <fputs@plt+0x569d4>
   66bb0:	add	r1, r1, r2
   66bb4:	ldrb	r1, [r1, #-776]	; 0xfffffcf8
   66bb8:	cmp	r1, #70	; 0x46
   66bbc:	bne	66b58 <fputs@plt+0x55a10>
   66bc0:	ldr	r3, [pc, #3932]	; 67b24 <fputs@plt+0x569dc>
   66bc4:	lsl	r2, r2, #1
   66bc8:	ldrh	r3, [r3, r2]
   66bcc:	movw	r2, #974	; 0x3ce
   66bd0:	cmp	r3, r2
   66bd4:	bhi	66c3c <fputs@plt+0x55af4>
   66bd8:	cmp	r3, #440	; 0x1b8
   66bdc:	add	r7, r7, #1
   66be0:	ldrd	r0, [sp, #80]	; 0x50
   66be4:	addcs	r3, r3, #324	; 0x144
   66be8:	addcs	r3, r3, #2
   66bec:	cmp	r7, #99	; 0x63
   66bf0:	str	r7, [fp]
   66bf4:	ble	66c18 <fputs@plt+0x55ad0>
   66bf8:	mov	r0, fp
   66bfc:	bl	2fe44 <fputs@plt+0x1ecfc>
   66c00:	add	sp, sp, #132	; 0x84
   66c04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66c08:	ldr	r3, [pc, #3860]	; 67b24 <fputs@plt+0x569dc>
   66c0c:	lsl	r0, r0, #1
   66c10:	ldrh	r3, [r3, r0]
   66c14:	b	66bcc <fputs@plt+0x55a84>
   66c18:	lsl	r7, r7, #4
   66c1c:	add	r2, fp, r7
   66c20:	add	r7, r7, #12
   66c24:	strh	r3, [r2, #8]
   66c28:	add	r3, fp, r7
   66c2c:	strb	r4, [r2, #10]
   66c30:	str	r0, [fp, r7]
   66c34:	str	r1, [r3, #4]
   66c38:	b	66c00 <fputs@plt+0x55ab8>
   66c3c:	movw	r2, #1300	; 0x514
   66c40:	ldr	r5, [fp, #4]
   66c44:	cmp	r3, r2
   66c48:	bhi	6b3cc <fputs@plt+0x5a284>
   66c4c:	sub	r3, r3, #972	; 0x3cc
   66c50:	cmp	r7, #98	; 0x62
   66c54:	sub	r3, r3, #3
   66c58:	add	r4, r6, #8
   66c5c:	add	r4, fp, r4
   66c60:	str	r3, [sp, #44]	; 0x2c
   66c64:	ldr	r3, [pc, #3760]	; 67b1c <fputs@plt+0x569d4>
   66c68:	ldr	r2, [sp, #44]	; 0x2c
   66c6c:	add	r3, r3, r2, lsl #1
   66c70:	ldrb	r2, [r3, #3793]	; 0xed1
   66c74:	movle	r3, #0
   66c78:	movgt	r3, #1
   66c7c:	cmp	r2, #0
   66c80:	movne	r3, #0
   66c84:	cmp	r3, #0
   66c88:	beq	66cb0 <fputs@plt+0x55b68>
   66c8c:	mov	r0, fp
   66c90:	bl	2fe44 <fputs@plt+0x1ecfc>
   66c94:	ldr	r3, [sp, #68]	; 0x44
   66c98:	cmp	r3, #251	; 0xfb
   66c9c:	beq	66c00 <fputs@plt+0x55ab8>
   66ca0:	ldr	r3, [fp]
   66ca4:	cmp	r3, #0
   66ca8:	bge	66b18 <fputs@plt+0x559d0>
   66cac:	b	66c00 <fputs@plt+0x55ab8>
   66cb0:	ldr	r2, [sp, #44]	; 0x2c
   66cb4:	movw	r3, #269	; 0x10d
   66cb8:	cmp	r2, r3
   66cbc:	ldrls	pc, [pc, r2, lsl #2]
   66cc0:	b	67104 <fputs@plt+0x55fbc>
   66cc4:	strdeq	r7, [r6], -ip
   66cc8:	andeq	r7, r6, ip, ror r1
   66ccc:	andeq	r7, r6, r8, lsl #3
   66cd0:	ldrdeq	r7, [r6], -r8
   66cd4:	andeq	r7, r6, r8, ror #10
   66cd8:	andeq	r7, r6, r4, ror r5
   66cdc:	andeq	r7, r6, r4, ror r5
   66ce0:	andeq	r7, r6, r4, ror r5
   66ce4:	andeq	r7, r6, r4, lsl #11
   66ce8:	andeq	r7, r6, r4, lsl #11
   66cec:	andeq	r7, r6, r4, asr #11
   66cf0:	andeq	r7, r6, r8, lsl #12
   66cf4:	andeq	r7, r6, r0, lsr #12
   66cf8:	andeq	r7, r6, r8, lsr r6
   66cfc:	andeq	r7, r6, r0, asr r6
   66d00:	andeq	r7, r6, r0, lsl #13
   66d04:	andeq	r7, r6, r0, lsr #13
   66d08:	andeq	r7, r6, ip, lsr #13
   66d0c:			; <UNDEFINED> instruction: 0x000676b8
   66d10:	andeq	r7, r6, r0, lsr #13
   66d14:	andeq	r7, r6, r8, asr #13
   66d18:	andeq	r7, r6, ip, ror #13
   66d1c:	andeq	r7, r6, r0, lsr #13
   66d20:	andeq	r7, r6, ip, lsl r7
   66d24:	andeq	r7, r6, ip, ror #14
   66d28:	andeq	r7, r6, r0, lsr #18
   66d2c:	andeq	r7, r6, r0, lsr r9
   66d30:	andeq	r7, r6, ip, asr #18
   66d34:	andeq	r7, r6, r8, ror #18
   66d38:	andeq	r7, r6, r8, lsl #19
   66d3c:	andeq	r7, r6, r0, lsr #19
   66d40:			; <UNDEFINED> instruction: 0x000679b4
   66d44:	andeq	r7, r6, r0, lsr #19
   66d48:	andeq	r7, r6, r4, asr #19
   66d4c:	andeq	r7, r6, r8, lsl #20
   66d50:	andeq	r7, r6, r4, lsr sl
   66d54:	andeq	r7, r6, r4, ror #20
   66d58:	andeq	r7, r6, r8, lsl #21
   66d5c:	andeq	r7, r6, r0, asr #21
   66d60:	ldrdeq	r7, [r6], -r0
   66d64:	strdeq	r7, [r6], -r4
   66d68:	andeq	r7, r6, r0, ror #22
   66d6c:	andeq	r7, r6, r0, lsr #13
   66d70:			; <UNDEFINED> instruction: 0x000676b8
   66d74:	andeq	r7, r6, r0, lsl #24
   66d78:	andeq	r7, r6, ip, lsl #24
   66d7c:	andeq	r7, r6, ip, lsr #24
   66d80:	andeq	r7, r6, ip, lsr ip
   66d84:	andeq	r7, r6, ip, asr #24
   66d88:	andeq	r7, r6, r4, ror #24
   66d8c:	andeq	r7, r6, r0, lsl #25
   66d90:	andeq	r7, r6, ip, lsl #25
   66d94:	muleq	r6, r8, ip
   66d98:	andeq	r7, r6, r8, lsr #25
   66d9c:			; <UNDEFINED> instruction: 0x00067cb8
   66da0:	andeq	r7, r6, r4, asr #25
   66da4:	ldrdeq	r7, [r6], -r0
   66da8:	andeq	r7, r6, r0, lsr #13
   66dac:	andeq	r7, r6, r0, ror #25
   66db0:	andeq	r7, r6, ip, ror #25
   66db4:	andeq	r7, r6, r0, lsr #18
   66db8:	strdeq	r7, [r6], -r8
   66dbc:	andeq	r7, r6, r8, lsl #19
   66dc0:	andeq	r7, r6, r4, lsl #26
   66dc4:	andeq	r7, r6, r8, lsr #26
   66dc8:	andeq	r7, r6, r4, ror #26
   66dcc:	andeq	r7, r6, r4, ror sp
   66dd0:	andeq	r7, r6, r0, lsr #13
   66dd4:			; <UNDEFINED> instruction: 0x00067db4
   66dd8:	andeq	r7, r6, r0, asr #27
   66ddc:			; <UNDEFINED> instruction: 0x00067db4
   66de0:	ldrdeq	r7, [r6], -r0
   66de4:	ldrdeq	r7, [r6], -r0
   66de8:	andeq	r7, r6, r0, ror #27
   66dec:	strdeq	r7, [r6], -r0
   66df0:	andeq	r7, r6, r0, ror #25
   66df4:	andeq	r7, r6, r0, lsr #13
   66df8:	andeq	r7, r6, ip, lsl #28
   66dfc:	andeq	r7, r6, r4, asr #31
   66e00:	andeq	r7, r6, r0, ror #31
   66e04:	andeq	r8, r6, r0, lsr #32
   66e08:	andeq	r8, r6, r0, rrx
   66e0c:	andeq	r8, r6, ip, lsr r1
   66e10:	andeq	r8, r6, ip, asr #2
   66e14:	andeq	r8, r6, ip, lsr r1
   66e18:	andeq	r8, r6, r8, asr r1
   66e1c:	andeq	r8, r6, r8, lsr #3
   66e20:	ldrdeq	r8, [r6], -ip
   66e24:	andeq	r8, r6, r8, lsr r2
   66e28:	andeq	r8, r6, r8, asr #4
   66e2c:	andeq	r7, r6, r0, lsr #13
   66e30:	andeq	r8, r6, r8, asr r2
   66e34:	andeq	r8, r6, r4, ror #4
   66e38:	andeq	r8, r6, ip, ror #5
   66e3c:	andeq	r8, r6, r4, lsl r3
   66e40:	andeq	r8, r6, r8, lsl #7
   66e44:	andeq	r7, r6, r0, lsr #18
   66e48:	andeq	r8, r6, r0, lsr #7
   66e4c:			; <UNDEFINED> instruction: 0x000683b8
   66e50:	andeq	r8, r6, r0, lsl #8
   66e54:	andeq	r8, r6, r4, lsr r4
   66e58:	andeq	r8, r6, r0, asr #8
   66e5c:	muleq	r6, r0, r4
   66e60:	andeq	r8, r6, ip, lsl #10
   66e64:	andeq	r8, r6, ip, asr #10
   66e68:	andeq	r8, r6, r8, lsr #13
   66e6c:	andeq	r8, r6, r8, lsl #7
   66e70:			; <UNDEFINED> instruction: 0x000686b8
   66e74:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   66e78:	andeq	r8, r6, r8, ror #13
   66e7c:	andeq	r8, r6, r4, lsl #14
   66e80:	andeq	r8, r6, r0, lsr #14
   66e84:	andeq	r8, r6, ip, lsr r7
   66e88:	andeq	r8, r6, ip, asr #14
   66e8c:	andeq	r8, r6, r8, lsr #13
   66e90:	andeq	r8, r6, r8, asr r7
   66e94:	andeq	r8, r6, r0, ror r7
   66e98:	andeq	r8, r6, r0, lsl #15
   66e9c:	andeq	r8, r6, ip, lsl #15
   66ea0:	andeq	r8, r6, r8, asr r2
   66ea4:	muleq	r6, r8, r7
   66ea8:	andeq	r8, r6, r8, lsr #15
   66eac:	andeq	r8, r6, ip, asr #15
   66eb0:	strdeq	r8, [r6], -r0
   66eb4:	andeq	r8, r6, r0, lsl #16
   66eb8:	andeq	r8, r6, r0, lsl r8
   66ebc:	andeq	r8, r6, r8, asr r2
   66ec0:	muleq	r6, r8, r7
   66ec4:	andeq	r8, r6, ip, asr #14
   66ec8:	andeq	r8, r6, ip, lsr r7
   66ecc:	andeq	r8, r6, ip, lsl r8
   66ed0:	andeq	r8, r6, ip, lsr #16
   66ed4:	andeq	r8, r6, r4, asr #16
   66ed8:	andeq	r8, r6, ip, asr r8
   66edc:	andeq	r8, r6, r4, ror r8
   66ee0:	andeq	r8, r6, ip, asr #14
   66ee4:	andeq	r8, r6, ip, lsr r7
   66ee8:			; <UNDEFINED> instruction: 0x000688b4
   66eec:	andeq	r8, r6, r0, lsr r9
   66ef0:	andeq	r8, r6, r0, ror #18
   66ef4:	muleq	r6, r4, r9
   66ef8:	ldrdeq	r8, [r6], -r0
   66efc:	ldrdeq	r7, [r6], -r0
   66f00:	andeq	r7, r6, r0, ror #27
   66f04:	andeq	r8, r6, ip, lsl #15
   66f08:	andeq	r8, r6, r8, lsl #20
   66f0c:	andeq	r8, r6, r4, lsl sl
   66f10:	andeq	r8, r6, r0, lsr sl
   66f14:	andeq	r8, r6, r0, asr sl
   66f18:	andeq	r8, r6, r8, ror sl
   66f1c:	andeq	r8, r6, r0, lsr #21
   66f20:	andeq	r8, r6, r0, lsr #21
   66f24:	andeq	r8, r6, r4, asr #21
   66f28:	andeq	r8, r6, r4, asr #22
   66f2c:	andeq	r8, r6, r8, ror sl
   66f30:	andeq	r8, r6, r8, ror sl
   66f34:	strdeq	r8, [r6], -ip
   66f38:	ldrdeq	r8, [r6], -ip
   66f3c:	andeq	r8, r6, r0, asr #30
   66f40:	andeq	r8, r6, r0, lsl #31
   66f44:	andeq	r9, r6, r0, lsl r0
   66f48:	andeq	r9, r6, r0, asr #32
   66f4c:	andeq	r9, r6, r8, ror r0
   66f50:	andeq	r9, r6, r8, ror r0
   66f54:	andeq	r9, r6, r8, ror r0
   66f58:	andeq	r9, r6, r8, ror r0
   66f5c:	andeq	r9, r6, r8, ror r0
   66f60:	andeq	r9, r6, r8, ror r0
   66f64:	andeq	r9, r6, r8, ror r0
   66f68:	andeq	r9, r6, r8, ror r0
   66f6c:	andeq	r9, r6, ip, lsr #1
   66f70:	andeq	r9, r6, r0, asr #1
   66f74:	andeq	r9, r6, r0, ror #1
   66f78:	andeq	r9, r6, ip, asr #2
   66f7c:	andeq	r9, r6, r8, asr #3
   66f80:	strdeq	r9, [r6], -r8
   66f84:	andeq	r9, r6, ip, lsr #4
   66f88:	muleq	r6, r8, r2
   66f8c:	andeq	r9, r6, r4, lsl #6
   66f90:	andeq	r9, r6, r4, lsl #6
   66f94:	andeq	r9, r6, ip, lsr r3
   66f98:	andeq	r9, r6, r4, ror r3
   66f9c:	andeq	r9, r6, ip, lsr #7
   66fa0:	andeq	r7, r6, r0, ror #25
   66fa4:			; <UNDEFINED> instruction: 0x000693bc
   66fa8:	andeq	r9, r6, ip, lsr #7
   66fac:	andeq	r7, r6, r0, ror #25
   66fb0:	andeq	r9, r6, r8, lsr r4
   66fb4:	andeq	r9, r6, r8, asr #10
   66fb8:	andeq	r9, r6, r0, asr #11
   66fbc:	andeq	r9, r6, r0, asr #12
   66fc0:	andeq	r9, r6, r8, lsl r7
   66fc4:	muleq	r6, r0, r7
   66fc8:	andeq	r9, r6, ip, lsl r8
   66fcc:	andeq	r9, r6, ip, asr #16
   66fd0:	andeq	r8, r6, ip, lsr r7
   66fd4:	andeq	r8, r6, ip, asr #14
   66fd8:	andeq	r7, r6, r4, lsl #2
   66fdc:	andeq	r8, r6, ip, asr #14
   66fe0:	andeq	r8, r6, r8, asr r2
   66fe4:	andeq	r9, r6, ip, ror r8
   66fe8:	muleq	r6, r8, r8
   66fec:			; <UNDEFINED> instruction: 0x000698b4
   66ff0:	andeq	r9, r6, r4, lsl r9
   66ff4:	andeq	r9, r6, r4, lsr #18
   66ff8:	andeq	r8, r6, r8, asr r2
   66ffc:	andeq	r9, r6, r0, lsr r9
   67000:	andeq	r9, r6, ip, lsr r9
   67004:	andeq	r9, r6, r4, ror #18
   67008:	andeq	r7, r6, r0, lsr #13
   6700c:	andeq	r7, r6, r0, ror #25
   67010:	andeq	r9, r6, ip, lsl #19
   67014:	andeq	r9, r6, r4, asr fp
   67018:	andeq	r9, r6, r4, asr fp
   6701c:	andeq	r9, r6, r4, lsl #23
   67020:	andeq	r9, r6, r4, lsr #23
   67024:	andeq	r9, r6, r8, asr #23
   67028:	andeq	r9, r6, r8, ror #23
   6702c:	andeq	r9, r6, ip, lsl #24
   67030:	andeq	r8, r6, r8, lsl #7
   67034:	andeq	r8, r6, r8, lsl #7
   67038:			; <UNDEFINED> instruction: 0x00069cbc
   6703c:	andeq	r9, r6, ip, asr #30
   67040:	andeq	sl, r6, r0, asr #7
   67044:	ldrdeq	sl, [r6], -r0
   67048:	andeq	sl, r6, r0, ror #7
   6704c:	andeq	sl, r6, ip, ror #7
   67050:	strdeq	sl, [r6], -r8
   67054:	strdeq	sl, [r6], -r8
   67058:	andeq	sl, r6, r0, lsl r4
   6705c:	andeq	sl, r6, r8, lsr #8
   67060:	andeq	sl, r6, r4, lsr r4
   67064:	andeq	sl, r6, r4, asr #8
   67068:	andeq	sl, r6, ip, asr r4
   6706c:	andeq	sl, r6, r8, ror #8
   67070:	andeq	sl, r6, ip, lsl #9
   67074:	muleq	r6, ip, r4
   67078:	andeq	sl, r6, ip, lsr #9
   6707c:	andeq	sl, r6, r4, lsr #10
   67080:	muleq	r6, r0, r5
   67084:	andeq	sl, r6, r4, ror #11
   67088:	andeq	sl, r6, ip, lsr #12
   6708c:	andeq	sl, r6, r4, ror r6
   67090:	andeq	sl, r6, r0, asr #13
   67094:	andeq	r9, r6, r4, lsl r9
   67098:	ldrdeq	sl, [r6], -r0
   6709c:	andeq	sl, r6, r0, ror #13
   670a0:	andeq	sl, r6, ip, asr #15
   670a4:	strdeq	sl, [r6], -ip
   670a8:	andeq	sl, r6, r8, lsr #8
   670ac:	andeq	sl, r6, r4, lsr r4
   670b0:	andeq	sl, r6, r4, lsr #16
   670b4:	andeq	sl, r6, r0, asr #16
   670b8:	andeq	sl, r6, ip, lsl #19
   670bc:	andeq	sl, r6, r0, lsr #19
   670c0:			; <UNDEFINED> instruction: 0x0006a9b8
   670c4:	andeq	sl, r6, r4, ror sp
   670c8:	andeq	fp, r6, ip
   670cc:	ldrdeq	fp, [r6], -r0
   670d0:	andeq	fp, r6, r0, ror #3
   670d4:	strdeq	fp, [r6], -r4
   670d8:	andeq	fp, r6, r8, ror #5
   670dc:	andeq	fp, r6, r0, lsl #6
   670e0:	andeq	fp, r6, r0, lsl #6
   670e4:	andeq	fp, r6, r0, lsl #6
   670e8:	andeq	fp, r6, r0, lsr r3
   670ec:	andeq	fp, r6, ip, lsr r3
   670f0:	andeq	fp, r6, ip, asr #6
   670f4:	andeq	fp, r6, ip, asr r3
   670f8:	andeq	fp, r6, r0, lsl #7
   670fc:	mov	r3, #1
   67100:	strb	r3, [r5, #453]	; 0x1c5
   67104:	ldr	r3, [pc, #2576]	; 67b1c <fputs@plt+0x569d4>
   67108:	ldr	r2, [sp, #44]	; 0x2c
   6710c:	add	r3, r3, r2, lsl #1
   67110:	mvn	r2, #15
   67114:	ldrb	ip, [r3, #3793]	; 0xed1
   67118:	ldrb	r1, [r3, #3792]	; 0xed0
   6711c:	mul	r0, r2, ip
   67120:	ldr	r2, [pc, #2560]	; 67b28 <fputs@plt+0x569e0>
   67124:	ldrh	r3, [r4, r0]
   67128:	lsl	r3, r3, #1
   6712c:	ldrsh	r3, [r2, r3]
   67130:	ldr	r2, [pc, #2540]	; 67b24 <fputs@plt+0x569dc>
   67134:	add	r3, r1, r3
   67138:	lsl	r3, r3, #1
   6713c:	ldrh	r3, [r2, r3]
   67140:	movw	r2, #974	; 0x3ce
   67144:	cmp	r3, r2
   67148:	ldr	r2, [fp]
   6714c:	bgt	6b3a4 <fputs@plt+0x5a25c>
   67150:	sub	ip, ip, #1
   67154:	cmp	r3, #440	; 0x1b8
   67158:	sub	r2, r2, ip
   6715c:	addge	r3, r3, #324	; 0x144
   67160:	addge	r3, r3, #2
   67164:	str	r2, [fp]
   67168:	add	r2, r0, #16
   6716c:	add	r0, r4, r2
   67170:	strh	r3, [r4, r2]
   67174:	strb	r1, [r0, #2]
   67178:	b	66c94 <fputs@plt+0x55b4c>
   6717c:	mov	r3, #2
   67180:	strb	r3, [r5, #453]	; 0x1c5
   67184:	b	67104 <fputs@plt+0x55fbc>
   67188:	ldrb	r3, [r5, #18]
   6718c:	cmp	r3, #0
   67190:	bne	67104 <fputs@plt+0x55fbc>
   67194:	ldr	r8, [r5]
   67198:	ldrb	r3, [r8, #69]	; 0x45
   6719c:	cmp	r3, #0
   671a0:	bne	671b0 <fputs@plt+0x56068>
   671a4:	ldr	r3, [r5, #68]	; 0x44
   671a8:	cmp	r3, #0
   671ac:	beq	671c4 <fputs@plt+0x5607c>
   671b0:	ldr	r3, [r5, #12]
   671b4:	cmp	r3, #0
   671b8:	moveq	r3, #1
   671bc:	streq	r3, [r5, #12]
   671c0:	b	67104 <fputs@plt+0x55fbc>
   671c4:	mov	r0, r5
   671c8:	bl	271cc <fputs@plt+0x16084>
   671cc:	subs	r6, r0, #0
   671d0:	beq	6732c <fputs@plt+0x561e4>
   671d4:	mov	r1, #61	; 0x3d
   671d8:	mov	r0, r6
   671dc:	bl	234b8 <fputs@plt+0x12370>
   671e0:	subs	r3, r0, #0
   671e4:	str	r3, [sp, #36]	; 0x24
   671e8:	bne	671d4 <fputs@plt+0x5608c>
   671ec:	mov	r1, #21
   671f0:	mov	r0, r6
   671f4:	bl	271b0 <fputs@plt+0x16068>
   671f8:	ldrb	r3, [r8, #69]	; 0x45
   671fc:	cmp	r3, #0
   67200:	bne	67320 <fputs@plt+0x561d8>
   67204:	ldr	r3, [r5, #340]	; 0x154
   67208:	cmp	r3, #0
   6720c:	bne	6721c <fputs@plt+0x560d4>
   67210:	ldr	r3, [r5, #324]	; 0x144
   67214:	cmp	r3, #0
   67218:	beq	67320 <fputs@plt+0x561d8>
   6721c:	mov	r1, #0
   67220:	mov	r0, r6
   67224:	mov	r7, #0
   67228:	mov	r9, #1
   6722c:	add	sl, r5, #344	; 0x158
   67230:	bl	1c254 <fputs@plt+0xb10c>
   67234:	ldr	r3, [r8, #20]
   67238:	cmp	r7, r3
   6723c:	blt	67338 <fputs@plt+0x561f0>
   67240:	mov	r7, #0
   67244:	mvn	r9, #9
   67248:	mov	sl, r7
   6724c:	ldr	r3, [r5, #456]	; 0x1c8
   67250:	cmp	r7, r3
   67254:	blt	673b4 <fputs@plt+0x5626c>
   67258:	mov	r7, #0
   6725c:	mov	r0, r5
   67260:	mvn	sl, #1
   67264:	str	r7, [r5, #456]	; 0x1c8
   67268:	bl	271cc <fputs@plt+0x16084>
   6726c:	mov	r9, r0
   67270:	ldr	r3, [r5, #404]	; 0x194
   67274:	cmp	r7, r3
   67278:	blt	673ec <fputs@plt+0x562a4>
   6727c:	ldr	r3, [r5]
   67280:	ldr	sl, [r5, #8]
   67284:	ldr	r9, [r5, #412]	; 0x19c
   67288:	str	r3, [sp, #40]	; 0x28
   6728c:	cmp	r9, #0
   67290:	beq	672fc <fputs@plt+0x561b4>
   67294:	ldr	r3, [sp, #40]	; 0x28
   67298:	mov	r1, #54	; 0x36
   6729c:	mov	r0, r5
   672a0:	ldr	r2, [r9, #8]
   672a4:	ldr	r7, [r9, #12]
   672a8:	ldr	r3, [r3, #16]
   672ac:	add	r3, r3, r2, lsl #4
   672b0:	ldr	r3, [r3, #12]
   672b4:	str	r1, [sp]
   672b8:	mov	r1, #0
   672bc:	ldr	r3, [r3, #72]	; 0x48
   672c0:	bl	31e84 <fputs@plt+0x20d3c>
   672c4:	ldr	r2, [r9, #4]
   672c8:	sub	r3, r7, #1
   672cc:	mov	r0, sl
   672d0:	mov	r1, r3
   672d4:	str	r3, [sp, #48]	; 0x30
   672d8:	ldr	r2, [r2]
   672dc:	bl	27290 <fputs@plt+0x16148>
   672e0:	ldr	r2, [pc, #2116]	; 67b2c <fputs@plt+0x569e4>
   672e4:	mov	r1, #10
   672e8:	mov	r0, sl
   672ec:	bl	28284 <fputs@plt+0x1713c>
   672f0:	cmp	r0, #0
   672f4:	ldr	r3, [sp, #48]	; 0x30
   672f8:	bne	67424 <fputs@plt+0x562dc>
   672fc:	ldr	r7, [r5, #324]	; 0x144
   67300:	cmp	r7, #0
   67304:	movne	r3, #0
   67308:	movne	r9, #20
   6730c:	strbne	r3, [r5, #23]
   67310:	bne	67484 <fputs@plt+0x5633c>
   67314:	mov	r1, #1
   67318:	mov	r0, r6
   6731c:	bl	2785c <fputs@plt+0x16714>
   67320:	ldr	r3, [r5, #68]	; 0x44
   67324:	cmp	r3, #0
   67328:	beq	67498 <fputs@plt+0x56350>
   6732c:	mov	r3, #1
   67330:	str	r3, [r5, #12]
   67334:	b	67104 <fputs@plt+0x55fbc>
   67338:	ldr	r2, [r5, #340]	; 0x154
   6733c:	lsl	r3, r9, r7
   67340:	str	r3, [sp, #40]	; 0x28
   67344:	tst	r3, r2
   67348:	beq	673ac <fputs@plt+0x56264>
   6734c:	mov	r1, r7
   67350:	mov	r0, r6
   67354:	bl	1519c <fputs@plt+0x4054>
   67358:	ldr	r3, [sp, #40]	; 0x28
   6735c:	mov	r1, #2
   67360:	ldr	r2, [r5, #336]	; 0x150
   67364:	tst	r3, r2
   67368:	ldr	r3, [r8, #16]
   6736c:	mov	r2, r7
   67370:	add	r3, r3, r7, lsl #4
   67374:	ldr	r3, [r3, #12]
   67378:	ldr	r3, [r3, #4]
   6737c:	str	r3, [sp, #4]
   67380:	ldr	r3, [sl, r7, lsl #2]
   67384:	str	r3, [sp]
   67388:	movne	r3, #1
   6738c:	moveq	r3, #0
   67390:	bl	27224 <fputs@plt+0x160dc>
   67394:	ldrb	r3, [r8, #149]	; 0x95
   67398:	cmp	r3, #0
   6739c:	bne	673ac <fputs@plt+0x56264>
   673a0:	mov	r1, #1
   673a4:	mov	r0, r6
   673a8:	bl	19404 <fputs@plt+0x82bc>
   673ac:	add	r7, r7, #1
   673b0:	b	67234 <fputs@plt+0x560ec>
   673b4:	ldr	r3, [r5, #524]	; 0x20c
   673b8:	mov	r0, r8
   673bc:	ldr	r3, [r3, r7, lsl #2]
   673c0:	add	r7, r7, #1
   673c4:	ldr	r1, [r3, #56]	; 0x38
   673c8:	bl	1a2a4 <fputs@plt+0x915c>
   673cc:	mov	r3, #0
   673d0:	mov	r1, #149	; 0x95
   673d4:	str	sl, [sp]
   673d8:	mov	r2, r3
   673dc:	stmib	sp, {r0, r9}
   673e0:	mov	r0, r6
   673e4:	bl	2725c <fputs@plt+0x16114>
   673e8:	b	6724c <fputs@plt+0x56104>
   673ec:	ldr	r2, [r5, #408]	; 0x198
   673f0:	mov	r0, r9
   673f4:	str	sl, [sp, #8]
   673f8:	add	r3, r2, r7, lsl #4
   673fc:	ldr	r1, [r3, #12]
   67400:	str	r1, [sp, #4]
   67404:	ldrb	r1, [r3, #8]
   67408:	str	r1, [sp]
   6740c:	mov	r1, #148	; 0x94
   67410:	ldr	r2, [r2, r7, lsl #4]
   67414:	add	r7, r7, #1
   67418:	ldr	r3, [r3, #4]
   6741c:	bl	2725c <fputs@plt+0x16114>
   67420:	b	67270 <fputs@plt+0x56128>
   67424:	add	r2, r7, #1
   67428:	str	r7, [r0, #8]
   6742c:	str	r3, [r0, #64]	; 0x40
   67430:	mov	r3, #16
   67434:	str	r2, [r0, #12]
   67438:	str	r7, [r0, #52]	; 0x34
   6743c:	strb	r3, [r0, #63]	; 0x3f
   67440:	str	r7, [r0, #72]	; 0x48
   67444:	str	r2, [r0, #88]	; 0x58
   67448:	str	r7, [r0, #112]	; 0x70
   6744c:	str	r7, [r0, #168]	; 0xa8
   67450:	ldr	r9, [r9]
   67454:	b	6728c <fputs@plt+0x56144>
   67458:	ldr	r3, [sp, #36]	; 0x24
   6745c:	mov	r0, r5
   67460:	ldr	r1, [r7, #4]
   67464:	mul	r3, r9, r3
   67468:	add	r2, r1, r3
   6746c:	ldr	r1, [r1, r3]
   67470:	ldr	r2, [r2, #16]
   67474:	bl	4d0a0 <fputs@plt+0x3bf58>
   67478:	ldr	r3, [sp, #36]	; 0x24
   6747c:	add	r3, r3, #1
   67480:	str	r3, [sp, #36]	; 0x24
   67484:	ldr	r3, [r7]
   67488:	ldr	r2, [sp, #36]	; 0x24
   6748c:	cmp	r2, r3
   67490:	blt	67458 <fputs@plt+0x56310>
   67494:	b	67314 <fputs@plt+0x561cc>
   67498:	ldrb	r3, [r8, #69]	; 0x45
   6749c:	cmp	r3, #0
   674a0:	bne	6732c <fputs@plt+0x561e4>
   674a4:	ldr	r3, [r5, #412]	; 0x19c
   674a8:	cmp	r3, #0
   674ac:	beq	674c0 <fputs@plt+0x56378>
   674b0:	ldr	r3, [r5, #72]	; 0x48
   674b4:	cmp	r3, #0
   674b8:	moveq	r3, #1
   674bc:	streq	r3, [r5, #72]	; 0x48
   674c0:	mov	r1, r5
   674c4:	mov	r0, r6
   674c8:	bl	1e298 <fputs@plt+0xd150>
   674cc:	mov	r3, #101	; 0x65
   674d0:	str	r3, [r5, #12]
   674d4:	b	67104 <fputs@plt+0x55fbc>
   674d8:	mov	r3, #0
   674dc:	ldr	r2, [pc, #1612]	; 67b30 <fputs@plt+0x569e8>
   674e0:	mov	r1, #22
   674e4:	mov	r0, r5
   674e8:	ldr	r7, [r4, #-12]
   674ec:	ldr	r8, [r5]
   674f0:	str	r3, [sp]
   674f4:	bl	2fe88 <fputs@plt+0x1ed40>
   674f8:	subs	r6, r0, #0
   674fc:	bne	67104 <fputs@plt+0x55fbc>
   67500:	mov	r0, r5
   67504:	bl	271cc <fputs@plt+0x16084>
   67508:	subs	r5, r0, #0
   6750c:	beq	67104 <fputs@plt+0x55fbc>
   67510:	cmp	r7, #7
   67514:	bne	67528 <fputs@plt+0x563e0>
   67518:	mov	r1, #1
   6751c:	mov	r0, r5
   67520:	bl	271b0 <fputs@plt+0x16068>
   67524:	b	67104 <fputs@plt+0x55fbc>
   67528:	cmp	r7, #9
   6752c:	moveq	r7, #2
   67530:	movne	r7, #1
   67534:	ldr	r3, [r8, #20]
   67538:	cmp	r6, r3
   6753c:	bge	67518 <fputs@plt+0x563d0>
   67540:	mov	r2, r6
   67544:	mov	r3, r7
   67548:	mov	r1, #2
   6754c:	mov	r0, r5
   67550:	bl	276a4 <fputs@plt+0x1655c>
   67554:	mov	r1, r6
   67558:	mov	r0, r5
   6755c:	bl	1519c <fputs@plt+0x4054>
   67560:	add	r6, r6, #1
   67564:	b	67534 <fputs@plt+0x563ec>
   67568:	mov	r3, #7
   6756c:	str	r3, [r4, #20]
   67570:	b	67104 <fputs@plt+0x55fbc>
   67574:	add	r2, fp, r6
   67578:	ldrb	r3, [r2, #10]
   6757c:	str	r3, [r2, #12]
   67580:	b	67104 <fputs@plt+0x55fbc>
   67584:	mov	r3, #0
   67588:	ldr	r2, [pc, #1444]	; 67b34 <fputs@plt+0x569ec>
   6758c:	mov	r1, #22
   67590:	mov	r0, r5
   67594:	str	r3, [sp]
   67598:	bl	2fe88 <fputs@plt+0x1ed40>
   6759c:	cmp	r0, #0
   675a0:	bne	67104 <fputs@plt+0x55fbc>
   675a4:	mov	r0, r5
   675a8:	bl	271cc <fputs@plt+0x16084>
   675ac:	cmp	r0, #0
   675b0:	beq	67104 <fputs@plt+0x55fbc>
   675b4:	mov	r2, #1
   675b8:	mov	r1, r2
   675bc:	bl	27640 <fputs@plt+0x164f8>
   675c0:	b	67104 <fputs@plt+0x55fbc>
   675c4:	mov	r3, #0
   675c8:	ldr	r2, [pc, #1384]	; 67b38 <fputs@plt+0x569f0>
   675cc:	mov	r1, #22
   675d0:	mov	r0, r5
   675d4:	str	r3, [sp]
   675d8:	bl	2fe88 <fputs@plt+0x1ed40>
   675dc:	cmp	r0, #0
   675e0:	bne	67104 <fputs@plt+0x55fbc>
   675e4:	mov	r0, r5
   675e8:	bl	271cc <fputs@plt+0x16084>
   675ec:	cmp	r0, #0
   675f0:	beq	67104 <fputs@plt+0x55fbc>
   675f4:	mov	r3, #1
   675f8:	mov	r2, r3
   675fc:	mov	r1, r3
   67600:	bl	276a4 <fputs@plt+0x1655c>
   67604:	b	67104 <fputs@plt+0x55fbc>
   67608:	add	r2, r6, #12
   6760c:	mov	r1, #0
   67610:	add	r2, fp, r2
   67614:	mov	r0, r5
   67618:	bl	2ff28 <fputs@plt+0x1ede0>
   6761c:	b	67104 <fputs@plt+0x55fbc>
   67620:	add	r2, r6, #12
   67624:	mov	r1, #1
   67628:	add	r2, fp, r2
   6762c:	mov	r0, r5
   67630:	bl	2ff28 <fputs@plt+0x1ede0>
   67634:	b	67104 <fputs@plt+0x55fbc>
   67638:	add	r2, r6, #12
   6763c:	mov	r1, #2
   67640:	add	r2, fp, r2
   67644:	mov	r0, r5
   67648:	bl	2ff28 <fputs@plt+0x1ede0>
   6764c:	b	67104 <fputs@plt+0x55fbc>
   67650:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67654:	add	r2, r6, #12
   67658:	sub	r1, r4, #12
   6765c:	add	r2, fp, r2
   67660:	mov	r0, r5
   67664:	str	r3, [sp, #8]
   67668:	mov	r3, #0
   6766c:	str	r3, [sp]
   67670:	str	r3, [sp, #4]
   67674:	ldr	r3, [r4, #-60]	; 0xffffffc4
   67678:	bl	5d368 <fputs@plt+0x4c220>
   6767c:	b	67104 <fputs@plt+0x55fbc>
   67680:	ldrb	r3, [r5, #24]
   67684:	ldr	r2, [r5]
   67688:	add	r3, r3, #1
   6768c:	strb	r3, [r5, #24]
   67690:	ldr	r3, [r2, #256]	; 0x100
   67694:	add	r3, r3, #1
   67698:	str	r3, [r2, #256]	; 0x100
   6769c:	b	67104 <fputs@plt+0x55fbc>
   676a0:	mov	r3, #0
   676a4:	str	r3, [r4, #20]
   676a8:	b	67104 <fputs@plt+0x55fbc>
   676ac:	mov	r3, #1
   676b0:	str	r3, [r4, #-28]	; 0xffffffe4
   676b4:	b	67104 <fputs@plt+0x55fbc>
   676b8:	add	r2, fp, r6
   676bc:	mov	r3, #1
   676c0:	str	r3, [r2, #12]
   676c4:	b	67104 <fputs@plt+0x55fbc>
   676c8:	mov	r3, #0
   676cc:	add	r2, fp, r6
   676d0:	sub	r1, r4, #28
   676d4:	mov	r0, r5
   676d8:	str	r3, [sp]
   676dc:	ldrb	r3, [r2, #12]
   676e0:	sub	r2, r4, #12
   676e4:	bl	6d65c <fputs@plt+0x5c514>
   676e8:	b	67104 <fputs@plt+0x55fbc>
   676ec:	add	r6, fp, r6
   676f0:	mov	r0, r5
   676f4:	ldr	r3, [r6, #12]
   676f8:	str	r3, [sp]
   676fc:	mov	r3, #0
   67700:	mov	r1, r3
   67704:	mov	r2, r3
   67708:	bl	6d65c <fputs@plt+0x5c514>
   6770c:	ldr	r0, [r5]
   67710:	ldr	r1, [r6, #12]
   67714:	bl	20098 <fputs@plt+0xef50>
   67718:	b	67104 <fputs@plt+0x55fbc>
   6771c:	add	r3, fp, r6
   67720:	ldr	r2, [r3, #16]
   67724:	cmp	r2, #5
   67728:	bne	67748 <fputs@plt+0x56600>
   6772c:	ldr	r1, [pc, #1032]	; 67b3c <fputs@plt+0x569f4>
   67730:	ldr	r0, [r3, #12]
   67734:	bl	23cf4 <fputs@plt+0x12bac>
   67738:	cmp	r0, #0
   6773c:	moveq	r3, #96	; 0x60
   67740:	streq	r3, [r4, #-12]
   67744:	beq	67104 <fputs@plt+0x55fbc>
   67748:	mov	r3, #0
   6774c:	add	r2, fp, r6
   67750:	ldr	r1, [pc, #1000]	; 67b40 <fputs@plt+0x569f8>
   67754:	mov	r0, r5
   67758:	str	r3, [r4, #-12]
   6775c:	ldr	r3, [r2, #12]
   67760:	ldr	r2, [r2, #16]
   67764:	bl	2fdcc <fputs@plt+0x1ec84>
   67768:	b	67104 <fputs@plt+0x55fbc>
   6776c:	ldr	r7, [r5, #488]	; 0x1e8
   67770:	cmp	r7, #0
   67774:	beq	67104 <fputs@plt+0x55fbc>
   67778:	ldr	sl, [r5]
   6777c:	ldrsh	r2, [r7, #34]	; 0x22
   67780:	ldr	r3, [sl, #100]	; 0x64
   67784:	cmp	r2, r3
   67788:	blt	677a0 <fputs@plt+0x56658>
   6778c:	ldr	r1, [pc, #944]	; 67b44 <fputs@plt+0x569fc>
   67790:	mov	r0, r5
   67794:	ldr	r2, [r7]
   67798:	bl	2fdcc <fputs@plt+0x1ec84>
   6779c:	b	67104 <fputs@plt+0x55fbc>
   677a0:	add	r3, fp, r6
   677a4:	ldr	r2, [r4, #-8]
   677a8:	mov	r9, #0
   677ac:	mov	r0, sl
   677b0:	ldr	r3, [r3, #16]
   677b4:	add	r3, r3, #2
   677b8:	add	r2, r3, r2
   677bc:	mov	r3, r9
   677c0:	bl	1de54 <fputs@plt+0xcd0c>
   677c4:	subs	r8, r0, #0
   677c8:	beq	67104 <fputs@plt+0x55fbc>
   677cc:	ldr	r1, [r4, #-12]
   677d0:	ldr	r2, [r4, #-8]
   677d4:	bl	10fbc <memcpy@plt>
   677d8:	ldr	r3, [r4, #-8]
   677dc:	mov	r0, r8
   677e0:	strb	r9, [r8, r3]
   677e4:	bl	12e9c <fputs@plt+0x1d54>
   677e8:	ldrsh	r2, [r7, #34]	; 0x22
   677ec:	ldr	r3, [r7, #4]
   677f0:	str	r3, [sp, #36]	; 0x24
   677f4:	cmp	r9, r2
   677f8:	blt	67834 <fputs@plt+0x566ec>
   677fc:	ands	r3, r2, #7
   67800:	bne	6787c <fputs@plt+0x56734>
   67804:	add	r2, r2, #8
   67808:	mov	r0, sl
   6780c:	ldr	r1, [sp, #36]	; 0x24
   67810:	lsl	r2, r2, #4
   67814:	bl	256fc <fputs@plt+0x145b4>
   67818:	cmp	r0, #0
   6781c:	strne	r0, [r7, #4]
   67820:	bne	6787c <fputs@plt+0x56734>
   67824:	mov	r1, r8
   67828:	mov	r0, sl
   6782c:	bl	1c334 <fputs@plt+0xb1ec>
   67830:	b	67104 <fputs@plt+0x55fbc>
   67834:	ldr	r3, [sp, #36]	; 0x24
   67838:	mov	r0, r8
   6783c:	str	r2, [sp, #40]	; 0x28
   67840:	ldr	r1, [r3, r9, lsl #4]
   67844:	bl	23be0 <fputs@plt+0x12a98>
   67848:	cmp	r0, #0
   6784c:	ldr	r2, [sp, #40]	; 0x28
   67850:	bne	67874 <fputs@plt+0x5672c>
   67854:	mov	r0, r5
   67858:	mov	r2, r8
   6785c:	ldr	r1, [pc, #740]	; 67b48 <fputs@plt+0x56a00>
   67860:	bl	2fdcc <fputs@plt+0x1ec84>
   67864:	mov	r1, r8
   67868:	mov	r0, sl
   6786c:	bl	1c334 <fputs@plt+0xb1ec>
   67870:	b	67104 <fputs@plt+0x55fbc>
   67874:	add	r9, r9, #1
   67878:	b	677f4 <fputs@plt+0x566ac>
   6787c:	ldrsh	r2, [r7, #34]	; 0x22
   67880:	mov	sl, #0
   67884:	add	r6, fp, r6
   67888:	ldr	r3, [r7, #4]
   6788c:	add	r9, r3, r2, lsl #4
   67890:	str	sl, [r9, #4]
   67894:	str	sl, [r9, #8]
   67898:	str	sl, [r9, #12]
   6789c:	str	r8, [r3, r2, lsl #4]
   678a0:	ldr	r2, [r6, #16]
   678a4:	cmp	r2, sl
   678a8:	bne	678d4 <fputs@plt+0x5678c>
   678ac:	mov	r3, #65	; 0x41
   678b0:	strb	r3, [r9, #13]
   678b4:	mov	r3, #1
   678b8:	strb	r3, [r9, #14]
   678bc:	ldrh	r3, [r7, #34]	; 0x22
   678c0:	add	r3, r3, #1
   678c4:	strh	r3, [r7, #34]	; 0x22
   678c8:	mov	r3, #0
   678cc:	str	r3, [r5, #332]	; 0x14c
   678d0:	b	67104 <fputs@plt+0x55fbc>
   678d4:	mov	r0, r8
   678d8:	str	r2, [sp, #36]	; 0x24
   678dc:	bl	16878 <fputs@plt+0x5730>
   678e0:	add	r0, r0, #1
   678e4:	ldr	r1, [r6, #12]
   678e8:	add	r8, r8, r0
   678ec:	mov	r0, r8
   678f0:	ldr	r2, [sp, #36]	; 0x24
   678f4:	bl	10fbc <memcpy@plt>
   678f8:	ldr	r3, [r6, #16]
   678fc:	add	r1, r9, #14
   67900:	mov	r0, r8
   67904:	strb	sl, [r8, r3]
   67908:	bl	157b8 <fputs@plt+0x4670>
   6790c:	ldrb	r3, [r9, #15]
   67910:	strb	r0, [r9, #13]
   67914:	orr	r3, r3, #4
   67918:	strb	r3, [r9, #15]
   6791c:	b	678bc <fputs@plt+0x56774>
   67920:	mov	r3, #0
   67924:	str	r3, [r4, #20]
   67928:	str	r3, [r4, #24]
   6792c:	b	67104 <fputs@plt+0x55fbc>
   67930:	add	r2, fp, r6
   67934:	ldrd	r2, [r2, #12]
   67938:	add	r3, r3, r2
   6793c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   67940:	sub	r3, r3, r2
   67944:	str	r3, [r4, #-40]	; 0xffffffd8
   67948:	b	67104 <fputs@plt+0x55fbc>
   6794c:	add	r2, fp, r6
   67950:	ldrd	r2, [r2, #12]
   67954:	add	r3, r3, r2
   67958:	ldr	r2, [r4, #-76]	; 0xffffffb4
   6795c:	sub	r3, r3, r2
   67960:	str	r3, [r4, #-72]	; 0xffffffb8
   67964:	b	67104 <fputs@plt+0x55fbc>
   67968:	add	r2, fp, r6
   6796c:	ldr	r3, [r4, #-12]
   67970:	ldr	ip, [r2, #12]
   67974:	sub	ip, ip, r3
   67978:	ldr	r3, [r2, #16]
   6797c:	add	r3, ip, r3
   67980:	str	r3, [r4, #-8]
   67984:	b	67104 <fputs@plt+0x55fbc>
   67988:	add	r2, fp, r6
   6798c:	add	r5, r5, #328	; 0x148
   67990:	add	r6, r2, #12
   67994:	ldm	r6, {r0, r1}
   67998:	stm	r5, {r0, r1}
   6799c:	b	67104 <fputs@plt+0x55fbc>
   679a0:	add	r1, r6, #12
   679a4:	mov	r0, r5
   679a8:	add	r1, fp, r1
   679ac:	bl	305fc <fputs@plt+0x1f4b4>
   679b0:	b	67104 <fputs@plt+0x55fbc>
   679b4:	sub	r1, r4, #12
   679b8:	mov	r0, r5
   679bc:	bl	305fc <fputs@plt+0x1f4b4>
   679c0:	b	67104 <fputs@plt+0x55fbc>
   679c4:	mov	r3, #0
   679c8:	add	r2, fp, r6
   679cc:	add	r7, fp, r7, lsl #4
   679d0:	mov	r1, #155	; 0x9b
   679d4:	mov	r0, r5
   679d8:	str	r3, [sp]
   679dc:	ldr	r2, [r2, #12]
   679e0:	bl	30468 <fputs@plt+0x1f320>
   679e4:	ldr	r3, [r4, #-12]
   679e8:	add	r1, sp, #104	; 0x68
   679ec:	str	r0, [sp, #104]	; 0x68
   679f0:	mov	r0, r5
   679f4:	str	r3, [sp, #108]	; 0x6c
   679f8:	ldr	r3, [r7, #20]
   679fc:	str	r3, [sp, #112]	; 0x70
   67a00:	bl	305fc <fputs@plt+0x1f4b4>
   67a04:	b	67104 <fputs@plt+0x55fbc>
   67a08:	ldr	r3, [r4, #8]
   67a0c:	mov	r1, r5
   67a10:	add	r0, sp, #104	; 0x68
   67a14:	mov	r2, #97	; 0x61
   67a18:	str	r3, [sp]
   67a1c:	ldr	r3, [r4, #4]
   67a20:	bl	3057c <fputs@plt+0x1f434>
   67a24:	add	r1, sp, #104	; 0x68
   67a28:	mov	r0, r5
   67a2c:	bl	305fc <fputs@plt+0x1f4b4>
   67a30:	b	67104 <fputs@plt+0x55fbc>
   67a34:	ldr	r3, [r5, #488]	; 0x1e8
   67a38:	cmp	r3, #0
   67a3c:	beq	67104 <fputs@plt+0x55fbc>
   67a40:	ldrsh	r2, [r3, #34]	; 0x22
   67a44:	cmp	r2, #0
   67a48:	ble	67104 <fputs@plt+0x55fbc>
   67a4c:	ldr	ip, [r3, #4]
   67a50:	add	ip, ip, r2, lsl #4
   67a54:	add	r2, fp, r6
   67a58:	ldr	r3, [r2, #12]
   67a5c:	strb	r3, [ip, #-4]
   67a60:	b	67104 <fputs@plt+0x55fbc>
   67a64:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67a68:	add	r2, fp, r6
   67a6c:	mov	r1, #0
   67a70:	mov	r0, r5
   67a74:	str	r3, [sp]
   67a78:	ldr	r3, [r2, #12]
   67a7c:	ldr	r2, [r4, #-12]
   67a80:	bl	6d438 <fputs@plt+0x5c2f0>
   67a84:	b	67104 <fputs@plt+0x55fbc>
   67a88:	mov	r3, #0
   67a8c:	add	r2, fp, r6
   67a90:	mov	r1, r3
   67a94:	mov	r0, r5
   67a98:	str	r3, [sp, #8]
   67a9c:	str	r3, [sp, #12]
   67aa0:	str	r3, [sp, #16]
   67aa4:	str	r3, [sp, #20]
   67aa8:	ldr	r2, [r2, #12]
   67aac:	str	r3, [sp]
   67ab0:	str	r2, [sp, #4]
   67ab4:	mov	r2, r3
   67ab8:	bl	6c7d8 <fputs@plt+0x5b690>
   67abc:	b	67104 <fputs@plt+0x55fbc>
   67ac0:	mov	r0, r5
   67ac4:	ldr	r1, [r4, #-12]
   67ac8:	bl	28af4 <fputs@plt+0x179ac>
   67acc:	b	67104 <fputs@plt+0x55fbc>
   67ad0:	add	r2, fp, r6
   67ad4:	mov	r1, #0
   67ad8:	ldr	r3, [r2, #12]
   67adc:	mov	r0, r5
   67ae0:	sub	r2, r4, #28
   67ae4:	str	r3, [sp]
   67ae8:	ldr	r3, [r4, #-12]
   67aec:	bl	306e0 <fputs@plt+0x1f598>
   67af0:	b	67104 <fputs@plt+0x55fbc>
   67af4:	ldr	r3, [r5, #488]	; 0x1e8
   67af8:	cmp	r3, #0
   67afc:	beq	67104 <fputs@plt+0x55fbc>
   67b00:	ldr	ip, [r3, #16]
   67b04:	cmp	ip, #0
   67b08:	addne	r2, fp, r6
   67b0c:	ldrne	r3, [r2, #12]
   67b10:	strbne	r3, [ip, #24]
   67b14:	b	67104 <fputs@plt+0x55fbc>
   67b18:	andeq	r4, r7, r0, asr #1
   67b1c:	andeq	r4, r7, r8, lsr #21
   67b20:	andeq	r4, r7, r0, lsr r4
   67b24:	andeq	r4, r7, r2, asr #27
   67b28:	andeq	r5, r7, r4, ror #24
   67b2c:	andeq	r5, r7, r4, lsl #24
   67b30:	andeq	r8, r7, r0, ror #19
   67b34:	andeq	r8, r7, r6, ror #19
   67b38:	strdeq	r6, [r7], -r7
   67b3c:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   67b40:	andeq	r8, r7, sp, ror #19
   67b44:	andeq	r8, r7, r8, lsl #20
   67b48:	andeq	r8, r7, pc, lsl sl
   67b4c:	andeq	r8, r7, r9, lsr sl
   67b50:	andeq	r9, r7, ip, asr #4
   67b54:			; <UNDEFINED> instruction: 0x00072ab0
   67b58:	andeq	r8, r7, sp, asr sl
   67b5c:	andeq	r8, r7, r6, ror #20
   67b60:	ldr	r8, [r5, #488]	; 0x1e8
   67b64:	cmp	r8, #0
   67b68:	beq	67104 <fputs@plt+0x55fbc>
   67b6c:	ldr	r9, [r5]
   67b70:	add	r1, r6, #12
   67b74:	add	r1, fp, r1
   67b78:	ldrsh	r7, [r8, #34]	; 0x22
   67b7c:	mov	r0, r9
   67b80:	bl	1d4f8 <fputs@plt+0xc3b0>
   67b84:	subs	r6, r0, #0
   67b88:	beq	67104 <fputs@plt+0x55fbc>
   67b8c:	mov	r1, r6
   67b90:	mov	r0, r5
   67b94:	bl	31d4c <fputs@plt+0x20c04>
   67b98:	cmp	r0, #0
   67b9c:	beq	67bf0 <fputs@plt+0x56aa8>
   67ba0:	ldr	r3, [r8, #4]
   67ba4:	sub	r7, r7, #1
   67ba8:	mov	r0, r9
   67bac:	lsl	r5, r7, #4
   67bb0:	add	r3, r3, r5
   67bb4:	ldr	r1, [r3, #8]
   67bb8:	bl	1c334 <fputs@plt+0xb1ec>
   67bbc:	ldrd	r2, [r8, #4]
   67bc0:	add	r2, r2, r5
   67bc4:	str	r6, [r2, #8]
   67bc8:	cmp	r3, #0
   67bcc:	beq	67104 <fputs@plt+0x55fbc>
   67bd0:	ldr	r1, [r3, #4]
   67bd4:	ldrsh	r1, [r1]
   67bd8:	cmp	r7, r1
   67bdc:	ldreq	r1, [r3, #32]
   67be0:	ldreq	r0, [r2, #8]
   67be4:	ldr	r3, [r3, #20]
   67be8:	streq	r0, [r1]
   67bec:	b	67bc8 <fputs@plt+0x56a80>
   67bf0:	mov	r1, r6
   67bf4:	mov	r0, r9
   67bf8:	bl	1c334 <fputs@plt+0xb1ec>
   67bfc:	b	67104 <fputs@plt+0x55fbc>
   67c00:	mov	r3, #0
   67c04:	str	r3, [r4, #20]
   67c08:	b	67104 <fputs@plt+0x55fbc>
   67c0c:	add	r2, fp, r6
   67c10:	ldr	ip, [r4, #-12]
   67c14:	ldr	r3, [r2, #16]
   67c18:	bic	ip, ip, r3
   67c1c:	ldr	r3, [r2, #12]
   67c20:	orr	r3, ip, r3
   67c24:	str	r3, [r4, #-12]
   67c28:	b	67104 <fputs@plt+0x55fbc>
   67c2c:	mov	r3, #0
   67c30:	str	r3, [r4, #-12]
   67c34:	str	r3, [r4, #-8]
   67c38:	b	67104 <fputs@plt+0x55fbc>
   67c3c:	mov	r3, #0
   67c40:	str	r3, [r4, #-28]	; 0xffffffe4
   67c44:	str	r3, [r4, #-24]	; 0xffffffe8
   67c48:	b	67104 <fputs@plt+0x55fbc>
   67c4c:	add	r2, fp, r6
   67c50:	ldr	r3, [r2, #12]
   67c54:	str	r3, [r4, #-28]	; 0xffffffe4
   67c58:	mov	r3, #255	; 0xff
   67c5c:	str	r3, [r4, #-24]	; 0xffffffe8
   67c60:	b	67104 <fputs@plt+0x55fbc>
   67c64:	add	r2, fp, r6
   67c68:	ldr	r3, [r2, #12]
   67c6c:	lsl	r3, r3, #8
   67c70:	str	r3, [r4, #-28]	; 0xffffffe4
   67c74:	mov	r3, #65280	; 0xff00
   67c78:	str	r3, [r4, #-24]	; 0xffffffe8
   67c7c:	b	67104 <fputs@plt+0x55fbc>
   67c80:	mov	r3, #7
   67c84:	str	r3, [r4, #-12]
   67c88:	b	67104 <fputs@plt+0x55fbc>
   67c8c:	mov	r3, #8
   67c90:	str	r3, [r4, #-12]
   67c94:	b	67104 <fputs@plt+0x55fbc>
   67c98:	add	r2, fp, r6
   67c9c:	mov	r3, #9
   67ca0:	str	r3, [r2, #12]
   67ca4:	b	67104 <fputs@plt+0x55fbc>
   67ca8:	add	r2, fp, r6
   67cac:	mov	r3, #6
   67cb0:	str	r3, [r2, #12]
   67cb4:	b	67104 <fputs@plt+0x55fbc>
   67cb8:	mov	r3, #0
   67cbc:	str	r3, [r4, #-12]
   67cc0:	b	67104 <fputs@plt+0x55fbc>
   67cc4:	mov	r3, #0
   67cc8:	str	r3, [r4, #-28]	; 0xffffffe4
   67ccc:	b	67104 <fputs@plt+0x55fbc>
   67cd0:	add	r2, fp, r6
   67cd4:	ldr	r3, [r2, #12]
   67cd8:	str	r3, [r4, #-12]
   67cdc:	b	67104 <fputs@plt+0x55fbc>
   67ce0:	mov	r3, #1
   67ce4:	str	r3, [r4, #-12]
   67ce8:	b	67104 <fputs@plt+0x55fbc>
   67cec:	mov	r3, #0
   67cf0:	str	r3, [r4, #-12]
   67cf4:	b	67104 <fputs@plt+0x55fbc>
   67cf8:	mov	r3, #0
   67cfc:	str	r3, [r5, #332]	; 0x14c
   67d00:	b	67104 <fputs@plt+0x55fbc>
   67d04:	mov	r3, #0
   67d08:	add	r2, fp, r6
   67d0c:	mov	r0, r5
   67d10:	str	r3, [sp]
   67d14:	ldr	r1, [r4, #-44]	; 0xffffffd4
   67d18:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67d1c:	ldr	r2, [r2, #12]
   67d20:	bl	6d438 <fputs@plt+0x5c2f0>
   67d24:	b	67104 <fputs@plt+0x55fbc>
   67d28:	mov	r3, #0
   67d2c:	add	r2, fp, r6
   67d30:	mov	r1, r3
   67d34:	mov	r0, r5
   67d38:	str	r3, [sp, #8]
   67d3c:	str	r3, [sp, #12]
   67d40:	str	r3, [sp, #16]
   67d44:	str	r3, [sp, #20]
   67d48:	ldr	r2, [r2, #12]
   67d4c:	str	r2, [sp, #4]
   67d50:	ldr	r2, [r4, #-28]	; 0xffffffe4
   67d54:	str	r2, [sp]
   67d58:	mov	r2, r3
   67d5c:	bl	6c7d8 <fputs@plt+0x5b690>
   67d60:	b	67104 <fputs@plt+0x55fbc>
   67d64:	mov	r0, r5
   67d68:	ldr	r1, [r4, #-28]	; 0xffffffe4
   67d6c:	bl	28af4 <fputs@plt+0x179ac>
   67d70:	b	67104 <fputs@plt+0x55fbc>
   67d74:	ldr	r3, [r4, #-12]
   67d78:	sub	r2, r4, #44	; 0x2c
   67d7c:	mov	r0, r5
   67d80:	str	r3, [sp]
   67d84:	ldr	r1, [r4, #-92]	; 0xffffffa4
   67d88:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67d8c:	bl	306e0 <fputs@plt+0x1f598>
   67d90:	ldr	r3, [r5, #488]	; 0x1e8
   67d94:	cmp	r3, #0
   67d98:	beq	67104 <fputs@plt+0x55fbc>
   67d9c:	ldr	ip, [r3, #16]
   67da0:	cmp	ip, #0
   67da4:	addne	r2, fp, r6
   67da8:	ldrne	r3, [r2, #12]
   67dac:	strbne	r3, [ip, #24]
   67db0:	b	67104 <fputs@plt+0x55fbc>
   67db4:	mov	r3, #10
   67db8:	str	r3, [r4, #20]
   67dbc:	b	67104 <fputs@plt+0x55fbc>
   67dc0:	add	r2, fp, r6
   67dc4:	ldr	r3, [r2, #12]
   67dc8:	str	r3, [r4, #-28]	; 0xffffffe4
   67dcc:	b	67104 <fputs@plt+0x55fbc>
   67dd0:	add	r2, fp, r6
   67dd4:	mov	r3, #4
   67dd8:	str	r3, [r2, #12]
   67ddc:	b	67104 <fputs@plt+0x55fbc>
   67de0:	add	r2, fp, r6
   67de4:	mov	r3, #5
   67de8:	str	r3, [r2, #12]
   67dec:	b	67104 <fputs@plt+0x55fbc>
   67df0:	add	r1, fp, r6
   67df4:	mov	r2, #0
   67df8:	ldr	r3, [r4, #-12]
   67dfc:	mov	r0, r5
   67e00:	ldr	r1, [r1, #12]
   67e04:	bl	6c228 <fputs@plt+0x5b0e0>
   67e08:	b	67104 <fputs@plt+0x55fbc>
   67e0c:	add	r2, fp, r6
   67e10:	mov	r1, #0
   67e14:	ldr	r0, [r4, #-76]	; 0xffffffb4
   67e18:	ldr	r8, [r2, #12]
   67e1c:	mov	r2, r5
   67e20:	ldr	r6, [r2], #444	; 0x1bc
   67e24:	str	r1, [sp, #92]	; 0x5c
   67e28:	ldr	r3, [r4, #-28]	; 0xffffffe4
   67e2c:	ldrsh	r2, [r2]
   67e30:	str	r3, [sp, #36]	; 0x24
   67e34:	ldr	r3, [r4, #-108]	; 0xffffff94
   67e38:	cmp	r2, r1
   67e3c:	ble	67e68 <fputs@plt+0x56d20>
   67e40:	ldr	r1, [pc, #-764]	; 67b4c <fputs@plt+0x56a04>
   67e44:	mov	r0, r5
   67e48:	bl	2fdcc <fputs@plt+0x1ec84>
   67e4c:	mov	r1, r8
   67e50:	mov	r0, r6
   67e54:	bl	20098 <fputs@plt+0xef50>
   67e58:	mov	r0, r6
   67e5c:	ldr	r1, [sp, #36]	; 0x24
   67e60:	bl	20124 <fputs@plt+0xefdc>
   67e64:	b	67104 <fputs@plt+0x55fbc>
   67e68:	mov	r9, #1
   67e6c:	sub	r2, r4, #44	; 0x2c
   67e70:	sub	sl, r4, #60	; 0x3c
   67e74:	str	r9, [sp]
   67e78:	str	r1, [sp, #4]
   67e7c:	mov	r1, sl
   67e80:	str	r0, [sp, #8]
   67e84:	mov	r0, r5
   67e88:	str	r2, [sp, #40]	; 0x28
   67e8c:	bl	5d368 <fputs@plt+0x4c220>
   67e90:	ldr	r7, [r5, #488]	; 0x1e8
   67e94:	cmp	r7, #0
   67e98:	beq	67e4c <fputs@plt+0x56d04>
   67e9c:	ldr	r3, [r5, #68]	; 0x44
   67ea0:	cmp	r3, #0
   67ea4:	bne	67e4c <fputs@plt+0x56d04>
   67ea8:	add	r3, sp, #92	; 0x5c
   67eac:	sub	r2, r4, #44	; 0x2c
   67eb0:	mov	r1, sl
   67eb4:	mov	r0, r5
   67eb8:	bl	2ffc4 <fputs@plt+0x1ee7c>
   67ebc:	mov	r0, r6
   67ec0:	ldr	r1, [r7, #64]	; 0x40
   67ec4:	bl	1a260 <fputs@plt+0x9118>
   67ec8:	ldr	r3, [r5]
   67ecc:	cmp	r0, r9
   67ed0:	mov	r1, r8
   67ed4:	ldr	r3, [r3, #16]
   67ed8:	add	r2, r3, r0, lsl #4
   67edc:	ldr	r3, [r3, r0, lsl #4]
   67ee0:	movne	r0, #0
   67ee4:	moveq	r0, #1
   67ee8:	str	r5, [sp, #104]	; 0x68
   67eec:	str	r3, [sp, #116]	; 0x74
   67ef0:	ldr	r3, [r2, #12]
   67ef4:	str	r3, [sp, #108]	; 0x6c
   67ef8:	ldr	r3, [pc, #-944]	; 67b50 <fputs@plt+0x56a08>
   67efc:	str	r0, [sp, #112]	; 0x70
   67f00:	add	r0, sp, #104	; 0x68
   67f04:	str	r3, [sp, #120]	; 0x78
   67f08:	ldr	r3, [sp, #92]	; 0x5c
   67f0c:	str	r3, [sp, #124]	; 0x7c
   67f10:	bl	30ad0 <fputs@plt+0x1f988>
   67f14:	cmp	r0, #0
   67f18:	bne	67e4c <fputs@plt+0x56d04>
   67f1c:	mov	r2, r9
   67f20:	mov	r1, r8
   67f24:	mov	r0, r6
   67f28:	bl	2102c <fputs@plt+0xfee4>
   67f2c:	mov	r2, r9
   67f30:	str	r0, [r7, #12]
   67f34:	mov	r0, r6
   67f38:	ldr	r1, [sp, #36]	; 0x24
   67f3c:	bl	20f00 <fputs@plt+0xfdb8>
   67f40:	str	r0, [r7, #24]
   67f44:	ldrb	r3, [r6, #69]	; 0x45
   67f48:	cmp	r3, #0
   67f4c:	bne	67e4c <fputs@plt+0x56d04>
   67f50:	add	r3, r5, #508	; 0x1fc
   67f54:	add	r2, sp, #96	; 0x60
   67f58:	ldr	ip, [pc, #-1036]	; 67b54 <fputs@plt+0x56a0c>
   67f5c:	ldm	r3, {r0, r1}
   67f60:	stm	r2, {r0, r1}
   67f64:	mov	r3, r0
   67f68:	ldrb	r1, [r0]
   67f6c:	cmp	r1, #59	; 0x3b
   67f70:	ldrne	r1, [sp, #100]	; 0x64
   67f74:	addne	r3, r0, r1
   67f78:	strne	r3, [sp, #96]	; 0x60
   67f7c:	mov	r3, #0
   67f80:	ldr	r1, [sp, #96]	; 0x60
   67f84:	str	r3, [sp, #100]	; 0x64
   67f88:	sub	r1, r1, #1
   67f8c:	mov	r0, r1
   67f90:	sub	r1, r1, #1
   67f94:	ldrb	r3, [r0]
   67f98:	add	r3, ip, r3
   67f9c:	ldrb	r3, [r3, #320]	; 0x140
   67fa0:	ands	r3, r3, #1
   67fa4:	bne	67f8c <fputs@plt+0x56e44>
   67fa8:	mov	r1, #1
   67fac:	str	r3, [sp]
   67fb0:	strd	r0, [sp, #96]	; 0x60
   67fb4:	mov	r1, r3
   67fb8:	mov	r0, r5
   67fbc:	bl	6d65c <fputs@plt+0x5c514>
   67fc0:	b	67e4c <fputs@plt+0x56d04>
   67fc4:	add	r1, fp, r6
   67fc8:	mov	r2, #1
   67fcc:	ldr	r3, [r4, #-12]
   67fd0:	mov	r0, r5
   67fd4:	ldr	r1, [r1, #12]
   67fd8:	bl	6c228 <fputs@plt+0x5b0e0>
   67fdc:	b	67104 <fputs@plt+0x55fbc>
   67fe0:	mov	r3, #9
   67fe4:	add	r6, fp, r6
   67fe8:	add	r2, sp, #104	; 0x68
   67fec:	mov	r0, r5
   67ff0:	ldr	r1, [r6, #12]
   67ff4:	strh	r3, [sp, #104]	; 0x68
   67ff8:	mov	r3, #0
   67ffc:	str	r3, [sp, #108]	; 0x6c
   68000:	str	r3, [sp, #112]	; 0x70
   68004:	str	r3, [sp, #116]	; 0x74
   68008:	str	r3, [sp, #120]	; 0x78
   6800c:	bl	49c40 <fputs@plt+0x38af8>
   68010:	ldr	r0, [r5]
   68014:	ldr	r1, [r6, #12]
   68018:	bl	20098 <fputs@plt+0xef50>
   6801c:	b	67104 <fputs@plt+0x55fbc>
   68020:	add	r2, fp, r6
   68024:	ldr	r1, [r4, #-12]
   68028:	ldr	r6, [r2, #12]
   6802c:	cmp	r6, #0
   68030:	beq	6804c <fputs@plt+0x56f04>
   68034:	mov	r0, r5
   68038:	str	r1, [r6, #64]	; 0x40
   6803c:	mov	r1, r6
   68040:	bl	31628 <fputs@plt+0x204e0>
   68044:	str	r6, [r4, #-12]
   68048:	b	67104 <fputs@plt+0x55fbc>
   6804c:	cmp	r1, #0
   68050:	beq	68044 <fputs@plt+0x56efc>
   68054:	ldr	r0, [r5]
   68058:	bl	20788 <fputs@plt+0xf640>
   6805c:	b	68044 <fputs@plt+0x56efc>
   68060:	add	r2, fp, r6
   68064:	ldr	r7, [r4, #-28]	; 0xffffffe4
   68068:	ldr	r8, [r2, #12]
   6806c:	cmp	r8, #0
   68070:	beq	68128 <fputs@plt+0x56fe0>
   68074:	ldr	r3, [r8, #48]	; 0x30
   68078:	cmp	r3, #0
   6807c:	beq	680ec <fputs@plt+0x56fa4>
   68080:	mov	r6, #0
   68084:	mov	r1, r8
   68088:	mov	r0, r5
   6808c:	str	r6, [sp, #108]	; 0x6c
   68090:	bl	31628 <fputs@plt+0x204e0>
   68094:	add	r3, sp, #104	; 0x68
   68098:	mov	r2, r6
   6809c:	mov	r1, r6
   680a0:	mov	r0, r5
   680a4:	stm	sp, {r3, r8}
   680a8:	mov	r3, r6
   680ac:	str	r6, [sp, #8]
   680b0:	str	r6, [sp, #12]
   680b4:	bl	35634 <fputs@plt+0x244ec>
   680b8:	mov	r2, r0
   680bc:	mov	r3, r6
   680c0:	str	r6, [sp]
   680c4:	mov	r1, r6
   680c8:	mov	r0, r5
   680cc:	str	r6, [sp, #4]
   680d0:	str	r6, [sp, #8]
   680d4:	str	r6, [sp, #12]
   680d8:	str	r6, [sp, #16]
   680dc:	str	r6, [sp, #20]
   680e0:	bl	28b74 <fputs@plt+0x17a2c>
   680e4:	subs	r8, r0, #0
   680e8:	beq	68128 <fputs@plt+0x56fe0>
   680ec:	ldr	r2, [r4, #-12]
   680f0:	cmp	r7, #0
   680f4:	strb	r2, [r8, #4]
   680f8:	ldrne	r3, [r7, #8]
   680fc:	str	r7, [r8, #48]	; 0x30
   68100:	bicne	r3, r3, #512	; 0x200
   68104:	strne	r3, [r7, #8]
   68108:	cmp	r2, #116	; 0x74
   6810c:	ldr	r3, [r8, #8]
   68110:	bic	r3, r3, #512	; 0x200
   68114:	str	r3, [r8, #8]
   68118:	movne	r3, #1
   6811c:	strbne	r3, [r5, #22]
   68120:	str	r8, [r4, #-28]	; 0xffffffe4
   68124:	b	67104 <fputs@plt+0x55fbc>
   68128:	mov	r1, r7
   6812c:	ldr	r0, [r5]
   68130:	mov	r8, #0
   68134:	bl	20098 <fputs@plt+0xef50>
   68138:	b	68120 <fputs@plt+0x56fd8>
   6813c:	add	r2, fp, r6
   68140:	ldrb	r3, [r2, #10]
   68144:	str	r3, [r2, #12]
   68148:	b	67104 <fputs@plt+0x55fbc>
   6814c:	mov	r3, #116	; 0x74
   68150:	str	r3, [r4, #-12]
   68154:	b	67104 <fputs@plt+0x55fbc>
   68158:	add	r2, fp, r6
   6815c:	mov	r0, r5
   68160:	ldr	r3, [r2, #16]
   68164:	str	r3, [sp, #20]
   68168:	ldr	r3, [r2, #12]
   6816c:	str	r3, [sp, #16]
   68170:	ldr	r3, [r4, #-108]	; 0xffffff94
   68174:	str	r3, [sp, #12]
   68178:	ldr	r3, [r4, #-12]
   6817c:	str	r3, [sp, #8]
   68180:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68184:	str	r3, [sp, #4]
   68188:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6818c:	str	r3, [sp]
   68190:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68194:	ldr	r2, [r4, #-76]	; 0xffffffb4
   68198:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6819c:	bl	28b74 <fputs@plt+0x17a2c>
   681a0:	str	r0, [r4, #-124]	; 0xffffff84
   681a4:	b	67104 <fputs@plt+0x55fbc>
   681a8:	mov	r3, #0
   681ac:	mov	r2, #256	; 0x100
   681b0:	mov	r0, r5
   681b4:	str	r3, [sp]
   681b8:	str	r3, [sp, #4]
   681bc:	str	r3, [sp, #8]
   681c0:	strd	r2, [sp, #12]
   681c4:	mov	r2, r3
   681c8:	str	r3, [sp, #20]
   681cc:	ldr	r1, [r4, #-12]
   681d0:	bl	28b74 <fputs@plt+0x17a2c>
   681d4:	str	r0, [r4, #-44]	; 0xffffffd4
   681d8:	b	67104 <fputs@plt+0x55fbc>
   681dc:	ldr	r6, [r4, #-60]	; 0xffffffc4
   681e0:	mov	r3, #0
   681e4:	mov	r2, #768	; 0x300
   681e8:	mov	r0, r5
   681ec:	str	r3, [sp]
   681f0:	str	r3, [sp, #4]
   681f4:	str	r3, [sp, #8]
   681f8:	strd	r2, [sp, #12]
   681fc:	mov	r2, r3
   68200:	str	r3, [sp, #20]
   68204:	ldr	r1, [r4, #-12]
   68208:	bl	28b74 <fputs@plt+0x17a2c>
   6820c:	cmp	r6, #0
   68210:	ldrne	r3, [r6, #8]
   68214:	bicne	r3, r3, #512	; 0x200
   68218:	strne	r3, [r6, #8]
   6821c:	cmp	r0, #0
   68220:	movne	r3, #116	; 0x74
   68224:	strne	r6, [r0, #48]	; 0x30
   68228:	strbne	r3, [r0, #4]
   6822c:	streq	r6, [r4, #-60]	; 0xffffffc4
   68230:	strne	r0, [r4, #-60]	; 0xffffffc4
   68234:	b	67104 <fputs@plt+0x55fbc>
   68238:	add	r2, fp, r6
   6823c:	mov	r3, #1
   68240:	str	r3, [r2, #12]
   68244:	b	67104 <fputs@plt+0x55fbc>
   68248:	add	r2, fp, r6
   6824c:	mov	r3, #2
   68250:	str	r3, [r2, #12]
   68254:	b	67104 <fputs@plt+0x55fbc>
   68258:	mov	r3, #0
   6825c:	str	r3, [r4, #20]
   68260:	b	67104 <fputs@plt+0x55fbc>
   68264:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68268:	ldr	r2, [r4, #-12]
   6826c:	ldr	r0, [r5]
   68270:	bl	289c0 <fputs@plt+0x17878>
   68274:	add	r3, fp, r6
   68278:	str	r0, [r4, #-28]	; 0xffffffe4
   6827c:	ldr	r3, [r3, #16]
   68280:	cmp	r3, #0
   68284:	beq	682a0 <fputs@plt+0x57158>
   68288:	add	r2, r6, #12
   6828c:	mov	r1, r0
   68290:	mov	r3, #1
   68294:	add	r2, fp, r2
   68298:	mov	r0, r5
   6829c:	bl	1d5a0 <fputs@plt+0xc458>
   682a0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   682a4:	cmp	r2, #0
   682a8:	beq	67104 <fputs@plt+0x55fbc>
   682ac:	ldm	r2, {r1, r6}
   682b0:	mov	r3, #20
   682b4:	ldr	r5, [r5]
   682b8:	mul	r3, r3, r1
   682bc:	mov	r0, r5
   682c0:	sub	r3, r3, #20
   682c4:	add	r6, r6, r3
   682c8:	ldr	r1, [r6, #8]
   682cc:	bl	1c334 <fputs@plt+0xb1ec>
   682d0:	ldmdb	r4, {r1, r2}
   682d4:	mov	r0, r5
   682d8:	sub	r2, r2, r1
   682dc:	asr	r3, r2, #31
   682e0:	bl	1d4b0 <fputs@plt+0xc368>
   682e4:	str	r0, [r6, #8]
   682e8:	b	67104 <fputs@plt+0x55fbc>
   682ec:	mov	r2, #0
   682f0:	mov	r1, #158	; 0x9e
   682f4:	ldr	r0, [r5]
   682f8:	bl	1d860 <fputs@plt+0xc718>
   682fc:	mov	r2, r0
   68300:	ldr	r1, [r4, #-12]
   68304:	ldr	r0, [r5]
   68308:	bl	289c0 <fputs@plt+0x17878>
   6830c:	str	r0, [r4, #-12]
   68310:	b	67104 <fputs@plt+0x55fbc>
   68314:	add	r2, r6, #12
   68318:	mov	r3, #0
   6831c:	add	r6, fp, r2
   68320:	mov	r1, #158	; 0x9e
   68324:	mov	r2, r3
   68328:	mov	r0, r5
   6832c:	str	r6, [sp]
   68330:	bl	30468 <fputs@plt+0x1f320>
   68334:	sub	r3, r4, #28
   68338:	mov	r6, r0
   6833c:	mov	r1, #27
   68340:	mov	r0, r5
   68344:	str	r3, [sp]
   68348:	mov	r3, #0
   6834c:	mov	r2, r3
   68350:	bl	30468 <fputs@plt+0x1f320>
   68354:	mov	r3, #0
   68358:	mov	r2, r0
   6835c:	mov	r1, #122	; 0x7a
   68360:	mov	r0, r5
   68364:	str	r3, [sp]
   68368:	mov	r3, r6
   6836c:	bl	30468 <fputs@plt+0x1f320>
   68370:	mov	r2, r0
   68374:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68378:	ldr	r0, [r5]
   6837c:	bl	289c0 <fputs@plt+0x17878>
   68380:	str	r0, [r4, #-44]	; 0xffffffd4
   68384:	b	67104 <fputs@plt+0x55fbc>
   68388:	add	r2, fp, r6
   6838c:	sub	r3, r4, #12
   68390:	add	r6, r2, #12
   68394:	ldm	r6, {r0, r1}
   68398:	stm	r3, {r0, r1}
   6839c:	b	67104 <fputs@plt+0x55fbc>
   683a0:	mov	r2, #80	; 0x50
   683a4:	mov	r3, #0
   683a8:	ldr	r0, [r5]
   683ac:	bl	1def8 <fputs@plt+0xcdb0>
   683b0:	str	r0, [r4, #20]
   683b4:	b	67104 <fputs@plt+0x55fbc>
   683b8:	add	r2, fp, r6
   683bc:	ldr	r2, [r2, #12]
   683c0:	cmp	r2, #0
   683c4:	str	r2, [r4, #-12]
   683c8:	beq	67104 <fputs@plt+0x55fbc>
   683cc:	ldr	r3, [r2]
   683d0:	mov	r0, #72	; 0x48
   683d4:	sub	r1, r3, #1
   683d8:	mla	r3, r0, r3, r2
   683dc:	cmp	r1, #0
   683e0:	sub	r3, r3, #72	; 0x48
   683e4:	movle	r3, #0
   683e8:	strble	r3, [r2, #44]	; 0x2c
   683ec:	ble	67104 <fputs@plt+0x55fbc>
   683f0:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   683f4:	sub	r1, r1, #1
   683f8:	strb	r0, [r3, #44]	; 0x2c
   683fc:	b	683dc <fputs@plt+0x57294>
   68400:	ldr	ip, [r4, #-12]
   68404:	cmp	ip, #0
   68408:	beq	67104 <fputs@plt+0x55fbc>
   6840c:	ldr	r3, [ip]
   68410:	cmp	r3, #0
   68414:	ble	67104 <fputs@plt+0x55fbc>
   68418:	sub	r3, r3, #1
   6841c:	mov	r2, #72	; 0x48
   68420:	mla	ip, r2, r3, ip
   68424:	add	r2, fp, r6
   68428:	ldr	r3, [r2, #12]
   6842c:	strb	r3, [ip, #44]	; 0x2c
   68430:	b	67104 <fputs@plt+0x55fbc>
   68434:	mov	r3, #0
   68438:	str	r3, [r4, #20]
   6843c:	b	67104 <fputs@plt+0x55fbc>
   68440:	add	r2, fp, r6
   68444:	mov	r0, r5
   68448:	ldr	r3, [r2, #12]
   6844c:	sub	r2, r4, #76	; 0x4c
   68450:	str	r3, [sp, #12]
   68454:	ldr	r3, [r4, #-12]
   68458:	str	r3, [sp, #8]
   6845c:	mov	r3, #0
   68460:	str	r3, [sp, #4]
   68464:	sub	r3, r4, #44	; 0x2c
   68468:	str	r3, [sp]
   6846c:	sub	r3, r4, #60	; 0x3c
   68470:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68474:	bl	35634 <fputs@plt+0x244ec>
   68478:	mov	r1, r0
   6847c:	sub	r2, r4, #28
   68480:	mov	r0, r5
   68484:	str	r1, [r4, #-92]	; 0xffffffa4
   68488:	bl	1d520 <fputs@plt+0xc3d8>
   6848c:	b	67104 <fputs@plt+0x55fbc>
   68490:	add	r2, fp, r6
   68494:	mov	r0, r5
   68498:	ldr	r3, [r2, #12]
   6849c:	sub	r2, r4, #108	; 0x6c
   684a0:	str	r3, [sp, #12]
   684a4:	ldr	r3, [r4, #-12]
   684a8:	str	r3, [sp, #8]
   684ac:	mov	r3, #0
   684b0:	str	r3, [sp, #4]
   684b4:	sub	r3, r4, #28
   684b8:	str	r3, [sp]
   684bc:	sub	r3, r4, #92	; 0x5c
   684c0:	ldr	r1, [r4, #-124]	; 0xffffff84
   684c4:	bl	35634 <fputs@plt+0x244ec>
   684c8:	cmp	r0, #0
   684cc:	str	r0, [r4, #-124]	; 0xffffff84
   684d0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   684d4:	beq	68500 <fputs@plt+0x573b8>
   684d8:	mov	ip, #72	; 0x48
   684dc:	ldr	r2, [r0]
   684e0:	sub	r3, r2, #1
   684e4:	mul	r2, ip, r2
   684e8:	str	r1, [r0, r2]
   684ec:	mla	r0, ip, r3, r0
   684f0:	ldrb	r3, [r0, #45]	; 0x2d
   684f4:	orr	r3, r3, #4
   684f8:	strb	r3, [r0, #45]	; 0x2d
   684fc:	b	67104 <fputs@plt+0x55fbc>
   68500:	ldr	r0, [r5]
   68504:	bl	20124 <fputs@plt+0xefdc>
   68508:	b	67104 <fputs@plt+0x55fbc>
   6850c:	add	r2, fp, r6
   68510:	mov	r0, r5
   68514:	ldr	r3, [r2, #12]
   68518:	str	r3, [sp, #12]
   6851c:	ldr	r3, [r4, #-12]
   68520:	str	r3, [sp, #8]
   68524:	ldr	r3, [r4, #-60]	; 0xffffffc4
   68528:	str	r3, [sp, #4]
   6852c:	sub	r3, r4, #28
   68530:	str	r3, [sp]
   68534:	mov	r3, #0
   68538:	mov	r2, r3
   6853c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68540:	bl	35634 <fputs@plt+0x244ec>
   68544:	str	r0, [r4, #-92]	; 0xffffffa4
   68548:	b	67104 <fputs@plt+0x55fbc>
   6854c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68550:	ldr	r2, [r4, #-60]	; 0xffffffc4
   68554:	cmp	r1, #0
   68558:	bne	68588 <fputs@plt+0x57440>
   6855c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   68560:	cmp	r3, #0
   68564:	bne	68588 <fputs@plt+0x57440>
   68568:	ldr	r3, [r4, #-12]
   6856c:	cmp	r3, #0
   68570:	bne	68588 <fputs@plt+0x57440>
   68574:	add	r3, fp, r6
   68578:	ldr	r3, [r3, #12]
   6857c:	cmp	r3, #0
   68580:	streq	r2, [r4, #-92]	; 0xffffffa4
   68584:	beq	67104 <fputs@plt+0x55fbc>
   68588:	ldr	r3, [r2]
   6858c:	sub	r8, r4, #28
   68590:	cmp	r3, #1
   68594:	movne	r0, #72	; 0x48
   68598:	subne	r1, r3, #1
   6859c:	mlane	r3, r0, r3, r2
   685a0:	bne	68634 <fputs@plt+0x574ec>
   685a4:	add	r2, fp, r6
   685a8:	mov	r6, #0
   685ac:	ldr	r3, [r2, #12]
   685b0:	mov	r0, r5
   685b4:	mov	r2, r6
   685b8:	str	r3, [sp, #12]
   685bc:	ldr	r3, [r4, #-12]
   685c0:	str	r8, [sp]
   685c4:	str	r6, [sp, #4]
   685c8:	str	r3, [sp, #8]
   685cc:	mov	r3, r6
   685d0:	bl	35634 <fputs@plt+0x244ec>
   685d4:	cmp	r0, r6
   685d8:	str	r0, [r4, #-92]	; 0xffffffa4
   685dc:	beq	68618 <fputs@plt+0x574d0>
   685e0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   685e4:	mov	ip, #72	; 0x48
   685e8:	ldr	r3, [r0]
   685ec:	ldr	r1, [r2, #16]
   685f0:	sub	r3, r3, #1
   685f4:	mla	r0, ip, r3, r0
   685f8:	str	r1, [r0, #16]
   685fc:	ldr	r3, [r2, #12]
   68600:	str	r3, [r0, #12]
   68604:	ldr	r3, [r2, #28]
   68608:	str	r3, [r0, #28]
   6860c:	str	r6, [r2, #12]
   68610:	str	r6, [r2, #16]
   68614:	str	r6, [r2, #28]
   68618:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6861c:	ldr	r0, [r5]
   68620:	bl	209b0 <fputs@plt+0xf868>
   68624:	b	67104 <fputs@plt+0x55fbc>
   68628:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   6862c:	sub	r1, r1, #1
   68630:	strb	r0, [r3, #44]	; 0x2c
   68634:	cmp	r1, #0
   68638:	sub	r3, r3, #72	; 0x48
   6863c:	bgt	68628 <fputs@plt+0x574e0>
   68640:	mov	r7, #0
   68644:	mov	r3, #1024	; 0x400
   68648:	mov	r1, r7
   6864c:	mov	r0, r5
   68650:	strb	r7, [r2, #44]	; 0x2c
   68654:	str	r7, [sp]
   68658:	str	r7, [sp, #4]
   6865c:	str	r7, [sp, #8]
   68660:	str	r3, [sp, #12]
   68664:	mov	r3, r7
   68668:	str	r7, [sp, #16]
   6866c:	str	r7, [sp, #20]
   68670:	bl	28b74 <fputs@plt+0x17a2c>
   68674:	add	r2, fp, r6
   68678:	ldr	r3, [r2, #12]
   6867c:	mov	r2, r7
   68680:	str	r3, [sp, #12]
   68684:	ldr	r3, [r4, #-12]
   68688:	str	r8, [sp]
   6868c:	stmib	sp, {r0, r3}
   68690:	mov	r3, r7
   68694:	mov	r0, r5
   68698:	ldr	r1, [r4, #-92]	; 0xffffffa4
   6869c:	bl	35634 <fputs@plt+0x244ec>
   686a0:	str	r0, [r4, #-92]	; 0xffffffa4
   686a4:	b	67104 <fputs@plt+0x55fbc>
   686a8:	mov	r3, #0
   686ac:	str	r3, [r4, #20]
   686b0:	str	r3, [r4, #24]
   686b4:	b	67104 <fputs@plt+0x55fbc>
   686b8:	add	r3, r6, #12
   686bc:	sub	r2, r4, #12
   686c0:	ldr	r0, [r5]
   686c4:	add	r3, fp, r3
   686c8:	mov	r1, #0
   686cc:	bl	284e4 <fputs@plt+0x1739c>
   686d0:	str	r0, [r4, #-12]
   686d4:	b	67104 <fputs@plt+0x55fbc>
   686d8:	add	r2, fp, r6
   686dc:	mov	r3, #1
   686e0:	str	r3, [r2, #12]
   686e4:	b	67104 <fputs@plt+0x55fbc>
   686e8:	mov	r3, #0
   686ec:	sub	r1, r4, #12
   686f0:	mov	r2, r3
   686f4:	mov	r0, r5
   686f8:	bl	31690 <fputs@plt+0x20548>
   686fc:	str	r0, [r4, #-12]
   68700:	b	67104 <fputs@plt+0x55fbc>
   68704:	mov	r3, #0
   68708:	sub	r2, r4, #12
   6870c:	sub	r1, r4, #28
   68710:	mov	r0, r5
   68714:	bl	31690 <fputs@plt+0x20548>
   68718:	str	r0, [r4, #-28]	; 0xffffffe4
   6871c:	b	67104 <fputs@plt+0x55fbc>
   68720:	sub	r3, r4, #12
   68724:	sub	r2, r4, #28
   68728:	sub	r1, r4, #44	; 0x2c
   6872c:	mov	r0, r5
   68730:	bl	31690 <fputs@plt+0x20548>
   68734:	str	r0, [r4, #-44]	; 0xffffffd4
   68738:	b	67104 <fputs@plt+0x55fbc>
   6873c:	add	r2, fp, r6
   68740:	ldr	r3, [r2, #12]
   68744:	str	r3, [r4, #-12]
   68748:	b	67104 <fputs@plt+0x55fbc>
   6874c:	mov	r3, #0
   68750:	str	r3, [r4, #20]
   68754:	b	67104 <fputs@plt+0x55fbc>
   68758:	add	r2, fp, r6
   6875c:	sub	r3, r4, #28
   68760:	add	r6, r2, #12
   68764:	ldm	r6, {r0, r1}
   68768:	stm	r3, {r0, r1}
   6876c:	b	67104 <fputs@plt+0x55fbc>
   68770:	mov	r0, #0
   68774:	mov	r1, #1
   68778:	strd	r0, [r4, #-12]
   6877c:	b	67104 <fputs@plt+0x55fbc>
   68780:	ldr	r3, [r4, #-12]
   68784:	str	r3, [r4, #-44]	; 0xffffffd4
   68788:	b	67104 <fputs@plt+0x55fbc>
   6878c:	mov	r3, #0
   68790:	str	r3, [r4, #20]
   68794:	b	67104 <fputs@plt+0x55fbc>
   68798:	add	r2, fp, r6
   6879c:	ldr	r3, [r2, #12]
   687a0:	str	r3, [r4, #-28]	; 0xffffffe4
   687a4:	b	67104 <fputs@plt+0x55fbc>
   687a8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   687ac:	ldr	r2, [r4, #-12]
   687b0:	ldr	r0, [r5]
   687b4:	bl	289c0 <fputs@plt+0x17878>
   687b8:	add	r2, fp, r6
   687bc:	str	r0, [r4, #-44]	; 0xffffffd4
   687c0:	ldr	r1, [r2, #12]
   687c4:	bl	19b58 <fputs@plt+0x8a10>
   687c8:	b	67104 <fputs@plt+0x55fbc>
   687cc:	mov	r1, #0
   687d0:	ldr	r2, [r4, #-12]
   687d4:	ldr	r0, [r5]
   687d8:	bl	289c0 <fputs@plt+0x17878>
   687dc:	add	r2, fp, r6
   687e0:	str	r0, [r4, #-12]
   687e4:	ldr	r1, [r2, #12]
   687e8:	bl	19b58 <fputs@plt+0x8a10>
   687ec:	b	67104 <fputs@plt+0x55fbc>
   687f0:	add	r2, fp, r6
   687f4:	mov	r3, #0
   687f8:	str	r3, [r2, #12]
   687fc:	b	67104 <fputs@plt+0x55fbc>
   68800:	add	r2, fp, r6
   68804:	mov	r3, #1
   68808:	str	r3, [r2, #12]
   6880c:	b	67104 <fputs@plt+0x55fbc>
   68810:	mvn	r3, #0
   68814:	str	r3, [r4, #20]
   68818:	b	67104 <fputs@plt+0x55fbc>
   6881c:	mov	r3, #0
   68820:	str	r3, [r4, #20]
   68824:	str	r3, [r4, #24]
   68828:	b	67104 <fputs@plt+0x55fbc>
   6882c:	add	r2, fp, r6
   68830:	ldr	r3, [r2, #12]
   68834:	str	r3, [r4, #-12]
   68838:	mov	r3, #0
   6883c:	str	r3, [r4, #-8]
   68840:	b	67104 <fputs@plt+0x55fbc>
   68844:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68848:	add	r2, fp, r6
   6884c:	str	r3, [r4, #-44]	; 0xffffffd4
   68850:	ldr	r3, [r2, #12]
   68854:	str	r3, [r4, #-40]	; 0xffffffd8
   68858:	b	67104 <fputs@plt+0x55fbc>
   6885c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68860:	add	r2, fp, r6
   68864:	str	r3, [r4, #-40]	; 0xffffffd8
   68868:	ldr	r3, [r2, #12]
   6886c:	str	r3, [r4, #-44]	; 0xffffffd4
   68870:	b	67104 <fputs@plt+0x55fbc>
   68874:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68878:	mov	r0, r5
   6887c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68880:	cmp	r3, #0
   68884:	ldrne	r2, [r5, #536]	; 0x218
   68888:	strne	r2, [r3, #4]
   6888c:	sub	r2, r4, #12
   68890:	strne	r3, [r5, #536]	; 0x218
   68894:	strne	r3, [r5, #540]	; 0x21c
   68898:	bl	1d520 <fputs@plt+0xc3d8>
   6889c:	add	r2, fp, r6
   688a0:	mov	r0, r5
   688a4:	ldr	r1, [r4, #-28]	; 0xffffffe4
   688a8:	ldr	r2, [r2, #12]
   688ac:	bl	61648 <fputs@plt+0x50500>
   688b0:	b	67104 <fputs@plt+0x55fbc>
   688b4:	ldr	r3, [r4, #-108]	; 0xffffff94
   688b8:	mov	r0, r5
   688bc:	ldr	r1, [r4, #-60]	; 0xffffffc4
   688c0:	cmp	r3, #0
   688c4:	ldrne	r2, [r5, #536]	; 0x218
   688c8:	strne	r2, [r3, #4]
   688cc:	sub	r2, r4, #44	; 0x2c
   688d0:	strne	r3, [r5, #536]	; 0x218
   688d4:	strne	r3, [r5, #540]	; 0x21c
   688d8:	bl	1d520 <fputs@plt+0xc3d8>
   688dc:	ldr	r3, [r4, #-12]
   688e0:	cmp	r3, #0
   688e4:	beq	6890c <fputs@plt+0x577c4>
   688e8:	ldr	r2, [r5]
   688ec:	ldr	r3, [r3]
   688f0:	ldr	r2, [r2, #100]	; 0x64
   688f4:	cmp	r2, r3
   688f8:	bge	6890c <fputs@plt+0x577c4>
   688fc:	ldr	r2, [pc, #-3500]	; 67b58 <fputs@plt+0x56a10>
   68900:	mov	r0, r5
   68904:	ldr	r1, [pc, #-3504]	; 67b5c <fputs@plt+0x56a14>
   68908:	bl	2fdcc <fputs@plt+0x1ec84>
   6890c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68910:	add	r2, fp, r6
   68914:	mov	r0, r5
   68918:	str	r3, [sp]
   6891c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68920:	ldr	r3, [r2, #12]
   68924:	ldr	r2, [r4, #-12]
   68928:	bl	62ad8 <fputs@plt+0x51990>
   6892c:	b	67104 <fputs@plt+0x55fbc>
   68930:	add	r2, fp, r6
   68934:	ldr	r1, [r4, #-60]	; 0xffffffc4
   68938:	ldr	r0, [r5]
   6893c:	ldr	r2, [r2, #12]
   68940:	bl	289c0 <fputs@plt+0x17878>
   68944:	mov	r1, r0
   68948:	mov	r3, #1
   6894c:	sub	r2, r4, #28
   68950:	mov	r0, r5
   68954:	str	r1, [r4, #-60]	; 0xffffffc4
   68958:	bl	1d5a0 <fputs@plt+0xc458>
   6895c:	b	67104 <fputs@plt+0x55fbc>
   68960:	add	r2, fp, r6
   68964:	mov	r1, #0
   68968:	ldr	r0, [r5]
   6896c:	ldr	r2, [r2, #12]
   68970:	bl	289c0 <fputs@plt+0x17878>
   68974:	mov	r6, r0
   68978:	mov	r1, r0
   6897c:	mov	r3, #1
   68980:	sub	r2, r4, #28
   68984:	mov	r0, r5
   68988:	bl	1d5a0 <fputs@plt+0xc458>
   6898c:	str	r6, [r4, #-28]	; 0xffffffe4
   68990:	b	67104 <fputs@plt+0x55fbc>
   68994:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68998:	mov	r0, r5
   6899c:	cmp	r3, #0
   689a0:	ldrne	r2, [r5, #536]	; 0x218
   689a4:	strne	r2, [r3, #4]
   689a8:	add	r2, fp, r6
   689ac:	strne	r3, [r5, #536]	; 0x218
   689b0:	strne	r3, [r5, #540]	; 0x21c
   689b4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   689b8:	str	r3, [sp]
   689bc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   689c0:	ldr	r3, [r4, #-12]
   689c4:	ldr	r2, [r2, #12]
   689c8:	bl	5ed44 <fputs@plt+0x4dbfc>
   689cc:	b	67104 <fputs@plt+0x55fbc>
   689d0:	ldr	r3, [r4, #-92]	; 0xffffffa4
   689d4:	mov	r0, r5
   689d8:	cmp	r3, #0
   689dc:	ldrne	r2, [r5, #536]	; 0x218
   689e0:	strne	r2, [r3, #4]
   689e4:	mov	r2, #0
   689e8:	strne	r3, [r5, #536]	; 0x218
   689ec:	strne	r3, [r5, #540]	; 0x21c
   689f0:	ldr	r3, [r4, #-76]	; 0xffffffb4
   689f4:	str	r3, [sp]
   689f8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   689fc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68a00:	bl	5ed44 <fputs@plt+0x4dbfc>
   68a04:	b	67104 <fputs@plt+0x55fbc>
   68a08:	ldr	r3, [r4, #-12]
   68a0c:	str	r3, [r4, #-28]	; 0xffffffe4
   68a10:	b	67104 <fputs@plt+0x55fbc>
   68a14:	add	r2, r6, #12
   68a18:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68a1c:	add	r2, fp, r2
   68a20:	ldr	r0, [r5]
   68a24:	bl	28938 <fputs@plt+0x177f0>
   68a28:	str	r0, [r4, #-28]	; 0xffffffe4
   68a2c:	b	67104 <fputs@plt+0x55fbc>
   68a30:	add	r2, r6, #12
   68a34:	mov	r1, #0
   68a38:	ldr	r0, [r5]
   68a3c:	add	r2, fp, r2
   68a40:	bl	28938 <fputs@plt+0x177f0>
   68a44:	add	r2, fp, r6
   68a48:	str	r0, [r2, #12]
   68a4c:	b	67104 <fputs@plt+0x55fbc>
   68a50:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68a54:	add	r2, fp, r6
   68a58:	ldr	ip, [r2, #12]
   68a5c:	str	r3, [r4, #-24]	; 0xffffffe8
   68a60:	ldr	r3, [r2, #16]
   68a64:	add	r3, ip, r3
   68a68:	str	r3, [r4, #-20]	; 0xffffffec
   68a6c:	ldr	r3, [r4, #-12]
   68a70:	str	r3, [r4, #-28]	; 0xffffffe4
   68a74:	b	67104 <fputs@plt+0x55fbc>
   68a78:	ldr	r3, [r4, #8]
   68a7c:	add	r2, fp, r6
   68a80:	add	r0, r6, #12
   68a84:	mov	r1, r5
   68a88:	add	r0, fp, r0
   68a8c:	str	r3, [sp]
   68a90:	ldrb	r2, [r2, #10]
   68a94:	ldr	r3, [r4, #4]
   68a98:	bl	3057c <fputs@plt+0x1f434>
   68a9c:	b	67104 <fputs@plt+0x55fbc>
   68aa0:	ldr	r3, [r4, #8]
   68aa4:	add	r0, r6, #12
   68aa8:	mov	r2, #27
   68aac:	mov	r1, r5
   68ab0:	add	r0, fp, r0
   68ab4:	str	r3, [sp]
   68ab8:	ldr	r3, [r4, #4]
   68abc:	bl	3057c <fputs@plt+0x1f434>
   68ac0:	b	67104 <fputs@plt+0x55fbc>
   68ac4:	sub	r3, r4, #28
   68ac8:	mov	r1, #27
   68acc:	mov	r0, r5
   68ad0:	str	r3, [sp]
   68ad4:	mov	r3, #0
   68ad8:	mov	r2, r3
   68adc:	bl	30468 <fputs@plt+0x1f320>
   68ae0:	add	r3, r6, #12
   68ae4:	mov	r7, r0
   68ae8:	add	r3, fp, r3
   68aec:	mov	r1, #27
   68af0:	mov	r0, r5
   68af4:	str	r3, [sp]
   68af8:	mov	r3, #0
   68afc:	mov	r2, r3
   68b00:	bl	30468 <fputs@plt+0x1f320>
   68b04:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68b08:	add	r2, fp, r6
   68b0c:	mov	r1, #122	; 0x7a
   68b10:	ldr	ip, [r2, #12]
   68b14:	str	r3, [r4, #-24]	; 0xffffffe8
   68b18:	ldr	r3, [r2, #16]
   68b1c:	mov	r2, r7
   68b20:	add	r3, ip, r3
   68b24:	str	r3, [r4, #-20]	; 0xffffffec
   68b28:	mov	r3, #0
   68b2c:	str	r3, [sp]
   68b30:	mov	r3, r0
   68b34:	mov	r0, r5
   68b38:	bl	30468 <fputs@plt+0x1f320>
   68b3c:	str	r0, [r4, #-28]	; 0xffffffe4
   68b40:	b	67104 <fputs@plt+0x55fbc>
   68b44:	sub	r3, r4, #60	; 0x3c
   68b48:	mov	r1, #27
   68b4c:	mov	r0, r5
   68b50:	mov	r7, #0
   68b54:	str	r3, [sp]
   68b58:	mov	r3, #0
   68b5c:	mov	r2, r3
   68b60:	bl	30468 <fputs@plt+0x1f320>
   68b64:	sub	r3, r4, #28
   68b68:	mov	r8, r0
   68b6c:	mov	r1, #27
   68b70:	mov	r0, r5
   68b74:	str	r3, [sp]
   68b78:	mov	r3, #0
   68b7c:	mov	r2, r3
   68b80:	bl	30468 <fputs@plt+0x1f320>
   68b84:	add	r3, r6, #12
   68b88:	mov	r9, r0
   68b8c:	add	r3, fp, r3
   68b90:	mov	r1, #27
   68b94:	mov	r0, r5
   68b98:	str	r3, [sp]
   68b9c:	mov	r3, #0
   68ba0:	mov	r2, r3
   68ba4:	bl	30468 <fputs@plt+0x1f320>
   68ba8:	mov	r3, r0
   68bac:	mov	r2, r9
   68bb0:	str	r7, [sp]
   68bb4:	mov	r1, #122	; 0x7a
   68bb8:	mov	r0, r5
   68bbc:	bl	30468 <fputs@plt+0x1f320>
   68bc0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   68bc4:	add	r2, fp, r6
   68bc8:	mov	r1, #122	; 0x7a
   68bcc:	ldr	ip, [r2, #12]
   68bd0:	str	r3, [r4, #-56]	; 0xffffffc8
   68bd4:	ldr	r3, [r2, #16]
   68bd8:	mov	r2, r8
   68bdc:	add	r3, ip, r3
   68be0:	str	r3, [r4, #-52]	; 0xffffffcc
   68be4:	mov	r3, r0
   68be8:	mov	r0, r5
   68bec:	str	r7, [sp]
   68bf0:	bl	30468 <fputs@plt+0x1f320>
   68bf4:	str	r0, [r4, #-60]	; 0xffffffc4
   68bf8:	b	67104 <fputs@plt+0x55fbc>
   68bfc:	add	r8, fp, r6
   68c00:	add	r2, sp, #104	; 0x68
   68c04:	add	r3, r8, #12
   68c08:	ldm	r3, {r0, r1}
   68c0c:	stm	r2, {r0, r1}
   68c10:	ldr	r0, [sp, #108]	; 0x6c
   68c14:	cmp	r0, #1
   68c18:	bls	68cac <fputs@plt+0x57b64>
   68c1c:	ldr	r3, [sp, #104]	; 0x68
   68c20:	ldrb	r1, [r3]
   68c24:	cmp	r1, #35	; 0x23
   68c28:	bne	68cac <fputs@plt+0x57b64>
   68c2c:	ldrb	ip, [r3, #1]
   68c30:	ldr	r1, [pc, #4084]	; 69c2c <fputs@plt+0x58ae4>
   68c34:	add	r1, r1, ip
   68c38:	ldrb	r1, [r1, #320]	; 0x140
   68c3c:	tst	r1, #4
   68c40:	beq	68cac <fputs@plt+0x57b64>
   68c44:	add	r7, fp, r7, lsl #4
   68c48:	str	r3, [r8, #16]
   68c4c:	add	r3, r3, r0
   68c50:	str	r3, [r7, #20]
   68c54:	ldrb	r6, [r5, #18]
   68c58:	cmp	r6, #0
   68c5c:	bne	68c74 <fputs@plt+0x57b2c>
   68c60:	ldr	r1, [pc, #4040]	; 69c30 <fputs@plt+0x58ae8>
   68c64:	mov	r0, r5
   68c68:	bl	2fdcc <fputs@plt+0x1ec84>
   68c6c:	str	r6, [r8, #12]
   68c70:	b	67104 <fputs@plt+0x55fbc>
   68c74:	mov	r3, #0
   68c78:	mov	r1, #157	; 0x9d
   68c7c:	str	r2, [sp]
   68c80:	mov	r0, r5
   68c84:	mov	r2, r3
   68c88:	bl	30468 <fputs@plt+0x1f320>
   68c8c:	cmp	r0, #0
   68c90:	str	r0, [r8, #12]
   68c94:	beq	67104 <fputs@plt+0x55fbc>
   68c98:	add	r1, r0, #28
   68c9c:	ldr	r0, [sp, #104]	; 0x68
   68ca0:	add	r0, r0, #1
   68ca4:	bl	13a30 <fputs@plt+0x28e8>
   68ca8:	b	67104 <fputs@plt+0x55fbc>
   68cac:	ldr	r3, [sp, #108]	; 0x6c
   68cb0:	add	r0, r6, #12
   68cb4:	mov	r2, #135	; 0x87
   68cb8:	mov	r1, r5
   68cbc:	add	r0, fp, r0
   68cc0:	str	r3, [sp]
   68cc4:	ldr	r3, [sp, #104]	; 0x68
   68cc8:	bl	3057c <fputs@plt+0x1f434>
   68ccc:	add	r2, fp, r6
   68cd0:	ldr	sl, [r2, #12]
   68cd4:	cmp	sl, #0
   68cd8:	beq	67104 <fputs@plt+0x55fbc>
   68cdc:	ldr	r7, [sl, #8]
   68ce0:	ldr	r8, [r5]
   68ce4:	ldrb	r3, [r7, #1]
   68ce8:	cmp	r3, #0
   68cec:	bne	68d38 <fputs@plt+0x57bf0>
   68cf0:	add	r2, r5, #444	; 0x1bc
   68cf4:	ldrh	r3, [r2]
   68cf8:	add	r3, r3, #1
   68cfc:	sxth	r3, r3
   68d00:	strh	r3, [r2]
   68d04:	strh	r3, [sl, #32]
   68d08:	ldr	r3, [r5, #68]	; 0x44
   68d0c:	cmp	r3, #0
   68d10:	bne	67104 <fputs@plt+0x55fbc>
   68d14:	add	r3, r5, #444	; 0x1bc
   68d18:	ldrsh	r2, [r3]
   68d1c:	ldr	r3, [r8, #128]	; 0x80
   68d20:	cmp	r2, r3
   68d24:	ble	67104 <fputs@plt+0x55fbc>
   68d28:	ldr	r1, [pc, #3844]	; 69c34 <fputs@plt+0x58aec>
   68d2c:	mov	r0, r5
   68d30:	bl	2fdcc <fputs@plt+0x1ec84>
   68d34:	b	67104 <fputs@plt+0x55fbc>
   68d38:	mov	r0, r7
   68d3c:	bl	16878 <fputs@plt+0x5730>
   68d40:	ldrb	r3, [r7]
   68d44:	mov	r9, r0
   68d48:	cmp	r3, #63	; 0x3f
   68d4c:	ldrne	r3, [r5, #448]	; 0x1c0
   68d50:	movne	r6, #0
   68d54:	strne	r3, [sp, #36]	; 0x24
   68d58:	bne	68e7c <fputs@plt+0x57d34>
   68d5c:	mov	r3, #1
   68d60:	sub	r2, r0, #1
   68d64:	add	r1, sp, #96	; 0x60
   68d68:	add	r0, r7, r3
   68d6c:	bl	13598 <fputs@plt+0x2450>
   68d70:	ldrd	r2, [sp, #96]	; 0x60
   68d74:	cmp	r2, #1
   68d78:	sxth	r6, r2
   68d7c:	sbcs	r1, r3, #0
   68d80:	movlt	r1, #1
   68d84:	movge	r1, #0
   68d88:	strh	r6, [sl, #32]
   68d8c:	cmp	r0, #0
   68d90:	moveq	r0, r1
   68d94:	movne	r0, #1
   68d98:	cmp	r0, #0
   68d9c:	bne	68db4 <fputs@plt+0x57c6c>
   68da0:	ldr	r0, [r8, #128]	; 0x80
   68da4:	asr	r1, r0, #31
   68da8:	cmp	r0, r2
   68dac:	sbcs	r3, r1, r3
   68db0:	bge	68dc8 <fputs@plt+0x57c80>
   68db4:	ldr	r1, [pc, #3708]	; 69c38 <fputs@plt+0x58af0>
   68db8:	mov	r0, r5
   68dbc:	mov	r6, #0
   68dc0:	ldr	r2, [r8, #128]	; 0x80
   68dc4:	bl	2fdcc <fputs@plt+0x1ec84>
   68dc8:	add	ip, r5, #444	; 0x1bc
   68dcc:	ldrd	r2, [sp, #96]	; 0x60
   68dd0:	ldrsh	r0, [ip]
   68dd4:	asr	r1, r0, #31
   68dd8:	cmp	r0, r2
   68ddc:	sbcs	r1, r1, r3
   68de0:	strhlt	r2, [ip]
   68de4:	cmp	r6, #0
   68de8:	ble	68d08 <fputs@plt+0x57bc0>
   68dec:	ldr	r3, [r5, #448]	; 0x1c0
   68df0:	cmp	r6, r3
   68df4:	ble	68e34 <fputs@plt+0x57cec>
   68df8:	lsl	r2, r6, #2
   68dfc:	mov	r3, #0
   68e00:	mov	r0, r8
   68e04:	ldr	r1, [r5, #476]	; 0x1dc
   68e08:	bl	256fc <fputs@plt+0x145b4>
   68e0c:	cmp	r0, #0
   68e10:	beq	67104 <fputs@plt+0x55fbc>
   68e14:	ldr	r3, [r5, #448]	; 0x1c0
   68e18:	mov	r1, #0
   68e1c:	str	r0, [r5, #476]	; 0x1dc
   68e20:	sub	r2, r6, r3
   68e24:	add	r0, r0, r3, lsl #2
   68e28:	lsl	r2, r2, #2
   68e2c:	bl	10f20 <memset@plt>
   68e30:	str	r6, [r5, #448]	; 0x1c0
   68e34:	ldr	r3, [r5, #476]	; 0x1dc
   68e38:	sub	r6, r6, #-1073741823	; 0xc0000001
   68e3c:	ldr	r1, [r3, r6, lsl #2]
   68e40:	ldrb	r3, [r7]
   68e44:	cmp	r3, #63	; 0x3f
   68e48:	bne	68e54 <fputs@plt+0x57d0c>
   68e4c:	cmp	r1, #0
   68e50:	bne	68d08 <fputs@plt+0x57bc0>
   68e54:	mov	r0, r8
   68e58:	bl	1c334 <fputs@plt+0xb1ec>
   68e5c:	ldr	sl, [r5, #476]	; 0x1dc
   68e60:	mov	r2, r9
   68e64:	mov	r3, #0
   68e68:	mov	r1, r7
   68e6c:	mov	r0, r8
   68e70:	bl	1d4b0 <fputs@plt+0xc368>
   68e74:	str	r0, [sl, r6, lsl #2]
   68e78:	b	68d08 <fputs@plt+0x57bc0>
   68e7c:	ldr	r2, [sp, #36]	; 0x24
   68e80:	sxth	r3, r6
   68e84:	cmp	r3, r2
   68e88:	bge	68ec0 <fputs@plt+0x57d78>
   68e8c:	ldr	r2, [r5, #476]	; 0x1dc
   68e90:	add	r6, r6, #1
   68e94:	ldr	r0, [r2, r3, lsl #2]
   68e98:	cmp	r0, #0
   68e9c:	beq	68e7c <fputs@plt+0x57d34>
   68ea0:	mov	r1, r7
   68ea4:	bl	11124 <strcmp@plt>
   68ea8:	cmp	r0, #0
   68eac:	bne	68e7c <fputs@plt+0x57d34>
   68eb0:	sxth	r6, r6
   68eb4:	cmp	r6, #0
   68eb8:	strh	r6, [sl, #32]
   68ebc:	bne	68de4 <fputs@plt+0x57c9c>
   68ec0:	add	r3, r5, #444	; 0x1bc
   68ec4:	ldrh	r6, [r3]
   68ec8:	add	r6, r6, #1
   68ecc:	sxth	r6, r6
   68ed0:	strh	r6, [r3]
   68ed4:	strh	r6, [sl, #32]
   68ed8:	b	68de4 <fputs@plt+0x57c9c>
   68edc:	add	r3, fp, r6
   68ee0:	ldr	r7, [r4, #-28]	; 0xffffffe4
   68ee4:	ldr	r3, [r3, #16]
   68ee8:	cmp	r3, #0
   68eec:	beq	68f24 <fputs@plt+0x57ddc>
   68ef0:	add	r2, r6, #12
   68ef4:	mov	r3, #1
   68ef8:	ldr	r0, [r5]
   68efc:	add	r2, fp, r2
   68f00:	mov	r1, #95	; 0x5f
   68f04:	bl	1d670 <fputs@plt+0xc528>
   68f08:	cmp	r0, #0
   68f0c:	beq	68f24 <fputs@plt+0x57ddc>
   68f10:	ldr	r3, [r0, #4]
   68f14:	str	r7, [r0, #12]
   68f18:	mov	r7, r0
   68f1c:	orr	r3, r3, #4352	; 0x1100
   68f20:	str	r3, [r0, #4]
   68f24:	add	r2, fp, r6
   68f28:	str	r7, [r4, #-28]	; 0xffffffe4
   68f2c:	ldr	ip, [r2, #12]
   68f30:	ldr	r3, [r2, #16]
   68f34:	add	r3, ip, r3
   68f38:	str	r3, [r4, #-20]	; 0xffffffec
   68f3c:	b	67104 <fputs@plt+0x55fbc>
   68f40:	ldr	r3, [r4, #-76]	; 0xffffffb4
   68f44:	add	r2, fp, r6
   68f48:	mov	r1, #38	; 0x26
   68f4c:	mov	r0, r5
   68f50:	ldr	ip, [r2, #12]
   68f54:	str	r3, [r4, #-72]	; 0xffffffb8
   68f58:	ldr	r3, [r2, #16]
   68f5c:	add	r3, ip, r3
   68f60:	str	r3, [r4, #-68]	; 0xffffffbc
   68f64:	sub	r3, r4, #12
   68f68:	str	r3, [sp]
   68f6c:	mov	r3, #0
   68f70:	ldr	r2, [r4, #-44]	; 0xffffffd4
   68f74:	bl	30468 <fputs@plt+0x1f320>
   68f78:	str	r0, [r4, #-76]	; 0xffffffb4
   68f7c:	b	67104 <fputs@plt+0x55fbc>
   68f80:	ldr	r3, [r4, #-12]
   68f84:	sub	r7, r4, #60	; 0x3c
   68f88:	cmp	r3, #0
   68f8c:	beq	68fb4 <fputs@plt+0x57e6c>
   68f90:	ldr	r1, [r5]
   68f94:	ldr	r2, [r3]
   68f98:	ldr	r3, [r1, #116]	; 0x74
   68f9c:	cmp	r2, r3
   68fa0:	ble	68fb4 <fputs@plt+0x57e6c>
   68fa4:	mov	r2, r7
   68fa8:	ldr	r1, [pc, #3212]	; 69c3c <fputs@plt+0x58af4>
   68fac:	mov	r0, r5
   68fb0:	bl	2fdcc <fputs@plt+0x1ec84>
   68fb4:	mov	r2, r7
   68fb8:	mov	r0, r5
   68fbc:	ldr	r1, [r4, #-12]
   68fc0:	bl	30418 <fputs@plt+0x1f2d0>
   68fc4:	add	r2, fp, r6
   68fc8:	cmp	r0, #0
   68fcc:	ldr	lr, [r4, #-60]	; 0xffffffc4
   68fd0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68fd4:	ldr	ip, [r2, #12]
   68fd8:	ldr	r3, [r2, #16]
   68fdc:	sub	r2, r1, #1
   68fe0:	clz	r2, r2
   68fe4:	lsr	r2, r2, #5
   68fe8:	moveq	r2, #0
   68fec:	cmp	r2, #0
   68ff0:	add	r3, ip, r3
   68ff4:	ldrne	r2, [r0, #4]
   68ff8:	orrne	r2, r2, #16
   68ffc:	strne	r2, [r0, #4]
   69000:	str	r0, [r4, #-60]	; 0xffffffc4
   69004:	str	lr, [r4, #-56]	; 0xffffffc8
   69008:	str	r3, [r4, #-52]	; 0xffffffcc
   6900c:	b	67104 <fputs@plt+0x55fbc>
   69010:	sub	r2, r4, #44	; 0x2c
   69014:	mov	r1, #0
   69018:	mov	r0, r5
   6901c:	bl	30418 <fputs@plt+0x1f2d0>
   69020:	add	r2, fp, r6
   69024:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69028:	ldr	ip, [r2, #12]
   6902c:	ldr	r3, [r2, #16]
   69030:	strd	r0, [r4, #-44]	; 0xffffffd4
   69034:	add	r3, ip, r3
   69038:	str	r3, [r4, #-36]	; 0xffffffdc
   6903c:	b	67104 <fputs@plt+0x55fbc>
   69040:	add	r8, r6, #12
   69044:	mov	r1, #0
   69048:	add	r7, fp, r8
   6904c:	mov	r0, r5
   69050:	mov	r2, r7
   69054:	bl	30418 <fputs@plt+0x1f2d0>
   69058:	add	r2, fp, r6
   6905c:	ldr	ip, [fp, r8]
   69060:	ldr	r3, [r2, #16]
   69064:	str	r0, [fp, r8]
   69068:	str	ip, [r7, #4]
   6906c:	add	r3, ip, r3
   69070:	str	r3, [r7, #8]
   69074:	b	67104 <fputs@plt+0x55fbc>
   69078:	mov	r3, #0
   6907c:	add	r2, fp, r6
   69080:	add	r7, fp, r7, lsl #4
   69084:	mov	r0, r5
   69088:	str	r3, [sp]
   6908c:	ldrb	r1, [r4, #-14]
   69090:	ldr	r3, [r2, #12]
   69094:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69098:	bl	30468 <fputs@plt+0x1f320>
   6909c:	str	r0, [r4, #-28]	; 0xffffffe4
   690a0:	ldr	r3, [r7, #20]
   690a4:	str	r3, [r4, #-20]	; 0xffffffec
   690a8:	b	67104 <fputs@plt+0x55fbc>
   690ac:	add	r7, r7, #1
   690b0:	mov	r3, #0
   690b4:	add	r7, fp, r7, lsl #4
   690b8:	str	r3, [r7, #4]
   690bc:	b	67104 <fputs@plt+0x55fbc>
   690c0:	add	r2, fp, r6
   690c4:	sub	r3, r4, #12
   690c8:	add	r6, r2, #12
   690cc:	ldm	r6, {r0, r1}
   690d0:	stm	r3, {r0, r1}
   690d4:	mov	r3, #1
   690d8:	str	r3, [r4, #-4]
   690dc:	b	67104 <fputs@plt+0x55fbc>
   690e0:	add	r2, fp, r6
   690e4:	mov	r1, #0
   690e8:	ldr	r0, [r5]
   690ec:	add	r7, fp, r7, lsl #4
   690f0:	ldr	r2, [r2, #12]
   690f4:	bl	289c0 <fputs@plt+0x17878>
   690f8:	mov	r1, r0
   690fc:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69100:	ldr	r0, [r5]
   69104:	bl	289c0 <fputs@plt+0x17878>
   69108:	mov	r1, r0
   6910c:	sub	r2, r4, #12
   69110:	mov	r0, r5
   69114:	bl	30418 <fputs@plt+0x1f2d0>
   69118:	mov	r2, r4
   6911c:	ldr	r1, [r4, #-4]
   69120:	str	r0, [r2, #-28]!	; 0xffffffe4
   69124:	mov	r0, r5
   69128:	bl	305cc <fputs@plt+0x1f484>
   6912c:	ldr	r3, [r7, #20]
   69130:	str	r3, [r4, #-20]	; 0xffffffec
   69134:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69138:	cmp	r3, #0
   6913c:	ldrne	r2, [r3, #4]
   69140:	orrne	r2, r2, #128	; 0x80
   69144:	strne	r2, [r3, #4]
   69148:	b	67104 <fputs@plt+0x55fbc>
   6914c:	mov	r1, #0
   69150:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69154:	add	r7, fp, r7, lsl #4
   69158:	ldr	r0, [r5]
   6915c:	bl	289c0 <fputs@plt+0x17878>
   69160:	mov	r1, r0
   69164:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69168:	ldr	r0, [r5]
   6916c:	bl	289c0 <fputs@plt+0x17878>
   69170:	add	r2, fp, r6
   69174:	mov	r1, r0
   69178:	ldr	r0, [r5]
   6917c:	ldr	r2, [r2, #12]
   69180:	bl	289c0 <fputs@plt+0x17878>
   69184:	mov	r1, r0
   69188:	sub	r2, r4, #44	; 0x2c
   6918c:	mov	r0, r5
   69190:	bl	30418 <fputs@plt+0x1f2d0>
   69194:	mov	r2, r4
   69198:	ldr	r1, [r4, #-36]	; 0xffffffdc
   6919c:	str	r0, [r2, #-60]!	; 0xffffffc4
   691a0:	mov	r0, r5
   691a4:	bl	305cc <fputs@plt+0x1f484>
   691a8:	ldr	r3, [r7, #20]
   691ac:	str	r3, [r4, #-52]	; 0xffffffcc
   691b0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   691b4:	cmp	r3, #0
   691b8:	ldrne	r2, [r3, #4]
   691bc:	orrne	r2, r2, #128	; 0x80
   691c0:	strne	r2, [r3, #4]
   691c4:	b	67104 <fputs@plt+0x55fbc>
   691c8:	mov	r3, #0
   691cc:	add	r6, fp, r6
   691d0:	mov	r0, r5
   691d4:	str	r3, [sp]
   691d8:	ldrb	r1, [r6, #10]
   691dc:	ldr	r2, [r4, #-12]
   691e0:	bl	30468 <fputs@plt+0x1f320>
   691e4:	ldrd	r2, [r6, #12]
   691e8:	str	r0, [r4, #-12]
   691ec:	add	r3, r3, r2
   691f0:	str	r3, [r4, #-4]
   691f4:	b	67104 <fputs@plt+0x55fbc>
   691f8:	mov	r3, #0
   691fc:	mov	r1, #77	; 0x4d
   69200:	mov	r0, r5
   69204:	str	r3, [sp]
   69208:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6920c:	bl	30468 <fputs@plt+0x1f320>
   69210:	add	r2, fp, r6
   69214:	ldr	ip, [r2, #12]
   69218:	ldr	r3, [r2, #16]
   6921c:	str	r0, [r4, #-28]	; 0xffffffe4
   69220:	add	r3, ip, r3
   69224:	str	r3, [r4, #-20]	; 0xffffffec
   69228:	b	67104 <fputs@plt+0x55fbc>
   6922c:	mov	r8, #0
   69230:	add	r6, fp, r6
   69234:	add	r7, fp, r7, lsl #4
   69238:	mov	r1, #73	; 0x49
   6923c:	mov	r0, r5
   69240:	str	r8, [sp]
   69244:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69248:	ldr	r3, [r6, #12]
   6924c:	bl	30468 <fputs@plt+0x1f320>
   69250:	str	r0, [r4, #-28]	; 0xffffffe4
   69254:	mov	r9, r0
   69258:	ldr	r3, [r7, #20]
   6925c:	str	r3, [r4, #-20]	; 0xffffffec
   69260:	ldr	r3, [r6, #12]
   69264:	cmp	r0, r8
   69268:	cmpne	r3, r8
   6926c:	beq	67104 <fputs@plt+0x55fbc>
   69270:	ldrb	r3, [r3]
   69274:	cmp	r3, #101	; 0x65
   69278:	bne	67104 <fputs@plt+0x55fbc>
   6927c:	mov	r3, #76	; 0x4c
   69280:	ldr	r0, [r5]
   69284:	strb	r3, [r9]
   69288:	ldr	r1, [r9, #16]
   6928c:	bl	200a0 <fputs@plt+0xef58>
   69290:	str	r8, [r9, #16]
   69294:	b	67104 <fputs@plt+0x55fbc>
   69298:	mov	r8, #0
   6929c:	add	r6, fp, r6
   692a0:	add	r7, fp, r7, lsl #4
   692a4:	mov	r1, #148	; 0x94
   692a8:	mov	r0, r5
   692ac:	str	r8, [sp]
   692b0:	ldr	r2, [r4, #-44]	; 0xffffffd4
   692b4:	ldr	r3, [r6, #12]
   692b8:	bl	30468 <fputs@plt+0x1f320>
   692bc:	str	r0, [r4, #-44]	; 0xffffffd4
   692c0:	mov	r9, r0
   692c4:	ldr	r3, [r7, #20]
   692c8:	str	r3, [r4, #-36]	; 0xffffffdc
   692cc:	ldr	r3, [r6, #12]
   692d0:	cmp	r0, r8
   692d4:	cmpne	r3, r8
   692d8:	beq	67104 <fputs@plt+0x55fbc>
   692dc:	ldrb	r3, [r3]
   692e0:	cmp	r3, #101	; 0x65
   692e4:	bne	67104 <fputs@plt+0x55fbc>
   692e8:	mov	r3, #77	; 0x4d
   692ec:	ldr	r0, [r5]
   692f0:	strb	r3, [r9]
   692f4:	ldr	r1, [r9, #16]
   692f8:	bl	200a0 <fputs@plt+0xef58>
   692fc:	str	r8, [r9, #16]
   69300:	b	67104 <fputs@plt+0x55fbc>
   69304:	ldr	r3, [r4, #-12]
   69308:	add	r2, fp, r6
   6930c:	mov	r0, r5
   69310:	add	r7, fp, r7, lsl #4
   69314:	str	r3, [r4, #-8]
   69318:	mov	r3, #0
   6931c:	str	r3, [sp]
   69320:	ldrb	r1, [r4, #-14]
   69324:	ldr	r2, [r2, #12]
   69328:	bl	30468 <fputs@plt+0x1f320>
   6932c:	str	r0, [r4, #-12]
   69330:	ldr	r3, [r7, #20]
   69334:	str	r3, [r4, #-4]
   69338:	b	67104 <fputs@plt+0x55fbc>
   6933c:	ldr	r3, [r4, #-12]
   69340:	add	r2, fp, r6
   69344:	mov	r1, #155	; 0x9b
   69348:	mov	r0, r5
   6934c:	add	r7, fp, r7, lsl #4
   69350:	str	r3, [r4, #-8]
   69354:	mov	r3, #0
   69358:	str	r3, [sp]
   6935c:	ldr	r2, [r2, #12]
   69360:	bl	30468 <fputs@plt+0x1f320>
   69364:	str	r0, [r4, #-12]
   69368:	ldr	r3, [r7, #20]
   6936c:	str	r3, [r4, #-4]
   69370:	b	67104 <fputs@plt+0x55fbc>
   69374:	ldr	r3, [r4, #-12]
   69378:	add	r2, fp, r6
   6937c:	mov	r1, #156	; 0x9c
   69380:	mov	r0, r5
   69384:	add	r7, fp, r7, lsl #4
   69388:	str	r3, [r4, #-8]
   6938c:	mov	r3, #0
   69390:	str	r3, [sp]
   69394:	ldr	r2, [r2, #12]
   69398:	bl	30468 <fputs@plt+0x1f320>
   6939c:	str	r0, [r4, #-12]
   693a0:	ldr	r3, [r7, #20]
   693a4:	str	r3, [r4, #-4]
   693a8:	b	67104 <fputs@plt+0x55fbc>
   693ac:	add	r2, fp, r6
   693b0:	mov	r3, #0
   693b4:	str	r3, [r2, #12]
   693b8:	b	67104 <fputs@plt+0x55fbc>
   693bc:	mov	r1, #0
   693c0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   693c4:	ldr	r0, [r5]
   693c8:	bl	289c0 <fputs@plt+0x17878>
   693cc:	add	r2, fp, r6
   693d0:	mov	r1, r0
   693d4:	ldr	r0, [r5]
   693d8:	ldr	r2, [r2, #12]
   693dc:	bl	289c0 <fputs@plt+0x17878>
   693e0:	mov	r3, #0
   693e4:	mov	r6, r0
   693e8:	mov	r1, #74	; 0x4a
   693ec:	mov	r0, r5
   693f0:	str	r3, [sp]
   693f4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   693f8:	bl	30468 <fputs@plt+0x1f320>
   693fc:	cmp	r0, #0
   69400:	str	r0, [r4, #-60]	; 0xffffffc4
   69404:	strne	r6, [r0, #20]
   69408:	bne	69418 <fputs@plt+0x582d0>
   6940c:	mov	r1, r6
   69410:	ldr	r0, [r5]
   69414:	bl	20124 <fputs@plt+0xefdc>
   69418:	add	r7, fp, r7, lsl #4
   6941c:	sub	r2, r4, #60	; 0x3c
   69420:	mov	r0, r5
   69424:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69428:	bl	305cc <fputs@plt+0x1f484>
   6942c:	ldr	r3, [r7, #20]
   69430:	str	r3, [r4, #-52]	; 0xffffffcc
   69434:	b	67104 <fputs@plt+0x55fbc>
   69438:	ldr	r8, [r4, #-12]
   6943c:	cmp	r8, #0
   69440:	bne	69490 <fputs@plt+0x58348>
   69444:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69448:	ldr	r0, [r5]
   6944c:	bl	200a0 <fputs@plt+0xef58>
   69450:	ldr	r3, [pc, #2024]	; 69c40 <fputs@plt+0x58af8>
   69454:	mov	r1, #132	; 0x84
   69458:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6945c:	add	r3, r3, r2, lsl #3
   69460:	mov	r2, r8
   69464:	str	r3, [sp]
   69468:	mov	r3, r8
   6946c:	mov	r0, r5
   69470:	bl	30468 <fputs@plt+0x1f320>
   69474:	str	r0, [r4, #-60]	; 0xffffffc4
   69478:	add	r2, fp, r6
   6947c:	ldr	ip, [r2, #12]
   69480:	ldr	r3, [r2, #16]
   69484:	add	r3, ip, r3
   69488:	str	r3, [r4, #-52]	; 0xffffffcc
   6948c:	b	67104 <fputs@plt+0x55fbc>
   69490:	ldr	r3, [r8]
   69494:	cmp	r3, #1
   69498:	mov	r3, #0
   6949c:	bne	694f0 <fputs@plt+0x583a8>
   694a0:	ldr	r2, [r8, #4]
   694a4:	mov	r1, r8
   694a8:	ldr	r0, [r5]
   694ac:	ldr	r7, [r2]
   694b0:	str	r3, [r2]
   694b4:	bl	20124 <fputs@plt+0xefdc>
   694b8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   694bc:	cmp	r7, #0
   694c0:	ldrne	r2, [r7, #4]
   694c4:	bicne	r2, r2, #256	; 0x100
   694c8:	orrne	r2, r2, #512	; 0x200
   694cc:	strne	r2, [r7, #4]
   694d0:	cmp	r3, #0
   694d4:	mov	r3, #0
   694d8:	movne	r1, #78	; 0x4e
   694dc:	moveq	r1, #79	; 0x4f
   694e0:	str	r3, [sp]
   694e4:	mov	r3, r7
   694e8:	ldr	r2, [r4, #-60]	; 0xffffffc4
   694ec:	b	6946c <fputs@plt+0x58324>
   694f0:	mov	r1, #75	; 0x4b
   694f4:	mov	r0, r5
   694f8:	str	r3, [sp]
   694fc:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69500:	bl	30468 <fputs@plt+0x1f320>
   69504:	cmp	r0, #0
   69508:	mov	r1, r0
   6950c:	str	r0, [r4, #-60]	; 0xffffffc4
   69510:	beq	69538 <fputs@plt+0x583f0>
   69514:	ldr	r3, [r4, #-12]
   69518:	mov	r0, r5
   6951c:	str	r3, [r1, #20]
   69520:	bl	303e8 <fputs@plt+0x1f2a0>
   69524:	sub	r2, r4, #60	; 0x3c
   69528:	mov	r0, r5
   6952c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69530:	bl	305cc <fputs@plt+0x1f484>
   69534:	b	69478 <fputs@plt+0x58330>
   69538:	ldr	r1, [r4, #-12]
   6953c:	ldr	r0, [r5]
   69540:	bl	20124 <fputs@plt+0xefdc>
   69544:	b	69524 <fputs@plt+0x583dc>
   69548:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6954c:	add	r2, fp, r6
   69550:	mov	r1, #119	; 0x77
   69554:	mov	r0, r5
   69558:	ldr	ip, [r2, #12]
   6955c:	str	r3, [r4, #-24]	; 0xffffffe8
   69560:	ldr	r3, [r2, #16]
   69564:	add	r3, ip, r3
   69568:	str	r3, [r4, #-20]	; 0xffffffec
   6956c:	mov	r3, #0
   69570:	mov	r2, r3
   69574:	str	r3, [sp]
   69578:	bl	30468 <fputs@plt+0x1f320>
   6957c:	cmp	r0, #0
   69580:	mov	r1, r0
   69584:	str	r0, [r4, #-28]	; 0xffffffe4
   69588:	beq	695b0 <fputs@plt+0x58468>
   6958c:	ldr	r3, [r4, #-12]
   69590:	mov	r0, r5
   69594:	str	r3, [r1, #20]
   69598:	ldr	r3, [r1, #4]
   6959c:	orr	r3, r3, #2097152	; 0x200000
   695a0:	orr	r3, r3, #2048	; 0x800
   695a4:	str	r3, [r1, #4]
   695a8:	bl	303e8 <fputs@plt+0x1f2a0>
   695ac:	b	67104 <fputs@plt+0x55fbc>
   695b0:	ldr	r1, [r4, #-12]
   695b4:	ldr	r0, [r5]
   695b8:	bl	20098 <fputs@plt+0xef50>
   695bc:	b	67104 <fputs@plt+0x55fbc>
   695c0:	mov	r3, #0
   695c4:	mov	r1, #75	; 0x4b
   695c8:	mov	r0, r5
   695cc:	str	r3, [sp]
   695d0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   695d4:	bl	30468 <fputs@plt+0x1f320>
   695d8:	cmp	r0, #0
   695dc:	mov	r1, r0
   695e0:	str	r0, [r4, #-60]	; 0xffffffc4
   695e4:	beq	69630 <fputs@plt+0x584e8>
   695e8:	ldr	r3, [r4, #-12]
   695ec:	mov	r0, r5
   695f0:	str	r3, [r1, #20]
   695f4:	ldr	r3, [r1, #4]
   695f8:	orr	r3, r3, #2097152	; 0x200000
   695fc:	orr	r3, r3, #2048	; 0x800
   69600:	str	r3, [r1, #4]
   69604:	bl	303e8 <fputs@plt+0x1f2a0>
   69608:	sub	r2, r4, #60	; 0x3c
   6960c:	mov	r0, r5
   69610:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69614:	bl	305cc <fputs@plt+0x1f484>
   69618:	add	r2, fp, r6
   6961c:	ldr	ip, [r2, #12]
   69620:	ldr	r3, [r2, #16]
   69624:	add	r3, ip, r3
   69628:	str	r3, [r4, #-52]	; 0xffffffcc
   6962c:	b	67104 <fputs@plt+0x55fbc>
   69630:	ldr	r1, [r4, #-12]
   69634:	ldr	r0, [r5]
   69638:	bl	20098 <fputs@plt+0xef50>
   6963c:	b	69608 <fputs@plt+0x584c0>
   69640:	add	r3, r6, #12
   69644:	mov	r7, #0
   69648:	ldr	r0, [r5]
   6964c:	add	r3, fp, r3
   69650:	sub	r2, r4, #12
   69654:	mov	r1, #0
   69658:	bl	284e4 <fputs@plt+0x1739c>
   6965c:	mov	r9, r0
   69660:	mov	r3, r7
   69664:	str	r7, [sp]
   69668:	mov	r1, #75	; 0x4b
   6966c:	mov	r0, r5
   69670:	ldr	r2, [r4, #-44]	; 0xffffffd4
   69674:	bl	30468 <fputs@plt+0x1f320>
   69678:	cmp	r0, r7
   6967c:	mov	r8, r0
   69680:	str	r0, [r4, #-44]	; 0xffffffd4
   69684:	beq	69708 <fputs@plt+0x585c0>
   69688:	mov	r3, r7
   6968c:	mov	r1, r7
   69690:	str	r7, [sp]
   69694:	mov	r2, r9
   69698:	mov	r0, r5
   6969c:	str	r7, [sp, #4]
   696a0:	str	r7, [sp, #8]
   696a4:	str	r7, [sp, #12]
   696a8:	str	r7, [sp, #16]
   696ac:	str	r7, [sp, #20]
   696b0:	bl	28b74 <fputs@plt+0x17a2c>
   696b4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   696b8:	ldr	r3, [r1, #4]
   696bc:	str	r0, [r8, #20]
   696c0:	mov	r0, r5
   696c4:	orr	r3, r3, #2097152	; 0x200000
   696c8:	orr	r3, r3, #2048	; 0x800
   696cc:	str	r3, [r1, #4]
   696d0:	bl	303e8 <fputs@plt+0x1f2a0>
   696d4:	sub	r2, r4, #44	; 0x2c
   696d8:	mov	r0, r5
   696dc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   696e0:	bl	305cc <fputs@plt+0x1f484>
   696e4:	add	r2, fp, r6
   696e8:	ldr	ip, [r2, #12]
   696ec:	cmp	ip, #0
   696f0:	ldrne	r3, [r2, #16]
   696f4:	ldrdeq	r2, [r4, #-12]
   696f8:	addne	r3, ip, r3
   696fc:	addeq	r3, r3, r2
   69700:	str	r3, [r4, #-36]	; 0xffffffdc
   69704:	b	67104 <fputs@plt+0x55fbc>
   69708:	mov	r1, r9
   6970c:	ldr	r0, [r5]
   69710:	bl	209b0 <fputs@plt+0xf868>
   69714:	b	696d4 <fputs@plt+0x5858c>
   69718:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6971c:	add	r2, fp, r6
   69720:	mov	r1, #20
   69724:	mov	r0, r5
   69728:	ldr	ip, [r2, #12]
   6972c:	str	r3, [r4, #-40]	; 0xffffffd8
   69730:	ldr	r3, [r2, #16]
   69734:	add	r3, ip, r3
   69738:	str	r3, [r4, #-36]	; 0xffffffdc
   6973c:	mov	r3, #0
   69740:	mov	r2, r3
   69744:	str	r3, [sp]
   69748:	bl	30468 <fputs@plt+0x1f320>
   6974c:	cmp	r0, #0
   69750:	mov	r1, r0
   69754:	str	r0, [r4, #-44]	; 0xffffffd4
   69758:	beq	69780 <fputs@plt+0x58638>
   6975c:	ldr	r3, [r4, #-12]
   69760:	mov	r0, r5
   69764:	str	r3, [r1, #20]
   69768:	ldr	r3, [r1, #4]
   6976c:	orr	r3, r3, #2097152	; 0x200000
   69770:	orr	r3, r3, #2048	; 0x800
   69774:	str	r3, [r1, #4]
   69778:	bl	303e8 <fputs@plt+0x1f2a0>
   6977c:	b	67104 <fputs@plt+0x55fbc>
   69780:	ldr	r1, [r4, #-12]
   69784:	ldr	r0, [r5]
   69788:	bl	20098 <fputs@plt+0xef50>
   6978c:	b	67104 <fputs@plt+0x55fbc>
   69790:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69794:	add	r2, fp, r6
   69798:	mov	r1, #136	; 0x88
   6979c:	mov	r0, r5
   697a0:	ldr	ip, [r2, #12]
   697a4:	str	r3, [r4, #-56]	; 0xffffffc8
   697a8:	ldr	r3, [r2, #16]
   697ac:	add	r3, ip, r3
   697b0:	str	r3, [r4, #-52]	; 0xffffffcc
   697b4:	mov	r3, #0
   697b8:	str	r3, [sp]
   697bc:	ldr	r2, [r4, #-44]	; 0xffffffd4
   697c0:	bl	30468 <fputs@plt+0x1f320>
   697c4:	cmp	r0, #0
   697c8:	str	r0, [r4, #-60]	; 0xffffffc4
   697cc:	beq	69800 <fputs@plt+0x586b8>
   697d0:	ldr	r0, [r4, #-28]	; 0xffffffe4
   697d4:	ldr	r2, [r4, #-12]
   697d8:	cmp	r2, #0
   697dc:	beq	697ec <fputs@plt+0x586a4>
   697e0:	mov	r1, r0
   697e4:	ldr	r0, [r5]
   697e8:	bl	289c0 <fputs@plt+0x17878>
   697ec:	ldr	r1, [r4, #-60]	; 0xffffffc4
   697f0:	str	r0, [r1, #20]
   697f4:	mov	r0, r5
   697f8:	bl	303e8 <fputs@plt+0x1f2a0>
   697fc:	b	67104 <fputs@plt+0x55fbc>
   69800:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69804:	ldr	r0, [r5]
   69808:	bl	20124 <fputs@plt+0xefdc>
   6980c:	ldr	r1, [r4, #-12]
   69810:	ldr	r0, [r5]
   69814:	bl	200a0 <fputs@plt+0xef58>
   69818:	b	67104 <fputs@plt+0x55fbc>
   6981c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69820:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69824:	ldr	r0, [r5]
   69828:	bl	289c0 <fputs@plt+0x17878>
   6982c:	add	r2, fp, r6
   69830:	mov	r1, r0
   69834:	str	r0, [r4, #-60]	; 0xffffffc4
   69838:	ldr	r0, [r5]
   6983c:	ldr	r2, [r2, #12]
   69840:	bl	289c0 <fputs@plt+0x17878>
   69844:	str	r0, [r4, #-60]	; 0xffffffc4
   69848:	b	67104 <fputs@plt+0x55fbc>
   6984c:	mov	r1, #0
   69850:	ldr	r2, [r4, #-28]	; 0xffffffe4
   69854:	ldr	r0, [r5]
   69858:	bl	289c0 <fputs@plt+0x17878>
   6985c:	add	r2, fp, r6
   69860:	mov	r1, r0
   69864:	str	r0, [r4, #-44]	; 0xffffffd4
   69868:	ldr	r0, [r5]
   6986c:	ldr	r2, [r2, #12]
   69870:	bl	289c0 <fputs@plt+0x17878>
   69874:	str	r0, [r4, #-44]	; 0xffffffd4
   69878:	b	67104 <fputs@plt+0x55fbc>
   6987c:	add	r2, fp, r6
   69880:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69884:	ldr	r0, [r5]
   69888:	ldr	r2, [r2, #12]
   6988c:	bl	289c0 <fputs@plt+0x17878>
   69890:	str	r0, [r4, #-28]	; 0xffffffe4
   69894:	b	67104 <fputs@plt+0x55fbc>
   69898:	add	r6, fp, r6
   6989c:	mov	r1, #0
   698a0:	ldr	r0, [r5]
   698a4:	ldr	r2, [r6, #12]
   698a8:	bl	289c0 <fputs@plt+0x17878>
   698ac:	str	r0, [r6, #12]
   698b0:	b	67104 <fputs@plt+0x55fbc>
   698b4:	mov	r3, #0
   698b8:	sub	r2, r4, #60	; 0x3c
   698bc:	ldr	r0, [r5]
   698c0:	mov	r1, r3
   698c4:	bl	284e4 <fputs@plt+0x1739c>
   698c8:	ldr	r3, [r4, #-124]	; 0xffffff84
   698cc:	add	r2, fp, r6
   698d0:	sub	r1, r4, #108	; 0x6c
   698d4:	str	r3, [sp, #20]
   698d8:	mov	r3, #0
   698dc:	str	r3, [sp, #16]
   698e0:	ldr	r3, [r2, #12]
   698e4:	sub	r2, r4, #92	; 0x5c
   698e8:	str	r3, [sp, #12]
   698ec:	sub	r3, r4, #172	; 0xac
   698f0:	str	r3, [sp, #8]
   698f4:	ldr	r3, [r4, #-156]	; 0xffffff64
   698f8:	str	r3, [sp, #4]
   698fc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69900:	str	r3, [sp]
   69904:	mov	r3, r0
   69908:	mov	r0, r5
   6990c:	bl	6c7d8 <fputs@plt+0x5b690>
   69910:	b	67104 <fputs@plt+0x55fbc>
   69914:	add	r2, fp, r6
   69918:	mov	r3, #2
   6991c:	str	r3, [r2, #12]
   69920:	b	67104 <fputs@plt+0x55fbc>
   69924:	mov	r3, #0
   69928:	str	r3, [r4, #20]
   6992c:	b	67104 <fputs@plt+0x55fbc>
   69930:	ldr	r3, [r4, #-12]
   69934:	str	r3, [r4, #-28]	; 0xffffffe4
   69938:	b	67104 <fputs@plt+0x55fbc>
   6993c:	add	r2, fp, r6
   69940:	mov	r0, r5
   69944:	ldr	r3, [r2, #12]
   69948:	sub	r2, r4, #28
   6994c:	str	r3, [sp]
   69950:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69954:	ldr	r3, [r4, #-12]
   69958:	bl	35874 <fputs@plt+0x2472c>
   6995c:	str	r0, [r4, #-60]	; 0xffffffc4
   69960:	b	67104 <fputs@plt+0x55fbc>
   69964:	add	r2, fp, r6
   69968:	mov	r1, #0
   6996c:	ldr	r3, [r2, #12]
   69970:	mov	r0, r5
   69974:	sub	r2, r4, #28
   69978:	str	r3, [sp]
   6997c:	ldr	r3, [r4, #-12]
   69980:	bl	35874 <fputs@plt+0x2472c>
   69984:	str	r0, [r4, #-28]	; 0xffffffe4
   69988:	b	67104 <fputs@plt+0x55fbc>
   6998c:	ldr	r8, [r5]
   69990:	add	r2, fp, r6
   69994:	ldr	r9, [r2, #12]
   69998:	ldrb	r3, [r8, #69]	; 0x45
   6999c:	cmp	r3, #0
   699a0:	bne	699f4 <fputs@plt+0x588ac>
   699a4:	mov	r0, r5
   699a8:	ldr	r6, [r4, #-12]
   699ac:	bl	5d328 <fputs@plt+0x4c1e0>
   699b0:	subs	sl, r0, #0
   699b4:	bne	699f4 <fputs@plt+0x588ac>
   699b8:	mov	r0, r8
   699bc:	ldr	r2, [r9, #12]
   699c0:	ldr	r1, [r9, #16]
   699c4:	bl	156a8 <fputs@plt+0x4560>
   699c8:	subs	r7, r0, #0
   699cc:	bne	69a14 <fputs@plt+0x588cc>
   699d0:	cmp	r6, #0
   699d4:	bne	69a04 <fputs@plt+0x588bc>
   699d8:	mov	r3, r6
   699dc:	mov	r2, r9
   699e0:	ldr	r1, [pc, #604]	; 69c44 <fputs@plt+0x58afc>
   699e4:	mov	r0, r5
   699e8:	bl	2fdcc <fputs@plt+0x1ec84>
   699ec:	mov	r3, #1
   699f0:	strb	r3, [r5, #17]
   699f4:	mov	r1, r9
   699f8:	mov	r0, r8
   699fc:	bl	209b0 <fputs@plt+0xf868>
   69a00:	b	67104 <fputs@plt+0x55fbc>
   69a04:	mov	r0, r5
   69a08:	ldr	r1, [r9, #12]
   69a0c:	bl	49bd8 <fputs@plt+0x38a90>
   69a10:	b	699ec <fputs@plt+0x588a4>
   69a14:	ldrb	r3, [r7, #55]	; 0x37
   69a18:	ands	r3, r3, #3
   69a1c:	beq	69a34 <fputs@plt+0x588ec>
   69a20:	mov	r2, sl
   69a24:	ldr	r1, [pc, #540]	; 69c48 <fputs@plt+0x58b00>
   69a28:	mov	r0, r5
   69a2c:	bl	2fdcc <fputs@plt+0x1ec84>
   69a30:	b	699f4 <fputs@plt+0x588ac>
   69a34:	mov	r0, r8
   69a38:	ldr	r1, [r7, #24]
   69a3c:	str	r3, [sp, #48]	; 0x30
   69a40:	bl	1a260 <fputs@plt+0x9118>
   69a44:	ldr	r2, [r8, #16]
   69a48:	mov	r6, r0
   69a4c:	cmp	r0, #1
   69a50:	mov	r0, r5
   69a54:	ldr	r1, [pc, #592]	; 69cac <fputs@plt+0x58b64>
   69a58:	ldr	r3, [r7, #12]
   69a5c:	ldr	sl, [r2, r6, lsl #4]
   69a60:	ldr	r2, [pc, #588]	; 69cb4 <fputs@plt+0x58b6c>
   69a64:	str	sl, [sp]
   69a68:	str	r3, [sp, #40]	; 0x28
   69a6c:	movne	r1, r2
   69a70:	ldr	r3, [sp, #48]	; 0x30
   69a74:	mov	r2, r1
   69a78:	str	r1, [sp, #36]	; 0x24
   69a7c:	mov	r1, #9
   69a80:	bl	2fe88 <fputs@plt+0x1ed40>
   69a84:	cmp	r0, #0
   69a88:	bne	699f4 <fputs@plt+0x588ac>
   69a8c:	ldr	r3, [sp, #40]	; 0x28
   69a90:	cmp	r6, #0
   69a94:	mov	r0, r5
   69a98:	moveq	r1, #10
   69a9c:	movne	r1, #12
   69aa0:	str	sl, [sp]
   69aa4:	ldr	r2, [r7]
   69aa8:	ldr	r3, [r3]
   69aac:	bl	2fe88 <fputs@plt+0x1ed40>
   69ab0:	subs	sl, r0, #0
   69ab4:	bne	699f4 <fputs@plt+0x588ac>
   69ab8:	mov	r0, r5
   69abc:	bl	271cc <fputs@plt+0x16084>
   69ac0:	subs	r3, r0, #0
   69ac4:	str	r3, [sp, #40]	; 0x28
   69ac8:	beq	699f4 <fputs@plt+0x588ac>
   69acc:	mov	r2, r6
   69ad0:	mov	r0, r5
   69ad4:	mov	r1, #1
   69ad8:	bl	49b98 <fputs@plt+0x38a50>
   69adc:	ldr	r3, [r7]
   69ae0:	mov	r0, r5
   69ae4:	ldr	r2, [r8, #16]
   69ae8:	ldr	r1, [pc, #348]	; 69c4c <fputs@plt+0x58b04>
   69aec:	str	r3, [sp]
   69af0:	ldr	r3, [sp, #36]	; 0x24
   69af4:	ldr	r2, [r2, r6, lsl #4]
   69af8:	bl	6bf48 <fputs@plt+0x5ae00>
   69afc:	ldr	r2, [pc, #332]	; 69c50 <fputs@plt+0x58b08>
   69b00:	mov	r1, r6
   69b04:	mov	r0, r5
   69b08:	ldr	r3, [r7]
   69b0c:	bl	6c010 <fputs@plt+0x5aec8>
   69b10:	mov	r1, r6
   69b14:	mov	r0, r5
   69b18:	bl	2787c <fputs@plt+0x16734>
   69b1c:	mov	r2, r6
   69b20:	mov	r0, r5
   69b24:	ldr	r1, [r7, #44]	; 0x2c
   69b28:	bl	6c194 <fputs@plt+0x5b04c>
   69b2c:	str	sl, [sp, #8]
   69b30:	mov	r2, r6
   69b34:	mov	r1, #126	; 0x7e
   69b38:	ldr	r3, [r7]
   69b3c:	str	sl, [sp]
   69b40:	ldr	r0, [sp, #40]	; 0x28
   69b44:	str	r3, [sp, #4]
   69b48:	mov	r3, sl
   69b4c:	bl	2725c <fputs@plt+0x16114>
   69b50:	b	699f4 <fputs@plt+0x588ac>
   69b54:	mov	r0, r5
   69b58:	bl	271cc <fputs@plt+0x16084>
   69b5c:	subs	r5, r0, #0
   69b60:	beq	67104 <fputs@plt+0x55fbc>
   69b64:	mov	r3, #0
   69b68:	mov	r1, #10
   69b6c:	mov	r2, r3
   69b70:	bl	276a4 <fputs@plt+0x1655c>
   69b74:	mov	r1, #0
   69b78:	mov	r0, r5
   69b7c:	bl	1519c <fputs@plt+0x4054>
   69b80:	b	67104 <fputs@plt+0x55fbc>
   69b84:	mov	r3, #0
   69b88:	add	r2, r6, #12
   69b8c:	add	r2, fp, r2
   69b90:	sub	r1, r4, #12
   69b94:	mov	r0, r5
   69b98:	str	r3, [sp]
   69b9c:	bl	64454 <fputs@plt+0x5330c>
   69ba0:	b	67104 <fputs@plt+0x55fbc>
   69ba4:	mov	r3, #0
   69ba8:	add	r6, r6, #12
   69bac:	sub	r2, r4, #28
   69bb0:	sub	r1, r4, #44	; 0x2c
   69bb4:	mov	r0, r5
   69bb8:	str	r3, [sp]
   69bbc:	add	r3, fp, r6
   69bc0:	bl	64454 <fputs@plt+0x5330c>
   69bc4:	b	67104 <fputs@plt+0x55fbc>
   69bc8:	mov	r3, #0
   69bcc:	sub	r2, r4, #44	; 0x2c
   69bd0:	sub	r1, r4, #60	; 0x3c
   69bd4:	mov	r0, r5
   69bd8:	str	r3, [sp]
   69bdc:	sub	r3, r4, #12
   69be0:	bl	64454 <fputs@plt+0x5330c>
   69be4:	b	67104 <fputs@plt+0x55fbc>
   69be8:	mov	r3, #1
   69bec:	add	r6, r6, #12
   69bf0:	sub	r2, r4, #28
   69bf4:	sub	r1, r4, #44	; 0x2c
   69bf8:	mov	r0, r5
   69bfc:	str	r3, [sp]
   69c00:	add	r3, fp, r6
   69c04:	bl	64454 <fputs@plt+0x5330c>
   69c08:	b	67104 <fputs@plt+0x55fbc>
   69c0c:	mov	r3, #1
   69c10:	sub	r2, r4, #44	; 0x2c
   69c14:	sub	r1, r4, #60	; 0x3c
   69c18:	mov	r0, r5
   69c1c:	str	r3, [sp]
   69c20:	sub	r3, r4, #12
   69c24:	bl	64454 <fputs@plt+0x5330c>
   69c28:	b	67104 <fputs@plt+0x55fbc>
   69c2c:			; <UNDEFINED> instruction: 0x00072ab0
   69c30:	andeq	r8, r7, sp, ror sl
   69c34:	andeq	r8, r7, r0, asr #21
   69c38:	muleq	r7, r5, sl
   69c3c:	ldrdeq	r8, [r7], -r7
   69c40:	andeq	r3, r7, r0, asr #12
   69c44:	strdeq	r8, [r7], -r9
   69c48:	andeq	r8, r7, fp, lsl #22
   69c4c:	andeq	r8, r7, r4, asr fp
   69c50:	andeq	r8, r7, r5, lsl #23
   69c54:	andeq	r8, r7, r9, lsl #23
   69c58:	andeq	r8, r7, r9, asr #23
   69c5c:	andeq	r8, r7, r6, ror #23
   69c60:			; <UNDEFINED> instruction: 0x000799b0
   69c64:	andeq	r8, r7, r4, lsl ip
   69c68:	andeq	r8, r7, sp, lsr ip
   69c6c:	andeq	r6, r7, r2, asr #16
   69c70:	andeq	r8, r7, r7, asr ip
   69c74:	ldrdeq	r8, [r7], -r3
   69c78:	ldrdeq	r8, [r7], -sl
   69c7c:	andeq	r8, r7, sp, ror ip
   69c80:	andeq	r8, r7, r2, lsr #25
   69c84:	ldrdeq	r8, [r7], -r0
   69c88:	andeq	r8, r7, pc, lsr #26
   69c8c:	andeq	r8, r7, r3, lsl #27
   69c90:	ldrdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   69c94:	andeq	r5, r7, ip, lsr #24
   69c98:	andeq	r5, r7, r8, asr #24
   69c9c:	andeq	r8, r7, ip, ror #27
   69ca0:	andeq	r8, r7, sl, lsl lr
   69ca4:	andeq	r8, r7, r5, asr lr
   69ca8:	andeq	r8, r7, r0, ror lr
   69cac:	andeq	r7, r7, lr, lsr fp
   69cb0:			; <UNDEFINED> instruction: 0x00078eb5
   69cb4:	andeq	r7, r7, r1, asr fp
   69cb8:	andeq	r8, r7, r3, asr r4
   69cbc:	ldr	r3, [r4, #-44]	; 0xffffffd4
   69cc0:	add	r2, fp, r6
   69cc4:	ldr	r8, [r4, #-12]
   69cc8:	ldr	r9, [r5]
   69ccc:	str	r3, [sp, #40]	; 0x28
   69cd0:	ldr	r3, [r2, #12]
   69cd4:	ldr	r6, [r5, #492]	; 0x1ec
   69cd8:	str	r3, [sp, #48]	; 0x30
   69cdc:	ldr	r3, [r2, #16]
   69ce0:	str	r3, [sp, #52]	; 0x34
   69ce4:	mov	r3, #0
   69ce8:	str	r3, [r5, #492]	; 0x1ec
   69cec:	ldr	r3, [r5, #68]	; 0x44
   69cf0:	cmp	r3, #0
   69cf4:	bne	69f18 <fputs@plt+0x58dd0>
   69cf8:	cmp	r6, #0
   69cfc:	beq	69f18 <fputs@plt+0x58dd0>
   69d00:	ldr	r3, [r6]
   69d04:	mov	r0, r9
   69d08:	mov	r7, r8
   69d0c:	ldr	r1, [r6, #20]
   69d10:	str	r3, [sp, #36]	; 0x24
   69d14:	bl	1a260 <fputs@plt+0x9118>
   69d18:	mov	sl, r0
   69d1c:	str	r8, [r6, #28]
   69d20:	cmp	r7, #0
   69d24:	bne	69e04 <fputs@plt+0x58cbc>
   69d28:	ldr	r3, [sp, #36]	; 0x24
   69d2c:	mov	r0, r3
   69d30:	str	r3, [sp, #96]	; 0x60
   69d34:	bl	16878 <fputs@plt+0x5730>
   69d38:	lsl	r3, sl, #4
   69d3c:	cmp	sl, #1
   69d40:	lsl	r2, sl, #4
   69d44:	str	r3, [sp, #56]	; 0x38
   69d48:	ldr	r3, [r9, #16]
   69d4c:	str	r0, [sp, #100]	; 0x64
   69d50:	str	r5, [sp, #104]	; 0x68
   69d54:	add	r2, r3, r2
   69d58:	ldr	r3, [r3, sl, lsl #4]
   69d5c:	str	r3, [sp, #116]	; 0x74
   69d60:	ldr	r3, [r2, #12]
   69d64:	str	r3, [sp, #108]	; 0x6c
   69d68:	ldr	r3, [pc, #-272]	; 69c60 <fputs@plt+0x58b18>
   69d6c:	str	r3, [sp, #120]	; 0x78
   69d70:	add	r3, sp, #96	; 0x60
   69d74:	str	r3, [sp, #124]	; 0x7c
   69d78:	movne	r3, #0
   69d7c:	moveq	r3, #1
   69d80:	str	r3, [sp, #112]	; 0x70
   69d84:	cmp	r8, #0
   69d88:	bne	69e10 <fputs@plt+0x58cc8>
   69d8c:	add	r0, sp, #104	; 0x68
   69d90:	ldr	r1, [r6, #12]
   69d94:	bl	309d4 <fputs@plt+0x1f88c>
   69d98:	cmp	r0, #0
   69d9c:	bne	69f18 <fputs@plt+0x58dd0>
   69da0:	ldrb	r3, [r9, #149]	; 0x95
   69da4:	cmp	r3, #0
   69da8:	beq	69e54 <fputs@plt+0x58d0c>
   69dac:	ldr	r3, [r9, #16]
   69db0:	ldr	r1, [sp, #36]	; 0x24
   69db4:	ldr	r2, [sp, #56]	; 0x38
   69db8:	add	r3, r3, r2
   69dbc:	mov	r2, r6
   69dc0:	ldr	r0, [r3, #12]
   69dc4:	add	r0, r0, #40	; 0x28
   69dc8:	bl	1d200 <fputs@plt+0xc0b8>
   69dcc:	subs	r7, r0, #0
   69dd0:	bne	69f20 <fputs@plt+0x58dd8>
   69dd4:	ldr	r0, [r6, #20]
   69dd8:	ldr	r3, [r6, #24]
   69ddc:	cmp	r0, r3
   69de0:	bne	69dfc <fputs@plt+0x58cb4>
   69de4:	add	r0, r0, #8
   69de8:	ldr	r1, [r6, #4]
   69dec:	bl	13dc8 <fputs@plt+0x2c80>
   69df0:	ldr	r3, [r0, #60]	; 0x3c
   69df4:	str	r3, [r6, #32]
   69df8:	str	r6, [r0, #60]	; 0x3c
   69dfc:	mov	r6, r7
   69e00:	b	69f30 <fputs@plt+0x58de8>
   69e04:	str	r6, [r7, #4]
   69e08:	ldr	r7, [r7, #28]
   69e0c:	b	69d20 <fputs@plt+0x58bd8>
   69e10:	add	r0, sp, #104	; 0x68
   69e14:	ldr	r1, [r8, #8]
   69e18:	bl	30ad0 <fputs@plt+0x1f988>
   69e1c:	cmp	r0, #0
   69e20:	bne	69f30 <fputs@plt+0x58de8>
   69e24:	add	r0, sp, #104	; 0x68
   69e28:	ldr	r1, [r8, #16]
   69e2c:	bl	309d4 <fputs@plt+0x1f88c>
   69e30:	cmp	r0, #0
   69e34:	bne	69f30 <fputs@plt+0x58de8>
   69e38:	add	r0, sp, #104	; 0x68
   69e3c:	ldr	r1, [r8, #20]
   69e40:	bl	30a7c <fputs@plt+0x1f934>
   69e44:	cmp	r0, #0
   69e48:	bne	69f30 <fputs@plt+0x58de8>
   69e4c:	ldr	r8, [r8, #28]
   69e50:	b	69d84 <fputs@plt+0x58c3c>
   69e54:	mov	r0, r5
   69e58:	bl	271cc <fputs@plt+0x16084>
   69e5c:	subs	r7, r0, #0
   69e60:	beq	69f30 <fputs@plt+0x58de8>
   69e64:	mov	r2, sl
   69e68:	mov	r1, r8
   69e6c:	mov	r0, r5
   69e70:	bl	49b98 <fputs@plt+0x38a50>
   69e74:	ldr	r2, [sp, #40]	; 0x28
   69e78:	mov	r0, r9
   69e7c:	ldr	r1, [sp, #40]	; 0x28
   69e80:	ldr	r3, [sp, #48]	; 0x30
   69e84:	sub	r2, r3, r2
   69e88:	ldr	r3, [sp, #52]	; 0x34
   69e8c:	add	r2, r2, r3
   69e90:	mov	r3, r8
   69e94:	bl	1d4b0 <fputs@plt+0xc368>
   69e98:	ldr	r3, [r9, #16]
   69e9c:	cmp	sl, #1
   69ea0:	str	r0, [sp, #40]	; 0x28
   69ea4:	ldr	r1, [pc, #-504]	; 69cb4 <fputs@plt+0x58b6c>
   69ea8:	ldr	r2, [r3, sl, lsl #4]
   69eac:	str	r0, [sp, #8]
   69eb0:	mov	r0, r5
   69eb4:	ldr	r3, [r6, #4]
   69eb8:	str	r3, [sp, #4]
   69ebc:	ldr	r3, [sp, #36]	; 0x24
   69ec0:	str	r3, [sp]
   69ec4:	ldr	r3, [pc, #-544]	; 69cac <fputs@plt+0x58b64>
   69ec8:	movne	r3, r1
   69ecc:	ldr	r1, [pc, #-640]	; 69c54 <fputs@plt+0x58b0c>
   69ed0:	bl	6bf48 <fputs@plt+0x5ae00>
   69ed4:	mov	r0, r9
   69ed8:	ldr	r1, [sp, #40]	; 0x28
   69edc:	bl	1c334 <fputs@plt+0xb1ec>
   69ee0:	mov	r1, sl
   69ee4:	mov	r0, r5
   69ee8:	bl	2787c <fputs@plt+0x16734>
   69eec:	ldr	r1, [pc, #-668]	; 69c58 <fputs@plt+0x58b10>
   69ef0:	mov	r0, r9
   69ef4:	ldr	r2, [sp, #36]	; 0x24
   69ef8:	bl	37250 <fputs@plt+0x26108>
   69efc:	mov	r2, r0
   69f00:	mov	r1, sl
   69f04:	mov	r0, r7
   69f08:	bl	27400 <fputs@plt+0x162b8>
   69f0c:	ldrb	r3, [r9, #149]	; 0x95
   69f10:	cmp	r3, #0
   69f14:	bne	69dac <fputs@plt+0x58c64>
   69f18:	mov	r7, r8
   69f1c:	b	69f30 <fputs@plt+0x58de8>
   69f20:	mov	r0, r9
   69f24:	mov	r6, r7
   69f28:	mov	r7, #0
   69f2c:	bl	185e4 <fputs@plt+0x749c>
   69f30:	mov	r1, r6
   69f34:	mov	r0, r9
   69f38:	bl	20730 <fputs@plt+0xf5e8>
   69f3c:	mov	r1, r7
   69f40:	mov	r0, r9
   69f44:	bl	206d4 <fputs@plt+0xf58c>
   69f48:	b	67104 <fputs@plt+0x55fbc>
   69f4c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69f50:	add	r2, fp, r6
   69f54:	sub	r1, r4, #108	; 0x6c
   69f58:	ldr	sl, [r4, #-28]	; 0xffffffe4
   69f5c:	ldr	r7, [r5]
   69f60:	str	r3, [sp, #36]	; 0x24
   69f64:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69f68:	str	r3, [sp, #72]	; 0x48
   69f6c:	ldr	r3, [r4, #-56]	; 0xffffffc8
   69f70:	str	r3, [sp, #48]	; 0x30
   69f74:	ldr	r3, [r2, #12]
   69f78:	str	r3, [sp, #52]	; 0x34
   69f7c:	ldr	r3, [r4, #-156]	; 0xffffff64
   69f80:	str	r3, [sp, #56]	; 0x38
   69f84:	ldr	r3, [r4, #-124]	; 0xffffff84
   69f88:	str	r3, [sp, #60]	; 0x3c
   69f8c:	ldr	r3, [sp, #56]	; 0x38
   69f90:	cmp	r3, #0
   69f94:	beq	69fc4 <fputs@plt+0x58e7c>
   69f98:	ldr	r3, [r4, #-88]	; 0xffffffa8
   69f9c:	cmp	r3, #0
   69fa0:	moveq	r9, #1
   69fa4:	streq	r1, [sp, #96]	; 0x60
   69fa8:	beq	69fdc <fputs@plt+0x58e94>
   69fac:	ldr	r1, [pc, #-856]	; 69c5c <fputs@plt+0x58b14>
   69fb0:	mov	r0, r5
   69fb4:	bl	2fdcc <fputs@plt+0x1ec84>
   69fb8:	mov	r8, #0
   69fbc:	mov	r6, #0
   69fc0:	b	6a1b8 <fputs@plt+0x59070>
   69fc4:	add	r3, sp, #96	; 0x60
   69fc8:	sub	r2, r4, #92	; 0x5c
   69fcc:	mov	r0, r5
   69fd0:	bl	2ffc4 <fputs@plt+0x1ee7c>
   69fd4:	subs	r9, r0, #0
   69fd8:	blt	69fb8 <fputs@plt+0x58e70>
   69fdc:	cmp	sl, #0
   69fe0:	beq	69fb8 <fputs@plt+0x58e70>
   69fe4:	ldrb	r6, [r7, #69]	; 0x45
   69fe8:	cmp	r6, #0
   69fec:	bne	69fb8 <fputs@plt+0x58e70>
   69ff0:	ldrb	r3, [r7, #149]	; 0x95
   69ff4:	cmp	r3, #0
   69ff8:	cmpne	r9, #1
   69ffc:	beq	6a010 <fputs@plt+0x58ec8>
   6a000:	mov	r0, r7
   6a004:	ldr	r1, [sl, #12]
   6a008:	bl	1c334 <fputs@plt+0xb1ec>
   6a00c:	str	r6, [sl, #12]
   6a010:	mov	r1, sl
   6a014:	mov	r0, r5
   6a018:	bl	5e7c0 <fputs@plt+0x4d678>
   6a01c:	ldrb	r3, [r7, #149]	; 0x95
   6a020:	cmp	r3, #0
   6a024:	bne	6a058 <fputs@plt+0x58f10>
   6a028:	ldr	r2, [r4, #-88]	; 0xffffffa8
   6a02c:	adds	r3, r0, #0
   6a030:	movne	r3, #1
   6a034:	cmp	r2, #0
   6a038:	movne	r3, #0
   6a03c:	cmp	r3, #0
   6a040:	beq	6a058 <fputs@plt+0x58f10>
   6a044:	ldr	r3, [r7, #16]
   6a048:	ldr	r2, [r0, #64]	; 0x40
   6a04c:	ldr	r3, [r3, #28]
   6a050:	cmp	r2, r3
   6a054:	moveq	r9, #1
   6a058:	ldrb	r3, [r7, #69]	; 0x45
   6a05c:	cmp	r3, #0
   6a060:	bne	69fb8 <fputs@plt+0x58e70>
   6a064:	ldr	r3, [r5]
   6a068:	lsl	r2, r9, #4
   6a06c:	cmp	r9, #1
   6a070:	mov	r1, sl
   6a074:	add	r0, sp, #104	; 0x68
   6a078:	str	r2, [sp, #76]	; 0x4c
   6a07c:	ldr	r3, [r3, #16]
   6a080:	str	r5, [sp, #104]	; 0x68
   6a084:	add	r2, r3, r2
   6a088:	ldr	r3, [r3, r9, lsl #4]
   6a08c:	str	r3, [sp, #116]	; 0x74
   6a090:	ldr	r3, [r2, #12]
   6a094:	str	r3, [sp, #108]	; 0x6c
   6a098:	ldr	r3, [pc, #-1088]	; 69c60 <fputs@plt+0x58b18>
   6a09c:	str	r3, [sp, #120]	; 0x78
   6a0a0:	ldr	r3, [sp, #96]	; 0x60
   6a0a4:	str	r3, [sp, #124]	; 0x7c
   6a0a8:	movne	r3, #0
   6a0ac:	moveq	r3, #1
   6a0b0:	str	r3, [sp, #112]	; 0x70
   6a0b4:	bl	30b9c <fputs@plt+0x1fa54>
   6a0b8:	subs	r8, r0, #0
   6a0bc:	bne	69fb8 <fputs@plt+0x58e70>
   6a0c0:	mov	r1, sl
   6a0c4:	mov	r0, r5
   6a0c8:	bl	5e7c0 <fputs@plt+0x4d678>
   6a0cc:	subs	r3, r0, #0
   6a0d0:	str	r3, [sp, #40]	; 0x28
   6a0d4:	bne	6a0e8 <fputs@plt+0x58fa0>
   6a0d8:	ldrb	r3, [r7, #148]	; 0x94
   6a0dc:	cmp	r3, #1
   6a0e0:	strbeq	r3, [r7, #150]	; 0x96
   6a0e4:	b	69fb8 <fputs@plt+0x58e70>
   6a0e8:	ldr	r3, [sp, #40]	; 0x28
   6a0ec:	ldrb	r6, [r3, #42]	; 0x2a
   6a0f0:	ands	r6, r6, #16
   6a0f4:	beq	6a108 <fputs@plt+0x58fc0>
   6a0f8:	ldr	r1, [pc, #-1180]	; 69c64 <fputs@plt+0x58b1c>
   6a0fc:	mov	r0, r5
   6a100:	bl	2fdcc <fputs@plt+0x1ec84>
   6a104:	b	69fbc <fputs@plt+0x58e74>
   6a108:	mov	r0, r7
   6a10c:	ldr	r1, [sp, #96]	; 0x60
   6a110:	bl	1d4f8 <fputs@plt+0xc3b0>
   6a114:	subs	r8, r0, #0
   6a118:	beq	69fb8 <fputs@plt+0x58e70>
   6a11c:	mov	r1, r8
   6a120:	mov	r0, r5
   6a124:	bl	30058 <fputs@plt+0x1ef10>
   6a128:	subs	r3, r0, #0
   6a12c:	str	r3, [sp, #64]	; 0x40
   6a130:	bne	6a1b8 <fputs@plt+0x59070>
   6a134:	ldr	r3, [r7, #16]
   6a138:	lsl	r2, r9, #4
   6a13c:	mov	r1, r8
   6a140:	add	r3, r3, r2
   6a144:	ldr	r0, [r3, #12]
   6a148:	add	r0, r0, #40	; 0x28
   6a14c:	bl	13dc8 <fputs@plt+0x2c80>
   6a150:	subs	r6, r0, #0
   6a154:	beq	6a188 <fputs@plt+0x59040>
   6a158:	ldr	r3, [sp, #60]	; 0x3c
   6a15c:	cmp	r3, #0
   6a160:	bne	6a178 <fputs@plt+0x59030>
   6a164:	ldr	r1, [pc, #-1284]	; 69c68 <fputs@plt+0x58b20>
   6a168:	mov	r0, r5
   6a16c:	ldr	r2, [sp, #96]	; 0x60
   6a170:	bl	2fdcc <fputs@plt+0x1ec84>
   6a174:	b	69fbc <fputs@plt+0x58e74>
   6a178:	mov	r1, r9
   6a17c:	mov	r0, r5
   6a180:	bl	49b48 <fputs@plt+0x38a00>
   6a184:	b	69fbc <fputs@plt+0x58e74>
   6a188:	ldr	r3, [sp, #40]	; 0x28
   6a18c:	mov	r2, #7
   6a190:	ldr	r1, [pc, #-1324]	; 69c6c <fputs@plt+0x58b24>
   6a194:	ldr	r3, [r3]
   6a198:	mov	r0, r3
   6a19c:	str	r3, [sp, #60]	; 0x3c
   6a1a0:	bl	23cf4 <fputs@plt+0x12bac>
   6a1a4:	cmp	r0, #0
   6a1a8:	bne	6a220 <fputs@plt+0x590d8>
   6a1ac:	ldr	r1, [pc, #-1348]	; 69c70 <fputs@plt+0x58b28>
   6a1b0:	mov	r0, r5
   6a1b4:	bl	2fdcc <fputs@plt+0x1ec84>
   6a1b8:	mov	r1, r8
   6a1bc:	mov	r0, r7
   6a1c0:	bl	1c334 <fputs@plt+0xb1ec>
   6a1c4:	mov	r1, sl
   6a1c8:	mov	r0, r7
   6a1cc:	bl	209b0 <fputs@plt+0xf868>
   6a1d0:	mov	r0, r7
   6a1d4:	ldr	r1, [sp, #48]	; 0x30
   6a1d8:	bl	1c598 <fputs@plt+0xb450>
   6a1dc:	mov	r0, r7
   6a1e0:	ldr	r1, [sp, #52]	; 0x34
   6a1e4:	bl	200a0 <fputs@plt+0xef58>
   6a1e8:	ldr	r3, [r5, #492]	; 0x1ec
   6a1ec:	cmp	r3, #0
   6a1f0:	bne	6a200 <fputs@plt+0x590b8>
   6a1f4:	mov	r1, r6
   6a1f8:	mov	r0, r7
   6a1fc:	bl	20730 <fputs@plt+0xf5e8>
   6a200:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6a204:	cmp	r3, #0
   6a208:	sub	r3, r4, #156	; 0x9c
   6a20c:	subeq	r2, r4, #108	; 0x6c
   6a210:	subne	r2, r4, #92	; 0x5c
   6a214:	ldm	r2, {r0, r1}
   6a218:	stm	r3, {r0, r1}
   6a21c:	b	67104 <fputs@plt+0x55fbc>
   6a220:	ldr	r3, [sp, #40]	; 0x28
   6a224:	ldr	r3, [r3, #12]
   6a228:	cmp	r3, #0
   6a22c:	ldr	r3, [sp, #36]	; 0x24
   6a230:	beq	6a26c <fputs@plt+0x59124>
   6a234:	cmp	r3, #49	; 0x31
   6a238:	beq	6a28c <fputs@plt+0x59144>
   6a23c:	ldr	r0, [sp, #36]	; 0x24
   6a240:	mov	r3, #0
   6a244:	ldr	r1, [pc, #-1496]	; 69c74 <fputs@plt+0x58b2c>
   6a248:	str	r3, [sp]
   6a24c:	mov	r3, sl
   6a250:	ldr	r2, [pc, #-1504]	; 69c78 <fputs@plt+0x58b30>
   6a254:	cmp	r0, #35	; 0x23
   6a258:	mov	r0, r5
   6a25c:	moveq	r2, r1
   6a260:	ldr	r1, [pc, #-1516]	; 69c7c <fputs@plt+0x58b34>
   6a264:	bl	2fdcc <fputs@plt+0x1ec84>
   6a268:	b	6a1b8 <fputs@plt+0x59070>
   6a26c:	cmp	r3, #49	; 0x31
   6a270:	bne	6a28c <fputs@plt+0x59144>
   6a274:	mov	r3, #0
   6a278:	mov	r2, sl
   6a27c:	ldr	r1, [pc, #-1540]	; 69c80 <fputs@plt+0x58b38>
   6a280:	mov	r0, r5
   6a284:	bl	2fdcc <fputs@plt+0x1ec84>
   6a288:	b	69fbc <fputs@plt+0x58e74>
   6a28c:	ldr	r3, [sp, #40]	; 0x28
   6a290:	mov	r0, r7
   6a294:	ldr	r1, [r3, #64]	; 0x40
   6a298:	bl	1a260 <fputs@plt+0x9118>
   6a29c:	ldr	r3, [r7, #16]
   6a2a0:	mov	r9, r0
   6a2a4:	ldr	r2, [r3, r0, lsl #4]
   6a2a8:	str	r2, [sp, #64]	; 0x40
   6a2ac:	ldr	r2, [sp, #56]	; 0x38
   6a2b0:	cmp	r2, #0
   6a2b4:	movne	r1, #5
   6a2b8:	ldrne	r3, [r3, #16]
   6a2bc:	bne	6a2d0 <fputs@plt+0x59188>
   6a2c0:	cmp	r0, #1
   6a2c4:	ldr	r3, [sp, #64]	; 0x40
   6a2c8:	movne	r1, #7
   6a2cc:	moveq	r1, #5
   6a2d0:	mov	r2, r8
   6a2d4:	mov	r0, r5
   6a2d8:	str	r3, [sp]
   6a2dc:	ldr	r3, [sp, #60]	; 0x3c
   6a2e0:	bl	2fe88 <fputs@plt+0x1ed40>
   6a2e4:	subs	r3, r0, #0
   6a2e8:	bne	6a1b8 <fputs@plt+0x59070>
   6a2ec:	ldr	r1, [pc, #-1608]	; 69cac <fputs@plt+0x58b64>
   6a2f0:	cmp	r9, #1
   6a2f4:	mov	r0, r5
   6a2f8:	ldr	r2, [sp, #64]	; 0x40
   6a2fc:	str	r2, [sp]
   6a300:	ldr	r2, [pc, #-1620]	; 69cb4 <fputs@plt+0x58b6c>
   6a304:	moveq	r2, r1
   6a308:	mov	r1, #18
   6a30c:	bl	2fe88 <fputs@plt+0x1ed40>
   6a310:	subs	r9, r0, #0
   6a314:	bne	6a1b8 <fputs@plt+0x59070>
   6a318:	ldr	r3, [sp, #36]	; 0x24
   6a31c:	mov	r2, #36	; 0x24
   6a320:	mov	r0, r7
   6a324:	cmp	r3, #49	; 0x31
   6a328:	moveq	r3, #35	; 0x23
   6a32c:	str	r3, [sp, #36]	; 0x24
   6a330:	mov	r3, #0
   6a334:	bl	1def8 <fputs@plt+0xcdb0>
   6a338:	subs	r6, r0, #0
   6a33c:	beq	6a1b8 <fputs@plt+0x59070>
   6a340:	mov	r0, r7
   6a344:	ldr	r1, [sl, #16]
   6a348:	str	r8, [r6]
   6a34c:	mov	r8, r9
   6a350:	bl	1e740 <fputs@plt+0xd5f8>
   6a354:	ldr	r3, [r7, #16]
   6a358:	ldr	r1, [sp, #52]	; 0x34
   6a35c:	ldr	r2, [sp, #76]	; 0x4c
   6a360:	add	r3, r3, r2
   6a364:	mov	r2, #1
   6a368:	ldr	r3, [r3, #12]
   6a36c:	str	r0, [r6, #4]
   6a370:	mov	r0, r7
   6a374:	str	r3, [r6, #20]
   6a378:	ldr	r3, [sp, #40]	; 0x28
   6a37c:	ldr	r3, [r3, #64]	; 0x40
   6a380:	str	r3, [r6, #24]
   6a384:	ldr	r3, [sp, #72]	; 0x48
   6a388:	strb	r3, [r6, #8]
   6a38c:	ldr	r3, [sp, #36]	; 0x24
   6a390:	cmp	r3, #35	; 0x23
   6a394:	moveq	r3, #1
   6a398:	movne	r3, #2
   6a39c:	strb	r3, [r6, #9]
   6a3a0:	bl	20ef8 <fputs@plt+0xfdb0>
   6a3a4:	str	r0, [r6, #12]
   6a3a8:	mov	r0, r7
   6a3ac:	ldr	r1, [sp, #48]	; 0x30
   6a3b0:	bl	1e7d8 <fputs@plt+0xd690>
   6a3b4:	str	r0, [r6, #16]
   6a3b8:	str	r6, [r5, #492]	; 0x1ec
   6a3bc:	b	6a1b8 <fputs@plt+0x59070>
   6a3c0:	add	r2, fp, r6
   6a3c4:	mov	r3, #35	; 0x23
   6a3c8:	str	r3, [r2, #12]
   6a3cc:	b	67104 <fputs@plt+0x55fbc>
   6a3d0:	add	r2, fp, r6
   6a3d4:	mov	r3, #31
   6a3d8:	str	r3, [r2, #12]
   6a3dc:	b	67104 <fputs@plt+0x55fbc>
   6a3e0:	mov	r3, #49	; 0x31
   6a3e4:	str	r3, [r4, #-12]
   6a3e8:	b	67104 <fputs@plt+0x55fbc>
   6a3ec:	mov	r3, #35	; 0x23
   6a3f0:	str	r3, [r4, #20]
   6a3f4:	b	67104 <fputs@plt+0x55fbc>
   6a3f8:	add	r2, fp, r6
   6a3fc:	ldrb	r3, [r2, #10]
   6a400:	str	r3, [r2, #12]
   6a404:	mov	r3, #0
   6a408:	str	r3, [r2, #16]
   6a40c:	b	67104 <fputs@plt+0x55fbc>
   6a410:	mov	r3, #110	; 0x6e
   6a414:	add	r2, fp, r6
   6a418:	str	r3, [r4, #-28]	; 0xffffffe4
   6a41c:	ldr	r3, [r2, #12]
   6a420:	str	r3, [r4, #-24]	; 0xffffffe8
   6a424:	b	67104 <fputs@plt+0x55fbc>
   6a428:	mov	r3, #0
   6a42c:	str	r3, [r4, #20]
   6a430:	b	67104 <fputs@plt+0x55fbc>
   6a434:	add	r2, fp, r6
   6a438:	ldr	r3, [r2, #12]
   6a43c:	str	r3, [r4, #-12]
   6a440:	b	67104 <fputs@plt+0x55fbc>
   6a444:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6a448:	ldr	r2, [r4, #-12]
   6a44c:	ldr	r1, [r3, #32]
   6a450:	str	r2, [r1, #28]
   6a454:	str	r2, [r3, #32]
   6a458:	b	67104 <fputs@plt+0x55fbc>
   6a45c:	ldr	r3, [r4, #-12]
   6a460:	str	r3, [r3, #32]
   6a464:	b	67104 <fputs@plt+0x55fbc>
   6a468:	add	r2, fp, r6
   6a46c:	sub	r3, r4, #28
   6a470:	add	r6, r2, #12
   6a474:	ldm	r6, {r0, r1}
   6a478:	stm	r3, {r0, r1}
   6a47c:	mov	r0, r5
   6a480:	ldr	r1, [pc, #-2052]	; 69c84 <fputs@plt+0x58b3c>
   6a484:	bl	2fdcc <fputs@plt+0x1ec84>
   6a488:	b	67104 <fputs@plt+0x55fbc>
   6a48c:	ldr	r1, [pc, #-2060]	; 69c88 <fputs@plt+0x58b40>
   6a490:	mov	r0, r5
   6a494:	bl	2fdcc <fputs@plt+0x1ec84>
   6a498:	b	67104 <fputs@plt+0x55fbc>
   6a49c:	ldr	r1, [pc, #-2072]	; 69c8c <fputs@plt+0x58b44>
   6a4a0:	mov	r0, r5
   6a4a4:	bl	2fdcc <fputs@plt+0x1ec84>
   6a4a8:	b	67104 <fputs@plt+0x55fbc>
   6a4ac:	ldr	r5, [r5]
   6a4b0:	add	r2, fp, r6
   6a4b4:	mov	r1, #110	; 0x6e
   6a4b8:	ldr	r7, [r2, #12]
   6a4bc:	sub	r2, r4, #60	; 0x3c
   6a4c0:	ldr	r9, [r4, #-76]	; 0xffffffb4
   6a4c4:	mov	r0, r5
   6a4c8:	ldr	r8, [r4, #-12]
   6a4cc:	bl	1e67c <fputs@plt+0xd534>
   6a4d0:	subs	r6, r0, #0
   6a4d4:	beq	6a504 <fputs@plt+0x593bc>
   6a4d8:	mov	r2, #1
   6a4dc:	mov	r1, r8
   6a4e0:	mov	r0, r5
   6a4e4:	bl	20f00 <fputs@plt+0xfdb8>
   6a4e8:	mov	r2, #1
   6a4ec:	mov	r1, r7
   6a4f0:	str	r0, [r6, #20]
   6a4f4:	mov	r0, r5
   6a4f8:	bl	20ef8 <fputs@plt+0xfdb0>
   6a4fc:	strb	r9, [r6, #1]
   6a500:	str	r0, [r6, #16]
   6a504:	mov	r1, r8
   6a508:	mov	r0, r5
   6a50c:	bl	20124 <fputs@plt+0xefdc>
   6a510:	mov	r1, r7
   6a514:	mov	r0, r5
   6a518:	bl	200a0 <fputs@plt+0xef58>
   6a51c:	str	r6, [r4, #-92]	; 0xffffffa4
   6a520:	b	67104 <fputs@plt+0x55fbc>
   6a524:	ldr	r7, [r5]
   6a528:	add	r2, fp, r6
   6a52c:	mov	r1, #108	; 0x6c
   6a530:	ldr	r6, [r2, #12]
   6a534:	sub	r2, r4, #28
   6a538:	ldr	r9, [r4, #-60]	; 0xffffffc4
   6a53c:	mov	r0, r7
   6a540:	ldr	r8, [r4, #-12]
   6a544:	bl	1e67c <fputs@plt+0xd534>
   6a548:	subs	r5, r0, #0
   6a54c:	beq	6a580 <fputs@plt+0x59438>
   6a550:	mov	r2, #1
   6a554:	mov	r1, r6
   6a558:	mov	r0, r7
   6a55c:	bl	2102c <fputs@plt+0xfee4>
   6a560:	strb	r9, [r5, #1]
   6a564:	str	r0, [r5, #8]
   6a568:	str	r8, [r5, #24]
   6a56c:	mov	r1, r6
   6a570:	mov	r0, r7
   6a574:	bl	20098 <fputs@plt+0xef50>
   6a578:	str	r5, [r4, #-60]	; 0xffffffc4
   6a57c:	b	67104 <fputs@plt+0x55fbc>
   6a580:	mov	r1, r8
   6a584:	mov	r0, r7
   6a588:	bl	1c598 <fputs@plt+0xb450>
   6a58c:	b	6a56c <fputs@plt+0x59424>
   6a590:	ldr	r7, [r5]
   6a594:	add	r2, fp, r6
   6a598:	mov	r1, #109	; 0x6d
   6a59c:	ldr	r6, [r2, #12]
   6a5a0:	sub	r2, r4, #28
   6a5a4:	mov	r0, r7
   6a5a8:	bl	1e67c <fputs@plt+0xd534>
   6a5ac:	subs	r5, r0, #0
   6a5b0:	beq	6a5d0 <fputs@plt+0x59488>
   6a5b4:	mov	r2, #1
   6a5b8:	mov	r1, r6
   6a5bc:	mov	r0, r7
   6a5c0:	bl	20ef8 <fputs@plt+0xfdb0>
   6a5c4:	mov	r3, #10
   6a5c8:	strb	r3, [r5, #1]
   6a5cc:	str	r0, [r5, #16]
   6a5d0:	mov	r1, r6
   6a5d4:	mov	r0, r7
   6a5d8:	bl	200a0 <fputs@plt+0xef58>
   6a5dc:	str	r5, [r4, #-60]	; 0xffffffc4
   6a5e0:	b	67104 <fputs@plt+0x55fbc>
   6a5e4:	ldr	r7, [r5]
   6a5e8:	add	r3, fp, r6
   6a5ec:	mov	r2, #36	; 0x24
   6a5f0:	ldr	r5, [r3, #12]
   6a5f4:	mov	r3, #0
   6a5f8:	mov	r0, r7
   6a5fc:	bl	1def8 <fputs@plt+0xcdb0>
   6a600:	subs	r8, r0, #0
   6a604:	movwne	r3, #2679	; 0xa77
   6a608:	strne	r5, [r8, #8]
   6a60c:	strhne	r3, [r8]
   6a610:	bne	6a620 <fputs@plt+0x594d8>
   6a614:	mov	r1, r5
   6a618:	mov	r0, r7
   6a61c:	bl	20098 <fputs@plt+0xef50>
   6a620:	add	r2, fp, r6
   6a624:	str	r8, [r2, #12]
   6a628:	b	67104 <fputs@plt+0x55fbc>
   6a62c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6a630:	add	r2, fp, r6
   6a634:	mov	r1, #57	; 0x39
   6a638:	mov	r0, r5
   6a63c:	ldr	ip, [r2, #12]
   6a640:	str	r3, [r4, #-40]	; 0xffffffd8
   6a644:	ldr	r3, [r2, #16]
   6a648:	add	r3, ip, r3
   6a64c:	str	r3, [r4, #-36]	; 0xffffffdc
   6a650:	mov	r3, #0
   6a654:	mov	r2, r3
   6a658:	str	r3, [sp]
   6a65c:	bl	30468 <fputs@plt+0x1f320>
   6a660:	cmp	r0, #0
   6a664:	str	r0, [r4, #-44]	; 0xffffffd4
   6a668:	movne	r3, #4
   6a66c:	strbne	r3, [r0, #1]
   6a670:	b	67104 <fputs@plt+0x55fbc>
   6a674:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6a678:	add	r2, fp, r6
   6a67c:	mov	r1, #57	; 0x39
   6a680:	mov	r0, r5
   6a684:	ldr	ip, [r2, #12]
   6a688:	str	r3, [r4, #-72]	; 0xffffffb8
   6a68c:	ldr	r3, [r2, #16]
   6a690:	add	r3, ip, r3
   6a694:	str	r3, [r4, #-68]	; 0xffffffbc
   6a698:	sub	r3, r4, #12
   6a69c:	str	r3, [sp]
   6a6a0:	mov	r3, #0
   6a6a4:	mov	r2, r3
   6a6a8:	bl	30468 <fputs@plt+0x1f320>
   6a6ac:	cmp	r0, #0
   6a6b0:	str	r0, [r4, #-76]	; 0xffffffb4
   6a6b4:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   6a6b8:	strbne	r3, [r0, #1]
   6a6bc:	b	67104 <fputs@plt+0x55fbc>
   6a6c0:	add	r2, fp, r6
   6a6c4:	mov	r3, #1
   6a6c8:	str	r3, [r2, #12]
   6a6cc:	b	67104 <fputs@plt+0x55fbc>
   6a6d0:	add	r2, fp, r6
   6a6d4:	mov	r3, #3
   6a6d8:	str	r3, [r2, #12]
   6a6dc:	b	67104 <fputs@plt+0x55fbc>
   6a6e0:	ldr	r8, [r5]
   6a6e4:	add	r2, fp, r6
   6a6e8:	ldr	r7, [r2, #12]
   6a6ec:	ldrb	r3, [r8, #69]	; 0x45
   6a6f0:	cmp	r3, #0
   6a6f4:	bne	6a718 <fputs@plt+0x595d0>
   6a6f8:	mov	r0, r5
   6a6fc:	ldr	r9, [r4, #-12]
   6a700:	bl	5d328 <fputs@plt+0x4c1e0>
   6a704:	subs	r6, r0, #0
   6a708:	ldreq	r3, [r7, #12]
   6a70c:	ldreq	sl, [r7, #16]
   6a710:	streq	r3, [sp, #36]	; 0x24
   6a714:	beq	6a764 <fputs@plt+0x5961c>
   6a718:	mov	r1, r7
   6a71c:	mov	r0, r8
   6a720:	bl	209b0 <fputs@plt+0xf868>
   6a724:	b	67104 <fputs@plt+0x55fbc>
   6a728:	ldr	r1, [sp, #36]	; 0x24
   6a72c:	cmp	r6, #1
   6a730:	eorle	r2, r6, #1
   6a734:	movgt	r2, r6
   6a738:	ldr	r0, [r8, #16]
   6a73c:	cmp	r1, #0
   6a740:	add	r3, r0, r2, lsl #4
   6a744:	beq	6a788 <fputs@plt+0x59640>
   6a748:	ldr	r0, [r0, r2, lsl #4]
   6a74c:	str	r3, [sp, #40]	; 0x28
   6a750:	bl	12f2c <fputs@plt+0x1de4>
   6a754:	cmp	r0, #0
   6a758:	ldr	r3, [sp, #40]	; 0x28
   6a75c:	beq	6a788 <fputs@plt+0x59640>
   6a760:	add	r6, r6, #1
   6a764:	ldr	r3, [r8, #20]
   6a768:	cmp	r6, r3
   6a76c:	blt	6a728 <fputs@plt+0x595e0>
   6a770:	cmp	r9, #0
   6a774:	beq	6a7ac <fputs@plt+0x59664>
   6a778:	mov	r0, r5
   6a77c:	ldr	r1, [sp, #36]	; 0x24
   6a780:	bl	49bd8 <fputs@plt+0x38a90>
   6a784:	b	6a7c0 <fputs@plt+0x59678>
   6a788:	ldr	r0, [r3, #12]
   6a78c:	mov	r1, sl
   6a790:	add	r0, r0, #40	; 0x28
   6a794:	bl	13dc8 <fputs@plt+0x2c80>
   6a798:	subs	r1, r0, #0
   6a79c:	beq	6a760 <fputs@plt+0x59618>
   6a7a0:	mov	r0, r5
   6a7a4:	bl	6c09c <fputs@plt+0x5af54>
   6a7a8:	b	6a718 <fputs@plt+0x595d0>
   6a7ac:	mov	r3, r9
   6a7b0:	mov	r2, r7
   6a7b4:	ldr	r1, [pc, #-2860]	; 69c90 <fputs@plt+0x58b48>
   6a7b8:	mov	r0, r5
   6a7bc:	bl	2fdcc <fputs@plt+0x1ec84>
   6a7c0:	mov	r3, #1
   6a7c4:	strb	r3, [r5, #17]
   6a7c8:	b	6a718 <fputs@plt+0x595d0>
   6a7cc:	add	r2, fp, r6
   6a7d0:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6a7d4:	mov	r1, #24
   6a7d8:	mov	r0, r5
   6a7dc:	ldr	r2, [r2, #12]
   6a7e0:	str	r2, [sp, #8]
   6a7e4:	ldr	r2, [r4, #-12]
   6a7e8:	str	r3, [sp]
   6a7ec:	str	r2, [sp, #4]
   6a7f0:	ldr	r2, [pc, #-2916]	; 69c94 <fputs@plt+0x58b4c>
   6a7f4:	bl	4d290 <fputs@plt+0x3c148>
   6a7f8:	b	67104 <fputs@plt+0x55fbc>
   6a7fc:	add	r2, fp, r6
   6a800:	mov	r1, #25
   6a804:	ldr	r3, [r2, #12]
   6a808:	mov	r2, #0
   6a80c:	mov	r0, r5
   6a810:	str	r2, [sp]
   6a814:	strd	r2, [sp, #4]
   6a818:	ldr	r2, [pc, #-2952]	; 69c98 <fputs@plt+0x58b50>
   6a81c:	bl	4d290 <fputs@plt+0x3c148>
   6a820:	b	67104 <fputs@plt+0x55fbc>
   6a824:	mov	r0, r5
   6a828:	bl	5d328 <fputs@plt+0x4c1e0>
   6a82c:	subs	r1, r0, #0
   6a830:	bne	67104 <fputs@plt+0x55fbc>
   6a834:	mov	r0, r5
   6a838:	bl	4f434 <fputs@plt+0x3e2ec>
   6a83c:	b	67104 <fputs@plt+0x55fbc>
   6a840:	mov	r0, r5
   6a844:	ldr	r7, [r5]
   6a848:	bl	5d328 <fputs@plt+0x4c1e0>
   6a84c:	cmp	r0, #0
   6a850:	bne	67104 <fputs@plt+0x55fbc>
   6a854:	add	r3, fp, r6
   6a858:	sub	r9, r4, #12
   6a85c:	ldr	sl, [r3, #12]
   6a860:	cmp	sl, #0
   6a864:	bne	6a8bc <fputs@plt+0x59774>
   6a868:	mov	r1, r9
   6a86c:	ldr	r0, [r5]
   6a870:	bl	1d4f8 <fputs@plt+0xc3b0>
   6a874:	subs	r8, r0, #0
   6a878:	beq	67104 <fputs@plt+0x55fbc>
   6a87c:	ldrb	r1, [r7, #66]	; 0x42
   6a880:	mov	r3, sl
   6a884:	mov	r2, r8
   6a888:	mov	r0, r7
   6a88c:	bl	1dfa0 <fputs@plt+0xce58>
   6a890:	cmp	r0, #0
   6a894:	mov	r1, r8
   6a898:	beq	6a8b4 <fputs@plt+0x5976c>
   6a89c:	mov	r0, r5
   6a8a0:	bl	4f434 <fputs@plt+0x3e2ec>
   6a8a4:	mov	r1, r8
   6a8a8:	mov	r0, r7
   6a8ac:	bl	1c334 <fputs@plt+0xb1ec>
   6a8b0:	b	67104 <fputs@plt+0x55fbc>
   6a8b4:	mov	r0, r7
   6a8b8:	bl	1c334 <fputs@plt+0xb1ec>
   6a8bc:	add	r2, r6, #12
   6a8c0:	mov	r1, r9
   6a8c4:	add	r3, sp, #104	; 0x68
   6a8c8:	add	r2, fp, r2
   6a8cc:	mov	r0, r5
   6a8d0:	bl	2ffc4 <fputs@plt+0x1ee7c>
   6a8d4:	subs	r9, r0, #0
   6a8d8:	blt	67104 <fputs@plt+0x55fbc>
   6a8dc:	mov	r0, r7
   6a8e0:	ldr	r1, [sp, #104]	; 0x68
   6a8e4:	bl	1d4f8 <fputs@plt+0xc3b0>
   6a8e8:	subs	r6, r0, #0
   6a8ec:	beq	67104 <fputs@plt+0x55fbc>
   6a8f0:	ldr	r3, [r7, #16]
   6a8f4:	mov	r1, r6
   6a8f8:	mov	r0, r7
   6a8fc:	ldr	r8, [r3, r9, lsl #4]
   6a900:	mov	r2, r8
   6a904:	bl	1562c <fputs@plt+0x44e4>
   6a908:	subs	sl, r0, #0
   6a90c:	beq	6a930 <fputs@plt+0x597e8>
   6a910:	mov	r1, sl
   6a914:	mov	r0, r5
   6a918:	mov	r2, #0
   6a91c:	bl	4f398 <fputs@plt+0x3e250>
   6a920:	mov	r1, r6
   6a924:	mov	r0, r7
   6a928:	bl	1c334 <fputs@plt+0xb1ec>
   6a92c:	b	67104 <fputs@plt+0x55fbc>
   6a930:	mov	r2, r8
   6a934:	mov	r1, r6
   6a938:	mov	r0, r7
   6a93c:	bl	156a8 <fputs@plt+0x4560>
   6a940:	mov	r8, r0
   6a944:	mov	r1, r6
   6a948:	mov	r0, r7
   6a94c:	bl	1c334 <fputs@plt+0xb1ec>
   6a950:	cmp	r8, #0
   6a954:	beq	6a97c <fputs@plt+0x59834>
   6a958:	mov	r2, r9
   6a95c:	mov	r1, sl
   6a960:	mov	r0, r5
   6a964:	bl	49b98 <fputs@plt+0x38a50>
   6a968:	mvn	r2, #0
   6a96c:	mov	r1, r8
   6a970:	mov	r0, r5
   6a974:	bl	4f048 <fputs@plt+0x3df00>
   6a978:	b	67104 <fputs@plt+0x55fbc>
   6a97c:	ldr	r1, [pc, #-3304]	; 69c9c <fputs@plt+0x58b54>
   6a980:	mov	r0, r5
   6a984:	bl	2fdcc <fputs@plt+0x1ec84>
   6a988:	b	67104 <fputs@plt+0x55fbc>
   6a98c:	mov	r2, #0
   6a990:	mov	r0, r5
   6a994:	mov	r1, r2
   6a998:	bl	6e360 <fputs@plt+0x5d218>
   6a99c:	b	67104 <fputs@plt+0x55fbc>
   6a9a0:	add	r2, r6, #12
   6a9a4:	sub	r1, r4, #12
   6a9a8:	add	r2, fp, r2
   6a9ac:	mov	r0, r5
   6a9b0:	bl	6e360 <fputs@plt+0x5d218>
   6a9b4:	b	67104 <fputs@plt+0x55fbc>
   6a9b8:	ldr	r7, [r5]
   6a9bc:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6a9c0:	ldrb	r1, [r7, #69]	; 0x45
   6a9c4:	str	r3, [sp, #52]	; 0x34
   6a9c8:	ldr	r3, [r7, #24]
   6a9cc:	cmp	r1, #0
   6a9d0:	str	r3, [sp, #60]	; 0x3c
   6a9d4:	beq	6aa00 <fputs@plt+0x598b8>
   6a9d8:	mov	r6, #0
   6a9dc:	mov	r0, r7
   6a9e0:	ldr	r1, [sp, #52]	; 0x34
   6a9e4:	bl	209b0 <fputs@plt+0xf868>
   6a9e8:	mov	r1, r6
   6a9ec:	mov	r0, r7
   6a9f0:	bl	1c334 <fputs@plt+0xb1ec>
   6a9f4:	ldr	r3, [sp, #60]	; 0x3c
   6a9f8:	str	r3, [r7, #24]
   6a9fc:	b	67104 <fputs@plt+0x55fbc>
   6aa00:	ldr	r3, [sp, #52]	; 0x34
   6aa04:	mov	r0, r5
   6aa08:	add	r2, r3, #8
   6aa0c:	bl	5da1c <fputs@plt+0x4c8d4>
   6aa10:	subs	r8, r0, #0
   6aa14:	beq	6a9d8 <fputs@plt+0x59890>
   6aa18:	ldr	r0, [r5]
   6aa1c:	ldr	r1, [r8, #64]	; 0x40
   6aa20:	bl	1a260 <fputs@plt+0x9118>
   6aa24:	ldr	r3, [r7, #16]
   6aa28:	add	r1, r6, #12
   6aa2c:	add	r1, fp, r1
   6aa30:	str	r0, [sp, #40]	; 0x28
   6aa34:	ldr	sl, [r3, r0, lsl #4]
   6aa38:	mov	r0, r7
   6aa3c:	ldr	r3, [r7, #24]
   6aa40:	orr	r3, r3, #2097152	; 0x200000
   6aa44:	str	r3, [r7, #24]
   6aa48:	bl	1d4f8 <fputs@plt+0xc3b0>
   6aa4c:	subs	r6, r0, #0
   6aa50:	beq	6a9d8 <fputs@plt+0x59890>
   6aa54:	mov	r2, sl
   6aa58:	mov	r1, r6
   6aa5c:	mov	r0, r7
   6aa60:	bl	1562c <fputs@plt+0x44e4>
   6aa64:	cmp	r0, #0
   6aa68:	beq	6aa80 <fputs@plt+0x59938>
   6aa6c:	ldr	r1, [pc, #-3540]	; 69ca0 <fputs@plt+0x58b58>
   6aa70:	mov	r2, r6
   6aa74:	mov	r0, r5
   6aa78:	bl	2fdcc <fputs@plt+0x1ec84>
   6aa7c:	b	6a9dc <fputs@plt+0x59894>
   6aa80:	mov	r2, sl
   6aa84:	mov	r1, r6
   6aa88:	mov	r0, r7
   6aa8c:	bl	156a8 <fputs@plt+0x4560>
   6aa90:	cmp	r0, #0
   6aa94:	bne	6aa6c <fputs@plt+0x59924>
   6aa98:	mov	r0, r5
   6aa9c:	ldr	r1, [r8]
   6aaa0:	bl	31b68 <fputs@plt+0x20a20>
   6aaa4:	cmp	r0, #0
   6aaa8:	bne	6a9dc <fputs@plt+0x59894>
   6aaac:	mov	r1, r6
   6aab0:	mov	r0, r5
   6aab4:	bl	30058 <fputs@plt+0x1ef10>
   6aab8:	cmp	r0, #0
   6aabc:	bne	6a9dc <fputs@plt+0x59894>
   6aac0:	ldr	r3, [r8, #12]
   6aac4:	str	r3, [sp, #36]	; 0x24
   6aac8:	ldr	r2, [sp, #36]	; 0x24
   6aacc:	ldr	r3, [r8]
   6aad0:	cmp	r2, #0
   6aad4:	movne	r2, r3
   6aad8:	ldrne	r1, [pc, #-3644]	; 69ca4 <fputs@plt+0x58b5c>
   6aadc:	bne	6aa74 <fputs@plt+0x5992c>
   6aae0:	ldr	r2, [sp, #36]	; 0x24
   6aae4:	mov	r1, #26
   6aae8:	mov	r0, r5
   6aaec:	str	r2, [sp]
   6aaf0:	mov	r2, sl
   6aaf4:	bl	2fe88 <fputs@plt+0x1ed40>
   6aaf8:	cmp	r0, #0
   6aafc:	bne	6a9dc <fputs@plt+0x59894>
   6ab00:	mov	r1, r8
   6ab04:	mov	r0, r5
   6ab08:	bl	46f94 <fputs@plt+0x35e4c>
   6ab0c:	cmp	r0, #0
   6ab10:	bne	6a9dc <fputs@plt+0x59894>
   6ab14:	ldrb	r0, [r8, #42]	; 0x2a
   6ab18:	ands	r0, r0, #16
   6ab1c:	moveq	r9, r0
   6ab20:	beq	6ab48 <fputs@plt+0x59a00>
   6ab24:	mov	r0, r7
   6ab28:	ldr	r1, [r8, #56]	; 0x38
   6ab2c:	bl	1a2a4 <fputs@plt+0x915c>
   6ab30:	ldr	r2, [r0, #8]
   6ab34:	mov	r9, r0
   6ab38:	ldr	r2, [r2]
   6ab3c:	ldr	r2, [r2, #76]	; 0x4c
   6ab40:	cmp	r2, #0
   6ab44:	moveq	r9, #0
   6ab48:	mov	r0, r5
   6ab4c:	bl	271cc <fputs@plt+0x16084>
   6ab50:	subs	r3, r0, #0
   6ab54:	str	r3, [sp, #56]	; 0x38
   6ab58:	beq	6a9dc <fputs@plt+0x59894>
   6ab5c:	adds	r1, r9, #0
   6ab60:	mov	r0, r5
   6ab64:	ldr	r2, [sp, #40]	; 0x28
   6ab68:	movne	r1, #1
   6ab6c:	bl	49b98 <fputs@plt+0x38a50>
   6ab70:	mov	r0, r5
   6ab74:	ldr	r1, [sp, #40]	; 0x28
   6ab78:	bl	2787c <fputs@plt+0x16734>
   6ab7c:	cmp	r9, #0
   6ab80:	beq	6abcc <fputs@plt+0x59a84>
   6ab84:	ldr	r3, [r5, #76]	; 0x4c
   6ab88:	mov	r2, r6
   6ab8c:	ldr	r0, [sp, #56]	; 0x38
   6ab90:	add	r3, r3, #1
   6ab94:	mov	r1, r3
   6ab98:	str	r3, [r5, #76]	; 0x4c
   6ab9c:	str	r3, [sp, #48]	; 0x30
   6aba0:	bl	27290 <fputs@plt+0x16148>
   6aba4:	mvn	r2, #9
   6aba8:	mov	r3, #0
   6abac:	ldr	r0, [sp, #56]	; 0x38
   6abb0:	mov	r1, #155	; 0x9b
   6abb4:	stm	sp, {r3, r9}
   6abb8:	str	r2, [sp, #8]
   6abbc:	ldr	r2, [sp, #48]	; 0x30
   6abc0:	bl	2725c <fputs@plt+0x16114>
   6abc4:	mov	r0, r5
   6abc8:	bl	15bc4 <fputs@plt+0x4a7c>
   6abcc:	ldr	r9, [r8]
   6abd0:	mvn	r1, #0
   6abd4:	mov	r0, r9
   6abd8:	bl	12df4 <fputs@plt+0x1cac>
   6abdc:	ldr	r3, [r7, #24]
   6abe0:	str	r0, [sp, #48]	; 0x30
   6abe4:	tst	r3, #524288	; 0x80000
   6abe8:	beq	6ac48 <fputs@plt+0x59b00>
   6abec:	mov	r0, r8
   6abf0:	bl	16044 <fputs@plt+0x4efc>
   6abf4:	mov	r3, r0
   6abf8:	cmp	r3, #0
   6abfc:	bne	6ad18 <fputs@plt+0x59bd0>
   6ac00:	ldr	r3, [sp, #36]	; 0x24
   6ac04:	cmp	r3, #0
   6ac08:	beq	6ac48 <fputs@plt+0x59b00>
   6ac0c:	ldr	r1, [sp, #40]	; 0x28
   6ac10:	mov	r0, r5
   6ac14:	str	r9, [sp]
   6ac18:	ldr	r2, [pc, #-3956]	; 69cac <fputs@plt+0x58b64>
   6ac1c:	str	r6, [sp, #4]
   6ac20:	str	r3, [sp, #8]
   6ac24:	cmp	r1, #1
   6ac28:	ldr	r3, [pc, #-3964]	; 69cb4 <fputs@plt+0x58b6c>
   6ac2c:	ldr	r1, [pc, #-3980]	; 69ca8 <fputs@plt+0x58b60>
   6ac30:	moveq	r3, r2
   6ac34:	mov	r2, sl
   6ac38:	bl	6bf48 <fputs@plt+0x5ae00>
   6ac3c:	mov	r0, r7
   6ac40:	ldr	r1, [sp, #36]	; 0x24
   6ac44:	bl	1c334 <fputs@plt+0xb1ec>
   6ac48:	ldr	r1, [sp, #40]	; 0x28
   6ac4c:	mov	r0, r5
   6ac50:	str	r6, [sp]
   6ac54:	ldr	r2, [pc, #-4016]	; 69cac <fputs@plt+0x58b64>
   6ac58:	str	r6, [sp, #4]
   6ac5c:	ldr	r3, [sp, #48]	; 0x30
   6ac60:	cmp	r1, #1
   6ac64:	str	r6, [sp, #8]
   6ac68:	ldr	r1, [pc, #-4032]	; 69cb0 <fputs@plt+0x58b68>
   6ac6c:	str	r6, [sp, #12]
   6ac70:	str	r6, [sp, #16]
   6ac74:	str	r3, [sp, #20]
   6ac78:	ldr	r3, [pc, #-4044]	; 69cb4 <fputs@plt+0x58b6c>
   6ac7c:	moveq	r3, r2
   6ac80:	mov	r2, sl
   6ac84:	str	r9, [sp, #24]
   6ac88:	bl	6bf48 <fputs@plt+0x5ae00>
   6ac8c:	mov	r2, sl
   6ac90:	ldr	r1, [pc, #-4064]	; 69cb8 <fputs@plt+0x58b70>
   6ac94:	mov	r0, r7
   6ac98:	bl	1562c <fputs@plt+0x44e4>
   6ac9c:	cmp	r0, #0
   6aca0:	beq	6acc0 <fputs@plt+0x59b78>
   6aca4:	ldr	r3, [r8]
   6aca8:	mov	r2, sl
   6acac:	mov	r0, r5
   6acb0:	ldr	r1, [pc, #1872]	; 6b408 <fputs@plt+0x5a2c0>
   6acb4:	str	r3, [sp]
   6acb8:	mov	r3, r6
   6acbc:	bl	6bf48 <fputs@plt+0x5ae00>
   6acc0:	mov	r1, r8
   6acc4:	mov	r0, r5
   6acc8:	bl	378bc <fputs@plt+0x26774>
   6accc:	subs	r9, r0, #0
   6acd0:	beq	6acf8 <fputs@plt+0x59bb0>
   6acd4:	ldr	r1, [pc, #1840]	; 6b40c <fputs@plt+0x5a2c4>
   6acd8:	mov	r0, r5
   6acdc:	mov	r3, r6
   6ace0:	mov	r2, r6
   6ace4:	str	r9, [sp]
   6ace8:	bl	6bf48 <fputs@plt+0x5ae00>
   6acec:	mov	r1, r9
   6acf0:	mov	r0, r7
   6acf4:	bl	1c334 <fputs@plt+0xb1ec>
   6acf8:	ldr	r3, [r7, #24]
   6acfc:	tst	r3, #524288	; 0x80000
   6ad00:	bne	6ad40 <fputs@plt+0x59bf8>
   6ad04:	mov	r2, r6
   6ad08:	mov	r1, r8
   6ad0c:	mov	r0, r5
   6ad10:	bl	37e04 <fputs@plt+0x26cbc>
   6ad14:	b	6a9dc <fputs@plt+0x59894>
   6ad18:	ldr	r2, [r3]
   6ad1c:	str	r3, [sp, #56]	; 0x38
   6ad20:	ldr	r0, [r5]
   6ad24:	ldr	r1, [sp, #36]	; 0x24
   6ad28:	ldr	r2, [r2]
   6ad2c:	bl	37870 <fputs@plt+0x26728>
   6ad30:	ldr	r3, [sp, #56]	; 0x38
   6ad34:	str	r0, [sp, #36]	; 0x24
   6ad38:	ldr	r3, [r3, #12]
   6ad3c:	b	6abf8 <fputs@plt+0x59ab0>
   6ad40:	mov	r0, r8
   6ad44:	bl	16044 <fputs@plt+0x4efc>
   6ad48:	mov	r9, r0
   6ad4c:	cmp	r9, #0
   6ad50:	beq	6ad04 <fputs@plt+0x59bbc>
   6ad54:	ldr	r1, [r9]
   6ad58:	cmp	r8, r1
   6ad5c:	beq	6ad6c <fputs@plt+0x59c24>
   6ad60:	mov	r0, r5
   6ad64:	ldr	r2, [r1]
   6ad68:	bl	37e04 <fputs@plt+0x26cbc>
   6ad6c:	ldr	r9, [r9, #12]
   6ad70:	b	6ad4c <fputs@plt+0x59c04>
   6ad74:	ldr	r2, [r4, #-12]
   6ad78:	ldr	r3, [r5, #508]	; 0x1fc
   6ad7c:	sub	r3, r3, r2
   6ad80:	ldr	r2, [r5, #512]	; 0x200
   6ad84:	add	r3, r3, r2
   6ad88:	str	r3, [r4, #-8]
   6ad8c:	ldr	r3, [r5, #68]	; 0x44
   6ad90:	cmp	r3, #0
   6ad94:	bne	67104 <fputs@plt+0x55fbc>
   6ad98:	ldr	r6, [r5]
   6ad9c:	ldrb	r3, [r6, #69]	; 0x45
   6ada0:	cmp	r3, #0
   6ada4:	str	r3, [sp, #56]	; 0x38
   6ada8:	bne	67104 <fputs@plt+0x55fbc>
   6adac:	ldr	r3, [r5, #8]
   6adb0:	mov	r0, r6
   6adb4:	ldr	r8, [r5, #488]	; 0x1e8
   6adb8:	str	r3, [sp, #52]	; 0x34
   6adbc:	ldr	r1, [r8, #64]	; 0x40
   6adc0:	bl	1a260 <fputs@plt+0x9118>
   6adc4:	ldr	r2, [r6, #16]
   6adc8:	str	r0, [sp, #36]	; 0x24
   6adcc:	ldrsh	r9, [r8, #34]	; 0x22
   6add0:	ldr	sl, [r2, r0, lsl #4]
   6add4:	mov	r0, r6
   6add8:	ldr	r2, [r8]
   6addc:	add	r3, r2, #16
   6ade0:	sub	r2, r9, #-268435455	; 0xf0000001
   6ade4:	ldr	r9, [r8, #4]
   6ade8:	mov	r1, r3
   6adec:	str	r3, [sp, #48]	; 0x30
   6adf0:	add	r9, r9, r2, lsl #4
   6adf4:	mov	r2, sl
   6adf8:	ldr	r7, [r9, #4]
   6adfc:	bl	1562c <fputs@plt+0x44e4>
   6ae00:	ldr	r3, [sp, #56]	; 0x38
   6ae04:	mov	r2, sl
   6ae08:	mov	r1, #26
   6ae0c:	str	r3, [sp]
   6ae10:	mov	r3, r0
   6ae14:	str	r0, [sp, #40]	; 0x28
   6ae18:	mov	r0, r5
   6ae1c:	ldr	r3, [r3]
   6ae20:	bl	2fe88 <fputs@plt+0x1ed40>
   6ae24:	cmp	r0, #0
   6ae28:	bne	67104 <fputs@plt+0x55fbc>
   6ae2c:	cmp	r7, #0
   6ae30:	beq	6ae44 <fputs@plt+0x59cfc>
   6ae34:	ldr	r3, [r7, #12]
   6ae38:	ldrb	r3, [r3]
   6ae3c:	cmp	r3, #101	; 0x65
   6ae40:	moveq	r7, #0
   6ae44:	ldrb	r3, [r9, #15]
   6ae48:	tst	r3, #1
   6ae4c:	beq	6ae60 <fputs@plt+0x59d18>
   6ae50:	ldr	r1, [pc, #1464]	; 6b410 <fputs@plt+0x5a2c8>
   6ae54:	mov	r0, r5
   6ae58:	bl	2fdcc <fputs@plt+0x1ec84>
   6ae5c:	b	67104 <fputs@plt+0x55fbc>
   6ae60:	ldr	r3, [r8, #8]
   6ae64:	cmp	r3, #0
   6ae68:	beq	6ae7c <fputs@plt+0x59d34>
   6ae6c:	ldr	r1, [pc, #1440]	; 6b414 <fputs@plt+0x5a2cc>
   6ae70:	mov	r0, r5
   6ae74:	bl	2fdcc <fputs@plt+0x1ec84>
   6ae78:	b	67104 <fputs@plt+0x55fbc>
   6ae7c:	ldr	r3, [r6, #24]
   6ae80:	tst	r3, #524288	; 0x80000
   6ae84:	beq	6aea8 <fputs@plt+0x59d60>
   6ae88:	ldr	r3, [r8, #16]
   6ae8c:	cmp	r3, #0
   6ae90:	cmpne	r7, #0
   6ae94:	beq	6aea8 <fputs@plt+0x59d60>
   6ae98:	ldr	r1, [pc, #1400]	; 6b418 <fputs@plt+0x5a2d0>
   6ae9c:	mov	r0, r5
   6aea0:	bl	2fdcc <fputs@plt+0x1ec84>
   6aea4:	b	67104 <fputs@plt+0x55fbc>
   6aea8:	ldrb	r3, [r9, #12]
   6aeac:	cmp	r3, #0
   6aeb0:	beq	6aecc <fputs@plt+0x59d84>
   6aeb4:	cmp	r7, #0
   6aeb8:	bne	6aed4 <fputs@plt+0x59d8c>
   6aebc:	ldr	r1, [pc, #1368]	; 6b41c <fputs@plt+0x5a2d4>
   6aec0:	mov	r0, r5
   6aec4:	bl	2fdcc <fputs@plt+0x1ec84>
   6aec8:	b	67104 <fputs@plt+0x55fbc>
   6aecc:	cmp	r7, #0
   6aed0:	beq	6af20 <fputs@plt+0x59dd8>
   6aed4:	mov	r3, #0
   6aed8:	mov	r2, #1
   6aedc:	mov	r1, r7
   6aee0:	mov	r0, r6
   6aee4:	str	r3, [sp, #104]	; 0x68
   6aee8:	add	r3, sp, #104	; 0x68
   6aeec:	str	r3, [sp]
   6aef0:	mov	r3, #65	; 0x41
   6aef4:	bl	37efc <fputs@plt+0x26db4>
   6aef8:	cmp	r0, #0
   6aefc:	bne	67104 <fputs@plt+0x55fbc>
   6af00:	ldr	r0, [sp, #104]	; 0x68
   6af04:	cmp	r0, #0
   6af08:	bne	6af1c <fputs@plt+0x59dd4>
   6af0c:	ldr	r1, [pc, #1292]	; 6b420 <fputs@plt+0x5a2d8>
   6af10:	mov	r0, r5
   6af14:	bl	2fdcc <fputs@plt+0x1ec84>
   6af18:	b	67104 <fputs@plt+0x55fbc>
   6af1c:	bl	1ce14 <fputs@plt+0xbccc>
   6af20:	mov	r3, #0
   6af24:	mov	r0, r6
   6af28:	ldr	r1, [r4, #-12]
   6af2c:	ldr	r2, [r4, #-8]
   6af30:	bl	1d4b0 <fputs@plt+0xc368>
   6af34:	subs	r7, r0, #0
   6af38:	beq	6afd0 <fputs@plt+0x59e88>
   6af3c:	ldr	r3, [r4, #-8]
   6af40:	mov	r0, #0
   6af44:	ldr	r1, [pc, #1240]	; 6b424 <fputs@plt+0x5a2dc>
   6af48:	ldr	r9, [r6, #24]
   6af4c:	sub	r3, r3, #1
   6af50:	add	r3, r7, r3
   6af54:	cmp	r7, r3
   6af58:	bcs	6af78 <fputs@plt+0x59e30>
   6af5c:	ldrb	r2, [r3]
   6af60:	cmp	r2, #59	; 0x3b
   6af64:	beq	6b004 <fputs@plt+0x59ebc>
   6af68:	add	r2, r1, r2
   6af6c:	ldrb	r2, [r2, #320]	; 0x140
   6af70:	tst	r2, #1
   6af74:	bne	6b004 <fputs@plt+0x59ebc>
   6af78:	ldr	r3, [r6, #24]
   6af7c:	mov	r0, r5
   6af80:	ldr	r1, [sp, #36]	; 0x24
   6af84:	ldr	r2, [sp, #48]	; 0x30
   6af88:	orr	r3, r3, #2097152	; 0x200000
   6af8c:	str	r3, [r6, #24]
   6af90:	cmp	r1, #1
   6af94:	ldr	r3, [r8, #44]	; 0x2c
   6af98:	ldr	r1, [pc, #1160]	; 6b428 <fputs@plt+0x5a2e0>
   6af9c:	str	r2, [sp, #12]
   6afa0:	add	r2, r3, #1
   6afa4:	stm	sp, {r3, r7}
   6afa8:	str	r2, [sp, #8]
   6afac:	ldr	r2, [pc, #1144]	; 6b42c <fputs@plt+0x5a2e4>
   6afb0:	ldr	r3, [pc, #1144]	; 6b430 <fputs@plt+0x5a2e8>
   6afb4:	moveq	r3, r2
   6afb8:	mov	r2, sl
   6afbc:	bl	6bf48 <fputs@plt+0x5ae00>
   6afc0:	mov	r1, r7
   6afc4:	mov	r0, r6
   6afc8:	bl	1c334 <fputs@plt+0xb1ec>
   6afcc:	str	r9, [r6, #24]
   6afd0:	mov	r3, #4
   6afd4:	mov	r1, #52	; 0x34
   6afd8:	ldr	r2, [sp, #36]	; 0x24
   6afdc:	str	r3, [sp]
   6afe0:	mov	r3, #2
   6afe4:	ldr	r0, [sp, #52]	; 0x34
   6afe8:	bl	2713c <fputs@plt+0x15ff4>
   6afec:	ldr	r3, [sp, #40]	; 0x28
   6aff0:	mov	r0, r5
   6aff4:	mov	r1, r3
   6aff8:	ldr	r2, [r3]
   6affc:	bl	37e04 <fputs@plt+0x26cbc>
   6b000:	b	67104 <fputs@plt+0x55fbc>
   6b004:	strb	r0, [r3], #-1
   6b008:	b	6af54 <fputs@plt+0x59e0c>
   6b00c:	ldrb	r3, [r5, #24]
   6b010:	add	r2, fp, r6
   6b014:	ldr	r7, [r5]
   6b018:	add	r3, r3, #1
   6b01c:	strb	r3, [r5, #24]
   6b020:	ldr	r3, [r7, #256]	; 0x100
   6b024:	ldrb	r1, [r7, #69]	; 0x45
   6b028:	add	r3, r3, #1
   6b02c:	str	r3, [r7, #256]	; 0x100
   6b030:	cmp	r1, #0
   6b034:	ldr	r3, [r2, #12]
   6b038:	str	r3, [sp, #36]	; 0x24
   6b03c:	bne	6b07c <fputs@plt+0x59f34>
   6b040:	add	r2, r3, #8
   6b044:	mov	r0, r5
   6b048:	bl	5da1c <fputs@plt+0x4c8d4>
   6b04c:	subs	r8, r0, #0
   6b050:	beq	6b07c <fputs@plt+0x59f34>
   6b054:	ldrb	r3, [r8, #42]	; 0x2a
   6b058:	tst	r3, #16
   6b05c:	ldrne	r1, [pc, #976]	; 6b434 <fputs@plt+0x5a2ec>
   6b060:	bne	6b074 <fputs@plt+0x59f2c>
   6b064:	ldr	r3, [r8, #12]
   6b068:	cmp	r3, #0
   6b06c:	beq	6b08c <fputs@plt+0x59f44>
   6b070:	ldr	r1, [pc, #960]	; 6b438 <fputs@plt+0x5a2f0>
   6b074:	mov	r0, r5
   6b078:	bl	2fdcc <fputs@plt+0x1ec84>
   6b07c:	mov	r0, r7
   6b080:	ldr	r1, [sp, #36]	; 0x24
   6b084:	bl	209b0 <fputs@plt+0xf868>
   6b088:	b	67104 <fputs@plt+0x55fbc>
   6b08c:	mov	r0, r5
   6b090:	ldr	r1, [r8]
   6b094:	bl	31b68 <fputs@plt+0x20a20>
   6b098:	subs	r9, r0, #0
   6b09c:	bne	6b07c <fputs@plt+0x59f34>
   6b0a0:	mov	r0, r7
   6b0a4:	ldr	r1, [r8, #64]	; 0x40
   6b0a8:	bl	1a260 <fputs@plt+0x9118>
   6b0ac:	mov	sl, r0
   6b0b0:	mov	r2, #72	; 0x48
   6b0b4:	mov	r3, #0
   6b0b8:	mov	r0, r7
   6b0bc:	bl	1def8 <fputs@plt+0xcdb0>
   6b0c0:	subs	r6, r0, #0
   6b0c4:	beq	6b07c <fputs@plt+0x59f34>
   6b0c8:	mov	r3, #1
   6b0cc:	str	r6, [r5, #488]	; 0x1e8
   6b0d0:	mov	r0, r7
   6b0d4:	strh	r3, [r6, #36]	; 0x24
   6b0d8:	ldrsh	r3, [r8, #34]	; 0x22
   6b0dc:	subs	r2, r3, #1
   6b0e0:	strh	r3, [r6, #34]	; 0x22
   6b0e4:	addmi	r2, r3, #6
   6b0e8:	mov	r3, r9
   6b0ec:	asr	r2, r2, #3
   6b0f0:	add	r2, r2, #1
   6b0f4:	lsl	r2, r2, #7
   6b0f8:	bl	1def8 <fputs@plt+0xcdb0>
   6b0fc:	ldr	r1, [pc, #824]	; 6b43c <fputs@plt+0x5a2f4>
   6b100:	ldr	r2, [r8]
   6b104:	str	r0, [r6, #4]
   6b108:	mov	r0, r7
   6b10c:	bl	37250 <fputs@plt+0x26108>
   6b110:	ldr	r3, [r6, #4]
   6b114:	str	r0, [r6]
   6b118:	cmp	r0, #0
   6b11c:	cmpne	r3, #0
   6b120:	beq	6b07c <fputs@plt+0x59f34>
   6b124:	ldrsh	r2, [r6, #34]	; 0x22
   6b128:	mov	r0, r3
   6b12c:	ldr	r1, [r8, #4]
   6b130:	lsl	r2, r2, #4
   6b134:	bl	10fbc <memcpy@plt>
   6b138:	ldrsh	r2, [r6, #34]	; 0x22
   6b13c:	cmp	r9, r2
   6b140:	blt	6b194 <fputs@plt+0x5a04c>
   6b144:	ldr	r3, [r7, #16]
   6b148:	mov	r2, sl
   6b14c:	mov	r1, #0
   6b150:	mov	r0, r5
   6b154:	add	r3, r3, sl, lsl #4
   6b158:	ldr	r3, [r3, #12]
   6b15c:	str	r3, [r6, #64]	; 0x40
   6b160:	ldr	r3, [r8, #44]	; 0x2c
   6b164:	str	r3, [r6, #44]	; 0x2c
   6b168:	mov	r3, #1
   6b16c:	strh	r3, [r6, #36]	; 0x24
   6b170:	bl	49b98 <fputs@plt+0x38a50>
   6b174:	mov	r0, r5
   6b178:	bl	271cc <fputs@plt+0x16084>
   6b17c:	cmp	r0, #0
   6b180:	beq	6b07c <fputs@plt+0x59f34>
   6b184:	mov	r1, sl
   6b188:	mov	r0, r5
   6b18c:	bl	2787c <fputs@plt+0x16734>
   6b190:	b	6b07c <fputs@plt+0x59f34>
   6b194:	ldr	r3, [r6, #4]
   6b198:	mov	r0, r7
   6b19c:	add	r2, r3, r9, lsl #4
   6b1a0:	ldr	r1, [r3, r9, lsl #4]
   6b1a4:	str	r3, [sp, #40]	; 0x28
   6b1a8:	str	r2, [sp, #48]	; 0x30
   6b1ac:	bl	1e740 <fputs@plt+0xd5f8>
   6b1b0:	ldr	r3, [sp, #40]	; 0x28
   6b1b4:	ldr	r2, [sp, #48]	; 0x30
   6b1b8:	str	r0, [r3, r9, lsl #4]
   6b1bc:	mov	r3, #0
   6b1c0:	add	r9, r9, #1
   6b1c4:	str	r3, [r2, #4]
   6b1c8:	str	r3, [r2, #8]
   6b1cc:	b	6b138 <fputs@plt+0x59ff0>
   6b1d0:	mov	r1, #0
   6b1d4:	mov	r0, r5
   6b1d8:	bl	6e514 <fputs@plt+0x5d3cc>
   6b1dc:	b	67104 <fputs@plt+0x55fbc>
   6b1e0:	add	r1, r6, #12
   6b1e4:	mov	r0, r5
   6b1e8:	add	r1, fp, r1
   6b1ec:	bl	6e514 <fputs@plt+0x5d3cc>
   6b1f0:	b	67104 <fputs@plt+0x55fbc>
   6b1f4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b1f8:	mov	r9, #0
   6b1fc:	sub	r2, r4, #28
   6b200:	sub	r1, r4, #44	; 0x2c
   6b204:	mov	r0, r5
   6b208:	str	r9, [sp]
   6b20c:	str	r3, [sp, #8]
   6b210:	mov	r3, #1
   6b214:	str	r3, [sp, #4]
   6b218:	mov	r3, r9
   6b21c:	bl	5d368 <fputs@plt+0x4c220>
   6b220:	ldr	r7, [r5, #488]	; 0x1e8
   6b224:	cmp	r7, r9
   6b228:	beq	67104 <fputs@plt+0x55fbc>
   6b22c:	ldr	r8, [r5]
   6b230:	ldr	r1, [r7, #64]	; 0x40
   6b234:	mov	r0, r8
   6b238:	bl	1a260 <fputs@plt+0x9118>
   6b23c:	ldrb	r3, [r7, #42]	; 0x2a
   6b240:	add	r1, r6, #12
   6b244:	mov	sl, r0
   6b248:	add	r1, fp, r1
   6b24c:	mov	r0, r8
   6b250:	str	r9, [r7, #48]	; 0x30
   6b254:	orr	r3, r3, #16
   6b258:	strb	r3, [r7, #42]	; 0x2a
   6b25c:	bl	1d4f8 <fputs@plt+0xc3b0>
   6b260:	mov	r2, r0
   6b264:	mov	r1, r7
   6b268:	mov	r0, r8
   6b26c:	bl	28348 <fputs@plt+0x17200>
   6b270:	mov	r2, r9
   6b274:	mov	r1, r7
   6b278:	mov	r0, r8
   6b27c:	bl	28348 <fputs@plt+0x17200>
   6b280:	mov	r0, r8
   6b284:	ldr	r1, [r7]
   6b288:	bl	1e740 <fputs@plt+0xd5f8>
   6b28c:	mov	r2, r0
   6b290:	mov	r1, r7
   6b294:	mov	r0, r8
   6b298:	bl	28348 <fputs@plt+0x17200>
   6b29c:	add	r2, fp, r6
   6b2a0:	ldrd	r2, [r2, #12]
   6b2a4:	add	r3, r3, r2
   6b2a8:	ldr	r2, [r5, #500]	; 0x1f4
   6b2ac:	sub	r3, r3, r2
   6b2b0:	str	r3, [r5, #504]	; 0x1f8
   6b2b4:	ldr	r3, [r7, #52]	; 0x34
   6b2b8:	cmp	r3, r9
   6b2bc:	beq	67104 <fputs@plt+0x55fbc>
   6b2c0:	ldr	r2, [r5]
   6b2c4:	mov	r1, #29
   6b2c8:	mov	r0, r5
   6b2cc:	ldr	r2, [r2, #16]
   6b2d0:	ldr	r2, [r2, sl, lsl #4]
   6b2d4:	str	r2, [sp]
   6b2d8:	ldr	r3, [r3]
   6b2dc:	ldr	r2, [r7]
   6b2e0:	bl	2fe88 <fputs@plt+0x1ed40>
   6b2e4:	b	67104 <fputs@plt+0x55fbc>
   6b2e8:	mov	r0, r5
   6b2ec:	bl	283ac <fputs@plt+0x17264>
   6b2f0:	mov	r3, #0
   6b2f4:	str	r3, [r5, #516]	; 0x204
   6b2f8:	str	r3, [r5, #520]	; 0x208
   6b2fc:	b	67104 <fputs@plt+0x55fbc>
   6b300:	ldr	r3, [r5, #516]	; 0x204
   6b304:	add	r2, fp, r6
   6b308:	ldr	ip, [r2, #12]
   6b30c:	cmp	r3, #0
   6b310:	ldrne	r2, [r2, #16]
   6b314:	streq	ip, [r5, #516]	; 0x204
   6b318:	ldreq	r3, [r2, #16]
   6b31c:	addne	ip, ip, r2
   6b320:	subne	ip, ip, r3
   6b324:	streq	r3, [r5, #520]	; 0x208
   6b328:	strne	ip, [r5, #520]	; 0x208
   6b32c:	b	67104 <fputs@plt+0x55fbc>
   6b330:	mov	r3, #0
   6b334:	str	r3, [r4, #20]
   6b338:	b	67104 <fputs@plt+0x55fbc>
   6b33c:	add	r2, fp, r6
   6b340:	ldr	r3, [r2, #12]
   6b344:	str	r3, [r4, #-12]
   6b348:	b	67104 <fputs@plt+0x55fbc>
   6b34c:	add	r2, fp, r6
   6b350:	ldr	r3, [r2, #12]
   6b354:	str	r3, [r4, #-28]	; 0xffffffe4
   6b358:	b	67104 <fputs@plt+0x55fbc>
   6b35c:	ldr	r3, [r4, #-12]
   6b360:	sub	r2, r4, #76	; 0x4c
   6b364:	mov	r1, #0
   6b368:	mov	r0, r5
   6b36c:	str	r3, [sp]
   6b370:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b374:	bl	358e8 <fputs@plt+0x247a0>
   6b378:	str	r0, [r4, #-76]	; 0xffffffb4
   6b37c:	b	67104 <fputs@plt+0x55fbc>
   6b380:	ldr	r3, [r4, #-12]
   6b384:	sub	r2, r4, #76	; 0x4c
   6b388:	mov	r0, r5
   6b38c:	str	r3, [sp]
   6b390:	ldr	r1, [r4, #-108]	; 0xffffff94
   6b394:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b398:	bl	358e8 <fputs@plt+0x247a0>
   6b39c:	str	r0, [r4, #-108]	; 0xffffff94
   6b3a0:	b	67104 <fputs@plt+0x55fbc>
   6b3a4:	ldr	r4, [fp, #4]
   6b3a8:	sub	r2, r2, ip
   6b3ac:	str	r2, [fp]
   6b3b0:	ldr	r3, [fp]
   6b3b4:	cmp	r3, #0
   6b3b8:	strlt	r4, [fp, #4]
   6b3bc:	blt	66c00 <fputs@plt+0x55ab8>
   6b3c0:	mov	r0, fp
   6b3c4:	bl	23814 <fputs@plt+0x126cc>
   6b3c8:	b	6b3b0 <fputs@plt+0x5a268>
   6b3cc:	add	r3, sp, #80	; 0x50
   6b3d0:	add	r2, sp, #96	; 0x60
   6b3d4:	ldm	r3, {r0, r1}
   6b3d8:	add	r6, sp, #104	; 0x68
   6b3dc:	stm	r2, {r0, r1}
   6b3e0:	stm	r6, {r0, r1}
   6b3e4:	mov	r0, r5
   6b3e8:	ldr	r1, [pc, #80]	; 6b440 <fputs@plt+0x5a2f8>
   6b3ec:	bl	2fdcc <fputs@plt+0x1ec84>
   6b3f0:	mov	r2, r6
   6b3f4:	mov	r1, r4
   6b3f8:	str	r5, [fp, #4]
   6b3fc:	mov	r0, r5
   6b400:	bl	23640 <fputs@plt+0x124f8>
   6b404:	b	66c00 <fputs@plt+0x55ab8>
   6b408:	andeq	r9, r7, r5, lsr r0
   6b40c:	andeq	r9, r7, pc, rrx
   6b410:	andeq	r9, r7, fp, asr #1
   6b414:	andeq	r9, r7, fp, ror #1
   6b418:	andeq	r9, r7, r6, lsl #2
   6b41c:	andeq	r9, r7, r1, asr #2
   6b420:	andeq	r9, r7, r6, ror r1
   6b424:			; <UNDEFINED> instruction: 0x00072ab0
   6b428:	andeq	r9, r7, r4, lsr #3
   6b42c:	andeq	r7, r7, lr, lsr fp
   6b430:	andeq	r7, r7, r1, asr fp
   6b434:	andeq	r9, r7, r1, lsl r2
   6b438:	andeq	r9, r7, r3, lsr r2
   6b43c:	andeq	r9, r7, r1, asr r2
   6b440:	andeq	r8, r7, sp, ror sl
   6b444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b448:	sub	sp, sp, #28
   6b44c:	mov	r4, r0
   6b450:	mov	r8, r1
   6b454:	mov	r6, #0
   6b458:	mov	r1, #0
   6b45c:	mov	fp, r2
   6b460:	ldr	r5, [r0]
   6b464:	movw	r0, #1608	; 0x648
   6b468:	ldr	r3, [r5, #96]	; 0x60
   6b46c:	str	r3, [sp, #12]
   6b470:	ldr	r3, [r5, #152]	; 0x98
   6b474:	cmp	r3, #0
   6b478:	streq	r3, [r5, #248]	; 0xf8
   6b47c:	str	r6, [r4, #12]
   6b480:	str	r8, [r4, #484]	; 0x1e4
   6b484:	bl	1d128 <fputs@plt+0xbfe0>
   6b488:	subs	r7, r0, #0
   6b48c:	mvnne	r9, #0
   6b490:	addne	sl, r4, #508	; 0x1fc
   6b494:	strne	r9, [r7]
   6b498:	bne	6b510 <fputs@plt+0x5a3c8>
   6b49c:	mov	r0, r5
   6b4a0:	mov	r7, #7
   6b4a4:	bl	185e4 <fputs@plt+0x749c>
   6b4a8:	b	6b6f8 <fputs@plt+0x5a5b0>
   6b4ac:	ldr	r1, [sp, #20]
   6b4b0:	cmp	r1, #159	; 0x9f
   6b4b4:	ble	6b4e4 <fputs@plt+0x5a39c>
   6b4b8:	ldr	r3, [r5, #248]	; 0xf8
   6b4bc:	cmp	r3, #0
   6b4c0:	movne	r3, #9
   6b4c4:	bne	6b544 <fputs@plt+0x5a3fc>
   6b4c8:	cmp	r1, #161	; 0xa1
   6b4cc:	bne	6b510 <fputs@plt+0x5a3c8>
   6b4d0:	add	r2, r4, #508	; 0x1fc
   6b4d4:	ldr	r1, [pc, #608]	; 6b73c <fputs@plt+0x5a5f4>
   6b4d8:	mov	r0, r4
   6b4dc:	bl	2fdcc <fputs@plt+0x1ec84>
   6b4e0:	b	6b548 <fputs@plt+0x5a400>
   6b4e4:	mov	r0, r7
   6b4e8:	str	r4, [sp]
   6b4ec:	ldm	sl, {r2, r3}
   6b4f0:	bl	66ae0 <fputs@plt+0x55998>
   6b4f4:	ldr	r3, [r4, #12]
   6b4f8:	ldr	r9, [sp, #20]
   6b4fc:	cmp	r3, #0
   6b500:	bne	6b548 <fputs@plt+0x5a400>
   6b504:	ldrb	r3, [r5, #69]	; 0x45
   6b508:	cmp	r3, #0
   6b50c:	bne	6b548 <fputs@plt+0x5a400>
   6b510:	ldrb	r3, [r8, r6]
   6b514:	add	r0, r8, r6
   6b518:	cmp	r3, #0
   6b51c:	beq	6b548 <fputs@plt+0x5a400>
   6b520:	add	r1, sp, #20
   6b524:	str	r0, [r4, #508]	; 0x1fc
   6b528:	bl	1a734 <fputs@plt+0x95ec>
   6b52c:	ldr	r3, [sp, #12]
   6b530:	add	r6, r0, r6
   6b534:	str	r0, [r4, #512]	; 0x200
   6b538:	cmp	r3, r6
   6b53c:	bge	6b4ac <fputs@plt+0x5a364>
   6b540:	mov	r3, #18
   6b544:	str	r3, [r4, #12]
   6b548:	ldr	r3, [r4, #12]
   6b54c:	add	r6, r8, r6
   6b550:	str	r6, [r4, #484]	; 0x1e4
   6b554:	cmp	r3, #0
   6b558:	bne	6b5b4 <fputs@plt+0x5a46c>
   6b55c:	ldrb	r3, [r5, #69]	; 0x45
   6b560:	cmp	r3, #0
   6b564:	bne	6b5b4 <fputs@plt+0x5a46c>
   6b568:	cmp	r9, #1
   6b56c:	add	r6, r4, #508	; 0x1fc
   6b570:	beq	6b5a0 <fputs@plt+0x5a458>
   6b574:	mov	r1, #1
   6b578:	mov	r0, r7
   6b57c:	str	r4, [sp]
   6b580:	ldm	r6, {r2, r3}
   6b584:	bl	66ae0 <fputs@plt+0x55998>
   6b588:	ldr	r3, [r4, #12]
   6b58c:	cmp	r3, #0
   6b590:	bne	6b5b4 <fputs@plt+0x5a46c>
   6b594:	ldrb	r3, [r5, #69]	; 0x45
   6b598:	cmp	r3, #0
   6b59c:	bne	6b5b4 <fputs@plt+0x5a46c>
   6b5a0:	mov	r1, #0
   6b5a4:	mov	r0, r7
   6b5a8:	str	r4, [sp]
   6b5ac:	ldm	r6, {r2, r3}
   6b5b0:	bl	66ae0 <fputs@plt+0x55998>
   6b5b4:	ldr	r3, [r7]
   6b5b8:	mov	r0, r7
   6b5bc:	cmp	r3, #0
   6b5c0:	bge	6b704 <fputs@plt+0x5a5bc>
   6b5c4:	bl	183dc <fputs@plt+0x7294>
   6b5c8:	ldrb	r3, [r5, #69]	; 0x45
   6b5cc:	cmp	r3, #0
   6b5d0:	movne	r3, #7
   6b5d4:	strne	r3, [r4, #12]
   6b5d8:	ldr	r0, [r4, #12]
   6b5dc:	cmp	r0, #0
   6b5e0:	cmpne	r0, #101	; 0x65
   6b5e4:	beq	6b60c <fputs@plt+0x5a4c4>
   6b5e8:	ldr	r3, [r4, #4]
   6b5ec:	cmp	r3, #0
   6b5f0:	bne	6b60c <fputs@plt+0x5a4c4>
   6b5f4:	bl	1ad5c <fputs@plt+0x9c14>
   6b5f8:	mov	r2, r0
   6b5fc:	ldr	r1, [pc, #316]	; 6b740 <fputs@plt+0x5a5f8>
   6b600:	mov	r0, r5
   6b604:	bl	37250 <fputs@plt+0x26108>
   6b608:	str	r0, [r4, #4]
   6b60c:	ldr	r2, [r4, #4]
   6b610:	cmp	r2, #0
   6b614:	moveq	r7, r2
   6b618:	beq	6b638 <fputs@plt+0x5a4f0>
   6b61c:	ldr	r1, [pc, #284]	; 6b740 <fputs@plt+0x5a5f8>
   6b620:	mov	r7, #1
   6b624:	ldr	r0, [r4, #12]
   6b628:	str	r2, [fp]
   6b62c:	bl	2c818 <fputs@plt+0x1b6d0>
   6b630:	mov	r3, #0
   6b634:	str	r3, [r4, #4]
   6b638:	ldr	r0, [r4, #8]
   6b63c:	cmp	r0, #0
   6b640:	beq	6b664 <fputs@plt+0x5a51c>
   6b644:	ldr	r3, [r4, #68]	; 0x44
   6b648:	cmp	r3, #0
   6b64c:	ble	6b664 <fputs@plt+0x5a51c>
   6b650:	ldrb	r6, [r4, #18]
   6b654:	cmp	r6, #0
   6b658:	bne	6b684 <fputs@plt+0x5a53c>
   6b65c:	bl	23408 <fputs@plt+0x122c0>
   6b660:	str	r6, [r4, #8]
   6b664:	ldrb	r6, [r4, #18]
   6b668:	cmp	r6, #0
   6b66c:	bne	6b684 <fputs@plt+0x5a53c>
   6b670:	mov	r0, r5
   6b674:	ldr	r1, [r4, #408]	; 0x198
   6b678:	bl	1c334 <fputs@plt+0xb1ec>
   6b67c:	str	r6, [r4, #404]	; 0x194
   6b680:	str	r6, [r4, #408]	; 0x198
   6b684:	ldr	r0, [r4, #524]	; 0x20c
   6b688:	bl	183dc <fputs@plt+0x7294>
   6b68c:	ldrb	r3, [r4, #454]	; 0x1c6
   6b690:	cmp	r3, #0
   6b694:	bne	6b6a4 <fputs@plt+0x5a55c>
   6b698:	mov	r0, r5
   6b69c:	ldr	r1, [r4, #488]	; 0x1e8
   6b6a0:	bl	20834 <fputs@plt+0xf6ec>
   6b6a4:	ldr	r1, [r4, #540]	; 0x21c
   6b6a8:	cmp	r1, #0
   6b6ac:	beq	6b6b8 <fputs@plt+0x5a570>
   6b6b0:	mov	r0, r5
   6b6b4:	bl	20788 <fputs@plt+0xf640>
   6b6b8:	mov	r0, r5
   6b6bc:	ldr	r1, [r4, #492]	; 0x1ec
   6b6c0:	bl	20730 <fputs@plt+0xf5e8>
   6b6c4:	ldr	r6, [r4, #448]	; 0x1c0
   6b6c8:	sub	r6, r6, #1
   6b6cc:	cmp	r6, #0
   6b6d0:	ldr	r1, [r4, #476]	; 0x1dc
   6b6d4:	bge	6b70c <fputs@plt+0x5a5c4>
   6b6d8:	mov	r0, r5
   6b6dc:	bl	1c334 <fputs@plt+0xb1ec>
   6b6e0:	ldr	r1, [r4, #412]	; 0x19c
   6b6e4:	cmp	r1, #0
   6b6e8:	bne	6b71c <fputs@plt+0x5a5d4>
   6b6ec:	ldr	r1, [r4, #528]	; 0x210
   6b6f0:	cmp	r1, #0
   6b6f4:	bne	6b728 <fputs@plt+0x5a5e0>
   6b6f8:	mov	r0, r7
   6b6fc:	add	sp, sp, #28
   6b700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b704:	bl	23814 <fputs@plt+0x126cc>
   6b708:	b	6b5b4 <fputs@plt+0x5a46c>
   6b70c:	mov	r0, r5
   6b710:	ldr	r1, [r1, r6, lsl #2]
   6b714:	bl	1c334 <fputs@plt+0xb1ec>
   6b718:	b	6b6c8 <fputs@plt+0x5a580>
   6b71c:	ldr	r3, [r1]
   6b720:	str	r3, [r4, #412]	; 0x19c
   6b724:	b	6b6d8 <fputs@plt+0x5a590>
   6b728:	ldr	r3, [r1, #68]	; 0x44
   6b72c:	mov	r0, r5
   6b730:	str	r3, [r4, #528]	; 0x210
   6b734:	bl	20834 <fputs@plt+0xf6ec>
   6b738:	b	6b6ec <fputs@plt+0x5a5a4>
   6b73c:	andeq	r9, r7, r4, ror #4
   6b740:	andeq	r6, r7, ip, asr #10
   6b744:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b748:	sub	sp, sp, #28
   6b74c:	mov	r9, #0
   6b750:	mov	r8, r2
   6b754:	mov	r2, #544	; 0x220
   6b758:	mov	r5, r0
   6b75c:	mov	r6, r1
   6b760:	str	r3, [sp, #12]
   6b764:	mov	r3, #0
   6b768:	str	r9, [sp, #16]
   6b76c:	bl	1def8 <fputs@plt+0xcdb0>
   6b770:	subs	r4, r0, #0
   6b774:	ldrne	r3, [sp, #64]	; 0x40
   6b778:	strne	r3, [r4, #480]	; 0x1e0
   6b77c:	bne	6b800 <fputs@plt+0x5a6b8>
   6b780:	mov	r7, #7
   6b784:	b	6b7d4 <fputs@plt+0x5a68c>
   6b788:	ldr	r3, [r5, #16]
   6b78c:	lsl	sl, r9, #4
   6b790:	add	r3, r3, sl
   6b794:	ldr	r0, [r3, #4]
   6b798:	cmp	r0, #0
   6b79c:	beq	6b7fc <fputs@plt+0x5a6b4>
   6b7a0:	ldrd	r2, [r0]
   6b7a4:	str	r2, [r3, #4]
   6b7a8:	mov	r2, #1
   6b7ac:	mov	r1, r2
   6b7b0:	bl	14a5c <fputs@plt+0x3914>
   6b7b4:	subs	r7, r0, #0
   6b7b8:	beq	6b7fc <fputs@plt+0x5a6b4>
   6b7bc:	ldr	r3, [r5, #16]
   6b7c0:	mov	r1, r7
   6b7c4:	mov	r0, r5
   6b7c8:	ldr	r2, [pc, #852]	; 6bb24 <fputs@plt+0x5a9dc>
   6b7cc:	ldr	r3, [r3, sl]
   6b7d0:	bl	2f9a0 <fputs@plt+0x1e858>
   6b7d4:	mov	r0, r4
   6b7d8:	bl	20194 <fputs@plt+0xf04c>
   6b7dc:	mov	r1, r4
   6b7e0:	mov	r0, r5
   6b7e4:	bl	1c334 <fputs@plt+0xb1ec>
   6b7e8:	mov	r1, r7
   6b7ec:	mov	r0, r5
   6b7f0:	bl	1cabc <fputs@plt+0xb974>
   6b7f4:	add	sp, sp, #28
   6b7f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b7fc:	add	r9, r9, #1
   6b800:	ldr	r3, [r5, #20]
   6b804:	cmp	r3, r9
   6b808:	bgt	6b788 <fputs@plt+0x5a640>
   6b80c:	mov	r0, r5
   6b810:	bl	1c684 <fputs@plt+0xb53c>
   6b814:	mov	r3, #0
   6b818:	str	r5, [r4]
   6b81c:	cmp	r8, r3
   6b820:	str	r3, [r4, #428]	; 0x1ac
   6b824:	blt	6b9a4 <fputs@plt+0x5a85c>
   6b828:	beq	6b83c <fputs@plt+0x5a6f4>
   6b82c:	add	r3, r6, r8
   6b830:	ldrb	r3, [r3, #-1]
   6b834:	cmp	r3, #0
   6b838:	beq	6b9a4 <fputs@plt+0x5a85c>
   6b83c:	ldr	r3, [r5, #96]	; 0x60
   6b840:	cmp	r8, r3
   6b844:	ble	6b86c <fputs@plt+0x5a724>
   6b848:	ldr	r2, [pc, #728]	; 6bb28 <fputs@plt+0x5a9e0>
   6b84c:	mov	r1, #18
   6b850:	mov	r0, r5
   6b854:	bl	2f9a0 <fputs@plt+0x1e858>
   6b858:	mov	r1, #18
   6b85c:	mov	r0, r5
   6b860:	bl	1cabc <fputs@plt+0xb974>
   6b864:	mov	r7, r0
   6b868:	b	6b7d4 <fputs@plt+0x5a68c>
   6b86c:	mov	r2, r8
   6b870:	asr	r3, r8, #31
   6b874:	mov	r1, r6
   6b878:	mov	r0, r5
   6b87c:	bl	1d4b0 <fputs@plt+0xc368>
   6b880:	subs	r7, r0, #0
   6b884:	addeq	r8, r6, r8
   6b888:	streq	r8, [r4, #484]	; 0x1e4
   6b88c:	beq	6b8bc <fputs@plt+0x5a774>
   6b890:	mov	r1, r7
   6b894:	add	r2, sp, #16
   6b898:	mov	r0, r4
   6b89c:	bl	6b444 <fputs@plt+0x5a2fc>
   6b8a0:	ldr	r3, [r4, #484]	; 0x1e4
   6b8a4:	mov	r1, r7
   6b8a8:	mov	r0, r5
   6b8ac:	sub	r3, r3, r7
   6b8b0:	add	r3, r6, r3
   6b8b4:	str	r3, [r4, #484]	; 0x1e4
   6b8b8:	bl	1c334 <fputs@plt+0xb1ec>
   6b8bc:	ldr	r3, [r4, #12]
   6b8c0:	cmp	r3, #101	; 0x65
   6b8c4:	moveq	r3, #0
   6b8c8:	streq	r3, [r4, #12]
   6b8cc:	ldrb	r3, [r4, #17]
   6b8d0:	cmp	r3, #0
   6b8d4:	movne	r7, #0
   6b8d8:	ldrne	r8, [r4]
   6b8dc:	bne	6ba10 <fputs@plt+0x5a8c8>
   6b8e0:	ldrb	r3, [r5, #69]	; 0x45
   6b8e4:	cmp	r3, #0
   6b8e8:	movne	r3, #7
   6b8ec:	strne	r3, [r4, #12]
   6b8f0:	ldr	r3, [sp, #72]	; 0x48
   6b8f4:	ldr	r7, [r4, #12]
   6b8f8:	cmp	r3, #0
   6b8fc:	ldrne	r3, [r4, #484]	; 0x1e4
   6b900:	ldrne	r2, [sp, #72]	; 0x48
   6b904:	strne	r3, [r2]
   6b908:	cmp	r7, #0
   6b90c:	beq	6ba74 <fputs@plt+0x5a92c>
   6b910:	ldrb	r3, [r5, #149]	; 0x95
   6b914:	cmp	r3, #0
   6b918:	bne	6b954 <fputs@plt+0x5a80c>
   6b91c:	ldr	r8, [r4, #8]
   6b920:	cmp	r8, #0
   6b924:	beq	6b954 <fputs@plt+0x5a80c>
   6b928:	ldr	r2, [r4, #484]	; 0x1e4
   6b92c:	mov	r1, r6
   6b930:	ldr	r0, [r8]
   6b934:	sub	r2, r2, r6
   6b938:	asr	r3, r2, #31
   6b93c:	bl	1d4b0 <fputs@plt+0xc368>
   6b940:	ldrb	r3, [r8, #89]	; 0x59
   6b944:	str	r0, [r8, #168]	; 0xa8
   6b948:	ldr	r2, [sp, #12]
   6b94c:	bfi	r3, r2, #7, #1
   6b950:	strb	r3, [r8, #89]	; 0x59
   6b954:	ldr	r0, [r4, #8]
   6b958:	cmp	r0, #0
   6b95c:	beq	6baf4 <fputs@plt+0x5a9ac>
   6b960:	cmp	r7, #0
   6b964:	bne	6b974 <fputs@plt+0x5a82c>
   6b968:	ldrb	r3, [r5, #69]	; 0x45
   6b96c:	cmp	r3, #0
   6b970:	beq	6baf4 <fputs@plt+0x5a9ac>
   6b974:	bl	469fc <fputs@plt+0x358b4>
   6b978:	ldr	r3, [sp, #16]
   6b97c:	cmp	r3, #0
   6b980:	beq	6bb00 <fputs@plt+0x5a9b8>
   6b984:	mov	r1, r7
   6b988:	ldr	r2, [pc, #412]	; 6bb2c <fputs@plt+0x5a9e4>
   6b98c:	mov	r0, r5
   6b990:	bl	2f9a0 <fputs@plt+0x1e858>
   6b994:	ldr	r1, [sp, #16]
   6b998:	mov	r0, r5
   6b99c:	bl	1c334 <fputs@plt+0xb1ec>
   6b9a0:	b	6bb0c <fputs@plt+0x5a9c4>
   6b9a4:	add	r2, sp, #16
   6b9a8:	mov	r1, r6
   6b9ac:	mov	r0, r4
   6b9b0:	bl	6b444 <fputs@plt+0x5a2fc>
   6b9b4:	b	6b8bc <fputs@plt+0x5a774>
   6b9b8:	mov	sl, #0
   6b9bc:	add	r2, sp, #20
   6b9c0:	mov	r1, #1
   6b9c4:	mov	r0, r9
   6b9c8:	bl	17e2c <fputs@plt+0x6ce4>
   6b9cc:	ldr	r3, [r8, #16]
   6b9d0:	add	fp, r3, fp
   6b9d4:	ldr	r3, [fp, #12]
   6b9d8:	ldr	r2, [r3]
   6b9dc:	ldr	r3, [sp, #20]
   6b9e0:	cmp	r2, r3
   6b9e4:	beq	6b9fc <fputs@plt+0x5a8b4>
   6b9e8:	mov	r1, r7
   6b9ec:	mov	r0, r8
   6b9f0:	bl	20bac <fputs@plt+0xfa64>
   6b9f4:	mov	r3, #17
   6b9f8:	str	r3, [r4, #12]
   6b9fc:	cmp	sl, #0
   6ba00:	beq	6ba0c <fputs@plt+0x5a8c4>
   6ba04:	mov	r0, r9
   6ba08:	bl	44618 <fputs@plt+0x334d0>
   6ba0c:	add	r7, r7, #1
   6ba10:	ldr	r3, [r8, #20]
   6ba14:	cmp	r7, r3
   6ba18:	bge	6b8e0 <fputs@plt+0x5a798>
   6ba1c:	ldr	r3, [r8, #16]
   6ba20:	lsl	fp, r7, #4
   6ba24:	add	r3, r3, fp
   6ba28:	ldr	r9, [r3, #4]
   6ba2c:	cmp	r9, #0
   6ba30:	beq	6ba0c <fputs@plt+0x5a8c4>
   6ba34:	ldrb	r1, [r9, #8]
   6ba38:	cmp	r1, #0
   6ba3c:	bne	6b9b8 <fputs@plt+0x5a870>
   6ba40:	mov	r0, r9
   6ba44:	bl	3e8c4 <fputs@plt+0x2d77c>
   6ba48:	movw	r3, #3082	; 0xc0a
   6ba4c:	mov	r1, r0
   6ba50:	cmp	r0, r3
   6ba54:	cmpne	r0, #7
   6ba58:	bne	6ba64 <fputs@plt+0x5a91c>
   6ba5c:	mov	r0, r8
   6ba60:	bl	185e4 <fputs@plt+0x749c>
   6ba64:	cmp	r1, #0
   6ba68:	bne	6b8e0 <fputs@plt+0x5a798>
   6ba6c:	mov	sl, #1
   6ba70:	b	6b9bc <fputs@plt+0x5a874>
   6ba74:	ldr	r0, [r4, #8]
   6ba78:	cmp	r0, #0
   6ba7c:	beq	6b910 <fputs@plt+0x5a7c8>
   6ba80:	ldrb	r3, [r4, #453]	; 0x1c5
   6ba84:	cmp	r3, #0
   6ba88:	beq	6b910 <fputs@plt+0x5a7c8>
   6ba8c:	cmp	r3, #2
   6ba90:	bne	6bae0 <fputs@plt+0x5a998>
   6ba94:	mov	r1, #4
   6ba98:	mov	r9, #12
   6ba9c:	bl	1e6c8 <fputs@plt+0xd580>
   6baa0:	mov	r3, #8
   6baa4:	ldr	sl, [pc, #132]	; 6bb30 <fputs@plt+0x5a9e8>
   6baa8:	mov	r8, #0
   6baac:	sub	r9, r9, r3
   6bab0:	mov	fp, r8
   6bab4:	add	sl, sl, r3, lsl #2
   6bab8:	cmp	r8, r9
   6babc:	ldr	r0, [r4, #8]
   6bac0:	beq	6b910 <fputs@plt+0x5a7c8>
   6bac4:	mov	r1, r8
   6bac8:	mov	r2, #0
   6bacc:	str	fp, [sp]
   6bad0:	ldr	r3, [sl], #4
   6bad4:	add	r8, r8, #1
   6bad8:	bl	2670c <fputs@plt+0x155c4>
   6badc:	b	6bab8 <fputs@plt+0x5a970>
   6bae0:	mov	r1, #8
   6bae4:	mov	r9, #8
   6bae8:	bl	1e6c8 <fputs@plt+0xd580>
   6baec:	mov	r3, r7
   6baf0:	b	6baa4 <fputs@plt+0x5a95c>
   6baf4:	ldr	r3, [sp, #68]	; 0x44
   6baf8:	str	r0, [r3]
   6bafc:	b	6b978 <fputs@plt+0x5a830>
   6bb00:	mov	r1, r7
   6bb04:	mov	r0, r5
   6bb08:	bl	1ca88 <fputs@plt+0xb940>
   6bb0c:	ldr	r1, [r4, #532]	; 0x214
   6bb10:	cmp	r1, #0
   6bb14:	ldrne	r3, [r1, #4]
   6bb18:	strne	r3, [r4, #532]	; 0x214
   6bb1c:	bne	6b998 <fputs@plt+0x5a850>
   6bb20:	b	6b7d4 <fputs@plt+0x5a68c>
   6bb24:	andeq	r9, r7, sp, ror r2
   6bb28:	muleq	r7, fp, r2
   6bb2c:	andeq	r6, r7, ip, asr #10
   6bb30:	ldrdeq	r5, [r7], -ip
   6bb34:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6bb38:	mov	r8, r3
   6bb3c:	mov	r3, #0
   6bb40:	mov	r6, r1
   6bb44:	mov	r5, r0
   6bb48:	mov	r7, r2
   6bb4c:	ldr	r9, [sp, #48]	; 0x30
   6bb50:	ldr	r4, [sp, #52]	; 0x34
   6bb54:	ldr	sl, [sp, #56]	; 0x38
   6bb58:	str	r3, [r4]
   6bb5c:	bl	2f8d4 <fputs@plt+0x1e78c>
   6bb60:	cmp	r6, #0
   6bb64:	cmpne	r0, #0
   6bb68:	bne	6bb7c <fputs@plt+0x5aa34>
   6bb6c:	ldr	r0, [pc, #104]	; 6bbdc <fputs@plt+0x5aa94>
   6bb70:	add	sp, sp, #16
   6bb74:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6bb78:	b	2c8a8 <fputs@plt+0x1b760>
   6bb7c:	mov	r0, r5
   6bb80:	bl	14a2c <fputs@plt+0x38e4>
   6bb84:	mov	r3, r8
   6bb88:	mov	r2, r7
   6bb8c:	str	r9, [sp]
   6bb90:	mov	r1, r6
   6bb94:	stmib	sp, {r4, sl}
   6bb98:	bl	6b744 <fputs@plt+0x5a5fc>
   6bb9c:	cmp	r0, #17
   6bba0:	bne	6bbd4 <fputs@plt+0x5aa8c>
   6bba4:	ldr	r0, [r4]
   6bba8:	bl	46a44 <fputs@plt+0x358fc>
   6bbac:	mov	r3, r8
   6bbb0:	mov	r2, r7
   6bbb4:	str	r9, [sp, #48]	; 0x30
   6bbb8:	mov	r1, r6
   6bbbc:	mov	r0, r5
   6bbc0:	str	r4, [sp, #52]	; 0x34
   6bbc4:	str	sl, [sp, #56]	; 0x38
   6bbc8:	add	sp, sp, #16
   6bbcc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6bbd0:	b	6b744 <fputs@plt+0x5a5fc>
   6bbd4:	add	sp, sp, #16
   6bbd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6bbdc:	andeq	sl, r1, r9, ror #29
   6bbe0:	push	{r0, r1, r2, r3, r4, lr}
   6bbe4:	ldr	ip, [sp, #24]
   6bbe8:	stmib	sp, {r3, ip}
   6bbec:	mov	r3, #0
   6bbf0:	str	r3, [sp]
   6bbf4:	bl	6bb34 <fputs@plt+0x5a9ec>
   6bbf8:	add	sp, sp, #20
   6bbfc:	pop	{pc}		; (ldr pc, [sp], #4)
   6bc00:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6bc04:	mov	r6, r2
   6bc08:	ldr	r5, [r0]
   6bc0c:	ldr	r8, [r0, #8]
   6bc10:	ldr	sl, [r5, #16]
   6bc14:	add	r3, sl, r8, lsl #4
   6bc18:	ldr	r2, [r3, #12]
   6bc1c:	ldrh	r3, [r2, #78]	; 0x4e
   6bc20:	bic	r3, r3, #4
   6bc24:	strh	r3, [r2, #78]	; 0x4e
   6bc28:	ldrb	r3, [r5, #69]	; 0x45
   6bc2c:	cmp	r3, #0
   6bc30:	beq	6bc50 <fputs@plt+0x5ab08>
   6bc34:	mov	r2, #0
   6bc38:	ldr	r1, [r6]
   6bc3c:	mov	r4, #1
   6bc40:	bl	37278 <fputs@plt+0x26130>
   6bc44:	mov	r0, r4
   6bc48:	add	sp, sp, #16
   6bc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6bc50:	cmp	r6, #0
   6bc54:	bne	6bc60 <fputs@plt+0x5ab18>
   6bc58:	mov	r4, #0
   6bc5c:	b	6bc44 <fputs@plt+0x5aafc>
   6bc60:	ldr	r4, [r6, #4]
   6bc64:	cmp	r4, #0
   6bc68:	moveq	r2, r4
   6bc6c:	ldreq	r1, [r6]
   6bc70:	beq	6bd94 <fputs@plt+0x5ac4c>
   6bc74:	mov	r7, r0
   6bc78:	mov	r2, #7
   6bc7c:	ldr	r9, [r6, #8]
   6bc80:	ldr	r1, [pc, #276]	; 6bd9c <fputs@plt+0x5ac54>
   6bc84:	mov	r0, r9
   6bc88:	bl	23cf4 <fputs@plt+0x12bac>
   6bc8c:	subs	r4, r0, #0
   6bc90:	bne	6bd30 <fputs@plt+0x5abe8>
   6bc94:	strb	r8, [r5, #148]	; 0x94
   6bc98:	ldr	r0, [r6, #4]
   6bc9c:	bl	13b7c <fputs@plt+0x2a34>
   6bca0:	add	r3, sp, #12
   6bca4:	mvn	r2, #0
   6bca8:	str	r0, [r5, #144]	; 0x90
   6bcac:	mov	r0, r5
   6bcb0:	strb	r4, [r5, #150]	; 0x96
   6bcb4:	str	r4, [sp]
   6bcb8:	ldr	r1, [r6, #8]
   6bcbc:	bl	6bbe0 <fputs@plt+0x5aa98>
   6bcc0:	ldr	r3, [r5, #52]	; 0x34
   6bcc4:	strb	r4, [r5, #148]	; 0x94
   6bcc8:	cmp	r3, #0
   6bccc:	beq	6bcf0 <fputs@plt+0x5aba8>
   6bcd0:	ldrb	r2, [r5, #150]	; 0x96
   6bcd4:	cmp	r2, #0
   6bcd8:	bne	6bcf0 <fputs@plt+0x5aba8>
   6bcdc:	cmp	r3, #7
   6bce0:	str	r3, [r7, #12]
   6bce4:	bne	6bcfc <fputs@plt+0x5abb4>
   6bce8:	mov	r0, r5
   6bcec:	bl	185e4 <fputs@plt+0x749c>
   6bcf0:	ldr	r0, [sp, #12]
   6bcf4:	bl	46a44 <fputs@plt+0x358fc>
   6bcf8:	b	6bc44 <fputs@plt+0x5aafc>
   6bcfc:	cmp	r3, #9
   6bd00:	beq	6bcf0 <fputs@plt+0x5aba8>
   6bd04:	uxtb	r3, r3
   6bd08:	cmp	r3, #6
   6bd0c:	beq	6bcf0 <fputs@plt+0x5aba8>
   6bd10:	ldr	r6, [r6]
   6bd14:	mov	r0, r5
   6bd18:	bl	47a70 <fputs@plt+0x36928>
   6bd1c:	mov	r2, r0
   6bd20:	mov	r0, r7
   6bd24:	mov	r1, r6
   6bd28:	bl	37278 <fputs@plt+0x26130>
   6bd2c:	b	6bcf0 <fputs@plt+0x5aba8>
   6bd30:	ldr	r1, [r6]
   6bd34:	cmp	r1, #0
   6bd38:	beq	6bd50 <fputs@plt+0x5ac08>
   6bd3c:	cmp	r9, #0
   6bd40:	beq	6bd60 <fputs@plt+0x5ac18>
   6bd44:	ldrb	r3, [r9]
   6bd48:	cmp	r3, #0
   6bd4c:	beq	6bd60 <fputs@plt+0x5ac18>
   6bd50:	mov	r2, #0
   6bd54:	mov	r0, r7
   6bd58:	bl	37278 <fputs@plt+0x26130>
   6bd5c:	b	6bc58 <fputs@plt+0x5ab10>
   6bd60:	mov	r0, r5
   6bd64:	ldr	r2, [sl, r8, lsl #4]
   6bd68:	bl	156a8 <fputs@plt+0x4560>
   6bd6c:	subs	r1, r0, #0
   6bd70:	beq	6bc58 <fputs@plt+0x5ab10>
   6bd74:	add	r1, r1, #44	; 0x2c
   6bd78:	ldr	r0, [r6, #4]
   6bd7c:	bl	13a30 <fputs@plt+0x28e8>
   6bd80:	subs	r4, r0, #0
   6bd84:	bne	6bc58 <fputs@plt+0x5ab10>
   6bd88:	ldr	r2, [pc, #16]	; 6bda0 <fputs@plt+0x5ac58>
   6bd8c:	mov	r0, r7
   6bd90:	ldr	r1, [r6]
   6bd94:	bl	37278 <fputs@plt+0x26130>
   6bd98:	b	6bc44 <fputs@plt+0x5aafc>
   6bd9c:	andeq	r9, r7, lr, lsr #5
   6bda0:			; <UNDEFINED> instruction: 0x000792b6
   6bda4:	push	{r0, r1, r2, r3, r4, lr}
   6bda8:	ldr	ip, [sp, #24]
   6bdac:	stmib	sp, {r3, ip}
   6bdb0:	mov	r3, #0
   6bdb4:	str	r3, [sp]
   6bdb8:	mov	r3, #1
   6bdbc:	bl	6bb34 <fputs@plt+0x5a9ec>
   6bdc0:	add	sp, sp, #20
   6bdc4:	pop	{pc}		; (ldr pc, [sp], #4)
   6bdc8:	push	{r4, r5, r6, r7, r8, r9, lr}
   6bdcc:	sub	sp, sp, #28
   6bdd0:	mov	r8, r3
   6bdd4:	mov	r3, #0
   6bdd8:	mov	r4, r1
   6bddc:	mov	r5, r0
   6bde0:	mov	r9, r2
   6bde4:	ldr	r7, [sp, #56]	; 0x38
   6bde8:	str	r3, [sp, #20]
   6bdec:	ldr	r6, [sp, #60]	; 0x3c
   6bdf0:	str	r3, [r7]
   6bdf4:	bl	2f8d4 <fputs@plt+0x1e78c>
   6bdf8:	clz	r0, r0
   6bdfc:	cmp	r4, #0
   6be00:	lsr	r0, r0, #5
   6be04:	moveq	r0, #1
   6be08:	cmp	r0, #0
   6be0c:	beq	6be20 <fputs@plt+0x5acd8>
   6be10:	ldr	r0, [pc, #244]	; 6bf0c <fputs@plt+0x5adc4>
   6be14:	bl	2c8a8 <fputs@plt+0x1b760>
   6be18:	add	sp, sp, #28
   6be1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6be20:	cmp	r9, #0
   6be24:	movlt	r0, r9
   6be28:	blt	6be58 <fputs@plt+0x5ad10>
   6be2c:	add	r2, r4, #1
   6be30:	b	6be38 <fputs@plt+0x5acf0>
   6be34:	add	r0, r0, #2
   6be38:	cmp	r0, r9
   6be3c:	bge	6be58 <fputs@plt+0x5ad10>
   6be40:	ldrb	r3, [r4, r0]
   6be44:	cmp	r3, #0
   6be48:	bne	6be34 <fputs@plt+0x5acec>
   6be4c:	ldrb	r3, [r2, r0]
   6be50:	cmp	r3, #0
   6be54:	bne	6be34 <fputs@plt+0x5acec>
   6be58:	mov	r2, r0
   6be5c:	mov	r1, r4
   6be60:	mov	r0, r5
   6be64:	bl	26d58 <fputs@plt+0x15c10>
   6be68:	subs	r9, r0, #0
   6be6c:	moveq	r7, r9
   6be70:	beq	6bea0 <fputs@plt+0x5ad58>
   6be74:	add	r3, sp, #20
   6be78:	mvn	r2, #0
   6be7c:	str	r7, [sp, #4]
   6be80:	mov	r1, r9
   6be84:	mov	r0, r5
   6be88:	str	r3, [sp, #8]
   6be8c:	mov	r3, #0
   6be90:	str	r3, [sp]
   6be94:	mov	r3, r8
   6be98:	bl	6bb34 <fputs@plt+0x5a9ec>
   6be9c:	mov	r7, r0
   6bea0:	ldr	r1, [sp, #20]
   6bea4:	cmp	r6, #0
   6bea8:	cmpne	r1, #0
   6beac:	beq	6becc <fputs@plt+0x5ad84>
   6beb0:	sub	r1, r1, r9
   6beb4:	mov	r0, r9
   6beb8:	bl	12df4 <fputs@plt+0x1cac>
   6bebc:	mov	r2, #0
   6bec0:	cmp	r0, r2
   6bec4:	bgt	6bee8 <fputs@plt+0x5ada0>
   6bec8:	str	r4, [r6]
   6becc:	mov	r1, r9
   6bed0:	mov	r0, r5
   6bed4:	bl	1c334 <fputs@plt+0xb1ec>
   6bed8:	mov	r1, r7
   6bedc:	mov	r0, r5
   6bee0:	bl	1cabc <fputs@plt+0xb974>
   6bee4:	b	6be18 <fputs@plt+0x5acd0>
   6bee8:	ldrb	r3, [r4]
   6beec:	add	r2, r2, #1
   6bef0:	ldrb	r1, [r4, #1]
   6bef4:	add	r3, r3, r1, lsl #8
   6bef8:	sub	r3, r3, #55296	; 0xd800
   6befc:	cmp	r3, #2048	; 0x800
   6bf00:	addcs	r4, r4, #2
   6bf04:	addcc	r4, r4, #4
   6bf08:	b	6bec0 <fputs@plt+0x5ad78>
   6bf0c:	andeq	sl, r1, r8, asr pc
   6bf10:	push	{r0, r1, r2, lr}
   6bf14:	ldr	ip, [sp, #16]
   6bf18:	stm	sp, {r3, ip}
   6bf1c:	mov	r3, #0
   6bf20:	bl	6bdc8 <fputs@plt+0x5ac80>
   6bf24:	add	sp, sp, #12
   6bf28:	pop	{pc}		; (ldr pc, [sp], #4)
   6bf2c:	push	{r0, r1, r2, lr}
   6bf30:	ldr	ip, [sp, #16]
   6bf34:	stm	sp, {r3, ip}
   6bf38:	mov	r3, #1
   6bf3c:	bl	6bdc8 <fputs@plt+0x5ac80>
   6bf40:	add	sp, sp, #12
   6bf44:	pop	{pc}		; (ldr pc, [sp], #4)
   6bf48:	push	{r1, r2, r3}
   6bf4c:	mov	r3, #0
   6bf50:	push	{r4, r5, r6, r7, r8, lr}
   6bf54:	sub	sp, sp, #116	; 0x74
   6bf58:	ldr	r8, [r0, #68]	; 0x44
   6bf5c:	str	r3, [sp, #8]
   6bf60:	cmp	r8, r3
   6bf64:	bne	6c000 <fputs@plt+0x5aeb8>
   6bf68:	ldr	r6, [r0]
   6bf6c:	add	r2, sp, #144	; 0x90
   6bf70:	mov	r4, r0
   6bf74:	ldr	r1, [sp, #140]	; 0x8c
   6bf78:	str	r2, [sp, #4]
   6bf7c:	mov	r0, r6
   6bf80:	bl	2f930 <fputs@plt+0x1e7e8>
   6bf84:	subs	r7, r0, #0
   6bf88:	beq	6c000 <fputs@plt+0x5aeb8>
   6bf8c:	ldrb	r3, [r4, #18]
   6bf90:	add	r5, r4, #444	; 0x1bc
   6bf94:	mov	r2, #100	; 0x64
   6bf98:	mov	r1, r5
   6bf9c:	add	r0, sp, #12
   6bfa0:	add	r3, r3, #1
   6bfa4:	strb	r3, [r4, #18]
   6bfa8:	bl	10fbc <memcpy@plt>
   6bfac:	mov	r2, #100	; 0x64
   6bfb0:	mov	r1, r8
   6bfb4:	mov	r0, r5
   6bfb8:	bl	10f20 <memset@plt>
   6bfbc:	add	r2, sp, #8
   6bfc0:	mov	r1, r7
   6bfc4:	mov	r0, r4
   6bfc8:	bl	6b444 <fputs@plt+0x5a2fc>
   6bfcc:	mov	r0, r6
   6bfd0:	ldr	r1, [sp, #8]
   6bfd4:	bl	1c334 <fputs@plt+0xb1ec>
   6bfd8:	mov	r1, r7
   6bfdc:	mov	r0, r6
   6bfe0:	bl	1c334 <fputs@plt+0xb1ec>
   6bfe4:	mov	r2, #100	; 0x64
   6bfe8:	add	r1, sp, #12
   6bfec:	mov	r0, r5
   6bff0:	bl	10fbc <memcpy@plt>
   6bff4:	ldrb	r3, [r4, #18]
   6bff8:	sub	r3, r3, #1
   6bffc:	strb	r3, [r4, #18]
   6c000:	add	sp, sp, #116	; 0x74
   6c004:	pop	{r4, r5, r6, r7, r8, lr}
   6c008:	add	sp, sp, #12
   6c00c:	bx	lr
   6c010:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6c014:	mov	r8, r3
   6c018:	sub	sp, sp, #32
   6c01c:	mov	r5, r0
   6c020:	mov	r7, r2
   6c024:	mov	r4, #1
   6c028:	ldr	r3, [r0]
   6c02c:	ldr	r9, [pc, #96]	; 6c094 <fputs@plt+0x5af4c>
   6c030:	ldr	sl, [pc, #96]	; 6c098 <fputs@plt+0x5af50>
   6c034:	ldr	r3, [r3, #16]
   6c038:	ldr	r6, [r3, r1, lsl #4]
   6c03c:	mov	r3, r4
   6c040:	mov	r2, r9
   6c044:	add	r1, sp, #8
   6c048:	mov	r0, #24
   6c04c:	bl	2a044 <fputs@plt+0x18efc>
   6c050:	mov	r2, r6
   6c054:	add	r1, sp, #8
   6c058:	ldr	r0, [r5]
   6c05c:	bl	1562c <fputs@plt+0x44e4>
   6c060:	cmp	r0, #0
   6c064:	beq	6c080 <fputs@plt+0x5af38>
   6c068:	add	r3, sp, #8
   6c06c:	mov	r2, r6
   6c070:	stm	sp, {r7, r8}
   6c074:	mov	r1, sl
   6c078:	mov	r0, r5
   6c07c:	bl	6bf48 <fputs@plt+0x5ae00>
   6c080:	add	r4, r4, #1
   6c084:	cmp	r4, #5
   6c088:	bne	6c03c <fputs@plt+0x5aef4>
   6c08c:	add	sp, sp, #32
   6c090:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c094:	andeq	r9, r7, r7, asr #5
   6c098:	ldrdeq	r9, [r7], -r5
   6c09c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6c0a0:	mov	r4, r1
   6c0a4:	mov	r5, r0
   6c0a8:	ldr	r9, [r0]
   6c0ac:	ldr	r1, [r1, #20]
   6c0b0:	ldr	r7, [pc, #208]	; 6c188 <fputs@plt+0x5b040>
   6c0b4:	mov	r0, r9
   6c0b8:	bl	1a260 <fputs@plt+0x9118>
   6c0bc:	mov	r6, r0
   6c0c0:	ldr	r1, [r4, #4]
   6c0c4:	ldr	r0, [r4, #24]
   6c0c8:	add	r0, r0, #8
   6c0cc:	bl	13dc8 <fputs@plt+0x2c80>
   6c0d0:	ldr	r3, [r9, #16]
   6c0d4:	cmp	r6, #1
   6c0d8:	movne	r1, #16
   6c0dc:	moveq	r1, #14
   6c0e0:	ldr	r2, [r4]
   6c0e4:	ldr	r8, [r3, r6, lsl #4]
   6c0e8:	ldr	r3, [pc, #156]	; 6c18c <fputs@plt+0x5b044>
   6c0ec:	str	r8, [sp]
   6c0f0:	moveq	r7, r3
   6c0f4:	ldr	r3, [r0]
   6c0f8:	mov	r0, r5
   6c0fc:	bl	2fe88 <fputs@plt+0x1ed40>
   6c100:	subs	r3, r0, #0
   6c104:	bne	6c180 <fputs@plt+0x5b038>
   6c108:	mov	r2, r7
   6c10c:	mov	r1, #9
   6c110:	str	r8, [sp]
   6c114:	mov	r0, r5
   6c118:	bl	2fe88 <fputs@plt+0x1ed40>
   6c11c:	subs	r8, r0, #0
   6c120:	bne	6c180 <fputs@plt+0x5b038>
   6c124:	mov	r0, r5
   6c128:	bl	271cc <fputs@plt+0x16084>
   6c12c:	subs	sl, r0, #0
   6c130:	beq	6c180 <fputs@plt+0x5b038>
   6c134:	ldr	r3, [r4]
   6c138:	mov	r0, r5
   6c13c:	ldr	r2, [r9, #16]
   6c140:	ldr	r1, [pc, #72]	; 6c190 <fputs@plt+0x5b048>
   6c144:	str	r3, [sp]
   6c148:	mov	r3, r7
   6c14c:	ldr	r2, [r2, r6, lsl #4]
   6c150:	bl	6bf48 <fputs@plt+0x5ae00>
   6c154:	mov	r1, r6
   6c158:	mov	r0, r5
   6c15c:	bl	2787c <fputs@plt+0x16734>
   6c160:	ldr	r3, [r4]
   6c164:	mov	r2, r6
   6c168:	mov	r1, #127	; 0x7f
   6c16c:	mov	r0, sl
   6c170:	str	r8, [sp]
   6c174:	stmib	sp, {r3, r8}
   6c178:	mov	r3, r8
   6c17c:	bl	2725c <fputs@plt+0x16114>
   6c180:	add	sp, sp, #16
   6c184:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6c188:	andeq	r7, r7, r1, asr fp
   6c18c:	andeq	r7, r7, lr, lsr fp
   6c190:	strdeq	r9, [r7], -r3
   6c194:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6c198:	mov	r6, r2
   6c19c:	mov	r4, r0
   6c1a0:	mov	r7, r1
   6c1a4:	bl	271cc <fputs@plt+0x16084>
   6c1a8:	mov	r8, r0
   6c1ac:	mov	r0, r4
   6c1b0:	bl	155c0 <fputs@plt+0x4478>
   6c1b4:	mov	r5, r0
   6c1b8:	mov	r3, r0
   6c1bc:	str	r6, [sp]
   6c1c0:	mov	r2, r7
   6c1c4:	mov	r1, #118	; 0x76
   6c1c8:	mov	r0, r8
   6c1cc:	bl	2713c <fputs@plt+0x15ff4>
   6c1d0:	mov	r0, r4
   6c1d4:	bl	15bc4 <fputs@plt+0x4a7c>
   6c1d8:	ldr	r3, [r4]
   6c1dc:	cmp	r6, #1
   6c1e0:	ldr	r1, [pc, #52]	; 6c21c <fputs@plt+0x5b0d4>
   6c1e4:	ldr	r3, [r3, #16]
   6c1e8:	ldr	r2, [r3, r6, lsl #4]
   6c1ec:	str	r7, [sp]
   6c1f0:	ldr	r3, [pc, #40]	; 6c220 <fputs@plt+0x5b0d8>
   6c1f4:	moveq	r3, r1
   6c1f8:	str	r5, [sp, #4]
   6c1fc:	ldr	r1, [pc, #32]	; 6c224 <fputs@plt+0x5b0dc>
   6c200:	str	r5, [sp, #8]
   6c204:	bl	6bf48 <fputs@plt+0x5ae00>
   6c208:	mov	r1, r5
   6c20c:	mov	r0, r4
   6c210:	add	sp, sp, #16
   6c214:	pop	{r4, r5, r6, r7, r8, lr}
   6c218:	b	1a120 <fputs@plt+0x8fd8>
   6c21c:	andeq	r7, r7, lr, lsr fp
   6c220:	andeq	r7, r7, r1, asr fp
   6c224:	andeq	r9, r7, r6, lsr #6
   6c228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c22c:	mov	r6, r3
   6c230:	sub	sp, sp, #36	; 0x24
   6c234:	ldr	r8, [r0]
   6c238:	str	r1, [sp, #16]
   6c23c:	ldrb	r3, [r8, #69]	; 0x45
   6c240:	cmp	r3, #0
   6c244:	bne	6c2b0 <fputs@plt+0x5b168>
   6c248:	mov	r4, r0
   6c24c:	mov	r7, r2
   6c250:	bl	5d328 <fputs@plt+0x4c1e0>
   6c254:	cmp	r0, #0
   6c258:	bne	6c2b0 <fputs@plt+0x5b168>
   6c25c:	cmp	r6, #0
   6c260:	mov	r1, r7
   6c264:	ldrbne	r3, [r8, #73]	; 0x49
   6c268:	mov	r0, r4
   6c26c:	addne	r3, r3, #1
   6c270:	strbne	r3, [r8, #73]	; 0x49
   6c274:	ldr	r3, [sp, #16]
   6c278:	add	r2, r3, #8
   6c27c:	bl	5da1c <fputs@plt+0x4c8d4>
   6c280:	cmp	r6, #0
   6c284:	mov	r5, r0
   6c288:	beq	6c5a0 <fputs@plt+0x5b458>
   6c28c:	ldrb	r3, [r8, #73]	; 0x49
   6c290:	cmp	r0, #0
   6c294:	sub	r3, r3, #1
   6c298:	strb	r3, [r8, #73]	; 0x49
   6c29c:	bne	6c5a8 <fputs@plt+0x5b460>
   6c2a0:	ldr	r3, [sp, #16]
   6c2a4:	mov	r0, r4
   6c2a8:	ldr	r1, [r3, #12]
   6c2ac:	bl	49bd8 <fputs@plt+0x38a90>
   6c2b0:	ldr	r1, [sp, #16]
   6c2b4:	mov	r0, r8
   6c2b8:	add	sp, sp, #36	; 0x24
   6c2bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c2c0:	b	209b0 <fputs@plt+0xf868>
   6c2c4:	mov	r1, r5
   6c2c8:	mov	r0, r4
   6c2cc:	bl	46f94 <fputs@plt+0x35e4c>
   6c2d0:	cmp	r0, #0
   6c2d4:	beq	6c5c4 <fputs@plt+0x5b47c>
   6c2d8:	b	6c2b0 <fputs@plt+0x5b168>
   6c2dc:	ldrb	r3, [r5, #42]	; 0x2a
   6c2e0:	tst	r3, #16
   6c2e4:	beq	6c304 <fputs@plt+0x5b1bc>
   6c2e8:	mov	r0, r8
   6c2ec:	ldr	r1, [r5, #56]	; 0x38
   6c2f0:	bl	1a2a4 <fputs@plt+0x915c>
   6c2f4:	ldr	r3, [r0, #4]
   6c2f8:	mov	r1, #30
   6c2fc:	ldr	r3, [r3, #4]
   6c300:	b	6c618 <fputs@plt+0x5b4d0>
   6c304:	cmp	r6, #1
   6c308:	mov	r3, r7
   6c30c:	moveq	r1, #13
   6c310:	movne	r1, #11
   6c314:	b	6c618 <fputs@plt+0x5b4d0>
   6c318:	cmp	r3, #0
   6c31c:	beq	6c6a4 <fputs@plt+0x5b55c>
   6c320:	ldr	r1, [pc, #1160]	; 6c7b0 <fputs@plt+0x5b668>
   6c324:	mov	r2, r9
   6c328:	mov	r0, r4
   6c32c:	bl	2fdcc <fputs@plt+0x1ec84>
   6c330:	b	6c2b0 <fputs@plt+0x5b168>
   6c334:	ldrb	r2, [r3, #24]
   6c338:	cmp	r2, #0
   6c33c:	bne	6c57c <fputs@plt+0x5b434>
   6c340:	ldr	r2, [sl, #24]
   6c344:	tst	r2, #16777216	; 0x1000000
   6c348:	bne	6c57c <fputs@plt+0x5b434>
   6c34c:	ldr	r3, [r3, #4]
   6c350:	cmp	r3, #0
   6c354:	bne	6c334 <fputs@plt+0x5b1ec>
   6c358:	ldr	r9, [r4]
   6c35c:	mov	r0, r4
   6c360:	ldr	fp, [r9, #16]
   6c364:	bl	271cc <fputs@plt+0x16084>
   6c368:	mov	sl, r0
   6c36c:	mov	r2, r6
   6c370:	mov	r1, #1
   6c374:	mov	r0, r4
   6c378:	bl	49b98 <fputs@plt+0x38a50>
   6c37c:	ldrb	r3, [r5, #42]	; 0x2a
   6c380:	tst	r3, #16
   6c384:	beq	6c394 <fputs@plt+0x5b24c>
   6c388:	mov	r1, #149	; 0x95
   6c38c:	mov	r0, sl
   6c390:	bl	271b0 <fputs@plt+0x16068>
   6c394:	mov	r1, r5
   6c398:	mov	r0, r4
   6c39c:	bl	16214 <fputs@plt+0x50cc>
   6c3a0:	mov	r3, r0
   6c3a4:	cmp	r3, #0
   6c3a8:	bne	6c49c <fputs@plt+0x5b354>
   6c3ac:	ldrb	r3, [r5, #42]	; 0x2a
   6c3b0:	tst	r3, #8
   6c3b4:	beq	6c3cc <fputs@plt+0x5b284>
   6c3b8:	ldr	r1, [pc, #1012]	; 6c7b4 <fputs@plt+0x5b66c>
   6c3bc:	mov	r0, r4
   6c3c0:	ldr	r2, [fp, r6, lsl #4]
   6c3c4:	ldr	r3, [r5]
   6c3c8:	bl	6bf48 <fputs@plt+0x5ae00>
   6c3cc:	ldr	r3, [r5]
   6c3d0:	mov	r0, r4
   6c3d4:	ldr	r1, [pc, #988]	; 6c7b8 <fputs@plt+0x5b670>
   6c3d8:	str	r3, [sp]
   6c3dc:	ldr	r2, [fp, r6, lsl #4]
   6c3e0:	ldr	r3, [sp, #24]
   6c3e4:	bl	6bf48 <fputs@plt+0x5ae00>
   6c3e8:	cmp	r7, #0
   6c3ec:	bne	6c540 <fputs@plt+0x5b3f8>
   6c3f0:	ldrb	r3, [r5, #42]	; 0x2a
   6c3f4:	tst	r3, #16
   6c3f8:	beq	6c4b8 <fputs@plt+0x5b370>
   6c3fc:	mov	r3, #0
   6c400:	mov	r1, #151	; 0x97
   6c404:	mov	r0, sl
   6c408:	str	r3, [sp, #8]
   6c40c:	ldr	r2, [r5]
   6c410:	str	r3, [sp]
   6c414:	str	r2, [sp, #4]
   6c418:	mov	r2, r6
   6c41c:	bl	2725c <fputs@plt+0x16114>
   6c420:	mov	r7, #0
   6c424:	mov	r2, r6
   6c428:	mov	r1, #125	; 0x7d
   6c42c:	mov	r0, sl
   6c430:	str	r7, [sp, #8]
   6c434:	ldr	r3, [r5]
   6c438:	str	r7, [sp]
   6c43c:	str	r3, [sp, #4]
   6c440:	mov	r3, r7
   6c444:	bl	2725c <fputs@plt+0x16114>
   6c448:	mov	r0, r4
   6c44c:	mov	r1, r6
   6c450:	bl	2787c <fputs@plt+0x16734>
   6c454:	ldr	r3, [r9, #16]
   6c458:	ldr	r2, [sp, #20]
   6c45c:	add	r3, r3, r2
   6c460:	ldr	r3, [r3, #12]
   6c464:	ldrh	r2, [r3, #78]	; 0x4e
   6c468:	tst	r2, #2
   6c46c:	ldrne	r4, [r3, #16]
   6c470:	beq	6c2b0 <fputs@plt+0x5b168>
   6c474:	cmp	r4, #0
   6c478:	bne	6c550 <fputs@plt+0x5b408>
   6c47c:	ldr	r3, [r9, #16]
   6c480:	ldr	r2, [sp, #20]
   6c484:	add	r3, r3, r2
   6c488:	ldr	r2, [r3, #12]
   6c48c:	ldrh	r3, [r2, #78]	; 0x4e
   6c490:	bic	r3, r3, #2
   6c494:	strh	r3, [r2, #78]	; 0x4e
   6c498:	b	6c2b0 <fputs@plt+0x5b168>
   6c49c:	mov	r1, r3
   6c4a0:	mov	r0, r4
   6c4a4:	str	r3, [sp, #28]
   6c4a8:	bl	6c09c <fputs@plt+0x5af54>
   6c4ac:	ldr	r3, [sp, #28]
   6c4b0:	ldr	r3, [r3, #32]
   6c4b4:	b	6c3a4 <fputs@plt+0x5b25c>
   6c4b8:	ldr	fp, [r5, #28]
   6c4bc:	clz	r1, r7
   6c4c0:	mov	r3, r7
   6c4c4:	lsr	r1, r1, #5
   6c4c8:	cmp	fp, r7
   6c4cc:	movge	r2, r1
   6c4d0:	orrlt	r2, r1, #1
   6c4d4:	cmp	r2, #0
   6c4d8:	ldr	r2, [r5, #8]
   6c4dc:	movne	r7, fp
   6c4e0:	moveq	r7, #0
   6c4e4:	cmp	r2, #0
   6c4e8:	bne	6c514 <fputs@plt+0x5b3cc>
   6c4ec:	cmp	r7, #0
   6c4f0:	beq	6c540 <fputs@plt+0x5b3f8>
   6c4f4:	ldr	r0, [r4]
   6c4f8:	ldr	r1, [r5, #64]	; 0x40
   6c4fc:	bl	1a260 <fputs@plt+0x9118>
   6c500:	mov	r2, r0
   6c504:	mov	r1, r7
   6c508:	mov	r0, r4
   6c50c:	bl	6c194 <fputs@plt+0x5b04c>
   6c510:	b	6c4bc <fputs@plt+0x5b374>
   6c514:	ldr	r0, [r2, #44]	; 0x2c
   6c518:	ldr	r2, [r2, #20]
   6c51c:	cmp	r3, r0
   6c520:	movle	ip, r1
   6c524:	orrgt	ip, r1, #1
   6c528:	cmp	r0, r7
   6c52c:	movle	ip, #0
   6c530:	andgt	ip, ip, #1
   6c534:	cmp	ip, #0
   6c538:	movne	r7, r0
   6c53c:	b	6c4e4 <fputs@plt+0x5b39c>
   6c540:	ldrb	r3, [r5, #42]	; 0x2a
   6c544:	tst	r3, #16
   6c548:	beq	6c420 <fputs@plt+0x5b2d8>
   6c54c:	b	6c3fc <fputs@plt+0x5b2b4>
   6c550:	ldr	r5, [r4, #8]
   6c554:	ldr	r3, [r5, #12]
   6c558:	cmp	r3, #0
   6c55c:	beq	6c574 <fputs@plt+0x5b42c>
   6c560:	mov	r1, r5
   6c564:	mov	r0, r9
   6c568:	bl	20230 <fputs@plt+0xf0e8>
   6c56c:	str	r7, [r5, #4]
   6c570:	strh	r7, [r5, #34]	; 0x22
   6c574:	ldr	r4, [r4]
   6c578:	b	6c474 <fputs@plt+0x5b32c>
   6c57c:	ldr	r0, [r9, #24]
   6c580:	bl	2703c <fputs@plt+0x15ef4>
   6c584:	mov	fp, r0
   6c588:	mov	r3, r0
   6c58c:	mov	r2, #1
   6c590:	mov	r1, #136	; 0x88
   6c594:	mov	r0, r9
   6c598:	bl	276a4 <fputs@plt+0x1655c>
   6c59c:	b	6c720 <fputs@plt+0x5b5d8>
   6c5a0:	cmp	r0, #0
   6c5a4:	beq	6c2b0 <fputs@plt+0x5b168>
   6c5a8:	mov	r0, r8
   6c5ac:	ldr	r1, [r5, #64]	; 0x40
   6c5b0:	bl	1a260 <fputs@plt+0x9118>
   6c5b4:	ldrb	r3, [r5, #42]	; 0x2a
   6c5b8:	mov	r6, r0
   6c5bc:	tst	r3, #16
   6c5c0:	bne	6c2c4 <fputs@plt+0x5b17c>
   6c5c4:	ldr	r3, [pc, #496]	; 6c7bc <fputs@plt+0x5b674>
   6c5c8:	cmp	r6, #1
   6c5cc:	mov	r1, #9
   6c5d0:	mov	r0, r4
   6c5d4:	ldr	r2, [pc, #484]	; 6c7c0 <fputs@plt+0x5b678>
   6c5d8:	movne	r2, r3
   6c5dc:	lsl	r3, r6, #4
   6c5e0:	str	r3, [sp, #20]
   6c5e4:	ldr	r3, [r8, #16]
   6c5e8:	str	r2, [sp, #24]
   6c5ec:	ldr	r9, [r3, r6, lsl #4]
   6c5f0:	mov	r3, #0
   6c5f4:	str	r9, [sp]
   6c5f8:	bl	2fe88 <fputs@plt+0x1ed40>
   6c5fc:	subs	r3, r0, #0
   6c600:	bne	6c2b0 <fputs@plt+0x5b168>
   6c604:	cmp	r7, #0
   6c608:	beq	6c2dc <fputs@plt+0x5b194>
   6c60c:	cmp	r6, #1
   6c610:	moveq	r1, #15
   6c614:	movne	r1, #17
   6c618:	mov	r0, r4
   6c61c:	str	r9, [sp]
   6c620:	ldr	r2, [r5]
   6c624:	bl	2fe88 <fputs@plt+0x1ed40>
   6c628:	subs	r3, r0, #0
   6c62c:	bne	6c2b0 <fputs@plt+0x5b168>
   6c630:	mov	r1, #9
   6c634:	mov	r0, r4
   6c638:	str	r9, [sp]
   6c63c:	ldr	r2, [r5]
   6c640:	bl	2fe88 <fputs@plt+0x1ed40>
   6c644:	subs	fp, r0, #0
   6c648:	bne	6c2b0 <fputs@plt+0x5b168>
   6c64c:	ldr	r9, [r5]
   6c650:	mov	r2, #7
   6c654:	ldr	r1, [pc, #360]	; 6c7c4 <fputs@plt+0x5b67c>
   6c658:	mov	r0, r9
   6c65c:	bl	23cf4 <fputs@plt+0x12bac>
   6c660:	cmp	r0, #0
   6c664:	bne	6c688 <fputs@plt+0x5b540>
   6c668:	mov	r2, #11
   6c66c:	ldr	r1, [pc, #340]	; 6c7c8 <fputs@plt+0x5b680>
   6c670:	mov	r0, r9
   6c674:	bl	23cf4 <fputs@plt+0x12bac>
   6c678:	cmp	r0, #0
   6c67c:	movne	r2, r9
   6c680:	ldrne	r1, [pc, #324]	; 6c7cc <fputs@plt+0x5b684>
   6c684:	bne	6c328 <fputs@plt+0x5b1e0>
   6c688:	cmp	r7, #0
   6c68c:	ldr	r3, [r5, #12]
   6c690:	beq	6c318 <fputs@plt+0x5b1d0>
   6c694:	cmp	r3, #0
   6c698:	moveq	r2, r9
   6c69c:	ldreq	r1, [pc, #300]	; 6c7d0 <fputs@plt+0x5b688>
   6c6a0:	beq	6c328 <fputs@plt+0x5b1e0>
   6c6a4:	mov	r0, r4
   6c6a8:	bl	271cc <fputs@plt+0x16084>
   6c6ac:	cmp	r0, #0
   6c6b0:	beq	6c2b0 <fputs@plt+0x5b168>
   6c6b4:	mov	r2, r6
   6c6b8:	mov	r1, #1
   6c6bc:	mov	r0, r4
   6c6c0:	bl	49b98 <fputs@plt+0x38a50>
   6c6c4:	ldr	r2, [pc, #264]	; 6c7d4 <fputs@plt+0x5b68c>
   6c6c8:	mov	r1, r6
   6c6cc:	mov	r0, r4
   6c6d0:	ldr	r3, [r5]
   6c6d4:	bl	6c010 <fputs@plt+0x5aec8>
   6c6d8:	ldr	sl, [r4]
   6c6dc:	ldr	r3, [sl, #24]
   6c6e0:	tst	r3, #524288	; 0x80000
   6c6e4:	beq	6c358 <fputs@plt+0x5b210>
   6c6e8:	ldrb	r3, [r5, #42]	; 0x2a
   6c6ec:	tst	r3, #16
   6c6f0:	bne	6c358 <fputs@plt+0x5b210>
   6c6f4:	ldr	r3, [r5, #12]
   6c6f8:	cmp	r3, #0
   6c6fc:	bne	6c358 <fputs@plt+0x5b210>
   6c700:	mov	r0, r4
   6c704:	bl	271cc <fputs@plt+0x16084>
   6c708:	mov	r9, r0
   6c70c:	mov	r0, r5
   6c710:	bl	16044 <fputs@plt+0x4efc>
   6c714:	cmp	r0, #0
   6c718:	ldreq	r3, [r5, #16]
   6c71c:	beq	6c350 <fputs@plt+0x5b208>
   6c720:	mov	r3, #1
   6c724:	mov	r2, #0
   6c728:	mov	r0, sl
   6c72c:	ldr	r1, [sp, #16]
   6c730:	strb	r3, [r4, #442]	; 0x1ba
   6c734:	bl	211f0 <fputs@plt+0x100a8>
   6c738:	mov	r1, r0
   6c73c:	mov	r2, #0
   6c740:	mov	r0, r4
   6c744:	bl	61648 <fputs@plt+0x50500>
   6c748:	mov	r3, #0
   6c74c:	strb	r3, [r4, #442]	; 0x1ba
   6c750:	ldr	sl, [sl, #24]
   6c754:	ands	sl, sl, #16777216	; 0x1000000
   6c758:	bne	6c798 <fputs@plt+0x5b650>
   6c75c:	ldr	r3, [r9, #32]
   6c760:	mov	r2, sl
   6c764:	mov	r1, #136	; 0x88
   6c768:	mov	r0, r9
   6c76c:	add	r3, r3, #2
   6c770:	bl	276a4 <fputs@plt+0x1655c>
   6c774:	mov	r3, #4
   6c778:	mov	r2, #2
   6c77c:	movw	r1, #787	; 0x313
   6c780:	mov	r0, r4
   6c784:	str	r3, [sp, #4]
   6c788:	mvn	r3, #1
   6c78c:	str	r3, [sp]
   6c790:	mov	r3, sl
   6c794:	bl	272b8 <fputs@plt+0x16170>
   6c798:	cmp	fp, #0
   6c79c:	beq	6c358 <fputs@plt+0x5b210>
   6c7a0:	mov	r1, fp
   6c7a4:	mov	r0, r9
   6c7a8:	bl	15144 <fputs@plt+0x3ffc>
   6c7ac:	b	6c358 <fputs@plt+0x5b210>
   6c7b0:	andeq	r9, r7, r8, lsr #7
   6c7b4:	andeq	r9, r7, ip, asr #7
   6c7b8:	strdeq	r9, [r7], -r9	; <UNPREDICTABLE>
   6c7bc:	andeq	r7, r7, r1, asr fp
   6c7c0:	andeq	r7, r7, lr, lsr fp
   6c7c4:	andeq	r6, r7, r2, asr #16
   6c7c8:	andeq	r9, r7, lr, asr r3
   6c7cc:	andeq	r9, r7, sl, ror #6
   6c7d0:	andeq	r9, r7, r6, lsl #7
   6c7d4:	andeq	r9, r7, r8, asr #7
   6c7d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c7dc:	sub	sp, sp, #92	; 0x5c
   6c7e0:	ldr	r6, [r0]
   6c7e4:	str	r3, [sp, #20]
   6c7e8:	mov	r3, #0
   6c7ec:	ldr	sl, [sp, #140]	; 0x8c
   6c7f0:	str	r3, [sp, #48]	; 0x30
   6c7f4:	str	r3, [sp, #52]	; 0x34
   6c7f8:	ldrb	r3, [r6, #69]	; 0x45
   6c7fc:	cmp	r3, #0
   6c800:	beq	6c848 <fputs@plt+0x5b700>
   6c804:	mov	r8, #0
   6c808:	str	r8, [sp, #16]
   6c80c:	mov	r1, sl
   6c810:	mov	r0, r6
   6c814:	bl	200a0 <fputs@plt+0xef58>
   6c818:	mov	r0, r6
   6c81c:	ldr	r1, [sp, #128]	; 0x80
   6c820:	bl	20124 <fputs@plt+0xefdc>
   6c824:	mov	r0, r6
   6c828:	ldr	r1, [sp, #20]
   6c82c:	bl	209b0 <fputs@plt+0xf868>
   6c830:	mov	r0, r6
   6c834:	mov	r1, r8
   6c838:	bl	1c334 <fputs@plt+0xb1ec>
   6c83c:	ldr	r0, [sp, #16]
   6c840:	add	sp, sp, #92	; 0x5c
   6c844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c848:	ldrb	r3, [r0, #454]	; 0x1c6
   6c84c:	mov	r5, r0
   6c850:	cmp	r3, #0
   6c854:	bne	6c804 <fputs@plt+0x5b6bc>
   6c858:	ldr	r3, [r0, #68]	; 0x44
   6c85c:	cmp	r3, #0
   6c860:	bgt	6c804 <fputs@plt+0x5b6bc>
   6c864:	mov	r7, r1
   6c868:	mov	r4, r2
   6c86c:	bl	5d328 <fputs@plt+0x4c1e0>
   6c870:	cmp	r0, #0
   6c874:	bne	6c804 <fputs@plt+0x5b6bc>
   6c878:	ldr	r3, [sp, #20]
   6c87c:	cmp	r3, #0
   6c880:	beq	6c9ec <fputs@plt+0x5b8a4>
   6c884:	add	r3, sp, #48	; 0x30
   6c888:	mov	r2, r4
   6c88c:	mov	r1, r7
   6c890:	mov	r0, r5
   6c894:	bl	2ffc4 <fputs@plt+0x1ee7c>
   6c898:	subs	fp, r0, #0
   6c89c:	blt	6c804 <fputs@plt+0x5b6bc>
   6c8a0:	ldrb	r3, [r6, #149]	; 0x95
   6c8a4:	cmp	r3, #0
   6c8a8:	bne	6c8e8 <fputs@plt+0x5b7a0>
   6c8ac:	mov	r0, r5
   6c8b0:	ldr	r1, [sp, #20]
   6c8b4:	bl	5e7c0 <fputs@plt+0x4d678>
   6c8b8:	ldr	r2, [r4, #4]
   6c8bc:	adds	r3, r0, #0
   6c8c0:	movne	r3, #1
   6c8c4:	cmp	r2, #0
   6c8c8:	movne	r3, #0
   6c8cc:	cmp	r3, #0
   6c8d0:	beq	6c8e8 <fputs@plt+0x5b7a0>
   6c8d4:	ldr	r3, [r6, #16]
   6c8d8:	ldr	r2, [r0, #64]	; 0x40
   6c8dc:	ldr	r3, [r3, #28]
   6c8e0:	cmp	r2, r3
   6c8e4:	moveq	fp, #1
   6c8e8:	ldr	r3, [r5]
   6c8ec:	cmp	fp, #1
   6c8f0:	add	r0, sp, #64	; 0x40
   6c8f4:	ldr	r1, [sp, #20]
   6c8f8:	ldr	r3, [r3, #16]
   6c8fc:	add	r2, r3, fp, lsl #4
   6c900:	ldr	r3, [r3, fp, lsl #4]
   6c904:	str	r5, [sp, #64]	; 0x40
   6c908:	str	r3, [sp, #76]	; 0x4c
   6c90c:	ldr	r3, [r2, #12]
   6c910:	str	r3, [sp, #68]	; 0x44
   6c914:	ldr	r3, [pc, #2760]	; 6d3e4 <fputs@plt+0x5c29c>
   6c918:	str	r3, [sp, #80]	; 0x50
   6c91c:	ldr	r3, [sp, #48]	; 0x30
   6c920:	str	r3, [sp, #84]	; 0x54
   6c924:	movne	r3, #0
   6c928:	moveq	r3, #1
   6c92c:	str	r3, [sp, #72]	; 0x48
   6c930:	bl	30b9c <fputs@plt+0x1fa54>
   6c934:	ldr	r3, [sp, #20]
   6c938:	mov	r1, #0
   6c93c:	mov	r0, r5
   6c940:	add	r2, r3, #8
   6c944:	bl	5da1c <fputs@plt+0x4c8d4>
   6c948:	subs	r7, r0, #0
   6c94c:	beq	6c804 <fputs@plt+0x5b6bc>
   6c950:	cmp	fp, #1
   6c954:	bne	6c980 <fputs@plt+0x5b838>
   6c958:	ldr	r3, [r6, #16]
   6c95c:	ldr	r2, [r3, #28]
   6c960:	ldr	r3, [r7, #64]	; 0x40
   6c964:	cmp	r2, r3
   6c968:	beq	6c980 <fputs@plt+0x5b838>
   6c96c:	ldr	r1, [pc, #2676]	; 6d3e8 <fputs@plt+0x5c2a0>
   6c970:	mov	r0, r5
   6c974:	ldr	r2, [r7]
   6c978:	bl	2fdcc <fputs@plt+0x1ec84>
   6c97c:	b	6c804 <fputs@plt+0x5b6bc>
   6c980:	ldrb	r3, [r7, #42]	; 0x2a
   6c984:	ands	r3, r3, #32
   6c988:	beq	6ca0c <fputs@plt+0x5b8c4>
   6c98c:	ldr	r0, [r7, #8]
   6c990:	bl	1a178 <fputs@plt+0x9030>
   6c994:	str	r0, [sp, #24]
   6c998:	ldr	r9, [r7]
   6c99c:	mov	r2, #7
   6c9a0:	ldr	r1, [pc, #2628]	; 6d3ec <fputs@plt+0x5c2a4>
   6c9a4:	mov	r0, r9
   6c9a8:	bl	23cf4 <fputs@plt+0x12bac>
   6c9ac:	cmp	r0, #0
   6c9b0:	bne	6ca14 <fputs@plt+0x5b8cc>
   6c9b4:	ldrb	r8, [r6, #149]	; 0x95
   6c9b8:	cmp	r8, #0
   6c9bc:	bne	6ca14 <fputs@plt+0x5b8cc>
   6c9c0:	mov	r2, #9
   6c9c4:	ldr	r1, [pc, #2596]	; 6d3f0 <fputs@plt+0x5c2a8>
   6c9c8:	add	r0, r9, #7
   6c9cc:	bl	23cf4 <fputs@plt+0x12bac>
   6c9d0:	cmp	r0, #0
   6c9d4:	beq	6ca14 <fputs@plt+0x5b8cc>
   6c9d8:	mov	r2, r9
   6c9dc:	ldr	r1, [pc, #2576]	; 6d3f4 <fputs@plt+0x5c2ac>
   6c9e0:	mov	r0, r5
   6c9e4:	bl	2fdcc <fputs@plt+0x1ec84>
   6c9e8:	b	6c808 <fputs@plt+0x5b6c0>
   6c9ec:	ldr	r7, [r5, #488]	; 0x1e8
   6c9f0:	cmp	r7, #0
   6c9f4:	beq	6c804 <fputs@plt+0x5b6bc>
   6c9f8:	mov	r0, r6
   6c9fc:	ldr	r1, [r7, #64]	; 0x40
   6ca00:	bl	1a260 <fputs@plt+0x9118>
   6ca04:	ldr	r3, [sp, #20]
   6ca08:	mov	fp, r0
   6ca0c:	str	r3, [sp, #24]
   6ca10:	b	6c998 <fputs@plt+0x5b850>
   6ca14:	ldr	r3, [r7, #12]
   6ca18:	cmp	r3, #0
   6ca1c:	str	r3, [sp, #16]
   6ca20:	beq	6ca34 <fputs@plt+0x5b8ec>
   6ca24:	ldr	r1, [pc, #2508]	; 6d3f8 <fputs@plt+0x5c2b0>
   6ca28:	mov	r0, r5
   6ca2c:	bl	2fdcc <fputs@plt+0x1ec84>
   6ca30:	b	6c804 <fputs@plt+0x5b6bc>
   6ca34:	ldrb	r3, [r7, #42]	; 0x2a
   6ca38:	tst	r3, #16
   6ca3c:	beq	6ca54 <fputs@plt+0x5b90c>
   6ca40:	ldr	r1, [pc, #2484]	; 6d3fc <fputs@plt+0x5c2b4>
   6ca44:	mov	r0, r5
   6ca48:	bl	2fdcc <fputs@plt+0x1ec84>
   6ca4c:	ldr	r8, [sp, #16]
   6ca50:	b	6c80c <fputs@plt+0x5b6c4>
   6ca54:	ldr	r4, [r6, #16]
   6ca58:	lsl	r3, fp, #4
   6ca5c:	ldr	r1, [sp, #48]	; 0x30
   6ca60:	str	r3, [sp, #28]
   6ca64:	add	r3, r4, r3
   6ca68:	cmp	r1, #0
   6ca6c:	str	r3, [sp, #40]	; 0x28
   6ca70:	beq	6cb10 <fputs@plt+0x5b9c8>
   6ca74:	mov	r0, r6
   6ca78:	bl	1d4f8 <fputs@plt+0xc3b0>
   6ca7c:	subs	r8, r0, #0
   6ca80:	beq	6c804 <fputs@plt+0x5b6bc>
   6ca84:	mov	r1, r8
   6ca88:	mov	r0, r5
   6ca8c:	bl	30058 <fputs@plt+0x1ef10>
   6ca90:	cmp	r0, #0
   6ca94:	bne	6c80c <fputs@plt+0x5b6c4>
   6ca98:	ldrb	r3, [r6, #149]	; 0x95
   6ca9c:	cmp	r3, #0
   6caa0:	bne	6cac4 <fputs@plt+0x5b97c>
   6caa4:	mov	r1, r8
   6caa8:	mov	r0, r6
   6caac:	ldr	r2, [sp, #16]
   6cab0:	bl	1562c <fputs@plt+0x44e4>
   6cab4:	cmp	r0, #0
   6cab8:	movne	r2, r8
   6cabc:	ldrne	r1, [pc, #2364]	; 6d400 <fputs@plt+0x5c2b8>
   6cac0:	bne	6caf4 <fputs@plt+0x5b9ac>
   6cac4:	lsl	r3, fp, #4
   6cac8:	mov	r1, r8
   6cacc:	mov	r0, r6
   6cad0:	ldr	r2, [r4, r3]
   6cad4:	bl	156a8 <fputs@plt+0x4560>
   6cad8:	cmp	r0, #0
   6cadc:	beq	6cb38 <fputs@plt+0x5b9f0>
   6cae0:	ldr	r3, [sp, #148]	; 0x94
   6cae4:	cmp	r3, #0
   6cae8:	bne	6cb00 <fputs@plt+0x5b9b8>
   6caec:	ldr	r1, [pc, #2320]	; 6d404 <fputs@plt+0x5c2bc>
   6caf0:	mov	r2, r8
   6caf4:	mov	r0, r5
   6caf8:	bl	2fdcc <fputs@plt+0x1ec84>
   6cafc:	b	6c80c <fputs@plt+0x5b6c4>
   6cb00:	mov	r1, fp
   6cb04:	mov	r0, r5
   6cb08:	bl	49b48 <fputs@plt+0x38a00>
   6cb0c:	b	6c80c <fputs@plt+0x5b6c4>
   6cb10:	ldr	r2, [r7, #8]
   6cb14:	mov	r3, #1
   6cb18:	cmp	r2, #0
   6cb1c:	bne	6cd70 <fputs@plt+0x5bc28>
   6cb20:	mov	r2, r9
   6cb24:	ldr	r1, [pc, #2268]	; 6d408 <fputs@plt+0x5c2c0>
   6cb28:	mov	r0, r6
   6cb2c:	bl	37250 <fputs@plt+0x26108>
   6cb30:	subs	r8, r0, #0
   6cb34:	beq	6c804 <fputs@plt+0x5b6bc>
   6cb38:	ldr	r3, [sp, #28]
   6cb3c:	cmp	fp, #1
   6cb40:	mov	r1, #18
   6cb44:	mov	r0, r5
   6cb48:	ldr	r2, [pc, #2236]	; 6d40c <fputs@plt+0x5c2c4>
   6cb4c:	ldr	r4, [r4, r3]
   6cb50:	ldr	r3, [pc, #2232]	; 6d410 <fputs@plt+0x5c2c8>
   6cb54:	str	r4, [sp]
   6cb58:	movne	r2, r3
   6cb5c:	mov	r3, #0
   6cb60:	str	r2, [sp, #36]	; 0x24
   6cb64:	bl	2fe88 <fputs@plt+0x1ed40>
   6cb68:	cmp	r0, #0
   6cb6c:	bne	6c80c <fputs@plt+0x5b6c4>
   6cb70:	cmp	fp, #1
   6cb74:	mov	r2, r8
   6cb78:	str	r4, [sp]
   6cb7c:	movne	r1, #1
   6cb80:	moveq	r1, #3
   6cb84:	ldr	r3, [r7]
   6cb88:	mov	r0, r5
   6cb8c:	bl	2fe88 <fputs@plt+0x1ed40>
   6cb90:	cmp	r0, #0
   6cb94:	bne	6c80c <fputs@plt+0x5b6c4>
   6cb98:	ldr	r3, [sp, #128]	; 0x80
   6cb9c:	cmp	r3, #0
   6cba0:	bne	6cd7c <fputs@plt+0x5bc34>
   6cba4:	ldrsh	r3, [r7, #34]	; 0x22
   6cba8:	ldr	r2, [r7, #4]
   6cbac:	sub	r3, r3, #-268435455	; 0xf0000001
   6cbb0:	ldr	r0, [r2, r3, lsl #4]
   6cbb4:	str	r0, [sp, #56]	; 0x38
   6cbb8:	bl	16878 <fputs@plt+0x5730>
   6cbbc:	add	r2, sp, #56	; 0x38
   6cbc0:	mov	r1, #27
   6cbc4:	str	r0, [sp, #60]	; 0x3c
   6cbc8:	mov	r0, r6
   6cbcc:	ldr	r3, [sp, #128]	; 0x80
   6cbd0:	bl	1d670 <fputs@plt+0xc528>
   6cbd4:	mov	r2, r0
   6cbd8:	ldr	r0, [r5]
   6cbdc:	ldr	r1, [sp, #128]	; 0x80
   6cbe0:	bl	289c0 <fputs@plt+0x17878>
   6cbe4:	subs	r3, r0, #0
   6cbe8:	streq	r3, [sp, #16]
   6cbec:	str	r3, [sp, #128]	; 0x80
   6cbf0:	beq	6c80c <fputs@plt+0x5b6c4>
   6cbf4:	ldr	r1, [sp, #144]	; 0x90
   6cbf8:	bl	19b58 <fputs@plt+0x8a10>
   6cbfc:	ldr	r3, [sp, #128]	; 0x80
   6cc00:	mov	r4, #0
   6cc04:	mov	r9, r4
   6cc08:	ldr	r3, [r3]
   6cc0c:	str	r3, [sp, #32]
   6cc10:	mov	r3, #20
   6cc14:	ldr	r2, [sp, #32]
   6cc18:	cmp	r2, r9
   6cc1c:	bgt	6cda8 <fputs@plt+0x5bc60>
   6cc20:	mov	r0, r8
   6cc24:	bl	16878 <fputs@plt+0x5730>
   6cc28:	ldr	r3, [sp, #24]
   6cc2c:	add	r2, r4, r0
   6cc30:	mov	r9, r0
   6cc34:	add	r2, r2, #1
   6cc38:	mov	r0, r6
   6cc3c:	cmp	r3, #0
   6cc40:	ldrhne	r1, [r3, #50]	; 0x32
   6cc44:	moveq	r1, #1
   6cc48:	ldr	r3, [sp, #32]
   6cc4c:	add	r1, r3, r1
   6cc50:	add	r3, sp, #52	; 0x34
   6cc54:	sxth	r1, r1
   6cc58:	bl	1e5f0 <fputs@plt+0xd4a8>
   6cc5c:	ldrb	r3, [r6, #69]	; 0x45
   6cc60:	mov	r4, r0
   6cc64:	cmp	r3, #0
   6cc68:	str	r3, [sp, #32]
   6cc6c:	bne	6d3d0 <fputs@plt+0x5c288>
   6cc70:	ldr	r0, [sp, #52]	; 0x34
   6cc74:	add	r2, r9, #1
   6cc78:	add	r1, r0, r2
   6cc7c:	str	r0, [r4]
   6cc80:	str	r1, [sp, #52]	; 0x34
   6cc84:	mov	r1, r8
   6cc88:	bl	10fbc <memcpy@plt>
   6cc8c:	ldr	r3, [sp, #132]	; 0x84
   6cc90:	str	r7, [r4, #12]
   6cc94:	ldrb	r2, [r4, #55]	; 0x37
   6cc98:	strb	r3, [r4, #54]	; 0x36
   6cc9c:	ldr	r3, [sp, #132]	; 0x84
   6cca0:	adds	r1, r3, #0
   6cca4:	ldr	r3, [sp, #28]
   6cca8:	movne	r1, #1
   6ccac:	cmp	sl, #0
   6ccb0:	bfi	r2, r1, #3, #1
   6ccb4:	ldr	r1, [sp, #48]	; 0x30
   6ccb8:	clz	r1, r1
   6ccbc:	lsr	r1, r1, #5
   6ccc0:	bfi	r2, r1, #0, #2
   6ccc4:	strb	r2, [r4, #55]	; 0x37
   6ccc8:	ldr	r2, [r6, #16]
   6cccc:	add	r2, r2, r3
   6ccd0:	ldr	r3, [sp, #128]	; 0x80
   6ccd4:	ldr	r2, [r2, #12]
   6ccd8:	str	r2, [r4, #24]
   6ccdc:	ldr	r2, [r3]
   6cce0:	strh	r2, [r4, #50]	; 0x32
   6cce4:	beq	6cd08 <fputs@plt+0x5bbc0>
   6cce8:	ldr	r3, [sp, #32]
   6ccec:	mov	r2, #16
   6ccf0:	mov	r1, r7
   6ccf4:	mov	r0, r5
   6ccf8:	str	r3, [sp]
   6ccfc:	mov	r3, sl
   6cd00:	bl	30328 <fputs@plt+0x1f1e0>
   6cd04:	str	sl, [r4, #36]	; 0x24
   6cd08:	ldr	r3, [sp, #40]	; 0x28
   6cd0c:	mov	sl, #0
   6cd10:	ldr	r3, [r3, #12]
   6cd14:	ldrb	r3, [r3, #76]	; 0x4c
   6cd18:	cmp	r3, #3
   6cd1c:	movls	r3, #0
   6cd20:	mvnhi	r3, #0
   6cd24:	str	r3, [sp, #40]	; 0x28
   6cd28:	ldr	r3, [sp, #128]	; 0x80
   6cd2c:	ldr	r9, [r3, #4]
   6cd30:	ldr	r3, [sp, #128]	; 0x80
   6cd34:	ldr	r3, [r3]
   6cd38:	cmp	r3, sl
   6cd3c:	bgt	6cde0 <fputs@plt+0x5bc98>
   6cd40:	ldr	r3, [sp, #24]
   6cd44:	cmp	r3, #0
   6cd48:	movne	r3, #0
   6cd4c:	bne	6d014 <fputs@plt+0x5becc>
   6cd50:	ldr	r2, [r4, #4]
   6cd54:	lsl	r3, sl, #1
   6cd58:	mvn	r1, #0
   6cd5c:	strh	r1, [r2, r3]
   6cd60:	ldr	r2, [pc, #1708]	; 6d414 <fputs@plt+0x5c2cc>
   6cd64:	ldr	r3, [r4, #32]
   6cd68:	str	r2, [r3, sl, lsl #2]
   6cd6c:	b	6d024 <fputs@plt+0x5bedc>
   6cd70:	add	r3, r3, #1
   6cd74:	ldr	r2, [r2, #20]
   6cd78:	b	6cb18 <fputs@plt+0x5b9d0>
   6cd7c:	ldr	r3, [r5]
   6cd80:	ldr	r2, [r3, #100]	; 0x64
   6cd84:	ldr	r3, [sp, #128]	; 0x80
   6cd88:	ldr	r3, [r3]
   6cd8c:	cmp	r2, r3
   6cd90:	bge	6cbfc <fputs@plt+0x5bab4>
   6cd94:	ldr	r2, [pc, #1608]	; 6d3e4 <fputs@plt+0x5c29c>
   6cd98:	mov	r0, r5
   6cd9c:	ldr	r1, [pc, #1652]	; 6d418 <fputs@plt+0x5c2d0>
   6cda0:	bl	2fdcc <fputs@plt+0x1ec84>
   6cda4:	b	6cbfc <fputs@plt+0x5bab4>
   6cda8:	ldr	r2, [sp, #128]	; 0x80
   6cdac:	mul	r1, r3, r9
   6cdb0:	ldr	r0, [r2, #4]
   6cdb4:	ldr	r1, [r0, r1]
   6cdb8:	ldrb	r0, [r1]
   6cdbc:	cmp	r0, #95	; 0x5f
   6cdc0:	bne	6cdd8 <fputs@plt+0x5bc90>
   6cdc4:	ldr	r0, [r1, #8]
   6cdc8:	bl	16878 <fputs@plt+0x5730>
   6cdcc:	add	r0, r0, #1
   6cdd0:	mov	r3, #20
   6cdd4:	add	r4, r4, r0
   6cdd8:	add	r9, r9, #1
   6cddc:	b	6cc14 <fputs@plt+0x5bacc>
   6cde0:	ldr	r0, [r9]
   6cde4:	bl	1a198 <fputs@plt+0x9050>
   6cde8:	mov	r3, #0
   6cdec:	mov	r2, #32
   6cdf0:	mov	r1, r7
   6cdf4:	mov	r0, r5
   6cdf8:	str	r3, [sp]
   6cdfc:	ldr	r3, [r9]
   6ce00:	bl	30328 <fputs@plt+0x1f1e0>
   6ce04:	ldr	r3, [r5, #68]	; 0x44
   6ce08:	cmp	r3, #0
   6ce0c:	str	r3, [sp, #32]
   6ce10:	beq	6ce1c <fputs@plt+0x5bcd4>
   6ce14:	mov	r9, #0
   6ce18:	b	6d1a0 <fputs@plt+0x5c058>
   6ce1c:	ldr	r0, [r9]
   6ce20:	bl	15434 <fputs@plt+0x42ec>
   6ce24:	ldrb	r3, [r0]
   6ce28:	cmp	r3, #152	; 0x98
   6ce2c:	beq	6cf24 <fputs@plt+0x5bddc>
   6ce30:	ldr	r3, [r5, #488]	; 0x1e8
   6ce34:	cmp	r3, r7
   6ce38:	bne	6ce4c <fputs@plt+0x5bd04>
   6ce3c:	ldr	r1, [pc, #1496]	; 6d41c <fputs@plt+0x5c2d4>
   6ce40:	mov	r0, r5
   6ce44:	bl	2fdcc <fputs@plt+0x1ec84>
   6ce48:	b	6ce14 <fputs@plt+0x5bccc>
   6ce4c:	ldr	r2, [r4, #40]	; 0x28
   6ce50:	cmp	r2, #0
   6ce54:	bne	6ce7c <fputs@plt+0x5bd34>
   6ce58:	mov	r0, r6
   6ce5c:	ldr	r1, [sp, #128]	; 0x80
   6ce60:	bl	20f00 <fputs@plt+0xfdb8>
   6ce64:	str	r0, [r4, #40]	; 0x28
   6ce68:	ldrb	r3, [r6, #69]	; 0x45
   6ce6c:	cmp	r3, #0
   6ce70:	ldreq	r3, [r0, #4]
   6ce74:	moveq	r2, #20
   6ce78:	mlaeq	r9, r2, sl, r3
   6ce7c:	ldr	r2, [r4, #4]
   6ce80:	lsl	r3, sl, #1
   6ce84:	mvn	r1, #1
   6ce88:	strh	r1, [r2, r3]
   6ce8c:	ldrb	r3, [r4, #55]	; 0x37
   6ce90:	bfc	r3, #3, #1
   6ce94:	strb	r3, [r4, #55]	; 0x37
   6ce98:	mvn	r3, #1
   6ce9c:	ldr	r2, [r9]
   6cea0:	ldrb	r1, [r2]
   6cea4:	cmp	r1, #95	; 0x5f
   6cea8:	bne	6cf60 <fputs@plt+0x5be18>
   6ceac:	ldr	r1, [r2, #8]
   6ceb0:	mov	r0, r1
   6ceb4:	str	r1, [sp, #44]	; 0x2c
   6ceb8:	bl	16878 <fputs@plt+0x5730>
   6cebc:	add	r3, r0, #1
   6cec0:	ldr	r1, [sp, #44]	; 0x2c
   6cec4:	mov	r2, r3
   6cec8:	ldr	r0, [sp, #52]	; 0x34
   6cecc:	str	r3, [sp, #32]
   6ced0:	bl	10fbc <memcpy@plt>
   6ced4:	ldr	r2, [sp, #32]
   6ced8:	ldr	r3, [sp, #52]	; 0x34
   6cedc:	add	r2, r3, r2
   6cee0:	str	r2, [sp, #52]	; 0x34
   6cee4:	cmp	r3, #0
   6cee8:	bne	6cef0 <fputs@plt+0x5bda8>
   6ceec:	ldr	r3, [pc, #1312]	; 6d414 <fputs@plt+0x5c2cc>
   6cef0:	ldrb	r2, [r6, #149]	; 0x95
   6cef4:	cmp	r2, #0
   6cef8:	beq	6cf78 <fputs@plt+0x5be30>
   6cefc:	ldr	r2, [r4, #32]
   6cf00:	add	r9, r9, #20
   6cf04:	ldr	r1, [sp, #40]	; 0x28
   6cf08:	str	r3, [r2, sl, lsl #2]
   6cf0c:	ldrb	r3, [r9, #-8]
   6cf10:	ldr	r2, [r4, #28]
   6cf14:	and	r3, r3, r1
   6cf18:	strb	r3, [r2, sl]
   6cf1c:	add	sl, sl, #1
   6cf20:	b	6cd30 <fputs@plt+0x5bbe8>
   6cf24:	ldrsh	r3, [r0, #32]
   6cf28:	cmp	r3, #0
   6cf2c:	ldrshlt	r3, [r7, #32]
   6cf30:	blt	6cf50 <fputs@plt+0x5be08>
   6cf34:	ldr	r2, [r7, #4]
   6cf38:	add	r2, r2, r3, lsl #4
   6cf3c:	ldrb	r1, [r2, #12]
   6cf40:	cmp	r1, #0
   6cf44:	ldrbeq	r2, [r4, #55]	; 0x37
   6cf48:	bfieq	r2, r1, #3, #1
   6cf4c:	strbeq	r2, [r4, #55]	; 0x37
   6cf50:	ldr	r1, [r4, #4]
   6cf54:	lsl	r2, sl, #1
   6cf58:	strh	r3, [r1, r2]
   6cf5c:	b	6ce9c <fputs@plt+0x5bd54>
   6cf60:	cmp	r3, #0
   6cf64:	blt	6ceec <fputs@plt+0x5bda4>
   6cf68:	ldr	r2, [r7, #4]
   6cf6c:	add	r3, r2, r3, lsl #4
   6cf70:	ldr	r3, [r3, #8]
   6cf74:	b	6cee4 <fputs@plt+0x5bd9c>
   6cf78:	mov	r1, r3
   6cf7c:	mov	r0, r5
   6cf80:	str	r3, [sp, #32]
   6cf84:	bl	31d4c <fputs@plt+0x20c04>
   6cf88:	cmp	r0, #0
   6cf8c:	ldr	r3, [sp, #32]
   6cf90:	bne	6cefc <fputs@plt+0x5bdb4>
   6cf94:	b	6ce14 <fputs@plt+0x5bccc>
   6cf98:	ldr	r2, [sp, #24]
   6cf9c:	ldr	r1, [r2, #4]
   6cfa0:	lsl	r2, r3, #1
   6cfa4:	ldrsh	ip, [r1, r2]
   6cfa8:	ldrh	r1, [r4, #50]	; 0x32
   6cfac:	ldr	r2, [r4, #4]
   6cfb0:	add	r1, r2, r1, lsl #1
   6cfb4:	mov	r0, r2
   6cfb8:	cmp	r0, r1
   6cfbc:	bne	6cff8 <fputs@plt+0x5beb0>
   6cfc0:	lsl	r1, sl, #1
   6cfc4:	strh	ip, [r2, r1]
   6cfc8:	ldr	r2, [sp, #24]
   6cfcc:	ldr	r2, [r2, #32]
   6cfd0:	ldr	r1, [r2, r3, lsl #2]
   6cfd4:	ldr	r2, [r4, #32]
   6cfd8:	str	r1, [r2, sl, lsl #2]
   6cfdc:	ldr	r2, [sp, #24]
   6cfe0:	ldr	r2, [r2, #28]
   6cfe4:	ldrb	r1, [r2, r3]
   6cfe8:	ldr	r2, [r4, #28]
   6cfec:	strb	r1, [r2, sl]
   6cff0:	add	sl, sl, #1
   6cff4:	b	6d010 <fputs@plt+0x5bec8>
   6cff8:	ldrsh	lr, [r0], #2
   6cffc:	cmp	lr, ip
   6d000:	bne	6cfb8 <fputs@plt+0x5be70>
   6d004:	ldrh	r2, [r4, #52]	; 0x34
   6d008:	sub	r2, r2, #1
   6d00c:	strh	r2, [r4, #52]	; 0x34
   6d010:	add	r3, r3, #1
   6d014:	ldr	r2, [sp, #24]
   6d018:	ldrh	r2, [r2, #50]	; 0x32
   6d01c:	cmp	r2, r3
   6d020:	bgt	6cf98 <fputs@plt+0x5be50>
   6d024:	mov	r0, r4
   6d028:	bl	17144 <fputs@plt+0x5ffc>
   6d02c:	ldr	r3, [r5, #488]	; 0x1e8
   6d030:	cmp	r3, #0
   6d034:	bne	6d040 <fputs@plt+0x5bef8>
   6d038:	mov	r0, r4
   6d03c:	bl	15b00 <fputs@plt+0x49b8>
   6d040:	ldr	r3, [sp, #20]
   6d044:	cmp	r3, #0
   6d048:	beq	6d0a0 <fputs@plt+0x5bf58>
   6d04c:	ldrsh	sl, [r7, #34]	; 0x22
   6d050:	ldrh	r3, [r4, #52]	; 0x34
   6d054:	cmp	r3, sl
   6d058:	blt	6d0a0 <fputs@plt+0x5bf58>
   6d05c:	ldrb	r3, [r4, #55]	; 0x37
   6d060:	mov	r9, #0
   6d064:	orr	r3, r3, #32
   6d068:	strb	r3, [r4, #55]	; 0x37
   6d06c:	cmp	sl, r9
   6d070:	ble	6d0a0 <fputs@plt+0x5bf58>
   6d074:	ldrsh	r3, [r7, #32]
   6d078:	cmp	r3, r9
   6d07c:	beq	6d0e0 <fputs@plt+0x5bf98>
   6d080:	sxth	r1, r9
   6d084:	mov	r0, r4
   6d088:	bl	1576c <fputs@plt+0x4624>
   6d08c:	cmp	r0, #0
   6d090:	bge	6d0e0 <fputs@plt+0x5bf98>
   6d094:	ldrb	r3, [r4, #55]	; 0x37
   6d098:	bfc	r3, #5, #1
   6d09c:	strb	r3, [r4, #55]	; 0x37
   6d0a0:	ldr	r3, [r5, #488]	; 0x1e8
   6d0a4:	cmp	r3, r7
   6d0a8:	beq	6d0e8 <fputs@plt+0x5bfa0>
   6d0ac:	ldrb	r3, [r6, #149]	; 0x95
   6d0b0:	cmp	r3, #0
   6d0b4:	beq	6d210 <fputs@plt+0x5c0c8>
   6d0b8:	mov	r2, r4
   6d0bc:	ldr	r1, [r4]
   6d0c0:	ldr	r0, [r4, #24]
   6d0c4:	add	r0, r0, #24
   6d0c8:	bl	1d200 <fputs@plt+0xc0b8>
   6d0cc:	cmp	r0, #0
   6d0d0:	beq	6d1b8 <fputs@plt+0x5c070>
   6d0d4:	mov	r0, r6
   6d0d8:	bl	185e4 <fputs@plt+0x749c>
   6d0dc:	b	6ce14 <fputs@plt+0x5bccc>
   6d0e0:	add	r9, r9, #1
   6d0e4:	b	6d06c <fputs@plt+0x5bf24>
   6d0e8:	ldr	r9, [r7, #8]
   6d0ec:	cmp	r9, #0
   6d0f0:	beq	6d0ac <fputs@plt+0x5bf64>
   6d0f4:	ldrh	r3, [r9, #50]	; 0x32
   6d0f8:	str	r3, [sp, #24]
   6d0fc:	ldrh	r3, [r4, #50]	; 0x32
   6d100:	ldr	r2, [sp, #24]
   6d104:	cmp	r3, r2
   6d108:	moveq	sl, #0
   6d10c:	beq	6d154 <fputs@plt+0x5c00c>
   6d110:	ldr	r9, [r9, #20]
   6d114:	b	6d0ec <fputs@plt+0x5bfa4>
   6d118:	ldr	r1, [r4, #4]
   6d11c:	lsl	r3, sl, #1
   6d120:	ldr	r2, [r9, #4]
   6d124:	ldrsh	r2, [r2, r3]
   6d128:	ldrsh	r3, [r1, r3]
   6d12c:	cmp	r2, r3
   6d130:	bne	6d110 <fputs@plt+0x5bfc8>
   6d134:	ldr	r2, [r4, #32]
   6d138:	ldr	r3, [r9, #32]
   6d13c:	ldr	r1, [r2, sl, lsl #2]
   6d140:	ldr	r0, [r3, sl, lsl #2]
   6d144:	bl	12f2c <fputs@plt+0x1de4>
   6d148:	cmp	r0, #0
   6d14c:	bne	6d110 <fputs@plt+0x5bfc8>
   6d150:	add	sl, sl, #1
   6d154:	ldr	r3, [sp, #24]
   6d158:	cmp	r3, sl
   6d15c:	bgt	6d118 <fputs@plt+0x5bfd0>
   6d160:	bne	6d110 <fputs@plt+0x5bfc8>
   6d164:	ldrb	r3, [r9, #54]	; 0x36
   6d168:	ldrb	r2, [r4, #54]	; 0x36
   6d16c:	cmp	r3, r2
   6d170:	beq	6d1a0 <fputs@plt+0x5c058>
   6d174:	cmp	r2, #10
   6d178:	cmpne	r3, #10
   6d17c:	beq	6d190 <fputs@plt+0x5c048>
   6d180:	mov	r2, #0
   6d184:	ldr	r1, [pc, #660]	; 6d420 <fputs@plt+0x5c2d8>
   6d188:	mov	r0, r5
   6d18c:	bl	2fdcc <fputs@plt+0x1ec84>
   6d190:	ldrb	r3, [r9, #54]	; 0x36
   6d194:	cmp	r3, #10
   6d198:	ldrbeq	r3, [r4, #54]	; 0x36
   6d19c:	strbeq	r3, [r9, #54]	; 0x36
   6d1a0:	mov	r1, r4
   6d1a4:	mov	r0, r6
   6d1a8:	bl	201dc <fputs@plt+0xf094>
   6d1ac:	ldr	sl, [sp, #16]
   6d1b0:	str	r9, [sp, #16]
   6d1b4:	b	6c80c <fputs@plt+0x5b6c4>
   6d1b8:	ldr	r3, [r6, #24]
   6d1bc:	orr	r3, r3, #2
   6d1c0:	str	r3, [r6, #24]
   6d1c4:	ldr	r3, [sp, #20]
   6d1c8:	cmp	r3, #0
   6d1cc:	ldrne	r3, [r6, #144]	; 0x90
   6d1d0:	strne	r3, [r4, #44]	; 0x2c
   6d1d4:	bne	6d384 <fputs@plt+0x5c23c>
   6d1d8:	ldr	r2, [sp, #132]	; 0x84
   6d1dc:	ldr	r3, [r7, #8]
   6d1e0:	cmp	r2, #5
   6d1e4:	bne	6d1fc <fputs@plt+0x5c0b4>
   6d1e8:	cmp	r3, #0
   6d1ec:	beq	6d1fc <fputs@plt+0x5c0b4>
   6d1f0:	ldrb	r2, [r3, #54]	; 0x36
   6d1f4:	cmp	r2, #5
   6d1f8:	bne	6d3ac <fputs@plt+0x5c264>
   6d1fc:	str	r3, [r4, #20]
   6d200:	str	r4, [r7, #8]
   6d204:	mov	sl, #0
   6d208:	str	r4, [sp, #16]
   6d20c:	b	6c80c <fputs@plt+0x5b6c4>
   6d210:	ldrb	r3, [r7, #42]	; 0x2a
   6d214:	ldr	r2, [sp, #20]
   6d218:	eor	r3, r3, #32
   6d21c:	ubfx	r3, r3, #5, #1
   6d220:	cmp	r2, #0
   6d224:	movne	r3, #1
   6d228:	cmp	r3, #0
   6d22c:	beq	6d1d8 <fputs@plt+0x5c090>
   6d230:	ldr	r9, [r5, #76]	; 0x4c
   6d234:	mov	r0, r5
   6d238:	add	r9, r9, #1
   6d23c:	str	r9, [r5, #76]	; 0x4c
   6d240:	bl	271cc <fputs@plt+0x16084>
   6d244:	subs	sl, r0, #0
   6d248:	beq	6ce14 <fputs@plt+0x5bccc>
   6d24c:	mov	r2, fp
   6d250:	mov	r1, #1
   6d254:	mov	r0, r5
   6d258:	bl	49b98 <fputs@plt+0x38a50>
   6d25c:	mov	r1, #160	; 0xa0
   6d260:	mov	r0, sl
   6d264:	bl	271b0 <fputs@plt+0x16068>
   6d268:	mov	r3, r9
   6d26c:	mov	r2, fp
   6d270:	str	r0, [r4, #44]	; 0x2c
   6d274:	mov	r1, #121	; 0x79
   6d278:	mov	r0, sl
   6d27c:	bl	276a4 <fputs@plt+0x1655c>
   6d280:	ldr	r3, [sp, #136]	; 0x88
   6d284:	cmp	r3, #0
   6d288:	beq	6d2dc <fputs@plt+0x5c194>
   6d28c:	ldr	r3, [sp, #48]	; 0x30
   6d290:	ldr	r1, [r5, #512]	; 0x200
   6d294:	ldr	r0, [sp, #132]	; 0x84
   6d298:	ldr	r2, [r3]
   6d29c:	ldr	r3, [r5, #508]	; 0x1fc
   6d2a0:	sub	r3, r3, r2
   6d2a4:	add	r3, r3, r1
   6d2a8:	add	r1, r2, r3
   6d2ac:	ldrb	r1, [r1, #-1]
   6d2b0:	str	r2, [sp]
   6d2b4:	ldr	r2, [pc, #360]	; 6d424 <fputs@plt+0x5c2dc>
   6d2b8:	cmp	r1, #59	; 0x3b
   6d2bc:	ldr	r1, [pc, #356]	; 6d428 <fputs@plt+0x5c2e0>
   6d2c0:	subeq	r3, r3, #1
   6d2c4:	cmp	r0, #0
   6d2c8:	mov	r0, r6
   6d2cc:	moveq	r2, r1
   6d2d0:	ldr	r1, [pc, #340]	; 6d42c <fputs@plt+0x5c2e4>
   6d2d4:	bl	37250 <fputs@plt+0x26108>
   6d2d8:	str	r0, [sp, #136]	; 0x88
   6d2dc:	ldr	r2, [r6, #16]
   6d2e0:	mov	r0, r5
   6d2e4:	str	r9, [sp, #8]
   6d2e8:	ldr	r3, [sp, #136]	; 0x88
   6d2ec:	ldr	r1, [sp, #28]
   6d2f0:	str	r3, [sp, #12]
   6d2f4:	ldr	r3, [r7]
   6d2f8:	str	r3, [sp, #4]
   6d2fc:	ldr	r3, [r4]
   6d300:	str	r3, [sp]
   6d304:	ldr	r2, [r2, r1]
   6d308:	ldr	r1, [pc, #288]	; 6d430 <fputs@plt+0x5c2e8>
   6d30c:	ldr	r3, [sp, #36]	; 0x24
   6d310:	bl	6bf48 <fputs@plt+0x5ae00>
   6d314:	mov	r0, r6
   6d318:	ldr	r1, [sp, #136]	; 0x88
   6d31c:	bl	1c334 <fputs@plt+0xb1ec>
   6d320:	ldr	r3, [sp, #20]
   6d324:	cmp	r3, #0
   6d328:	beq	6d378 <fputs@plt+0x5c230>
   6d32c:	mov	r2, r9
   6d330:	mov	r1, r4
   6d334:	mov	r0, r5
   6d338:	bl	4f048 <fputs@plt+0x3df00>
   6d33c:	mov	r1, fp
   6d340:	mov	r0, r5
   6d344:	bl	2787c <fputs@plt+0x16734>
   6d348:	ldr	r1, [pc, #228]	; 6d434 <fputs@plt+0x5c2ec>
   6d34c:	mov	r0, r6
   6d350:	ldr	r2, [r4]
   6d354:	bl	37250 <fputs@plt+0x26108>
   6d358:	mov	r2, r0
   6d35c:	mov	r1, fp
   6d360:	mov	r0, sl
   6d364:	bl	27400 <fputs@plt+0x162b8>
   6d368:	mov	r2, #0
   6d36c:	mov	r1, #147	; 0x93
   6d370:	mov	r0, sl
   6d374:	bl	27640 <fputs@plt+0x164f8>
   6d378:	mov	r0, sl
   6d37c:	ldr	r1, [r4, #44]	; 0x2c
   6d380:	bl	1c254 <fputs@plt+0xb10c>
   6d384:	ldr	r3, [sp, #20]
   6d388:	ldrb	r2, [r6, #149]	; 0x95
   6d38c:	clz	r3, r3
   6d390:	lsr	r3, r3, #5
   6d394:	cmp	r2, #0
   6d398:	movne	r3, #1
   6d39c:	cmp	r3, #0
   6d3a0:	bne	6d1d8 <fputs@plt+0x5c090>
   6d3a4:	b	6ce14 <fputs@plt+0x5bccc>
   6d3a8:	mov	r3, r2
   6d3ac:	ldr	r2, [r3, #20]
   6d3b0:	cmp	r2, #0
   6d3b4:	beq	6d3c4 <fputs@plt+0x5c27c>
   6d3b8:	ldrb	r1, [r2, #54]	; 0x36
   6d3bc:	cmp	r1, #5
   6d3c0:	bne	6d3a8 <fputs@plt+0x5c260>
   6d3c4:	str	r2, [r4, #20]
   6d3c8:	str	r4, [r3, #20]
   6d3cc:	b	6d204 <fputs@plt+0x5c0bc>
   6d3d0:	cmp	r0, #0
   6d3d4:	beq	6d208 <fputs@plt+0x5c0c0>
   6d3d8:	mov	r9, #0
   6d3dc:	str	sl, [sp, #16]
   6d3e0:	b	6d1a0 <fputs@plt+0x5c058>
   6d3e4:	andeq	r7, r7, r9, lsl #20
   6d3e8:	andeq	r9, r7, r9, lsr r4
   6d3ec:	andeq	r6, r7, r2, asr #16
   6d3f0:	andeq	r9, r7, fp, ror #8
   6d3f4:	andeq	r9, r7, r5, ror r4
   6d3f8:	muleq	r7, r1, r4
   6d3fc:	andeq	r9, r7, sl, lsr #9
   6d400:	andeq	r9, r7, ip, asr #9
   6d404:	andeq	r9, r7, lr, ror #9
   6d408:	andeq	r9, r7, r6, lsl #10
   6d40c:	andeq	r7, r7, lr, lsr fp
   6d410:	andeq	r7, r7, r1, asr fp
   6d414:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   6d418:	andeq	r8, r7, r6, ror #20
   6d41c:	andeq	r9, r7, sp, lsl r5
   6d420:	andeq	r9, r7, sl, asr r5
   6d424:	andeq	r9, r7, r1, lsr r4
   6d428:	ldrdeq	pc, [r6], -ip
   6d42c:	andeq	r9, r7, r4, lsl #11
   6d430:	muleq	r7, r8, r5
   6d434:	andeq	r9, r7, r8, asr #11
   6d438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d43c:	sub	sp, sp, #52	; 0x34
   6d440:	mov	r7, r3
   6d444:	mov	sl, r0
   6d448:	mov	r5, r1
   6d44c:	ldr	r4, [r0, #488]	; 0x1e8
   6d450:	ldr	r3, [sp, #88]	; 0x58
   6d454:	cmp	r4, #0
   6d458:	strd	r2, [sp, #32]
   6d45c:	beq	6d484 <fputs@plt+0x5c33c>
   6d460:	ldrb	r3, [r0, #454]	; 0x1c6
   6d464:	cmp	r3, #0
   6d468:	bne	6d484 <fputs@plt+0x5c33c>
   6d46c:	ldrb	r3, [r4, #42]	; 0x2a
   6d470:	ands	r9, r3, #4
   6d474:	beq	6d498 <fputs@plt+0x5c350>
   6d478:	ldr	r1, [pc, #460]	; 6d64c <fputs@plt+0x5c504>
   6d47c:	ldr	r2, [r4]
   6d480:	bl	2fdcc <fputs@plt+0x1ec84>
   6d484:	ldr	r0, [sl]
   6d488:	mov	r1, r5
   6d48c:	add	sp, sp, #52	; 0x34
   6d490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d494:	b	20124 <fputs@plt+0xefdc>
   6d498:	orr	r3, r3, #4
   6d49c:	cmp	r1, #0
   6d4a0:	strb	r3, [r4, #42]	; 0x2a
   6d4a4:	bne	6d520 <fputs@plt+0x5c3d8>
   6d4a8:	ldrsh	r6, [r4, #34]	; 0x22
   6d4ac:	ldr	r8, [r4, #4]
   6d4b0:	sub	r6, r6, #1
   6d4b4:	add	r8, r8, r6, lsl #4
   6d4b8:	ldrb	r3, [r8, #15]
   6d4bc:	orr	r3, r3, #1
   6d4c0:	strb	r3, [r8, #15]
   6d4c4:	ldr	r1, [pc, #388]	; 6d650 <fputs@plt+0x5c508>
   6d4c8:	mov	r0, r8
   6d4cc:	bl	1ade0 <fputs@plt+0x9c98>
   6d4d0:	ldr	r1, [pc, #380]	; 6d654 <fputs@plt+0x5c50c>
   6d4d4:	bl	12f2c <fputs@plt+0x1de4>
   6d4d8:	ldr	r3, [sp, #36]	; 0x24
   6d4dc:	subs	r3, r3, #1
   6d4e0:	movne	r3, #1
   6d4e4:	cmp	r0, #0
   6d4e8:	movne	r3, #0
   6d4ec:	cmp	r3, #0
   6d4f0:	beq	6d558 <fputs@plt+0x5c410>
   6d4f4:	ldr	r3, [sp, #32]
   6d4f8:	cmp	r5, #0
   6d4fc:	strh	r6, [r4, #32]
   6d500:	strb	r3, [r4, #43]	; 0x2b
   6d504:	ldrb	r3, [r4, #42]	; 0x2a
   6d508:	orr	r7, r3, r7, lsl #3
   6d50c:	strb	r7, [r4, #42]	; 0x2a
   6d510:	ldrne	r3, [r5, #4]
   6d514:	ldrbne	r3, [r3, #12]
   6d518:	strbne	r3, [sl, #452]	; 0x1c4
   6d51c:	b	6d484 <fputs@plt+0x5c33c>
   6d520:	ldr	r3, [r1]
   6d524:	mvn	r6, #0
   6d528:	mov	r8, r9
   6d52c:	str	r3, [sp, #28]
   6d530:	ldr	r3, [sp, #28]
   6d534:	cmp	r9, r3
   6d538:	blt	6d570 <fputs@plt+0x5c428>
   6d53c:	sub	fp, r3, #1
   6d540:	cmp	r8, #0
   6d544:	clz	fp, fp
   6d548:	lsr	fp, fp, #5
   6d54c:	moveq	fp, #0
   6d550:	cmp	fp, #0
   6d554:	bne	6d4c4 <fputs@plt+0x5c37c>
   6d558:	cmp	r7, #0
   6d55c:	beq	6d5f8 <fputs@plt+0x5c4b0>
   6d560:	ldr	r1, [pc, #240]	; 6d658 <fputs@plt+0x5c510>
   6d564:	mov	r0, sl
   6d568:	bl	2fdcc <fputs@plt+0x1ec84>
   6d56c:	b	6d484 <fputs@plt+0x5c33c>
   6d570:	mov	r3, #20
   6d574:	ldr	r2, [r5, #4]
   6d578:	mul	r3, r3, r9
   6d57c:	ldr	r0, [r2, r3]
   6d580:	bl	15434 <fputs@plt+0x42ec>
   6d584:	bl	1a198 <fputs@plt+0x9050>
   6d588:	ldrb	r3, [r0]
   6d58c:	cmp	r3, #27
   6d590:	bne	6d5e8 <fputs@plt+0x5c4a0>
   6d594:	ldr	r3, [r0, #8]
   6d598:	mov	r6, #0
   6d59c:	ldrsh	r2, [r4, #34]	; 0x22
   6d5a0:	mov	fp, r3
   6d5a4:	cmp	r2, r6
   6d5a8:	ble	6d5e8 <fputs@plt+0x5c4a0>
   6d5ac:	ldr	r1, [r4, #4]
   6d5b0:	mov	r0, fp
   6d5b4:	str	r2, [sp, #44]	; 0x2c
   6d5b8:	add	r3, r1, r6, lsl #4
   6d5bc:	ldr	r1, [r1, r6, lsl #4]
   6d5c0:	str	r3, [sp, #40]	; 0x28
   6d5c4:	bl	12f2c <fputs@plt+0x1de4>
   6d5c8:	cmp	r0, #0
   6d5cc:	ldr	r3, [sp, #40]	; 0x28
   6d5d0:	ldr	r2, [sp, #44]	; 0x2c
   6d5d4:	bne	6d5f0 <fputs@plt+0x5c4a8>
   6d5d8:	ldrb	r2, [r3, #15]
   6d5dc:	mov	r8, r3
   6d5e0:	orr	r2, r2, #1
   6d5e4:	strb	r2, [r3, #15]
   6d5e8:	add	r9, r9, #1
   6d5ec:	b	6d530 <fputs@plt+0x5c3e8>
   6d5f0:	add	r6, r6, #1
   6d5f4:	b	6d5a4 <fputs@plt+0x5c45c>
   6d5f8:	ldr	r3, [sp, #36]	; 0x24
   6d5fc:	mov	r2, r7
   6d600:	mov	r1, r7
   6d604:	mov	r0, sl
   6d608:	str	r5, [sp]
   6d60c:	str	r7, [sp, #8]
   6d610:	str	r7, [sp, #12]
   6d614:	str	r3, [sp, #16]
   6d618:	ldr	r3, [sp, #32]
   6d61c:	str	r7, [sp, #20]
   6d620:	str	r3, [sp, #4]
   6d624:	mov	r3, r7
   6d628:	bl	6c7d8 <fputs@plt+0x5b690>
   6d62c:	subs	r5, r0, #0
   6d630:	beq	6d484 <fputs@plt+0x5c33c>
   6d634:	ldrb	r3, [r5, #55]	; 0x37
   6d638:	mov	r2, #2
   6d63c:	bfi	r3, r2, #0, #2
   6d640:	strb	r3, [r5, #55]	; 0x37
   6d644:	mov	r5, r7
   6d648:	b	6d484 <fputs@plt+0x5c33c>
   6d64c:	andeq	r9, r7, r3, ror #11
   6d650:	ldrdeq	pc, [r6], -ip
   6d654:			; <UNDEFINED> instruction: 0x000704b2
   6d658:	andeq	r9, r7, ip, lsl #12
   6d65c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d660:	sub	sp, sp, #92	; 0x5c
   6d664:	mov	fp, r3
   6d668:	mov	r3, r2
   6d66c:	str	r1, [sp, #36]	; 0x24
   6d670:	str	r2, [sp, #40]	; 0x28
   6d674:	ldr	r2, [sp, #128]	; 0x80
   6d678:	orrs	r3, r3, r2
   6d67c:	beq	6d6d8 <fputs@plt+0x5c590>
   6d680:	ldr	r4, [r0, #488]	; 0x1e8
   6d684:	mov	r5, r0
   6d688:	cmp	r4, #0
   6d68c:	beq	6d6d8 <fputs@plt+0x5c590>
   6d690:	ldr	r7, [r0]
   6d694:	ldrb	r3, [r7, #149]	; 0x95
   6d698:	cmp	r3, #0
   6d69c:	beq	6d6b8 <fputs@plt+0x5c570>
   6d6a0:	ldr	r3, [r7, #144]	; 0x90
   6d6a4:	cmp	r3, #1
   6d6a8:	str	r3, [r4, #28]
   6d6ac:	ldrbeq	r3, [r4, #42]	; 0x2a
   6d6b0:	orreq	r3, r3, #1
   6d6b4:	strbeq	r3, [r4, #42]	; 0x2a
   6d6b8:	tst	fp, #32
   6d6bc:	beq	6d6f8 <fputs@plt+0x5c5b0>
   6d6c0:	ldrb	r3, [r4, #42]	; 0x2a
   6d6c4:	tst	r3, #8
   6d6c8:	beq	6d6e0 <fputs@plt+0x5c598>
   6d6cc:	ldr	r1, [pc, #2360]	; 6e00c <fputs@plt+0x5cec4>
   6d6d0:	mov	r0, r5
   6d6d4:	bl	2fdcc <fputs@plt+0x1ec84>
   6d6d8:	add	sp, sp, #92	; 0x5c
   6d6dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d6e0:	tst	r3, #4
   6d6e4:	bne	6d79c <fputs@plt+0x5c654>
   6d6e8:	ldr	r1, [pc, #2336]	; 6e010 <fputs@plt+0x5cec8>
   6d6ec:	mov	r0, r5
   6d6f0:	ldr	r2, [r4]
   6d6f4:	bl	2fdcc <fputs@plt+0x1ec84>
   6d6f8:	mov	r0, r7
   6d6fc:	ldr	r1, [r4, #64]	; 0x40
   6d700:	bl	1a260 <fputs@plt+0x9118>
   6d704:	ldr	r3, [r4, #24]
   6d708:	str	r0, [sp, #28]
   6d70c:	cmp	r3, #0
   6d710:	beq	6d72c <fputs@plt+0x5c5e4>
   6d714:	mov	r2, #4
   6d718:	mov	r1, r4
   6d71c:	str	r3, [sp]
   6d720:	mov	r0, r5
   6d724:	mov	r3, #0
   6d728:	bl	30328 <fputs@plt+0x1f1e0>
   6d72c:	ldrsh	r3, [r4, #34]	; 0x22
   6d730:	mov	r0, #0
   6d734:	ldr	r2, [r4, #4]
   6d738:	cmp	r3, #0
   6d73c:	bgt	6dadc <fputs@plt+0x5c994>
   6d740:	ldrsh	r3, [r4, #32]
   6d744:	mov	r1, #0
   6d748:	cmp	r3, #0
   6d74c:	addlt	r0, r0, #1
   6d750:	lsl	r0, r0, #2
   6d754:	bl	13c58 <fputs@plt+0x2b10>
   6d758:	ldr	r6, [r4, #8]
   6d75c:	strh	r0, [r4, #40]	; 0x28
   6d760:	cmp	r6, #0
   6d764:	bne	6daf0 <fputs@plt+0x5c9a8>
   6d768:	ldrb	r3, [r7, #149]	; 0x95
   6d76c:	cmp	r3, #0
   6d770:	beq	6db00 <fputs@plt+0x5c9b8>
   6d774:	mov	r2, r4
   6d778:	ldr	r1, [r4]
   6d77c:	ldr	r0, [r4, #64]	; 0x40
   6d780:	add	r0, r0, #8
   6d784:	bl	1d200 <fputs@plt+0xc0b8>
   6d788:	cmp	r0, #0
   6d78c:	beq	6df78 <fputs@plt+0x5ce30>
   6d790:	mov	r0, r7
   6d794:	bl	185e4 <fputs@plt+0x749c>
   6d798:	b	6d6d8 <fputs@plt+0x5c590>
   6d79c:	orr	r3, r3, #96	; 0x60
   6d7a0:	strb	r3, [r4, #42]	; 0x2a
   6d7a4:	ldr	r2, [r5, #8]
   6d7a8:	ldr	r1, [r5, #424]	; 0x1a8
   6d7ac:	cmp	r1, #0
   6d7b0:	beq	6d7c4 <fputs@plt+0x5c67c>
   6d7b4:	mov	r0, r2
   6d7b8:	bl	1516c <fputs@plt+0x4024>
   6d7bc:	mov	r3, #121	; 0x79
   6d7c0:	strb	r3, [r0]
   6d7c4:	ldrsh	r3, [r4, #32]
   6d7c8:	cmp	r3, #0
   6d7cc:	blt	6d8ec <fputs@plt+0x5c7a4>
   6d7d0:	ldr	r2, [r4, #4]
   6d7d4:	ldr	r0, [r2, r3, lsl #4]
   6d7d8:	str	r0, [sp, #68]	; 0x44
   6d7dc:	bl	16878 <fputs@plt+0x5730>
   6d7e0:	mov	r3, #0
   6d7e4:	add	r2, sp, #68	; 0x44
   6d7e8:	str	r0, [sp, #72]	; 0x48
   6d7ec:	mov	r1, #27
   6d7f0:	mov	r0, r7
   6d7f4:	bl	1d670 <fputs@plt+0xc528>
   6d7f8:	mov	r2, r0
   6d7fc:	mov	r1, #0
   6d800:	ldr	r0, [r5]
   6d804:	bl	289c0 <fputs@plt+0x17878>
   6d808:	cmp	r0, #0
   6d80c:	beq	6d6f8 <fputs@plt+0x5c5b0>
   6d810:	ldrb	r2, [r5, #452]	; 0x1c4
   6d814:	ldr	r3, [r0, #4]
   6d818:	strb	r2, [r3, #12]
   6d81c:	mov	r3, #0
   6d820:	mov	r1, r3
   6d824:	str	r3, [sp, #8]
   6d828:	str	r3, [sp, #12]
   6d82c:	str	r3, [sp, #16]
   6d830:	str	r3, [sp, #20]
   6d834:	ldrb	r2, [r4, #43]	; 0x2b
   6d838:	stm	sp, {r0, r2}
   6d83c:	mov	r2, r3
   6d840:	mov	r0, r5
   6d844:	bl	6c7d8 <fputs@plt+0x5b690>
   6d848:	subs	r6, r0, #0
   6d84c:	beq	6d6f8 <fputs@plt+0x5c5b0>
   6d850:	ldrb	r3, [r6, #55]	; 0x37
   6d854:	mov	r2, #2
   6d858:	bfi	r3, r2, #0, #2
   6d85c:	strb	r3, [r6, #55]	; 0x37
   6d860:	mvn	r3, #0
   6d864:	strh	r3, [r4, #32]
   6d868:	ldrb	r3, [r6, #55]	; 0x37
   6d86c:	ldrh	r9, [r6, #50]	; 0x32
   6d870:	orr	r3, r3, #32
   6d874:	strb	r3, [r6, #55]	; 0x37
   6d878:	ldrb	r3, [r7, #151]	; 0x97
   6d87c:	cmp	r3, #0
   6d880:	beq	6d9a0 <fputs@plt+0x5c858>
   6d884:	ldr	r8, [r4, #8]
   6d888:	ldr	r3, [r4, #28]
   6d88c:	str	r3, [r6, #44]	; 0x2c
   6d890:	cmp	r8, #0
   6d894:	bne	6d9a8 <fputs@plt+0x5c860>
   6d898:	ldrsh	r2, [r4, #34]	; 0x22
   6d89c:	cmp	r9, r2
   6d8a0:	strhge	r2, [r6, #52]	; 0x34
   6d8a4:	bge	6d6f8 <fputs@plt+0x5c5b0>
   6d8a8:	ldrh	r3, [r6, #52]	; 0x34
   6d8ac:	cmp	r2, r3
   6d8b0:	bgt	6dab0 <fputs@plt+0x5c968>
   6d8b4:	ldr	r1, [pc, #1880]	; 6e014 <fputs@plt+0x5cecc>
   6d8b8:	mov	r2, #0
   6d8bc:	ldrsh	r3, [r4, #34]	; 0x22
   6d8c0:	cmp	r2, r3
   6d8c4:	bge	6d6f8 <fputs@plt+0x5c5b0>
   6d8c8:	ldr	r3, [r6, #4]
   6d8cc:	add	r0, r3, r9, lsl #1
   6d8d0:	cmp	r3, r0
   6d8d4:	bne	6dac8 <fputs@plt+0x5c980>
   6d8d8:	strh	r2, [r3]
   6d8dc:	ldr	r3, [r6, #32]
   6d8e0:	str	r1, [r3, r9, lsl #2]
   6d8e4:	add	r9, r9, #1
   6d8e8:	b	6dad4 <fputs@plt+0x5c98c>
   6d8ec:	ldr	r0, [r4, #8]
   6d8f0:	bl	1a178 <fputs@plt+0x9030>
   6d8f4:	cmp	r2, #0
   6d8f8:	mov	r6, r0
   6d8fc:	beq	6d914 <fputs@plt+0x5c7cc>
   6d900:	mov	r0, r2
   6d904:	ldr	r1, [r6, #44]	; 0x2c
   6d908:	bl	1516c <fputs@plt+0x4024>
   6d90c:	mov	r3, #13
   6d910:	strb	r3, [r0]
   6d914:	mov	r2, #1
   6d918:	mov	r1, r2
   6d91c:	ldrh	r3, [r6, #50]	; 0x32
   6d920:	cmp	r1, r3
   6d924:	strhge	r2, [r6, #50]	; 0x32
   6d928:	bge	6d868 <fputs@plt+0x5c720>
   6d92c:	ldr	r3, [r6, #4]
   6d930:	lsl	r0, r1, #1
   6d934:	ldrsh	r0, [r3, r0]
   6d938:	add	ip, r3, r2, lsl #1
   6d93c:	cmp	r3, ip
   6d940:	addeq	r2, r2, #1
   6d944:	strheq	r0, [r3]
   6d948:	beq	6d964 <fputs@plt+0x5c81c>
   6d94c:	ldrsh	lr, [r3], #2
   6d950:	cmp	lr, r0
   6d954:	bne	6d93c <fputs@plt+0x5c7f4>
   6d958:	ldrh	r3, [r6, #52]	; 0x34
   6d95c:	sub	r3, r3, #1
   6d960:	strh	r3, [r6, #52]	; 0x34
   6d964:	add	r1, r1, #1
   6d968:	b	6d91c <fputs@plt+0x5c7d4>
   6d96c:	ldr	r0, [r6, #4]
   6d970:	lsl	r2, r3, #1
   6d974:	add	r3, r3, #1
   6d978:	ldrsh	r0, [r0, r2]
   6d97c:	ldr	r2, [r4, #4]
   6d980:	add	r2, r2, r0, lsl #4
   6d984:	strb	r1, [r2, #12]
   6d988:	cmp	r9, r3
   6d98c:	bgt	6d96c <fputs@plt+0x5c824>
   6d990:	ldrb	r3, [r6, #55]	; 0x37
   6d994:	orr	r3, r3, #8
   6d998:	strb	r3, [r6, #55]	; 0x37
   6d99c:	b	6d884 <fputs@plt+0x5c73c>
   6d9a0:	mov	r1, #2
   6d9a4:	b	6d988 <fputs@plt+0x5c840>
   6d9a8:	ldrb	r3, [r8, #55]	; 0x37
   6d9ac:	and	r3, r3, #3
   6d9b0:	cmp	r3, #2
   6d9b4:	beq	6da00 <fputs@plt+0x5c8b8>
   6d9b8:	ldrh	r0, [r8, #50]	; 0x32
   6d9bc:	mov	r2, #0
   6d9c0:	lsl	r3, r0, #1
   6d9c4:	str	r3, [sp, #28]
   6d9c8:	mov	r3, r2
   6d9cc:	cmp	r9, r3
   6d9d0:	bgt	6da08 <fputs@plt+0x5c8c0>
   6d9d4:	cmp	r2, #0
   6d9d8:	strheq	r0, [r8, #52]	; 0x34
   6d9dc:	beq	6da00 <fputs@plt+0x5c8b8>
   6d9e0:	ldrh	r3, [r8, #52]	; 0x34
   6d9e4:	add	r2, r0, r2
   6d9e8:	cmp	r2, r3
   6d9ec:	bgt	6da40 <fputs@plt+0x5c8f8>
   6d9f0:	ldrh	r2, [r8, #50]	; 0x32
   6d9f4:	mov	r3, #0
   6d9f8:	cmp	r9, r3
   6d9fc:	bgt	6da58 <fputs@plt+0x5c910>
   6da00:	ldr	r8, [r8, #20]
   6da04:	b	6d890 <fputs@plt+0x5c748>
   6da08:	ldr	sl, [r6, #4]
   6da0c:	lsl	lr, r3, #1
   6da10:	ldr	r1, [r8, #4]
   6da14:	ldr	ip, [sp, #28]
   6da18:	ldrsh	sl, [sl, lr]
   6da1c:	add	lr, r1, ip
   6da20:	cmp	r1, lr
   6da24:	addeq	r2, r2, #1
   6da28:	beq	6da38 <fputs@plt+0x5c8f0>
   6da2c:	ldrsh	ip, [r1], #2
   6da30:	cmp	ip, sl
   6da34:	bne	6da20 <fputs@plt+0x5c8d8>
   6da38:	add	r3, r3, #1
   6da3c:	b	6d9cc <fputs@plt+0x5c884>
   6da40:	mov	r1, r8
   6da44:	mov	r0, r7
   6da48:	bl	1e564 <fputs@plt+0xd41c>
   6da4c:	cmp	r0, #0
   6da50:	beq	6d9f0 <fputs@plt+0x5c8a8>
   6da54:	b	6d6f8 <fputs@plt+0x5c5b0>
   6da58:	ldr	ip, [r6, #4]
   6da5c:	lsl	r0, r3, #1
   6da60:	ldr	r1, [r8, #4]
   6da64:	ldrsh	lr, [ip, r0]
   6da68:	ldrh	r0, [r8, #50]	; 0x32
   6da6c:	mov	ip, r1
   6da70:	add	r0, r1, r0, lsl #1
   6da74:	cmp	ip, r0
   6da78:	bne	6da9c <fputs@plt+0x5c954>
   6da7c:	lsl	r0, r2, #1
   6da80:	strh	lr, [r1, r0]
   6da84:	ldr	r1, [r6, #32]
   6da88:	ldr	r0, [r1, r3, lsl #2]
   6da8c:	ldr	r1, [r8, #32]
   6da90:	str	r0, [r1, r2, lsl #2]
   6da94:	add	r2, r2, #1
   6da98:	b	6daa8 <fputs@plt+0x5c960>
   6da9c:	ldrsh	sl, [ip], #2
   6daa0:	cmp	sl, lr
   6daa4:	bne	6da74 <fputs@plt+0x5c92c>
   6daa8:	add	r3, r3, #1
   6daac:	b	6d9f8 <fputs@plt+0x5c8b0>
   6dab0:	mov	r1, r6
   6dab4:	mov	r0, r7
   6dab8:	bl	1e564 <fputs@plt+0xd41c>
   6dabc:	cmp	r0, #0
   6dac0:	bne	6d6f8 <fputs@plt+0x5c5b0>
   6dac4:	b	6d8b4 <fputs@plt+0x5c76c>
   6dac8:	ldrsh	ip, [r3], #2
   6dacc:	cmp	r2, ip
   6dad0:	bne	6d8d0 <fputs@plt+0x5c788>
   6dad4:	add	r2, r2, #1
   6dad8:	b	6d8bc <fputs@plt+0x5c774>
   6dadc:	ldrb	r1, [r2, #14]
   6dae0:	sub	r3, r3, #1
   6dae4:	add	r2, r2, #16
   6dae8:	add	r0, r0, r1
   6daec:	b	6d738 <fputs@plt+0x5c5f0>
   6daf0:	mov	r0, r6
   6daf4:	bl	15b00 <fputs@plt+0x49b8>
   6daf8:	ldr	r6, [r6, #20]
   6dafc:	b	6d760 <fputs@plt+0x5c618>
   6db00:	mov	r0, r5
   6db04:	bl	271cc <fputs@plt+0x16084>
   6db08:	subs	r8, r0, #0
   6db0c:	beq	6d6d8 <fputs@plt+0x5c590>
   6db10:	mov	r2, r6
   6db14:	mov	r1, #61	; 0x3d
   6db18:	bl	27640 <fputs@plt+0x164f8>
   6db1c:	ldr	r3, [r4, #12]
   6db20:	ldr	r1, [pc, #1264]	; 6e018 <fputs@plt+0x5ced0>
   6db24:	ldr	r2, [pc, #1264]	; 6e01c <fputs@plt+0x5ced4>
   6db28:	cmp	r3, #0
   6db2c:	ldr	r3, [pc, #1260]	; 6e020 <fputs@plt+0x5ced8>
   6db30:	moveq	r2, r3
   6db34:	ldr	r3, [pc, #1256]	; 6e024 <fputs@plt+0x5cedc>
   6db38:	moveq	r3, r1
   6db3c:	str	r3, [sp, #44]	; 0x2c
   6db40:	ldr	r3, [sp, #128]	; 0x80
   6db44:	cmp	r3, #0
   6db48:	beq	6dfcc <fputs@plt+0x5ce84>
   6db4c:	ldr	r9, [r5, #76]	; 0x4c
   6db50:	mov	r0, r5
   6db54:	add	fp, r9, #3
   6db58:	add	sl, r9, #1
   6db5c:	str	fp, [r5, #76]	; 0x4c
   6db60:	bl	15bc4 <fputs@plt+0x4a7c>
   6db64:	ldr	r3, [sp, #28]
   6db68:	mov	r2, #1
   6db6c:	mov	r1, #55	; 0x37
   6db70:	mov	r0, r8
   6db74:	str	r3, [sp]
   6db78:	ldr	r3, [r5, #396]	; 0x18c
   6db7c:	bl	2713c <fputs@plt+0x15ff4>
   6db80:	mov	r1, #16
   6db84:	mov	r0, r8
   6db88:	bl	19404 <fputs@plt+0x82bc>
   6db8c:	mov	r3, #2
   6db90:	mov	r2, sl
   6db94:	mov	r1, #16
   6db98:	mov	r0, r8
   6db9c:	str	r3, [r5, #72]	; 0x48
   6dba0:	ldr	r3, [r8, #32]
   6dba4:	str	r3, [sp, #32]
   6dba8:	add	r3, r3, #1
   6dbac:	str	r3, [sp]
   6dbb0:	mov	r3, r6
   6dbb4:	bl	2713c <fputs@plt+0x15ff4>
   6dbb8:	mov	r3, #13
   6dbbc:	add	r2, sp, #68	; 0x44
   6dbc0:	ldr	r1, [sp, #128]	; 0x80
   6dbc4:	mov	r0, r5
   6dbc8:	strh	r3, [sp, #68]	; 0x44
   6dbcc:	str	sl, [sp, #72]	; 0x48
   6dbd0:	str	r6, [sp, #76]	; 0x4c
   6dbd4:	str	r6, [sp, #80]	; 0x50
   6dbd8:	bl	49c40 <fputs@plt+0x38af8>
   6dbdc:	mov	r1, sl
   6dbe0:	mov	r0, r8
   6dbe4:	bl	2767c <fputs@plt+0x16534>
   6dbe8:	mov	r0, r8
   6dbec:	ldr	r1, [sp, #32]
   6dbf0:	bl	1c254 <fputs@plt+0xb10c>
   6dbf4:	ldr	r3, [r5, #68]	; 0x44
   6dbf8:	cmp	r3, #0
   6dbfc:	str	r3, [sp, #32]
   6dc00:	bne	6d6d8 <fputs@plt+0x5c590>
   6dc04:	mov	r0, r5
   6dc08:	ldr	r1, [sp, #128]	; 0x80
   6dc0c:	bl	46ecc <fputs@plt+0x35d84>
   6dc10:	subs	r1, r0, #0
   6dc14:	beq	6d6d8 <fputs@plt+0x5c590>
   6dc18:	ldrsh	r3, [r1, #34]	; 0x22
   6dc1c:	mov	r0, r7
   6dc20:	add	r9, r9, #2
   6dc24:	strh	r3, [r4, #34]	; 0x22
   6dc28:	ldr	r3, [r1, #4]
   6dc2c:	str	r3, [r4, #4]
   6dc30:	str	r6, [r1, #4]
   6dc34:	strh	r6, [r1, #34]	; 0x22
   6dc38:	bl	20834 <fputs@plt+0xf6ec>
   6dc3c:	mov	r1, #18
   6dc40:	mov	r0, r8
   6dc44:	ldr	r2, [sp, #72]	; 0x48
   6dc48:	bl	27640 <fputs@plt+0x164f8>
   6dc4c:	mov	sl, r0
   6dc50:	mov	r1, #49	; 0x31
   6dc54:	str	r9, [sp]
   6dc58:	mov	r0, r8
   6dc5c:	ldrd	r2, [sp, #76]	; 0x4c
   6dc60:	bl	2713c <fputs@plt+0x15ff4>
   6dc64:	mov	r2, r6
   6dc68:	mov	r1, r4
   6dc6c:	mov	r0, r8
   6dc70:	bl	2731c <fputs@plt+0x161d4>
   6dc74:	mov	r3, fp
   6dc78:	mov	r2, #1
   6dc7c:	mov	r1, #74	; 0x4a
   6dc80:	mov	r0, r8
   6dc84:	bl	276a4 <fputs@plt+0x1655c>
   6dc88:	mov	r3, r9
   6dc8c:	mov	r2, #1
   6dc90:	str	fp, [sp]
   6dc94:	mov	r1, #75	; 0x4b
   6dc98:	mov	r0, r8
   6dc9c:	bl	2713c <fputs@plt+0x15ff4>
   6dca0:	mov	r1, sl
   6dca4:	mov	r0, r8
   6dca8:	bl	2785c <fputs@plt+0x16714>
   6dcac:	mov	r1, sl
   6dcb0:	mov	r0, r8
   6dcb4:	bl	1c254 <fputs@plt+0xb10c>
   6dcb8:	mov	r2, #1
   6dcbc:	mov	r1, #61	; 0x3d
   6dcc0:	mov	r0, r8
   6dcc4:	bl	27640 <fputs@plt+0x164f8>
   6dcc8:	ldrsh	r0, [r4, #34]	; 0x22
   6dccc:	mov	r2, r6
   6dcd0:	ldr	ip, [r4, #4]
   6dcd4:	cmp	r2, r0
   6dcd8:	blt	6de30 <fputs@plt+0x5cce8>
   6dcdc:	ldr	r3, [r4]
   6dce0:	mov	fp, #0
   6dce4:	sub	r3, r3, #1
   6dce8:	ldrb	r2, [r3, #1]!
   6dcec:	cmp	r2, #0
   6dcf0:	bne	6de68 <fputs@plt+0x5cd20>
   6dcf4:	ldr	r2, [pc, #812]	; 6e028 <fputs@plt+0x5cee0>
   6dcf8:	add	fp, fp, #2
   6dcfc:	add	r6, fp, r6
   6dd00:	mov	fp, #6
   6dd04:	ldr	r3, [pc, #800]	; 6e02c <fputs@plt+0x5cee4>
   6dd08:	cmp	r6, #50	; 0x32
   6dd0c:	mla	r6, r0, fp, r6
   6dd10:	ldr	sl, [pc, #792]	; 6e030 <fputs@plt+0x5cee8>
   6dd14:	movlt	r3, r2
   6dd18:	ldr	r2, [pc, #788]	; 6e034 <fputs@plt+0x5ceec>
   6dd1c:	add	fp, r6, #35	; 0x23
   6dd20:	str	r3, [sp, #52]	; 0x34
   6dd24:	mov	r0, fp
   6dd28:	asr	r1, fp, #31
   6dd2c:	ldr	r3, [pc, #772]	; 6e038 <fputs@plt+0x5cef0>
   6dd30:	movlt	r3, r2
   6dd34:	str	r3, [sp, #48]	; 0x30
   6dd38:	ldr	r3, [pc, #764]	; 6e03c <fputs@plt+0x5cef4>
   6dd3c:	movge	sl, r3
   6dd40:	bl	1d128 <fputs@plt+0xbfe0>
   6dd44:	subs	r6, r0, #0
   6dd48:	bne	6de78 <fputs@plt+0x5cd30>
   6dd4c:	mov	r0, r7
   6dd50:	bl	185e4 <fputs@plt+0x749c>
   6dd54:	ldr	r3, [sp, #28]
   6dd58:	ldr	r2, [sp, #28]
   6dd5c:	ldr	r1, [r5, #392]	; 0x188
   6dd60:	lsl	r9, r3, #4
   6dd64:	ldr	r3, [r7, #16]
   6dd68:	ldr	r0, [sp, #28]
   6dd6c:	ldr	r2, [r3, r2, lsl #4]
   6dd70:	ldr	r3, [r4]
   6dd74:	cmp	r0, #1
   6dd78:	mov	r0, r5
   6dd7c:	str	r6, [sp, #16]
   6dd80:	str	r1, [sp, #20]
   6dd84:	ldr	r1, [r5, #396]	; 0x18c
   6dd88:	str	r3, [sp, #4]
   6dd8c:	str	r3, [sp, #8]
   6dd90:	ldr	r3, [sp, #44]	; 0x2c
   6dd94:	str	r1, [sp, #12]
   6dd98:	ldr	r1, [pc, #672]	; 6e040 <fputs@plt+0x5cef8>
   6dd9c:	str	r3, [sp]
   6dda0:	ldr	r3, [pc, #668]	; 6e044 <fputs@plt+0x5cefc>
   6dda4:	moveq	r3, r1
   6dda8:	ldr	r1, [pc, #664]	; 6e048 <fputs@plt+0x5cf00>
   6ddac:	bl	6bf48 <fputs@plt+0x5ae00>
   6ddb0:	mov	r1, r6
   6ddb4:	mov	r0, r7
   6ddb8:	bl	1c334 <fputs@plt+0xb1ec>
   6ddbc:	mov	r0, r5
   6ddc0:	ldr	r1, [sp, #28]
   6ddc4:	bl	2787c <fputs@plt+0x16734>
   6ddc8:	ldrb	r3, [r4, #42]	; 0x2a
   6ddcc:	tst	r3, #8
   6ddd0:	beq	6de00 <fputs@plt+0x5ccb8>
   6ddd4:	ldr	r3, [r7, #16]
   6ddd8:	add	r9, r3, r9
   6dddc:	ldr	r2, [r9, #12]
   6dde0:	ldr	r2, [r2, #72]	; 0x48
   6dde4:	cmp	r2, #0
   6dde8:	bne	6de00 <fputs@plt+0x5ccb8>
   6ddec:	ldr	r2, [sp, #28]
   6ddf0:	mov	r0, r5
   6ddf4:	ldr	r1, [pc, #592]	; 6e04c <fputs@plt+0x5cf04>
   6ddf8:	ldr	r2, [r3, r2, lsl #4]
   6ddfc:	bl	6bf48 <fputs@plt+0x5ae00>
   6de00:	ldr	r1, [pc, #584]	; 6e050 <fputs@plt+0x5cf08>
   6de04:	mov	r0, r7
   6de08:	ldr	r2, [r4]
   6de0c:	bl	37250 <fputs@plt+0x26108>
   6de10:	mov	r2, r0
   6de14:	mov	r0, r8
   6de18:	ldr	r1, [sp, #28]
   6de1c:	bl	27400 <fputs@plt+0x162b8>
   6de20:	ldrb	r3, [r7, #149]	; 0x95
   6de24:	cmp	r3, #0
   6de28:	beq	6d6d8 <fputs@plt+0x5c590>
   6de2c:	b	6d774 <fputs@plt+0x5c62c>
   6de30:	ldr	r1, [ip, r2, lsl #4]
   6de34:	mov	r3, #0
   6de38:	sub	r1, r1, #1
   6de3c:	ldrb	lr, [r1, #1]!
   6de40:	cmp	lr, #0
   6de44:	bne	6de58 <fputs@plt+0x5cd10>
   6de48:	add	r3, r3, #7
   6de4c:	add	r2, r2, #1
   6de50:	add	r6, r6, r3
   6de54:	b	6dcd4 <fputs@plt+0x5cb8c>
   6de58:	cmp	lr, #34	; 0x22
   6de5c:	addeq	r3, r3, #1
   6de60:	add	r3, r3, #1
   6de64:	b	6de3c <fputs@plt+0x5ccf4>
   6de68:	cmp	r2, #34	; 0x22
   6de6c:	addeq	fp, fp, #1
   6de70:	add	fp, fp, #1
   6de74:	b	6dce8 <fputs@plt+0x5cba0>
   6de78:	ldr	r2, [pc, #468]	; 6e054 <fputs@plt+0x5cf0c>
   6de7c:	mov	r1, r6
   6de80:	mov	r0, fp
   6de84:	bl	2a044 <fputs@plt+0x18efc>
   6de88:	mov	r0, r6
   6de8c:	bl	16878 <fputs@plt+0x5730>
   6de90:	add	r3, sp, #68	; 0x44
   6de94:	ldr	r2, [r4]
   6de98:	mov	r1, r3
   6de9c:	str	r0, [sp, #68]	; 0x44
   6dea0:	mov	r0, r6
   6dea4:	bl	221ec <fputs@plt+0x110a4>
   6dea8:	ldr	r2, [sp, #68]	; 0x44
   6deac:	add	r3, sp, #68	; 0x44
   6deb0:	str	r3, [sp, #56]	; 0x38
   6deb4:	add	r1, r2, #1
   6deb8:	str	r1, [sp, #68]	; 0x44
   6debc:	mov	r1, #40	; 0x28
   6dec0:	strb	r1, [r6, r2]
   6dec4:	ldr	r9, [r4, #4]
   6dec8:	add	r9, r9, #16
   6decc:	ldrsh	r3, [r4, #34]	; 0x22
   6ded0:	ldr	r2, [sp, #32]
   6ded4:	ldr	r1, [sp, #68]	; 0x44
   6ded8:	cmp	r2, r3
   6dedc:	sub	r0, fp, r1
   6dee0:	add	r1, r6, r1
   6dee4:	blt	6def8 <fputs@plt+0x5cdb0>
   6dee8:	ldr	r2, [pc, #360]	; 6e058 <fputs@plt+0x5cf10>
   6deec:	ldr	r3, [sp, #52]	; 0x34
   6def0:	bl	2a044 <fputs@plt+0x18efc>
   6def4:	b	6dd54 <fputs@plt+0x5cc0c>
   6def8:	mov	r2, sl
   6defc:	bl	2a044 <fputs@plt+0x18efc>
   6df00:	ldr	sl, [sp, #68]	; 0x44
   6df04:	add	r0, r6, sl
   6df08:	bl	16878 <fputs@plt+0x5730>
   6df0c:	add	r0, sl, r0
   6df10:	ldr	r2, [r9, #-16]
   6df14:	str	r0, [sp, #68]	; 0x44
   6df18:	mov	r0, r6
   6df1c:	ldr	r1, [sp, #56]	; 0x38
   6df20:	bl	221ec <fputs@plt+0x110a4>
   6df24:	ldr	r2, [pc, #304]	; 6e05c <fputs@plt+0x5cf14>
   6df28:	ldrb	r3, [r9, #-3]
   6df2c:	add	r3, r2, r3, lsl #2
   6df30:	ldr	r1, [r3, #-3224]	; 0xfffff368
   6df34:	mov	r0, r1
   6df38:	str	r1, [sp, #60]	; 0x3c
   6df3c:	bl	16878 <fputs@plt+0x5730>
   6df40:	mov	sl, r0
   6df44:	mov	r2, r0
   6df48:	ldr	r1, [sp, #60]	; 0x3c
   6df4c:	ldr	r0, [sp, #68]	; 0x44
   6df50:	add	r0, r6, r0
   6df54:	bl	10fbc <memcpy@plt>
   6df58:	ldr	r3, [sp, #32]
   6df5c:	ldr	r0, [sp, #68]	; 0x44
   6df60:	add	r3, r3, #1
   6df64:	add	r0, r0, sl
   6df68:	str	r3, [sp, #32]
   6df6c:	ldr	sl, [sp, #48]	; 0x30
   6df70:	str	r0, [sp, #68]	; 0x44
   6df74:	b	6dec8 <fputs@plt+0x5cd80>
   6df78:	ldr	r3, [r7, #24]
   6df7c:	str	r0, [r5, #488]	; 0x1e8
   6df80:	orr	r3, r3, #2
   6df84:	str	r3, [r7, #24]
   6df88:	ldr	r3, [r4, #12]
   6df8c:	cmp	r3, #0
   6df90:	bne	6d6d8 <fputs@plt+0x5c590>
   6df94:	ldr	r3, [sp, #36]	; 0x24
   6df98:	ldr	r1, [sp, #36]	; 0x24
   6df9c:	ldr	r2, [sp, #40]	; 0x28
   6dfa0:	ldr	r3, [r3]
   6dfa4:	ldr	r0, [r5, #500]	; 0x1f4
   6dfa8:	cmp	r3, #0
   6dfac:	movne	r2, r1
   6dfb0:	ldr	r1, [r2]
   6dfb4:	str	r2, [sp, #36]	; 0x24
   6dfb8:	sub	r1, r1, r0
   6dfbc:	bl	12df4 <fputs@plt+0x1cac>
   6dfc0:	add	r0, r0, #13
   6dfc4:	str	r0, [r4, #44]	; 0x2c
   6dfc8:	b	6d6d8 <fputs@plt+0x5c590>
   6dfcc:	cmp	fp, #0
   6dfd0:	ldreq	r1, [sp, #40]	; 0x28
   6dfd4:	addne	r1, r5, #508	; 0x1fc
   6dfd8:	ldr	r0, [r1]
   6dfdc:	ldr	ip, [r5, #500]	; 0x1f4
   6dfe0:	sub	r3, r0, ip
   6dfe4:	ldrb	r0, [r0]
   6dfe8:	cmp	r0, #59	; 0x3b
   6dfec:	mov	r0, r7
   6dff0:	ldrne	r1, [r1, #4]
   6dff4:	str	ip, [sp]
   6dff8:	addne	r3, r3, r1
   6dffc:	ldr	r1, [pc, #92]	; 6e060 <fputs@plt+0x5cf18>
   6e000:	bl	37250 <fputs@plt+0x26108>
   6e004:	mov	r6, r0
   6e008:	b	6dd54 <fputs@plt+0x5cc0c>
   6e00c:	andeq	r9, r7, r7, asr r6
   6e010:	andeq	r9, r7, r9, lsl #13
   6e014:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   6e018:	andeq	r6, r7, lr, asr #19
   6e01c:	andeq	r9, r7, sl, asr #12
   6e020:	andeq	r9, r7, r4, asr #12
   6e024:	andeq	r9, r7, ip, asr #4
   6e028:	andeq	r9, r7, r0, asr r6
   6e02c:	andeq	r9, r7, pc, asr #12
   6e030:	ldrdeq	pc, [r6], -ip
   6e034:	andeq	r7, r7, r5, asr r1
   6e038:	andeq	r9, r7, r2, asr r6
   6e03c:	andeq	r9, r7, r3, asr r6
   6e040:	andeq	r7, r7, lr, lsr fp
   6e044:	andeq	r7, r7, r1, asr fp
   6e048:	andeq	r9, r7, r6, asr #13
   6e04c:	andeq	r9, r7, sp, lsl r7
   6e050:	andeq	r9, r7, r7, asr #14
   6e054:	andeq	r9, r7, r9, lsr #13
   6e058:	andeq	r6, r7, ip, asr #10
   6e05c:	andeq	r6, r7, r0, lsr #21
   6e060:			; <UNDEFINED> instruction: 0x000796b7
   6e064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e068:	sub	sp, sp, #44	; 0x2c
   6e06c:	mov	r6, r0
   6e070:	mov	r7, r1
   6e074:	str	r3, [sp, #16]
   6e078:	ldr	r3, [r0]
   6e07c:	str	r3, [sp, #12]
   6e080:	str	r2, [sp, #20]
   6e084:	bl	271cc <fputs@plt+0x16084>
   6e088:	subs	sl, r0, #0
   6e08c:	beq	6e128 <fputs@plt+0x5cfe0>
   6e090:	ldr	r3, [sp, #12]
   6e094:	mov	r4, #0
   6e098:	ldr	r8, [pc, #320]	; 6e1e0 <fputs@plt+0x5d098>
   6e09c:	ldr	r5, [r3, #16]
   6e0a0:	add	r5, r5, r7, lsl #4
   6e0a4:	ldr	r9, [r8]
   6e0a8:	ldr	r2, [r5]
   6e0ac:	ldr	r0, [sp, #12]
   6e0b0:	mov	r1, r9
   6e0b4:	bl	1562c <fputs@plt+0x44e4>
   6e0b8:	cmp	r0, #0
   6e0bc:	bne	6e130 <fputs@plt+0x5cfe8>
   6e0c0:	ldr	r3, [r8, #4]
   6e0c4:	cmp	r3, #0
   6e0c8:	beq	6e0fc <fputs@plt+0x5cfb4>
   6e0cc:	ldr	r1, [pc, #272]	; 6e1e4 <fputs@plt+0x5d09c>
   6e0d0:	mov	r0, r6
   6e0d4:	str	r3, [sp]
   6e0d8:	mov	r3, r9
   6e0dc:	ldr	r2, [r5]
   6e0e0:	bl	6bf48 <fputs@plt+0x5ae00>
   6e0e4:	ldr	r3, [r6, #396]	; 0x18c
   6e0e8:	add	r2, sp, #28
   6e0ec:	str	r3, [r2, r4, lsl #2]
   6e0f0:	add	r3, sp, #24
   6e0f4:	mov	r2, #16
   6e0f8:	strb	r2, [r4, r3]
   6e0fc:	add	r4, r4, #1
   6e100:	add	r8, r8, #8
   6e104:	cmp	r4, #3
   6e108:	bne	6e0a4 <fputs@plt+0x5cf5c>
   6e10c:	ldr	r6, [pc, #204]	; 6e1e0 <fputs@plt+0x5d098>
   6e110:	mov	r5, #0
   6e114:	add	r8, sp, #28
   6e118:	add	r3, r6, r5, lsl #3
   6e11c:	ldr	r3, [r3, #4]
   6e120:	cmp	r3, #0
   6e124:	bne	6e1a8 <fputs@plt+0x5d060>
   6e128:	add	sp, sp, #44	; 0x2c
   6e12c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e130:	ldr	fp, [r0, #28]
   6e134:	add	r3, sp, #28
   6e138:	mov	r2, #0
   6e13c:	mov	r1, r7
   6e140:	mov	r0, r6
   6e144:	str	fp, [r3, r4, lsl #2]
   6e148:	add	r3, sp, #24
   6e14c:	strb	r2, [r4, r3]
   6e150:	mov	r3, #1
   6e154:	mov	r2, fp
   6e158:	str	r9, [sp]
   6e15c:	bl	26f74 <fputs@plt+0x15e2c>
   6e160:	ldr	r3, [sp, #16]
   6e164:	cmp	r3, #0
   6e168:	beq	6e190 <fputs@plt+0x5d048>
   6e16c:	str	r3, [sp, #4]
   6e170:	mov	r0, r6
   6e174:	ldr	r3, [sp, #80]	; 0x50
   6e178:	ldr	r1, [pc, #104]	; 6e1e8 <fputs@plt+0x5d0a0>
   6e17c:	str	r3, [sp]
   6e180:	mov	r3, r9
   6e184:	ldr	r2, [r5]
   6e188:	bl	6bf48 <fputs@plt+0x5ae00>
   6e18c:	b	6e0fc <fputs@plt+0x5cfb4>
   6e190:	mov	r3, r7
   6e194:	mov	r2, fp
   6e198:	mov	r1, #119	; 0x77
   6e19c:	mov	r0, sl
   6e1a0:	bl	276a4 <fputs@plt+0x1655c>
   6e1a4:	b	6e0fc <fputs@plt+0x5cfb4>
   6e1a8:	ldr	r2, [sp, #20]
   6e1ac:	mov	r1, #55	; 0x37
   6e1b0:	mov	r0, sl
   6e1b4:	str	r7, [sp]
   6e1b8:	str	r4, [sp, #4]
   6e1bc:	ldr	r3, [r8, r5, lsl #2]
   6e1c0:	add	r2, r2, r5
   6e1c4:	bl	27224 <fputs@plt+0x160dc>
   6e1c8:	add	r3, sp, #24
   6e1cc:	mov	r0, sl
   6e1d0:	ldrb	r1, [r3, r5]
   6e1d4:	add	r5, r5, #1
   6e1d8:	bl	19404 <fputs@plt+0x82bc>
   6e1dc:	b	6e118 <fputs@plt+0x5cfd0>
   6e1e0:	andeq	r5, r7, r0, lsr #30
   6e1e4:	andeq	r9, r7, r9, ror #14
   6e1e8:	ldrdeq	r9, [r7], -r5
   6e1ec:	ldr	r3, [r0]
   6e1f0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6e1f4:	mov	r4, r0
   6e1f8:	mov	r2, r1
   6e1fc:	mov	r5, r1
   6e200:	ldr	r3, [r3, #16]
   6e204:	add	r3, r3, r1, lsl #4
   6e208:	mov	r1, #0
   6e20c:	ldr	r6, [r3, #12]
   6e210:	bl	49b98 <fputs@plt+0x38a50>
   6e214:	ldr	r7, [r4, #72]	; 0x48
   6e218:	mov	r1, r5
   6e21c:	mov	r0, r4
   6e220:	add	r3, r7, #3
   6e224:	mov	r2, r7
   6e228:	str	r3, [r4, #72]	; 0x48
   6e22c:	mov	r3, #0
   6e230:	str	r3, [sp]
   6e234:	bl	6e064 <fputs@plt+0x5cf1c>
   6e238:	ldr	r6, [r6, #16]
   6e23c:	ldr	r8, [r4, #76]	; 0x4c
   6e240:	ldr	r9, [r4, #72]	; 0x48
   6e244:	add	r8, r8, #1
   6e248:	cmp	r6, #0
   6e24c:	bne	6e274 <fputs@plt+0x5d12c>
   6e250:	mov	r0, r4
   6e254:	bl	271cc <fputs@plt+0x16084>
   6e258:	cmp	r0, #0
   6e25c:	beq	6e294 <fputs@plt+0x5d14c>
   6e260:	mov	r2, r5
   6e264:	mov	r1, #124	; 0x7c
   6e268:	add	sp, sp, #12
   6e26c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   6e270:	b	27640 <fputs@plt+0x164f8>
   6e274:	mov	r3, r7
   6e278:	mov	r2, #0
   6e27c:	strd	r8, [sp]
   6e280:	mov	r0, r4
   6e284:	ldr	r1, [r6, #8]
   6e288:	bl	32570 <fputs@plt+0x21428>
   6e28c:	ldr	r6, [r6]
   6e290:	b	6e248 <fputs@plt+0x5d100>
   6e294:	add	sp, sp, #12
   6e298:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6e29c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6e2a0:	mov	r4, r0
   6e2a4:	mov	r7, r1
   6e2a8:	mov	r8, r2
   6e2ac:	ldr	r0, [r0]
   6e2b0:	ldr	r1, [r1, #64]	; 0x40
   6e2b4:	bl	1a260 <fputs@plt+0x9118>
   6e2b8:	mov	r2, r0
   6e2bc:	mov	r5, r0
   6e2c0:	mov	r1, #0
   6e2c4:	mov	r0, r4
   6e2c8:	bl	49b98 <fputs@plt+0x38a50>
   6e2cc:	ldr	r6, [r4, #72]	; 0x48
   6e2d0:	cmp	r8, #0
   6e2d4:	mov	r1, r5
   6e2d8:	mov	r0, r4
   6e2dc:	add	r3, r6, #3
   6e2e0:	mov	r2, r6
   6e2e4:	str	r3, [r4, #72]	; 0x48
   6e2e8:	ldrne	r3, [pc, #104]	; 6e358 <fputs@plt+0x5d210>
   6e2ec:	ldreq	r3, [pc, #104]	; 6e35c <fputs@plt+0x5d214>
   6e2f0:	strne	r3, [sp]
   6e2f4:	ldrne	r3, [r8]
   6e2f8:	streq	r3, [sp]
   6e2fc:	ldreq	r3, [r7]
   6e300:	bl	6e064 <fputs@plt+0x5cf1c>
   6e304:	ldr	r3, [r4, #72]	; 0x48
   6e308:	mov	r2, r8
   6e30c:	mov	r1, r7
   6e310:	mov	r0, r4
   6e314:	str	r3, [sp, #4]
   6e318:	ldr	r3, [r4, #76]	; 0x4c
   6e31c:	add	r3, r3, #1
   6e320:	str	r3, [sp]
   6e324:	mov	r3, r6
   6e328:	bl	32570 <fputs@plt+0x21428>
   6e32c:	mov	r0, r4
   6e330:	bl	271cc <fputs@plt+0x16084>
   6e334:	cmp	r0, #0
   6e338:	beq	6e350 <fputs@plt+0x5d208>
   6e33c:	mov	r2, r5
   6e340:	mov	r1, #124	; 0x7c
   6e344:	add	sp, sp, #8
   6e348:	pop	{r4, r5, r6, r7, r8, lr}
   6e34c:	b	27640 <fputs@plt+0x164f8>
   6e350:	add	sp, sp, #8
   6e354:	pop	{r4, r5, r6, r7, r8, pc}
   6e358:	andeq	r8, r7, r5, lsl #23
   6e35c:	andeq	r9, r7, r8, asr #7
   6e360:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6e364:	mov	r4, r0
   6e368:	mov	r7, r1
   6e36c:	mov	r8, r2
   6e370:	ldr	r5, [r0]
   6e374:	bl	5d328 <fputs@plt+0x4c1e0>
   6e378:	subs	r6, r0, #0
   6e37c:	bne	6e3ac <fputs@plt+0x5d264>
   6e380:	cmp	r7, #0
   6e384:	bne	6e3d0 <fputs@plt+0x5d288>
   6e388:	ldr	r3, [r5, #20]
   6e38c:	cmp	r3, r6
   6e390:	bgt	6e3b4 <fputs@plt+0x5d26c>
   6e394:	mov	r0, r4
   6e398:	bl	271cc <fputs@plt+0x16084>
   6e39c:	cmp	r0, #0
   6e3a0:	beq	6e3ac <fputs@plt+0x5d264>
   6e3a4:	mov	r1, #147	; 0x93
   6e3a8:	bl	271b0 <fputs@plt+0x16068>
   6e3ac:	add	sp, sp, #12
   6e3b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6e3b4:	cmp	r6, #1
   6e3b8:	beq	6e3c8 <fputs@plt+0x5d280>
   6e3bc:	mov	r1, r6
   6e3c0:	mov	r0, r4
   6e3c4:	bl	6e1ec <fputs@plt+0x5d0a4>
   6e3c8:	add	r6, r6, #1
   6e3cc:	b	6e388 <fputs@plt+0x5d240>
   6e3d0:	ldr	r6, [r8, #4]
   6e3d4:	cmp	r6, #0
   6e3d8:	bne	6e48c <fputs@plt+0x5d344>
   6e3dc:	mov	r1, r7
   6e3e0:	mov	r0, r5
   6e3e4:	bl	1d4f8 <fputs@plt+0xc3b0>
   6e3e8:	mov	r1, r0
   6e3ec:	mov	r9, r0
   6e3f0:	mov	r0, r5
   6e3f4:	bl	15724 <fputs@plt+0x45dc>
   6e3f8:	mov	r8, r0
   6e3fc:	mov	r1, r9
   6e400:	mov	r0, r5
   6e404:	bl	1c334 <fputs@plt+0xb1ec>
   6e408:	cmp	r8, #0
   6e40c:	blt	6e420 <fputs@plt+0x5d2d8>
   6e410:	mov	r1, r8
   6e414:	mov	r0, r4
   6e418:	bl	6e1ec <fputs@plt+0x5d0a4>
   6e41c:	b	6e394 <fputs@plt+0x5d24c>
   6e420:	mov	r1, r7
   6e424:	mov	r0, r5
   6e428:	bl	1d4f8 <fputs@plt+0xc3b0>
   6e42c:	subs	r7, r0, #0
   6e430:	beq	6e394 <fputs@plt+0x5d24c>
   6e434:	mov	r2, r6
   6e438:	mov	r1, r7
   6e43c:	mov	r0, r5
   6e440:	bl	156a8 <fputs@plt+0x4560>
   6e444:	subs	r6, r0, #0
   6e448:	movne	r2, r6
   6e44c:	ldrne	r1, [r2, #12]
   6e450:	bne	6e474 <fputs@plt+0x5d32c>
   6e454:	mov	r1, r6
   6e458:	mov	r3, r6
   6e45c:	mov	r2, r7
   6e460:	mov	r0, r4
   6e464:	bl	5d7f8 <fputs@plt+0x4c6b0>
   6e468:	subs	r1, r0, #0
   6e46c:	beq	6e47c <fputs@plt+0x5d334>
   6e470:	mov	r2, r6
   6e474:	mov	r0, r4
   6e478:	bl	6e29c <fputs@plt+0x5d154>
   6e47c:	mov	r1, r7
   6e480:	mov	r0, r5
   6e484:	bl	1c334 <fputs@plt+0xb1ec>
   6e488:	b	6e394 <fputs@plt+0x5d24c>
   6e48c:	add	r3, sp, #4
   6e490:	mov	r2, r8
   6e494:	mov	r1, r7
   6e498:	mov	r0, r4
   6e49c:	bl	2ffc4 <fputs@plt+0x1ee7c>
   6e4a0:	cmp	r0, #0
   6e4a4:	blt	6e394 <fputs@plt+0x5d24c>
   6e4a8:	ldr	r3, [r5, #16]
   6e4ac:	ldr	r1, [sp, #4]
   6e4b0:	ldr	r8, [r3, r0, lsl #4]
   6e4b4:	mov	r0, r5
   6e4b8:	bl	1d4f8 <fputs@plt+0xc3b0>
   6e4bc:	subs	r6, r0, #0
   6e4c0:	beq	6e394 <fputs@plt+0x5d24c>
   6e4c4:	mov	r2, r8
   6e4c8:	mov	r1, r6
   6e4cc:	mov	r0, r5
   6e4d0:	bl	156a8 <fputs@plt+0x4560>
   6e4d4:	subs	r7, r0, #0
   6e4d8:	movne	r2, r7
   6e4dc:	ldrne	r1, [r2, #12]
   6e4e0:	bne	6e504 <fputs@plt+0x5d3bc>
   6e4e4:	mov	r1, r7
   6e4e8:	mov	r3, r8
   6e4ec:	mov	r2, r6
   6e4f0:	mov	r0, r4
   6e4f4:	bl	5d7f8 <fputs@plt+0x4c6b0>
   6e4f8:	subs	r1, r0, #0
   6e4fc:	beq	6e50c <fputs@plt+0x5d3c4>
   6e500:	mov	r2, r7
   6e504:	mov	r0, r4
   6e508:	bl	6e29c <fputs@plt+0x5d154>
   6e50c:	mov	r1, r6
   6e510:	b	6e480 <fputs@plt+0x5d338>
   6e514:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6e518:	ldr	r5, [r0, #488]	; 0x1e8
   6e51c:	cmp	r5, #0
   6e520:	beq	6e690 <fputs@plt+0x5d548>
   6e524:	mov	r4, r0
   6e528:	mov	r7, r1
   6e52c:	ldr	r6, [r0]
   6e530:	bl	283ac <fputs@plt+0x17264>
   6e534:	mov	r3, #0
   6e538:	str	r3, [r4, #516]	; 0x204
   6e53c:	ldr	r3, [r5, #48]	; 0x30
   6e540:	cmp	r3, #0
   6e544:	ble	6e690 <fputs@plt+0x5d548>
   6e548:	ldrb	r3, [r6, #149]	; 0x95
   6e54c:	cmp	r3, #0
   6e550:	bne	6e660 <fputs@plt+0x5d518>
   6e554:	cmp	r7, #0
   6e558:	beq	6e574 <fputs@plt+0x5d42c>
   6e55c:	ldr	r3, [r7]
   6e560:	ldr	r2, [r4, #500]	; 0x1f4
   6e564:	sub	r3, r3, r2
   6e568:	ldr	r2, [r7, #4]
   6e56c:	add	r3, r3, r2
   6e570:	str	r3, [r4, #504]	; 0x1f8
   6e574:	add	r2, r4, #500	; 0x1f4
   6e578:	ldr	r1, [pc, #280]	; 6e698 <fputs@plt+0x5d550>
   6e57c:	mov	r0, r6
   6e580:	bl	37250 <fputs@plt+0x26108>
   6e584:	mov	r8, r0
   6e588:	mov	r0, r6
   6e58c:	ldr	r1, [r5, #64]	; 0x40
   6e590:	bl	1a260 <fputs@plt+0x9118>
   6e594:	ldr	r3, [r6, #16]
   6e598:	mov	r7, r0
   6e59c:	cmp	r0, #1
   6e5a0:	mov	r0, r4
   6e5a4:	ldr	r1, [r4, #392]	; 0x188
   6e5a8:	ldr	r2, [r3, r7, lsl #4]
   6e5ac:	ldr	r3, [r5]
   6e5b0:	str	r1, [sp, #12]
   6e5b4:	ldr	r1, [pc, #224]	; 6e69c <fputs@plt+0x5d554>
   6e5b8:	str	r3, [sp]
   6e5bc:	stmib	sp, {r3, r8}
   6e5c0:	ldr	r3, [pc, #216]	; 6e6a0 <fputs@plt+0x5d558>
   6e5c4:	moveq	r3, r1
   6e5c8:	ldr	r1, [pc, #212]	; 6e6a4 <fputs@plt+0x5d55c>
   6e5cc:	bl	6bf48 <fputs@plt+0x5ae00>
   6e5d0:	mov	r1, r8
   6e5d4:	mov	r0, r6
   6e5d8:	bl	1c334 <fputs@plt+0xb1ec>
   6e5dc:	mov	r0, r4
   6e5e0:	bl	271cc <fputs@plt+0x16084>
   6e5e4:	mov	r8, r0
   6e5e8:	mov	r1, r7
   6e5ec:	mov	r0, r4
   6e5f0:	bl	2787c <fputs@plt+0x16734>
   6e5f4:	mov	r3, #0
   6e5f8:	mov	r1, #147	; 0x93
   6e5fc:	mov	r2, r3
   6e600:	mov	r0, r8
   6e604:	bl	276a4 <fputs@plt+0x1655c>
   6e608:	ldr	r1, [pc, #152]	; 6e6a8 <fputs@plt+0x5d560>
   6e60c:	mov	r0, r6
   6e610:	ldr	r2, [r5]
   6e614:	bl	37250 <fputs@plt+0x26108>
   6e618:	mov	r2, r0
   6e61c:	mov	r1, r7
   6e620:	mov	r0, r8
   6e624:	bl	27400 <fputs@plt+0x162b8>
   6e628:	ldr	r6, [r4, #76]	; 0x4c
   6e62c:	mov	r0, r8
   6e630:	ldr	r2, [r5]
   6e634:	add	r6, r6, #1
   6e638:	mov	r1, r6
   6e63c:	str	r6, [r4, #76]	; 0x4c
   6e640:	bl	27290 <fputs@plt+0x16148>
   6e644:	mov	r3, r6
   6e648:	mov	r2, r7
   6e64c:	mov	r1, #150	; 0x96
   6e650:	mov	r0, r8
   6e654:	add	sp, sp, #16
   6e658:	pop	{r4, r5, r6, r7, r8, lr}
   6e65c:	b	276a4 <fputs@plt+0x1655c>
   6e660:	mov	r2, r5
   6e664:	ldr	r1, [r5]
   6e668:	ldr	r0, [r5, #64]	; 0x40
   6e66c:	add	r0, r0, #8
   6e670:	bl	1d200 <fputs@plt+0xc0b8>
   6e674:	cmp	r0, #0
   6e678:	streq	r0, [r4, #488]	; 0x1e8
   6e67c:	beq	6e690 <fputs@plt+0x5d548>
   6e680:	mov	r0, r6
   6e684:	add	sp, sp, #16
   6e688:	pop	{r4, r5, r6, r7, r8, lr}
   6e68c:	b	185e4 <fputs@plt+0x749c>
   6e690:	add	sp, sp, #16
   6e694:	pop	{r4, r5, r6, r7, r8, pc}
   6e698:	andeq	r9, r7, r0, lsl #15
   6e69c:	andeq	r7, r7, lr, lsr fp
   6e6a0:	andeq	r7, r7, r1, asr fp
   6e6a4:	muleq	r7, r8, r7
   6e6a8:	strdeq	r9, [r7], -r0
   6e6ac:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6e6b0:	mov	r3, #0
   6e6b4:	mov	r4, r0
   6e6b8:	ldr	r7, [r0, #336]	; 0x150
   6e6bc:	str	r3, [sp, #4]
   6e6c0:	cmp	r7, r3
   6e6c4:	beq	6e6d4 <fputs@plt+0x5d58c>
   6e6c8:	ldr	r3, [r7, #12]
   6e6cc:	cmp	r3, #0
   6e6d0:	beq	6e6f0 <fputs@plt+0x5d5a8>
   6e6d4:	mov	r0, r4
   6e6d8:	mov	r1, #21
   6e6dc:	bl	1ca88 <fputs@plt+0xb940>
   6e6e0:	ldr	r0, [pc, #288]	; 6e808 <fputs@plt+0x5d6c0>
   6e6e4:	bl	2c8a8 <fputs@plt+0x1b760>
   6e6e8:	add	sp, sp, #8
   6e6ec:	pop	{r4, r5, r6, r7, r8, pc}
   6e6f0:	mov	r2, #544	; 0x220
   6e6f4:	mov	r3, #0
   6e6f8:	ldr	r8, [r7, #4]
   6e6fc:	mov	r6, r1
   6e700:	bl	1def8 <fputs@plt+0xcdb0>
   6e704:	subs	r5, r0, #0
   6e708:	moveq	r6, #7
   6e70c:	beq	6e7c8 <fputs@plt+0x5d680>
   6e710:	mov	r3, #1
   6e714:	mov	r1, r6
   6e718:	str	r4, [r5]
   6e71c:	add	r2, sp, #4
   6e720:	str	r3, [r5, #428]	; 0x1ac
   6e724:	strb	r3, [r5, #454]	; 0x1c6
   6e728:	bl	6b444 <fputs@plt+0x5a2fc>
   6e72c:	subs	r6, r0, #0
   6e730:	bne	6e7d8 <fputs@plt+0x5d690>
   6e734:	ldr	r3, [r5, #488]	; 0x1e8
   6e738:	cmp	r3, #0
   6e73c:	beq	6e7d8 <fputs@plt+0x5d690>
   6e740:	ldrb	r2, [r4, #69]	; 0x45
   6e744:	cmp	r2, #0
   6e748:	bne	6e7d8 <fputs@plt+0x5d690>
   6e74c:	ldr	r2, [r3, #12]
   6e750:	cmp	r2, #0
   6e754:	bne	6e7d8 <fputs@plt+0x5d690>
   6e758:	ldrb	r2, [r3, #42]	; 0x2a
   6e75c:	tst	r2, #16
   6e760:	bne	6e7d8 <fputs@plt+0x5d690>
   6e764:	ldr	r2, [r8, #4]
   6e768:	cmp	r2, #0
   6e76c:	bne	6e788 <fputs@plt+0x5d640>
   6e770:	ldr	r2, [r3, #4]
   6e774:	str	r2, [r8, #4]
   6e778:	ldrsh	r2, [r3, #34]	; 0x22
   6e77c:	strh	r2, [r8, #34]	; 0x22
   6e780:	str	r6, [r3, #4]
   6e784:	strh	r6, [r3, #34]	; 0x22
   6e788:	mov	r3, #1
   6e78c:	str	r3, [r7, #12]
   6e790:	ldr	r0, [r5, #8]
   6e794:	mov	r3, #0
   6e798:	strb	r3, [r5, #454]	; 0x1c6
   6e79c:	cmp	r0, r3
   6e7a0:	beq	6e7a8 <fputs@plt+0x5d660>
   6e7a4:	bl	469fc <fputs@plt+0x358b4>
   6e7a8:	mov	r0, r4
   6e7ac:	ldr	r1, [r5, #488]	; 0x1e8
   6e7b0:	bl	20834 <fputs@plt+0xf6ec>
   6e7b4:	mov	r0, r5
   6e7b8:	bl	20194 <fputs@plt+0xf04c>
   6e7bc:	mov	r1, r5
   6e7c0:	mov	r0, r4
   6e7c4:	bl	1c334 <fputs@plt+0xb1ec>
   6e7c8:	mov	r1, r6
   6e7cc:	mov	r0, r4
   6e7d0:	bl	1cabc <fputs@plt+0xb974>
   6e7d4:	b	6e6e8 <fputs@plt+0x5d5a0>
   6e7d8:	ldr	r3, [sp, #4]
   6e7dc:	mov	r0, r4
   6e7e0:	mov	r1, #1
   6e7e4:	mov	r6, #1
   6e7e8:	ldr	r2, [pc, #28]	; 6e80c <fputs@plt+0x5d6c4>
   6e7ec:	cmp	r3, #0
   6e7f0:	moveq	r2, #0
   6e7f4:	bl	2f9a0 <fputs@plt+0x1e858>
   6e7f8:	mov	r0, r4
   6e7fc:	ldr	r1, [sp, #4]
   6e800:	bl	1c334 <fputs@plt+0xb1ec>
   6e804:	b	6e790 <fputs@plt+0x5d648>
   6e808:	andeq	sp, r1, r7, asr r2
   6e80c:	andeq	r6, r7, ip, asr #10
   6e810:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e814:	mov	r7, r3
   6e818:	mov	r3, #0
   6e81c:	mov	r6, r0
   6e820:	mov	r4, r1
   6e824:	mov	r9, r2
   6e828:	str	r3, [sp, #4]
   6e82c:	bl	14a2c <fputs@plt+0x38e4>
   6e830:	add	r1, sp, #4
   6e834:	bl	5d248 <fputs@plt+0x4c100>
   6e838:	subs	r8, r0, #0
   6e83c:	beq	6e900 <fputs@plt+0x5d7b8>
   6e840:	mov	r4, #0
   6e844:	mov	ip, r4
   6e848:	mov	r1, r4
   6e84c:	mov	r2, r4
   6e850:	mov	r0, r4
   6e854:	mov	r5, r4
   6e858:	ldr	r3, [sp, #48]	; 0x30
   6e85c:	cmp	r3, #0
   6e860:	strne	r0, [r3]
   6e864:	ldr	r3, [sp, #52]	; 0x34
   6e868:	cmp	r3, #0
   6e86c:	strne	r2, [r3]
   6e870:	ldr	r3, [sp, #56]	; 0x38
   6e874:	cmp	r3, #0
   6e878:	strne	r1, [r3]
   6e87c:	ldr	r3, [sp, #60]	; 0x3c
   6e880:	cmp	r3, #0
   6e884:	strne	ip, [r3]
   6e888:	ldr	r3, [sp, #64]	; 0x40
   6e88c:	cmp	r3, #0
   6e890:	strne	r4, [r3]
   6e894:	orrs	r3, r5, r8
   6e898:	bne	6e8c4 <fputs@plt+0x5d77c>
   6e89c:	mov	r0, r6
   6e8a0:	ldr	r1, [sp, #4]
   6e8a4:	mov	r8, #1
   6e8a8:	bl	1c334 <fputs@plt+0xb1ec>
   6e8ac:	mov	r3, r7
   6e8b0:	mov	r2, r9
   6e8b4:	ldr	r1, [pc, #324]	; 6ea00 <fputs@plt+0x5d8b8>
   6e8b8:	mov	r0, r6
   6e8bc:	bl	37250 <fputs@plt+0x26108>
   6e8c0:	str	r0, [sp, #4]
   6e8c4:	ldr	r3, [sp, #4]
   6e8c8:	mov	r1, r8
   6e8cc:	mov	r0, r6
   6e8d0:	ldr	r2, [pc, #300]	; 6ea04 <fputs@plt+0x5d8bc>
   6e8d4:	cmp	r3, #0
   6e8d8:	moveq	r2, #0
   6e8dc:	bl	2f9a0 <fputs@plt+0x1e858>
   6e8e0:	mov	r0, r6
   6e8e4:	ldr	r1, [sp, #4]
   6e8e8:	bl	1c334 <fputs@plt+0xb1ec>
   6e8ec:	mov	r1, r8
   6e8f0:	mov	r0, r6
   6e8f4:	bl	1cabc <fputs@plt+0xb974>
   6e8f8:	add	sp, sp, #12
   6e8fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e900:	mov	r2, r4
   6e904:	mov	r1, r9
   6e908:	mov	r0, r6
   6e90c:	bl	1562c <fputs@plt+0x44e4>
   6e910:	subs	r5, r0, #0
   6e914:	beq	6e840 <fputs@plt+0x5d6f8>
   6e918:	ldr	r4, [r5, #12]
   6e91c:	cmp	r4, #0
   6e920:	bne	6e840 <fputs@plt+0x5d6f8>
   6e924:	cmp	r7, #0
   6e928:	ldrshne	fp, [r5, #34]	; 0x22
   6e92c:	movne	sl, r4
   6e930:	bne	6e96c <fputs@plt+0x5d824>
   6e934:	mov	r4, r7
   6e938:	mov	r1, r7
   6e93c:	mov	ip, #1
   6e940:	ldr	r2, [pc, #192]	; 6ea08 <fputs@plt+0x5d8c0>
   6e944:	ldr	r0, [pc, #192]	; 6ea0c <fputs@plt+0x5d8c4>
   6e948:	b	6e858 <fputs@plt+0x5d710>
   6e94c:	ldr	r0, [r5, #4]
   6e950:	mov	r1, r7
   6e954:	add	r4, r0, sl, lsl #4
   6e958:	ldr	r0, [r0, sl, lsl #4]
   6e95c:	bl	12f2c <fputs@plt+0x1de4>
   6e960:	cmp	r0, #0
   6e964:	beq	6e9b0 <fputs@plt+0x5d868>
   6e968:	add	sl, sl, #1
   6e96c:	cmp	fp, sl
   6e970:	bgt	6e94c <fputs@plt+0x5d804>
   6e974:	bne	6e9a8 <fputs@plt+0x5d860>
   6e978:	ldrb	r4, [r5, #42]	; 0x2a
   6e97c:	ands	r4, r4, #32
   6e980:	bne	6e840 <fputs@plt+0x5d6f8>
   6e984:	mov	r0, r7
   6e988:	bl	19ed4 <fputs@plt+0x8d8c>
   6e98c:	cmp	r0, #0
   6e990:	beq	6e840 <fputs@plt+0x5d6f8>
   6e994:	ldrsh	sl, [r5, #32]
   6e998:	cmp	sl, #0
   6e99c:	blt	6e9f8 <fputs@plt+0x5d8b0>
   6e9a0:	ldr	r4, [r5, #4]
   6e9a4:	add	r4, r4, sl, lsl #4
   6e9a8:	cmp	r4, #0
   6e9ac:	beq	6e9f8 <fputs@plt+0x5d8b0>
   6e9b0:	mov	r0, r4
   6e9b4:	mov	r1, #0
   6e9b8:	bl	1ade0 <fputs@plt+0x9c98>
   6e9bc:	ldrb	r1, [r4, #12]
   6e9c0:	ldrsh	lr, [r5, #32]
   6e9c4:	ldrb	ip, [r4, #15]
   6e9c8:	adds	r1, r1, #0
   6e9cc:	movne	r1, #1
   6e9d0:	ldr	r2, [r4, #8]
   6e9d4:	cmp	lr, sl
   6e9d8:	ldrbeq	r4, [r5, #42]	; 0x2a
   6e9dc:	movne	r4, #0
   6e9e0:	and	ip, ip, #1
   6e9e4:	ldr	r3, [pc, #28]	; 6ea08 <fputs@plt+0x5d8c0>
   6e9e8:	ubfxeq	r4, r4, #3, #1
   6e9ec:	cmp	r2, #0
   6e9f0:	moveq	r2, r3
   6e9f4:	b	6e858 <fputs@plt+0x5d710>
   6e9f8:	mov	r1, r4
   6e9fc:	b	6e93c <fputs@plt+0x5d7f4>
   6ea00:	andeq	r9, r7, fp, lsl #16
   6ea04:	andeq	r6, r7, ip, asr #10
   6ea08:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   6ea0c:			; <UNDEFINED> instruction: 0x000704b2
   6ea10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6ea14:	sub	sp, sp, #40	; 0x28
   6ea18:	mov	r6, r3
   6ea1c:	mov	r3, #0
   6ea20:	mov	r4, #0
   6ea24:	mov	r8, r0
   6ea28:	mov	sl, r1
   6ea2c:	ldr	r7, [sp, #72]	; 0x48
   6ea30:	mov	r0, #80	; 0x50
   6ea34:	mov	r1, #0
   6ea38:	str	r3, [r2]
   6ea3c:	mov	r9, r2
   6ea40:	ldr	r5, [sp, #76]	; 0x4c
   6ea44:	str	r4, [sp, #16]
   6ea48:	str	r4, [sp, #24]
   6ea4c:	cmp	r7, r3
   6ea50:	str	r4, [sp, #28]
   6ea54:	str	r4, [sp, #36]	; 0x24
   6ea58:	strne	r3, [r7]
   6ea5c:	cmp	r6, #0
   6ea60:	strne	r3, [r6]
   6ea64:	mov	r3, #1
   6ea68:	cmp	r5, #0
   6ea6c:	str	r3, [sp, #32]
   6ea70:	mov	r3, #20
   6ea74:	strne	r4, [r5]
   6ea78:	str	r3, [sp, #20]
   6ea7c:	bl	255cc <fputs@plt+0x14484>
   6ea80:	cmp	r0, #0
   6ea84:	str	r0, [sp, #12]
   6ea88:	bne	6ea94 <fputs@plt+0x5d94c>
   6ea8c:	mov	r4, #7
   6ea90:	b	6eb0c <fputs@plt+0x5d9c4>
   6ea94:	add	r3, sp, #12
   6ea98:	ldr	r2, [pc, #256]	; 6eba0 <fputs@plt+0x5da58>
   6ea9c:	mov	r1, sl
   6eaa0:	str	r4, [r0]
   6eaa4:	mov	r0, r8
   6eaa8:	str	r5, [sp]
   6eaac:	bl	5cb2c <fputs@plt+0x4b9e4>
   6eab0:	mov	r4, r0
   6eab4:	ldr	r0, [sp, #12]
   6eab8:	ldr	r3, [sp, #32]
   6eabc:	str	r3, [r0]
   6eac0:	uxtb	r3, r4
   6eac4:	cmp	r3, #4
   6eac8:	bne	6eb1c <fputs@plt+0x5d9d4>
   6eacc:	add	r0, r0, #4
   6ead0:	bl	249b8 <fputs@plt+0x13870>
   6ead4:	ldr	r3, [sp, #16]
   6ead8:	cmp	r3, #0
   6eadc:	beq	6eb08 <fputs@plt+0x5d9c0>
   6eae0:	cmp	r5, #0
   6eae4:	beq	6eb00 <fputs@plt+0x5d9b8>
   6eae8:	ldr	r0, [r5]
   6eaec:	bl	183dc <fputs@plt+0x7294>
   6eaf0:	ldr	r0, [pc, #172]	; 6eba4 <fputs@plt+0x5da5c>
   6eaf4:	ldr	r1, [sp, #16]
   6eaf8:	bl	39ab8 <fputs@plt+0x28970>
   6eafc:	str	r0, [r5]
   6eb00:	ldr	r0, [sp, #16]
   6eb04:	bl	183dc <fputs@plt+0x7294>
   6eb08:	ldr	r4, [sp, #36]	; 0x24
   6eb0c:	str	r4, [r8, #52]	; 0x34
   6eb10:	mov	r0, r4
   6eb14:	add	sp, sp, #40	; 0x28
   6eb18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6eb1c:	ldr	r0, [sp, #16]
   6eb20:	bl	183dc <fputs@plt+0x7294>
   6eb24:	cmp	r4, #0
   6eb28:	beq	6eb3c <fputs@plt+0x5d9f4>
   6eb2c:	ldr	r0, [sp, #12]
   6eb30:	add	r0, r0, #4
   6eb34:	bl	249b8 <fputs@plt+0x13870>
   6eb38:	b	6eb10 <fputs@plt+0x5d9c8>
   6eb3c:	ldr	r3, [sp, #20]
   6eb40:	ldr	r2, [sp, #32]
   6eb44:	cmp	r3, r2
   6eb48:	bls	6eb78 <fputs@plt+0x5da30>
   6eb4c:	lsl	r2, r2, #2
   6eb50:	mov	r3, r4
   6eb54:	ldr	r0, [sp, #12]
   6eb58:	bl	25630 <fputs@plt+0x144e8>
   6eb5c:	cmp	r0, #0
   6eb60:	strne	r0, [sp, #12]
   6eb64:	bne	6eb78 <fputs@plt+0x5da30>
   6eb68:	ldr	r0, [sp, #12]
   6eb6c:	add	r0, r0, #4
   6eb70:	bl	249b8 <fputs@plt+0x13870>
   6eb74:	b	6ea8c <fputs@plt+0x5d944>
   6eb78:	ldr	r3, [sp, #12]
   6eb7c:	cmp	r7, #0
   6eb80:	add	r3, r3, #4
   6eb84:	str	r3, [r9]
   6eb88:	ldrne	r3, [sp, #28]
   6eb8c:	strne	r3, [r7]
   6eb90:	cmp	r6, #0
   6eb94:	ldrne	r3, [sp, #24]
   6eb98:	strne	r3, [r6]
   6eb9c:	b	6eb10 <fputs@plt+0x5d9c8>
   6eba0:	andeq	sl, r3, r0, lsl r0
   6eba4:	andeq	r6, r7, ip, asr #10
   6eba8:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   6ebac:	mov	r5, r1
   6ebb0:	subs	r1, r2, #0
   6ebb4:	moveq	r6, #7
   6ebb8:	beq	6ec00 <fputs@plt+0x5dab8>
   6ebbc:	mov	r3, #0
   6ebc0:	mvn	r2, #0
   6ebc4:	mov	r4, r0
   6ebc8:	str	r3, [sp]
   6ebcc:	add	r3, sp, #12
   6ebd0:	bl	6bbe0 <fputs@plt+0x5aa98>
   6ebd4:	cmp	r0, #0
   6ebd8:	beq	6ec0c <fputs@plt+0x5dac4>
   6ebdc:	mov	r0, r4
   6ebe0:	bl	47a70 <fputs@plt+0x36928>
   6ebe4:	mov	r2, r0
   6ebe8:	mov	r1, r4
   6ebec:	mov	r0, r5
   6ebf0:	bl	1e9e8 <fputs@plt+0xd8a0>
   6ebf4:	mov	r0, r4
   6ebf8:	bl	47b48 <fputs@plt+0x36a00>
   6ebfc:	mov	r6, r0
   6ec00:	mov	r0, r6
   6ec04:	add	sp, sp, #16
   6ec08:	pop	{r4, r5, r6, pc}
   6ec0c:	ldr	r0, [sp, #12]
   6ec10:	bl	5bf9c <fputs@plt+0x4ae54>
   6ec14:	ldr	r0, [sp, #12]
   6ec18:	bl	469fc <fputs@plt+0x358b4>
   6ec1c:	subs	r6, r0, #0
   6ec20:	beq	6ec00 <fputs@plt+0x5dab8>
   6ec24:	mov	r0, r4
   6ec28:	bl	47a70 <fputs@plt+0x36928>
   6ec2c:	mov	r2, r0
   6ec30:	mov	r1, r4
   6ec34:	mov	r0, r5
   6ec38:	bl	1e9e8 <fputs@plt+0xd8a0>
   6ec3c:	b	6ec00 <fputs@plt+0x5dab8>
   6ec40:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   6ec44:	mov	r3, #0
   6ec48:	mov	r6, r1
   6ec4c:	mov	r1, r2
   6ec50:	mvn	r2, #0
   6ec54:	mov	r4, r0
   6ec58:	str	r3, [sp]
   6ec5c:	add	r3, sp, #12
   6ec60:	bl	6bbe0 <fputs@plt+0x5aa98>
   6ec64:	subs	r5, r0, #0
   6ec68:	beq	6ecc8 <fputs@plt+0x5db80>
   6ec6c:	mov	r0, r5
   6ec70:	add	sp, sp, #16
   6ec74:	pop	{r4, r5, r6, pc}
   6ec78:	mov	r1, #0
   6ec7c:	ldr	r0, [sp, #12]
   6ec80:	bl	2a58c <fputs@plt+0x19444>
   6ec84:	mov	r2, r0
   6ec88:	mov	r1, r6
   6ec8c:	mov	r0, r4
   6ec90:	bl	6eba8 <fputs@plt+0x5da60>
   6ec94:	subs	r5, r0, #0
   6ec98:	beq	6ecc8 <fputs@plt+0x5db80>
   6ec9c:	ldr	r0, [sp, #12]
   6eca0:	bl	469fc <fputs@plt+0x358b4>
   6eca4:	cmp	r0, #0
   6eca8:	beq	6ec6c <fputs@plt+0x5db24>
   6ecac:	mov	r0, r4
   6ecb0:	bl	47a70 <fputs@plt+0x36928>
   6ecb4:	mov	r2, r0
   6ecb8:	mov	r1, r4
   6ecbc:	mov	r0, r6
   6ecc0:	bl	1e9e8 <fputs@plt+0xd8a0>
   6ecc4:	b	6ec6c <fputs@plt+0x5db24>
   6ecc8:	ldr	r0, [sp, #12]
   6eccc:	bl	5bf9c <fputs@plt+0x4ae54>
   6ecd0:	cmp	r0, #100	; 0x64
   6ecd4:	beq	6ec78 <fputs@plt+0x5db30>
   6ecd8:	ldr	r0, [sp, #12]
   6ecdc:	bl	469fc <fputs@plt+0x358b4>
   6ece0:	subs	r5, r0, #0
   6ece4:	b	6eca8 <fputs@plt+0x5db60>
   6ece8:	ldr	r3, [r0]
   6ecec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ecf0:	mov	r5, #0
   6ecf4:	sub	sp, sp, #36	; 0x24
   6ecf8:	mov	r9, r0
   6ecfc:	mov	r6, r2
   6ed00:	ldr	r0, [r2]
   6ed04:	str	r5, [sp, #12]
   6ed08:	ldr	r4, [r3, #32]
   6ed0c:	str	r5, [sp, #16]
   6ed10:	str	r5, [sp, #24]
   6ed14:	bl	2a2c0 <fputs@plt+0x19178>
   6ed18:	mov	r8, r0
   6ed1c:	ldr	r0, [r6, #4]
   6ed20:	bl	2a2c0 <fputs@plt+0x19178>
   6ed24:	ldr	r7, [pc, #900]	; 6f0b0 <fputs@plt+0x5df68>
   6ed28:	cmp	r8, r5
   6ed2c:	ldr	fp, [r4, #20]
   6ed30:	ldr	r2, [r4, #120]	; 0x78
   6ed34:	moveq	r8, r7
   6ed38:	cmp	r0, r5
   6ed3c:	movne	r7, r0
   6ed40:	add	r3, r2, #1
   6ed44:	cmp	r3, fp
   6ed48:	ldrlt	r1, [pc, #868]	; 6f0b4 <fputs@plt+0x5df6c>
   6ed4c:	blt	6edd0 <fputs@plt+0x5dc88>
   6ed50:	ldrb	r6, [r4, #67]	; 0x43
   6ed54:	cmp	r6, #0
   6ed58:	movne	r6, r5
   6ed5c:	ldrne	sl, [r4, #16]
   6ed60:	bne	6ede0 <fputs@plt+0x5dc98>
   6ed64:	mov	r0, r4
   6ed68:	mov	r5, r6
   6ed6c:	ldr	r1, [pc, #836]	; 6f0b8 <fputs@plt+0x5df70>
   6ed70:	bl	37250 <fputs@plt+0x26108>
   6ed74:	str	r0, [sp, #24]
   6ed78:	ldr	r1, [sp, #24]
   6ed7c:	cmp	r1, #0
   6ed80:	beq	6ed9c <fputs@plt+0x5dc54>
   6ed84:	mov	r0, r9
   6ed88:	mvn	r2, #0
   6ed8c:	bl	25e58 <fputs@plt+0x14d10>
   6ed90:	mov	r0, r4
   6ed94:	ldr	r1, [sp, #24]
   6ed98:	bl	1c334 <fputs@plt+0xb1ec>
   6ed9c:	cmp	r5, #0
   6eda0:	beq	6eec8 <fputs@plt+0x5dd80>
   6eda4:	mov	r1, r5
   6eda8:	mov	r0, r9
   6edac:	bl	26198 <fputs@plt+0x15050>
   6edb0:	b	6eec8 <fputs@plt+0x5dd80>
   6edb4:	mov	r1, r7
   6edb8:	ldr	r0, [sl, r6, lsl #4]
   6edbc:	bl	12f2c <fputs@plt+0x1de4>
   6edc0:	subs	r5, r0, #0
   6edc4:	bne	6eddc <fputs@plt+0x5dc94>
   6edc8:	ldr	r1, [pc, #748]	; 6f0bc <fputs@plt+0x5df74>
   6edcc:	mov	r2, r7
   6edd0:	mov	r0, r4
   6edd4:	bl	37250 <fputs@plt+0x26108>
   6edd8:	b	6efd8 <fputs@plt+0x5de90>
   6eddc:	add	r6, r6, #1
   6ede0:	cmp	fp, r6
   6ede4:	bgt	6edb4 <fputs@plt+0x5dc6c>
   6ede8:	add	r3, r4, #392	; 0x188
   6edec:	cmp	sl, r3
   6edf0:	bne	6eea8 <fputs@plt+0x5dd60>
   6edf4:	mov	r2, #48	; 0x30
   6edf8:	mov	r3, #0
   6edfc:	mov	r0, r4
   6ee00:	bl	1d400 <fputs@plt+0xc2b8>
   6ee04:	cmp	r0, #0
   6ee08:	beq	6eec8 <fputs@plt+0x5dd80>
   6ee0c:	ldr	r3, [r4, #16]
   6ee10:	mov	r2, r0
   6ee14:	add	r1, r3, #32
   6ee18:	ldr	ip, [r3], #4
   6ee1c:	cmp	r3, r1
   6ee20:	str	ip, [r2], #4
   6ee24:	bne	6ee18 <fputs@plt+0x5dcd0>
   6ee28:	ldr	r6, [r4, #20]
   6ee2c:	mov	r2, #16
   6ee30:	mov	r1, #0
   6ee34:	str	r0, [r4, #16]
   6ee38:	add	r6, r0, r6, lsl #4
   6ee3c:	mov	r0, r6
   6ee40:	bl	10f20 <memset@plt>
   6ee44:	ldr	r0, [r4]
   6ee48:	add	r2, sp, #20
   6ee4c:	mov	r1, r8
   6ee50:	ldr	r3, [r4, #48]	; 0x30
   6ee54:	str	r3, [sp, #20]
   6ee58:	add	r3, sp, #16
   6ee5c:	str	r3, [sp, #4]
   6ee60:	add	r3, sp, #12
   6ee64:	str	r3, [sp]
   6ee68:	add	r3, sp, #28
   6ee6c:	ldr	r0, [r0, #16]
   6ee70:	bl	39af0 <fputs@plt+0x289a8>
   6ee74:	cmp	r0, #0
   6ee78:	beq	6eed0 <fputs@plt+0x5dd88>
   6ee7c:	cmp	r0, #7
   6ee80:	bne	6ee8c <fputs@plt+0x5dd44>
   6ee84:	mov	r0, r4
   6ee88:	bl	185e4 <fputs@plt+0x749c>
   6ee8c:	mov	r0, r9
   6ee90:	mvn	r2, #0
   6ee94:	ldr	r1, [sp, #16]
   6ee98:	bl	25e58 <fputs@plt+0x14d10>
   6ee9c:	ldr	r0, [sp, #16]
   6eea0:	bl	183dc <fputs@plt+0x7294>
   6eea4:	b	6eec8 <fputs@plt+0x5dd80>
   6eea8:	add	r2, fp, #1
   6eeac:	mov	r3, #0
   6eeb0:	lsl	r2, r2, #4
   6eeb4:	mov	r1, sl
   6eeb8:	mov	r0, r4
   6eebc:	bl	256fc <fputs@plt+0x145b4>
   6eec0:	cmp	r0, #0
   6eec4:	bne	6ee28 <fputs@plt+0x5dce0>
   6eec8:	add	sp, sp, #36	; 0x24
   6eecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6eed0:	mov	r2, r4
   6eed4:	ldr	r1, [sp, #12]
   6eed8:	ldr	r3, [sp, #20]
   6eedc:	orr	r3, r3, #256	; 0x100
   6eee0:	stm	sp, {r0, r3}
   6eee4:	str	r3, [sp, #20]
   6eee8:	add	r3, r6, #4
   6eeec:	ldr	r0, [sp, #28]
   6eef0:	bl	48e0c <fputs@plt+0x37cc4>
   6eef4:	mov	r5, r0
   6eef8:	ldr	r0, [sp, #12]
   6eefc:	bl	183dc <fputs@plt+0x7294>
   6ef00:	ldr	r3, [r4, #20]
   6ef04:	cmp	r5, #19
   6ef08:	add	r3, r3, #1
   6ef0c:	str	r3, [r4, #20]
   6ef10:	bne	6efe0 <fputs@plt+0x5de98>
   6ef14:	ldr	r1, [pc, #420]	; 6f0c0 <fputs@plt+0x5df78>
   6ef18:	mov	r0, r4
   6ef1c:	mov	r5, #1
   6ef20:	bl	37250 <fputs@plt+0x26108>
   6ef24:	str	r0, [sp, #24]
   6ef28:	mov	r3, #3
   6ef2c:	mov	r1, r7
   6ef30:	mov	r0, r4
   6ef34:	strb	r3, [r6, #8]
   6ef38:	bl	1e740 <fputs@plt+0xd5f8>
   6ef3c:	cmp	r5, #0
   6ef40:	str	r0, [r6]
   6ef44:	bne	6ef68 <fputs@plt+0x5de20>
   6ef48:	cmp	r0, #0
   6ef4c:	beq	6f090 <fputs@plt+0x5df48>
   6ef50:	mov	r0, r4
   6ef54:	bl	14a2c <fputs@plt+0x38e4>
   6ef58:	add	r1, sp, #24
   6ef5c:	bl	5d248 <fputs@plt+0x4c100>
   6ef60:	subs	r5, r0, #0
   6ef64:	beq	6eec8 <fputs@plt+0x5dd80>
   6ef68:	ldr	r2, [r4, #16]
   6ef6c:	ldr	r6, [r4, #20]
   6ef70:	sub	r6, r6, #1
   6ef74:	lsl	r7, r6, #4
   6ef78:	add	r2, r2, r7
   6ef7c:	ldr	r0, [r2, #4]
   6ef80:	cmp	r0, #0
   6ef84:	beq	6efa0 <fputs@plt+0x5de58>
   6ef88:	bl	455fc <fputs@plt+0x344b4>
   6ef8c:	ldr	r3, [r4, #16]
   6ef90:	mov	r2, #0
   6ef94:	add	r3, r3, r7
   6ef98:	str	r2, [r3, #4]
   6ef9c:	str	r2, [r3, #12]
   6efa0:	mov	r0, r4
   6efa4:	bl	20b50 <fputs@plt+0xfa08>
   6efa8:	movw	r3, #3082	; 0xc0a
   6efac:	str	r6, [r4, #20]
   6efb0:	cmp	r5, r3
   6efb4:	cmpne	r5, #7
   6efb8:	bne	6f098 <fputs@plt+0x5df50>
   6efbc:	mov	r0, r4
   6efc0:	bl	185e4 <fputs@plt+0x749c>
   6efc4:	ldr	r1, [sp, #24]
   6efc8:	bl	1c334 <fputs@plt+0xb1ec>
   6efcc:	ldr	r1, [pc, #240]	; 6f0c4 <fputs@plt+0x5df7c>
   6efd0:	mov	r0, r4
   6efd4:	bl	37250 <fputs@plt+0x26108>
   6efd8:	str	r0, [sp, #24]
   6efdc:	b	6ed78 <fputs@plt+0x5dc30>
   6efe0:	cmp	r5, #0
   6efe4:	bne	6ef28 <fputs@plt+0x5dde0>
   6efe8:	mov	r0, r4
   6efec:	ldr	r1, [r6, #4]
   6eff0:	bl	217ec <fputs@plt+0x106a4>
   6eff4:	cmp	r0, #0
   6eff8:	str	r0, [r6, #12]
   6effc:	moveq	r5, #7
   6f000:	beq	6f034 <fputs@plt+0x5deec>
   6f004:	ldrb	r3, [r0, #76]	; 0x4c
   6f008:	cmp	r3, #0
   6f00c:	beq	6f034 <fputs@plt+0x5deec>
   6f010:	ldrb	r2, [r0, #77]	; 0x4d
   6f014:	ldrb	r3, [r4, #66]	; 0x42
   6f018:	cmp	r2, r3
   6f01c:	beq	6f034 <fputs@plt+0x5deec>
   6f020:	ldr	r1, [pc, #160]	; 6f0c8 <fputs@plt+0x5df80>
   6f024:	mov	r0, r4
   6f028:	mov	r5, #1
   6f02c:	bl	37250 <fputs@plt+0x26108>
   6f030:	str	r0, [sp, #24]
   6f034:	ldr	r2, [r6, #4]
   6f038:	ldrd	r2, [r2]
   6f03c:	str	r2, [r3, #4]
   6f040:	ldrb	r1, [r4, #71]	; 0x47
   6f044:	ldr	r0, [r3]
   6f048:	bl	149f4 <fputs@plt+0x38ac>
   6f04c:	ldr	r3, [r4, #16]
   6f050:	mvn	r1, #0
   6f054:	ldr	sl, [r6, #4]
   6f058:	ldr	r0, [r3, #4]
   6f05c:	bl	14e8c <fputs@plt+0x3d44>
   6f060:	mov	r1, r0
   6f064:	mov	r0, sl
   6f068:	bl	14e8c <fputs@plt+0x3d44>
   6f06c:	ldr	r2, [r6, #4]
   6f070:	ldr	r1, [r4, #24]
   6f074:	ldrd	r2, [r2]
   6f078:	and	r1, r1, #56	; 0x38
   6f07c:	orr	r1, r1, #3
   6f080:	str	r2, [r3, #4]
   6f084:	ldr	r0, [r3]
   6f088:	bl	1469c <fputs@plt+0x3554>
   6f08c:	b	6ef28 <fputs@plt+0x5dde0>
   6f090:	mov	r5, #7
   6f094:	b	6ef68 <fputs@plt+0x5de20>
   6f098:	ldr	r3, [sp, #24]
   6f09c:	cmp	r3, #0
   6f0a0:	bne	6ed78 <fputs@plt+0x5dc30>
   6f0a4:	mov	r2, r8
   6f0a8:	ldr	r1, [pc, #28]	; 6f0cc <fputs@plt+0x5df84>
   6f0ac:	b	6edd0 <fputs@plt+0x5dc88>
   6f0b0:	ldrdeq	pc, [r6], -ip
   6f0b4:	andeq	r9, r7, r7, lsr #16
   6f0b8:	andeq	r9, r7, ip, asr #16
   6f0bc:	andeq	r9, r7, r6, ror r8
   6f0c0:	muleq	r7, r4, r8
   6f0c4:	andeq	r6, r7, r2, ror #20
   6f0c8:	andeq	r8, r7, ip, asr r3
   6f0cc:			; <UNDEFINED> instruction: 0x000798b1
   6f0d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f0d4:	sub	sp, sp, #36	; 0x24
   6f0d8:	mov	fp, r0
   6f0dc:	mov	sl, r1
   6f0e0:	str	r3, [sp, #8]
   6f0e4:	mov	r3, #0
   6f0e8:	str	r2, [sp, #12]
   6f0ec:	str	r3, [r1]
   6f0f0:	str	r3, [sp, #20]
   6f0f4:	str	r3, [sp, #24]
   6f0f8:	bl	24fc4 <fputs@plt+0x13e7c>
   6f0fc:	cmp	r0, #0
   6f100:	bne	6f124 <fputs@plt+0x5dfdc>
   6f104:	ldr	r3, [sp, #12]
   6f108:	mov	r7, #70	; 0x46
   6f10c:	and	r2, r3, #7
   6f110:	asr	r7, r7, r2
   6f114:	ands	r7, r7, #1
   6f118:	bne	6f12c <fputs@plt+0x5dfe4>
   6f11c:	ldr	r0, [pc, #1080]	; 6f55c <fputs@plt+0x5e414>
   6f120:	bl	2c8a8 <fputs@plt+0x1b760>
   6f124:	add	sp, sp, #36	; 0x24
   6f128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f12c:	ldr	r6, [pc, #1068]	; 6f560 <fputs@plt+0x5e418>
   6f130:	ldr	r5, [r6, #4]
   6f134:	cmp	r5, #0
   6f138:	beq	6f154 <fputs@plt+0x5e00c>
   6f13c:	tst	r3, #32768	; 0x8000
   6f140:	movne	r5, r0
   6f144:	bne	6f154 <fputs@plt+0x5e00c>
   6f148:	tst	r3, #65536	; 0x10000
   6f14c:	ldreq	r5, [r6, #8]
   6f150:	movne	r5, r7
   6f154:	tst	r3, #262144	; 0x40000
   6f158:	bicne	r3, r3, #131072	; 0x20000
   6f15c:	bne	6f170 <fputs@plt+0x5e028>
   6f160:	ldr	r2, [r6, #220]	; 0xdc
   6f164:	cmp	r2, #0
   6f168:	beq	6f174 <fputs@plt+0x5e02c>
   6f16c:	orr	r3, r3, #131072	; 0x20000
   6f170:	str	r3, [sp, #12]
   6f174:	ldr	r3, [pc, #1000]	; 6f564 <fputs@plt+0x5e41c>
   6f178:	mov	r0, #464	; 0x1d0
   6f17c:	mov	r1, #0
   6f180:	ldr	r2, [sp, #12]
   6f184:	and	r3, r3, r2
   6f188:	str	r3, [sp, #12]
   6f18c:	bl	1eb64 <fputs@plt+0xda1c>
   6f190:	subs	r4, r0, #0
   6f194:	beq	6f35c <fputs@plt+0x5e214>
   6f198:	cmp	r5, #0
   6f19c:	ldr	ip, [pc, #964]	; 6f568 <fputs@plt+0x5e420>
   6f1a0:	add	r2, r4, #92	; 0x5c
   6f1a4:	movne	r3, #8
   6f1a8:	strne	r3, [r4, #12]
   6f1ac:	mov	r3, #255	; 0xff
   6f1b0:	str	r3, [r4, #56]	; 0x38
   6f1b4:	mov	r3, #2
   6f1b8:	add	lr, ip, #48	; 0x30
   6f1bc:	str	r3, [r4, #20]
   6f1c0:	ldr	r3, [pc, #932]	; 6f56c <fputs@plt+0x5e424>
   6f1c4:	str	r3, [r4, #80]	; 0x50
   6f1c8:	add	r3, r4, #392	; 0x188
   6f1cc:	str	r3, [r4, #16]
   6f1d0:	mov	r3, ip
   6f1d4:	add	r2, r2, #8
   6f1d8:	ldm	r3!, {r0, r1}
   6f1dc:	cmp	r3, lr
   6f1e0:	mov	ip, r3
   6f1e4:	str	r0, [r2, #-8]
   6f1e8:	str	r1, [r2, #-4]
   6f1ec:	bne	6f1d0 <fputs@plt+0x5e088>
   6f1f0:	mvn	r3, #0
   6f1f4:	ldr	r9, [pc, #884]	; 6f570 <fputs@plt+0x5e428>
   6f1f8:	mov	r5, #0
   6f1fc:	mov	r8, #1
   6f200:	mov	r0, r4
   6f204:	ldr	r1, [pc, #872]	; 6f574 <fputs@plt+0x5e42c>
   6f208:	strb	r3, [r4, #72]	; 0x48
   6f20c:	ldrd	r2, [r6, #176]	; 0xb0
   6f210:	strd	r2, [r4, #40]	; 0x28
   6f214:	mvn	r3, #-2147483648	; 0x80000000
   6f218:	mov	r2, r8
   6f21c:	strb	r8, [r4, #67]	; 0x43
   6f220:	str	r5, [r4, #76]	; 0x4c
   6f224:	str	r3, [r4, #140]	; 0x8c
   6f228:	ldr	r3, [r4, #24]
   6f22c:	str	r5, [r4, #320]	; 0x140
   6f230:	str	r5, [r4, #324]	; 0x144
   6f234:	str	r5, [r4, #328]	; 0x148
   6f238:	str	r5, [r4, #332]	; 0x14c
   6f23c:	orr	r3, r3, #9437184	; 0x900000
   6f240:	str	r5, [r4, #364]	; 0x16c
   6f244:	orr	r3, r3, #96	; 0x60
   6f248:	str	r5, [r4, #368]	; 0x170
   6f24c:	str	r5, [r4, #372]	; 0x174
   6f250:	str	r3, [r4, #24]
   6f254:	mov	r3, r5
   6f258:	str	r5, [r4, #376]	; 0x178
   6f25c:	str	r9, [sp]
   6f260:	str	r5, [sp, #4]
   6f264:	bl	2fc5c <fputs@plt+0x1eb14>
   6f268:	mov	r3, r5
   6f26c:	mov	r2, #3
   6f270:	ldr	r1, [pc, #764]	; 6f574 <fputs@plt+0x5e42c>
   6f274:	mov	r0, r4
   6f278:	str	r9, [sp]
   6f27c:	str	r5, [sp, #4]
   6f280:	bl	2fc5c <fputs@plt+0x1eb14>
   6f284:	mov	r3, r5
   6f288:	mov	r2, #2
   6f28c:	ldr	r1, [pc, #736]	; 6f574 <fputs@plt+0x5e42c>
   6f290:	mov	r0, r4
   6f294:	str	r9, [sp]
   6f298:	str	r5, [sp, #4]
   6f29c:	bl	2fc5c <fputs@plt+0x1eb14>
   6f2a0:	ldr	r3, [pc, #720]	; 6f578 <fputs@plt+0x5e430>
   6f2a4:	mov	r2, r8
   6f2a8:	mov	r0, r4
   6f2ac:	ldr	r1, [pc, #712]	; 6f57c <fputs@plt+0x5e434>
   6f2b0:	stm	sp, {r3, r5}
   6f2b4:	mov	r3, r5
   6f2b8:	bl	2fc5c <fputs@plt+0x1eb14>
   6f2bc:	mov	r3, r8
   6f2c0:	mov	r2, r8
   6f2c4:	ldr	r1, [pc, #692]	; 6f580 <fputs@plt+0x5e438>
   6f2c8:	mov	r0, r4
   6f2cc:	str	r9, [sp]
   6f2d0:	str	r5, [sp, #4]
   6f2d4:	bl	2fc5c <fputs@plt+0x1eb14>
   6f2d8:	ldrb	r3, [r4, #69]	; 0x45
   6f2dc:	cmp	r3, r5
   6f2e0:	bne	6f35c <fputs@plt+0x5e214>
   6f2e4:	ldr	r2, [pc, #648]	; 6f574 <fputs@plt+0x5e42c>
   6f2e8:	mov	r1, r8
   6f2ec:	mov	r0, r4
   6f2f0:	bl	1dfa0 <fputs@plt+0xce58>
   6f2f4:	ldr	r3, [sp, #12]
   6f2f8:	mov	r1, fp
   6f2fc:	add	r2, sp, #12
   6f300:	str	r0, [r4, #8]
   6f304:	ldr	r0, [sp, #8]
   6f308:	str	r3, [r4, #48]	; 0x30
   6f30c:	add	r3, sp, #24
   6f310:	str	r3, [sp, #4]
   6f314:	add	r3, sp, #20
   6f318:	str	r3, [sp]
   6f31c:	mov	r3, r4
   6f320:	bl	39af0 <fputs@plt+0x289a8>
   6f324:	subs	r1, r0, #0
   6f328:	beq	6f390 <fputs@plt+0x5e248>
   6f32c:	cmp	r1, #7
   6f330:	bne	6f33c <fputs@plt+0x5e1f4>
   6f334:	mov	r0, r4
   6f338:	bl	185e4 <fputs@plt+0x749c>
   6f33c:	ldr	r3, [sp, #24]
   6f340:	mov	r0, r4
   6f344:	ldr	r2, [pc, #568]	; 6f584 <fputs@plt+0x5e43c>
   6f348:	cmp	r3, #0
   6f34c:	moveq	r2, #0
   6f350:	bl	2f9a0 <fputs@plt+0x1e858>
   6f354:	ldr	r0, [sp, #24]
   6f358:	bl	183dc <fputs@plt+0x7294>
   6f35c:	mov	r0, r4
   6f360:	bl	47b48 <fputs@plt+0x36a00>
   6f364:	cmp	r0, #7
   6f368:	mov	r5, r0
   6f36c:	bne	6f540 <fputs@plt+0x5e3f8>
   6f370:	mov	r0, r4
   6f374:	mov	r4, #0
   6f378:	bl	47640 <fputs@plt+0x364f8>
   6f37c:	str	r4, [sl]
   6f380:	ldr	r0, [sp, #20]
   6f384:	bl	183dc <fputs@plt+0x7294>
   6f388:	uxtb	r0, r5
   6f38c:	b	6f124 <fputs@plt+0x5dfdc>
   6f390:	ldr	r2, [sp, #12]
   6f394:	ldr	r3, [r4, #16]
   6f398:	orr	r2, r2, #256	; 0x100
   6f39c:	add	r3, r3, #4
   6f3a0:	stm	sp, {r1, r2}
   6f3a4:	mov	r2, r4
   6f3a8:	ldr	r0, [r4]
   6f3ac:	ldr	r1, [sp, #20]
   6f3b0:	bl	48e0c <fputs@plt+0x37cc4>
   6f3b4:	subs	r1, r0, #0
   6f3b8:	beq	6f3d4 <fputs@plt+0x5e28c>
   6f3bc:	movw	r3, #3082	; 0xc0a
   6f3c0:	mov	r0, r4
   6f3c4:	cmp	r1, r3
   6f3c8:	moveq	r1, #7
   6f3cc:	bl	1ca88 <fputs@plt+0xb940>
   6f3d0:	b	6f35c <fputs@plt+0x5e214>
   6f3d4:	ldr	r5, [r4, #16]
   6f3d8:	mov	r0, r4
   6f3dc:	ldr	r1, [r5, #4]
   6f3e0:	ldrd	r2, [r1]
   6f3e4:	str	r2, [r3, #4]
   6f3e8:	bl	217ec <fputs@plt+0x106a4>
   6f3ec:	str	r0, [r5, #12]
   6f3f0:	mov	r1, #0
   6f3f4:	mov	r0, r4
   6f3f8:	ldrb	r3, [r4, #69]	; 0x45
   6f3fc:	ldr	r5, [r4, #16]
   6f400:	cmp	r3, #0
   6f404:	ldreq	r3, [r5, #12]
   6f408:	ldrbeq	r3, [r3, #77]	; 0x4d
   6f40c:	strbeq	r3, [r4, #66]	; 0x42
   6f410:	bl	217ec <fputs@plt+0x106a4>
   6f414:	ldr	r2, [pc, #364]	; 6f588 <fputs@plt+0x5e440>
   6f418:	ldr	r3, [r4, #16]
   6f41c:	str	r0, [r5, #28]
   6f420:	str	r2, [r3]
   6f424:	mov	r2, #3
   6f428:	strb	r2, [r3, #8]
   6f42c:	ldr	r2, [pc, #344]	; 6f58c <fputs@plt+0x5e444>
   6f430:	ldr	r3, [r4, #16]
   6f434:	str	r2, [r3, #16]
   6f438:	mov	r2, #1
   6f43c:	strb	r2, [r3, #24]
   6f440:	ldrb	r1, [r4, #69]	; 0x45
   6f444:	ldr	r3, [pc, #324]	; 6f590 <fputs@plt+0x5e448>
   6f448:	cmp	r1, #0
   6f44c:	str	r3, [r4, #80]	; 0x50
   6f450:	bne	6f35c <fputs@plt+0x5e214>
   6f454:	mov	r0, r4
   6f458:	bl	1ca88 <fputs@plt+0xb940>
   6f45c:	mov	r2, #2
   6f460:	ldr	r1, [pc, #300]	; 6f594 <fputs@plt+0x5e44c>
   6f464:	mov	r0, r4
   6f468:	bl	47848 <fputs@plt+0x36700>
   6f46c:	cmp	r0, #7
   6f470:	bne	6f47c <fputs@plt+0x5e334>
   6f474:	mov	r0, r4
   6f478:	bl	185e4 <fputs@plt+0x749c>
   6f47c:	mov	r0, r4
   6f480:	bl	47b48 <fputs@plt+0x36a00>
   6f484:	subs	r1, r0, #0
   6f488:	bne	6f550 <fputs@plt+0x5e408>
   6f48c:	ldr	r8, [pc, #260]	; 6f598 <fputs@plt+0x5e450>
   6f490:	ldr	r3, [r8, #340]	; 0x154
   6f494:	cmp	r3, #0
   6f498:	beq	6f50c <fputs@plt+0x5e3c4>
   6f49c:	mov	r5, r1
   6f4a0:	mov	fp, r1
   6f4a4:	ldr	r3, [r8, #340]	; 0x154
   6f4a8:	cmp	r3, r5
   6f4ac:	ldrhi	r3, [r8, #344]	; 0x158
   6f4b0:	movls	r9, #0
   6f4b4:	movhi	r9, r7
   6f4b8:	movls	r3, r9
   6f4bc:	ldrhi	r3, [r3, r5, lsl #2]
   6f4c0:	str	fp, [sp, #28]
   6f4c4:	cmp	r3, #0
   6f4c8:	beq	6f4f8 <fputs@plt+0x5e3b0>
   6f4cc:	add	r1, sp, #28
   6f4d0:	ldr	r2, [pc, #196]	; 6f59c <fputs@plt+0x5e454>
   6f4d4:	mov	r0, r4
   6f4d8:	blx	r3
   6f4dc:	subs	r1, r0, #0
   6f4e0:	beq	6f4f8 <fputs@plt+0x5e3b0>
   6f4e4:	ldr	r2, [pc, #180]	; 6f5a0 <fputs@plt+0x5e458>
   6f4e8:	mov	r0, r4
   6f4ec:	mov	r9, #0
   6f4f0:	ldr	r3, [sp, #28]
   6f4f4:	bl	2f9a0 <fputs@plt+0x1e858>
   6f4f8:	ldr	r0, [sp, #28]
   6f4fc:	add	r5, r5, #1
   6f500:	bl	183dc <fputs@plt+0x7294>
   6f504:	cmp	r9, #0
   6f508:	bne	6f4a4 <fputs@plt+0x5e35c>
   6f50c:	mov	r0, r4
   6f510:	bl	47b48 <fputs@plt+0x36a00>
   6f514:	cmp	r0, #0
   6f518:	bne	6f35c <fputs@plt+0x5e214>
   6f51c:	mov	r1, #0
   6f520:	mov	r0, r4
   6f524:	ldrd	r2, [r6, #28]
   6f528:	bl	1f37c <fputs@plt+0xe234>
   6f52c:	ldr	r3, [pc, #112]	; 6f5a4 <fputs@plt+0x5e45c>
   6f530:	str	r3, [r4, #220]	; 0xdc
   6f534:	mov	r3, #1000	; 0x3e8
   6f538:	str	r3, [r4, #224]	; 0xe0
   6f53c:	b	6f35c <fputs@plt+0x5e214>
   6f540:	cmp	r0, #0
   6f544:	ldrne	r3, [pc, #92]	; 6f5a8 <fputs@plt+0x5e460>
   6f548:	strne	r3, [r4, #80]	; 0x50
   6f54c:	b	6f37c <fputs@plt+0x5e234>
   6f550:	mov	r0, r4
   6f554:	bl	1ca88 <fputs@plt+0xb940>
   6f558:	b	6f51c <fputs@plt+0x5e3d4>
   6f55c:	strdeq	r1, [r2], -r7
   6f560:	andeq	fp, r8, r0, lsr r1
   6f564:			; <UNDEFINED> instruction: 0xfff600e7
   6f568:			; <UNDEFINED> instruction: 0x000739bc
   6f56c:			; <UNDEFINED> instruction: 0xf03b7906
   6f570:	strdeq	r1, [r2], -r0
   6f574:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   6f578:	strdeq	r3, [r2], -r0
   6f57c:	andeq	r7, r7, r0, asr #19
   6f580:	andeq	r9, r7, sp, asr #17
   6f584:	andeq	r6, r7, ip, asr #10
   6f588:	ldrdeq	r9, [r7], -r3
   6f58c:	andeq	r6, r7, r0, lsr r3
   6f590:	mlage	r9, r7, r6, sl
   6f594:	ldrdeq	r9, [r7], -r8
   6f598:	ldrdeq	pc, [r8], -r0
   6f59c:	andeq	r5, r7, r8, lsr pc
   6f5a0:	ldrdeq	r9, [r7], -lr
   6f5a4:	andeq	r7, r4, r8, lsr sl
   6f5a8:	blmi	1e33ff0 <stderr@@GLIBC_2.4+0x1da8288>
   6f5ac:	mov	r3, #0
   6f5b0:	mov	r2, #6
   6f5b4:	b	6f0d0 <fputs@plt+0x5df88>
   6f5b8:	b	6f0d0 <fputs@plt+0x5df88>
   6f5bc:	mov	r3, #0
   6f5c0:	push	{r4, r5, r6, r7, r8, lr}
   6f5c4:	mov	r6, r0
   6f5c8:	mov	r5, r1
   6f5cc:	str	r3, [r1]
   6f5d0:	bl	24fc4 <fputs@plt+0x13e7c>
   6f5d4:	subs	r4, r0, #0
   6f5d8:	bne	6f66c <fputs@plt+0x5e524>
   6f5dc:	ldr	r3, [pc, #144]	; 6f674 <fputs@plt+0x5e52c>
   6f5e0:	cmp	r6, #0
   6f5e4:	moveq	r6, r3
   6f5e8:	bl	1df20 <fputs@plt+0xcdd8>
   6f5ec:	mov	r7, r0
   6f5f0:	mov	r3, r4
   6f5f4:	mov	r2, #2
   6f5f8:	mov	r1, r6
   6f5fc:	bl	267a0 <fputs@plt+0x15658>
   6f600:	mov	r1, #1
   6f604:	mov	r0, r7
   6f608:	bl	2a280 <fputs@plt+0x19138>
   6f60c:	cmp	r0, #0
   6f610:	moveq	r4, #7
   6f614:	beq	6f660 <fputs@plt+0x5e518>
   6f618:	mov	r3, r4
   6f61c:	mov	r2, #6
   6f620:	mov	r1, r5
   6f624:	bl	6f0d0 <fputs@plt+0x5df88>
   6f628:	subs	r4, r0, #0
   6f62c:	bne	6f660 <fputs@plt+0x5e518>
   6f630:	ldr	r2, [r5]
   6f634:	ldr	r3, [r2, #16]
   6f638:	ldr	r3, [r3, #12]
   6f63c:	ldrh	r3, [r3, #78]	; 0x4e
   6f640:	tst	r3, #1
   6f644:	bne	6f660 <fputs@plt+0x5e518>
   6f648:	mov	r3, #2
   6f64c:	strb	r3, [r2, #66]	; 0x42
   6f650:	ldr	r2, [r5]
   6f654:	ldr	r2, [r2, #16]
   6f658:	ldr	r2, [r2, #12]
   6f65c:	strb	r3, [r2, #77]	; 0x4d
   6f660:	mov	r0, r7
   6f664:	uxtb	r4, r4
   6f668:	bl	1ce14 <fputs@plt+0xbccc>
   6f66c:	mov	r0, r4
   6f670:	pop	{r4, r5, r6, r7, r8, pc}
   6f674:	muleq	r7, r0, r2
   6f678:	push	{r0, r1, r2, r4, r5, lr}
   6f67c:	mov	r5, r2
   6f680:	mov	r4, r3
   6f684:	bl	482c4 <fputs@plt+0x3717c>
   6f688:	cmp	r0, #0
   6f68c:	bne	6f6a0 <fputs@plt+0x5e558>
   6f690:	mov	r0, r5
   6f694:	mov	r1, r4
   6f698:	add	sp, sp, #12
   6f69c:	pop	{r4, r5, pc}
   6f6a0:	mov	r1, sp
   6f6a4:	bl	1b2d8 <fputs@plt+0xa190>
   6f6a8:	cmp	r0, #0
   6f6ac:	bne	6f690 <fputs@plt+0x5e548>
   6f6b0:	ldrd	r0, [sp]
   6f6b4:	b	6f698 <fputs@plt+0x5e550>
   6f6b8:	push	{r4, lr}
   6f6bc:	bl	16814 <fputs@plt+0x56cc>
   6f6c0:	cmp	r0, #0
   6f6c4:	popeq	{r4, pc}
   6f6c8:	ldr	r3, [r0, #4]
   6f6cc:	ldr	r3, [r3]
   6f6d0:	ldrb	r2, [r3, #16]
   6f6d4:	cmp	r2, #0
   6f6d8:	ldreq	r0, [r3, #176]	; 0xb0
   6f6dc:	ldrne	r0, [pc]	; 6f6e4 <fputs@plt+0x5e59c>
   6f6e0:	pop	{r4, pc}
   6f6e4:	ldrdeq	pc, [r6], -ip
   6f6e8:	push	{r4, lr}
   6f6ec:	bl	16814 <fputs@plt+0x56cc>
   6f6f0:	cmp	r0, #0
   6f6f4:	ldrne	r3, [r0, #4]
   6f6f8:	ldrhne	r0, [r3, #22]
   6f6fc:	andne	r0, r0, #1
   6f700:	mvneq	r0, #0
   6f704:	pop	{r4, pc}
   6f708:	eor	r1, r1, #-2147483648	; 0x80000000
   6f70c:	b	6f714 <fputs@plt+0x5e5cc>
   6f710:	eor	r3, r3, #-2147483648	; 0x80000000
   6f714:	push	{r4, r5, lr}
   6f718:	lsl	r4, r1, #1
   6f71c:	lsl	r5, r3, #1
   6f720:	teq	r4, r5
   6f724:	teqeq	r0, r2
   6f728:	orrsne	ip, r4, r0
   6f72c:	orrsne	ip, r5, r2
   6f730:	mvnsne	ip, r4, asr #21
   6f734:	mvnsne	ip, r5, asr #21
   6f738:	beq	6f924 <fputs@plt+0x5e7dc>
   6f73c:	lsr	r4, r4, #21
   6f740:	rsbs	r5, r4, r5, lsr #21
   6f744:	rsblt	r5, r5, #0
   6f748:	ble	6f768 <fputs@plt+0x5e620>
   6f74c:	add	r4, r4, r5
   6f750:	eor	r2, r0, r2
   6f754:	eor	r3, r1, r3
   6f758:	eor	r0, r2, r0
   6f75c:	eor	r1, r3, r1
   6f760:	eor	r2, r0, r2
   6f764:	eor	r3, r1, r3
   6f768:	cmp	r5, #54	; 0x36
   6f76c:	pophi	{r4, r5, pc}
   6f770:	tst	r1, #-2147483648	; 0x80000000
   6f774:	lsl	r1, r1, #12
   6f778:	mov	ip, #1048576	; 0x100000
   6f77c:	orr	r1, ip, r1, lsr #12
   6f780:	beq	6f78c <fputs@plt+0x5e644>
   6f784:	rsbs	r0, r0, #0
   6f788:	rsc	r1, r1, #0
   6f78c:	tst	r3, #-2147483648	; 0x80000000
   6f790:	lsl	r3, r3, #12
   6f794:	orr	r3, ip, r3, lsr #12
   6f798:	beq	6f7a4 <fputs@plt+0x5e65c>
   6f79c:	rsbs	r2, r2, #0
   6f7a0:	rsc	r3, r3, #0
   6f7a4:	teq	r4, r5
   6f7a8:	beq	6f90c <fputs@plt+0x5e7c4>
   6f7ac:	sub	r4, r4, #1
   6f7b0:	rsbs	lr, r5, #32
   6f7b4:	blt	6f7d0 <fputs@plt+0x5e688>
   6f7b8:	lsl	ip, r2, lr
   6f7bc:	adds	r0, r0, r2, lsr r5
   6f7c0:	adc	r1, r1, #0
   6f7c4:	adds	r0, r0, r3, lsl lr
   6f7c8:	adcs	r1, r1, r3, asr r5
   6f7cc:	b	6f7ec <fputs@plt+0x5e6a4>
   6f7d0:	sub	r5, r5, #32
   6f7d4:	add	lr, lr, #32
   6f7d8:	cmp	r2, #1
   6f7dc:	lsl	ip, r3, lr
   6f7e0:	orrcs	ip, ip, #2
   6f7e4:	adds	r0, r0, r3, asr r5
   6f7e8:	adcs	r1, r1, r3, asr #31
   6f7ec:	and	r5, r1, #-2147483648	; 0x80000000
   6f7f0:	bpl	6f800 <fputs@plt+0x5e6b8>
   6f7f4:	rsbs	ip, ip, #0
   6f7f8:	rscs	r0, r0, #0
   6f7fc:	rsc	r1, r1, #0
   6f800:	cmp	r1, #1048576	; 0x100000
   6f804:	bcc	6f844 <fputs@plt+0x5e6fc>
   6f808:	cmp	r1, #2097152	; 0x200000
   6f80c:	bcc	6f82c <fputs@plt+0x5e6e4>
   6f810:	lsrs	r1, r1, #1
   6f814:	rrxs	r0, r0
   6f818:	rrx	ip, ip
   6f81c:	add	r4, r4, #1
   6f820:	lsl	r2, r4, #21
   6f824:	cmn	r2, #4194304	; 0x400000
   6f828:	bcs	6f984 <fputs@plt+0x5e83c>
   6f82c:	cmp	ip, #-2147483648	; 0x80000000
   6f830:	lsrseq	ip, r0, #1
   6f834:	adcs	r0, r0, #0
   6f838:	adc	r1, r1, r4, lsl #20
   6f83c:	orr	r1, r1, r5
   6f840:	pop	{r4, r5, pc}
   6f844:	lsls	ip, ip, #1
   6f848:	adcs	r0, r0, r0
   6f84c:	adc	r1, r1, r1
   6f850:	tst	r1, #1048576	; 0x100000
   6f854:	sub	r4, r4, #1
   6f858:	bne	6f82c <fputs@plt+0x5e6e4>
   6f85c:	teq	r1, #0
   6f860:	moveq	r1, r0
   6f864:	moveq	r0, #0
   6f868:	clz	r3, r1
   6f86c:	addeq	r3, r3, #32
   6f870:	sub	r3, r3, #11
   6f874:	subs	r2, r3, #32
   6f878:	bge	6f89c <fputs@plt+0x5e754>
   6f87c:	adds	r2, r2, #12
   6f880:	ble	6f898 <fputs@plt+0x5e750>
   6f884:	add	ip, r2, #20
   6f888:	rsb	r2, r2, #12
   6f88c:	lsl	r0, r1, ip
   6f890:	lsr	r1, r1, r2
   6f894:	b	6f8ac <fputs@plt+0x5e764>
   6f898:	add	r2, r2, #20
   6f89c:	rsble	ip, r2, #32
   6f8a0:	lsl	r1, r1, r2
   6f8a4:	orrle	r1, r1, r0, lsr ip
   6f8a8:	lslle	r0, r0, r2
   6f8ac:	subs	r4, r4, r3
   6f8b0:	addge	r1, r1, r4, lsl #20
   6f8b4:	orrge	r1, r1, r5
   6f8b8:	popge	{r4, r5, pc}
   6f8bc:	mvn	r4, r4
   6f8c0:	subs	r4, r4, #31
   6f8c4:	bge	6f900 <fputs@plt+0x5e7b8>
   6f8c8:	adds	r4, r4, #12
   6f8cc:	bgt	6f8e8 <fputs@plt+0x5e7a0>
   6f8d0:	add	r4, r4, #20
   6f8d4:	rsb	r2, r4, #32
   6f8d8:	lsr	r0, r0, r4
   6f8dc:	orr	r0, r0, r1, lsl r2
   6f8e0:	orr	r1, r5, r1, lsr r4
   6f8e4:	pop	{r4, r5, pc}
   6f8e8:	rsb	r4, r4, #12
   6f8ec:	rsb	r2, r4, #32
   6f8f0:	lsr	r0, r0, r2
   6f8f4:	orr	r0, r0, r1, lsl r4
   6f8f8:	mov	r1, r5
   6f8fc:	pop	{r4, r5, pc}
   6f900:	lsr	r0, r1, r4
   6f904:	mov	r1, r5
   6f908:	pop	{r4, r5, pc}
   6f90c:	teq	r4, #0
   6f910:	eor	r3, r3, #1048576	; 0x100000
   6f914:	eoreq	r1, r1, #1048576	; 0x100000
   6f918:	addeq	r4, r4, #1
   6f91c:	subne	r5, r5, #1
   6f920:	b	6f7ac <fputs@plt+0x5e664>
   6f924:	mvns	ip, r4, asr #21
   6f928:	mvnsne	ip, r5, asr #21
   6f92c:	beq	6f994 <fputs@plt+0x5e84c>
   6f930:	teq	r4, r5
   6f934:	teqeq	r0, r2
   6f938:	beq	6f94c <fputs@plt+0x5e804>
   6f93c:	orrs	ip, r4, r0
   6f940:	moveq	r1, r3
   6f944:	moveq	r0, r2
   6f948:	pop	{r4, r5, pc}
   6f94c:	teq	r1, r3
   6f950:	movne	r1, #0
   6f954:	movne	r0, #0
   6f958:	popne	{r4, r5, pc}
   6f95c:	lsrs	ip, r4, #21
   6f960:	bne	6f974 <fputs@plt+0x5e82c>
   6f964:	lsls	r0, r0, #1
   6f968:	adcs	r1, r1, r1
   6f96c:	orrcs	r1, r1, #-2147483648	; 0x80000000
   6f970:	pop	{r4, r5, pc}
   6f974:	adds	r4, r4, #4194304	; 0x400000
   6f978:	addcc	r1, r1, #1048576	; 0x100000
   6f97c:	popcc	{r4, r5, pc}
   6f980:	and	r5, r1, #-2147483648	; 0x80000000
   6f984:	orr	r1, r5, #2130706432	; 0x7f000000
   6f988:	orr	r1, r1, #15728640	; 0xf00000
   6f98c:	mov	r0, #0
   6f990:	pop	{r4, r5, pc}
   6f994:	mvns	ip, r4, asr #21
   6f998:	movne	r1, r3
   6f99c:	movne	r0, r2
   6f9a0:	mvnseq	ip, r5, asr #21
   6f9a4:	movne	r3, r1
   6f9a8:	movne	r2, r0
   6f9ac:	orrs	r4, r0, r1, lsl #12
   6f9b0:	orrseq	r5, r2, r3, lsl #12
   6f9b4:	teqeq	r1, r3
   6f9b8:	orrne	r1, r1, #524288	; 0x80000
   6f9bc:	pop	{r4, r5, pc}
   6f9c0:	teq	r0, #0
   6f9c4:	moveq	r1, #0
   6f9c8:	bxeq	lr
   6f9cc:	push	{r4, r5, lr}
   6f9d0:	mov	r4, #1024	; 0x400
   6f9d4:	add	r4, r4, #50	; 0x32
   6f9d8:	mov	r5, #0
   6f9dc:	mov	r1, #0
   6f9e0:	b	6f85c <fputs@plt+0x5e714>
   6f9e4:	teq	r0, #0
   6f9e8:	moveq	r1, #0
   6f9ec:	bxeq	lr
   6f9f0:	push	{r4, r5, lr}
   6f9f4:	mov	r4, #1024	; 0x400
   6f9f8:	add	r4, r4, #50	; 0x32
   6f9fc:	ands	r5, r0, #-2147483648	; 0x80000000
   6fa00:	rsbmi	r0, r0, #0
   6fa04:	mov	r1, #0
   6fa08:	b	6f85c <fputs@plt+0x5e714>
   6fa0c:	lsls	r2, r0, #1
   6fa10:	asr	r1, r2, #3
   6fa14:	rrx	r1, r1
   6fa18:	lsl	r0, r2, #28
   6fa1c:	andsne	r3, r2, #-16777216	; 0xff000000
   6fa20:	teqne	r3, #-16777216	; 0xff000000
   6fa24:	eorne	r1, r1, #939524096	; 0x38000000
   6fa28:	bxne	lr
   6fa2c:	bics	r2, r2, #-16777216	; 0xff000000
   6fa30:	bxeq	lr
   6fa34:	teq	r3, #-16777216	; 0xff000000
   6fa38:	orreq	r1, r1, #524288	; 0x80000
   6fa3c:	bxeq	lr
   6fa40:	push	{r4, r5, lr}
   6fa44:	mov	r4, #896	; 0x380
   6fa48:	and	r5, r1, #-2147483648	; 0x80000000
   6fa4c:	bic	r1, r1, #-2147483648	; 0x80000000
   6fa50:	b	6f85c <fputs@plt+0x5e714>
   6fa54:	orrs	r2, r0, r1
   6fa58:	bxeq	lr
   6fa5c:	push	{r4, r5, lr}
   6fa60:	mov	r5, #0
   6fa64:	b	6fa84 <fputs@plt+0x5e93c>
   6fa68:	orrs	r2, r0, r1
   6fa6c:	bxeq	lr
   6fa70:	push	{r4, r5, lr}
   6fa74:	ands	r5, r1, #-2147483648	; 0x80000000
   6fa78:	bpl	6fa84 <fputs@plt+0x5e93c>
   6fa7c:	rsbs	r0, r0, #0
   6fa80:	rsc	r1, r1, #0
   6fa84:	mov	r4, #1024	; 0x400
   6fa88:	add	r4, r4, #50	; 0x32
   6fa8c:	lsrs	ip, r1, #22
   6fa90:	beq	6f800 <fputs@plt+0x5e6b8>
   6fa94:	mov	r2, #3
   6fa98:	lsrs	ip, ip, #3
   6fa9c:	addne	r2, r2, #3
   6faa0:	lsrs	ip, ip, #3
   6faa4:	addne	r2, r2, #3
   6faa8:	add	r2, r2, ip, lsr #3
   6faac:	rsb	r3, r2, #32
   6fab0:	lsl	ip, r0, r3
   6fab4:	lsr	r0, r0, r2
   6fab8:	orr	r0, r0, r1, lsl r3
   6fabc:	lsr	r1, r1, r2
   6fac0:	add	r4, r4, r2
   6fac4:	b	6f800 <fputs@plt+0x5e6b8>
   6fac8:	cmp	r3, #0
   6facc:	cmpeq	r2, #0
   6fad0:	bne	6faf4 <fputs@plt+0x5e9ac>
   6fad4:	cmp	r1, #0
   6fad8:	movlt	r1, #-2147483648	; 0x80000000
   6fadc:	movlt	r0, #0
   6fae0:	blt	6faf0 <fputs@plt+0x5e9a8>
   6fae4:	cmpeq	r0, #0
   6fae8:	mvnne	r1, #-2147483648	; 0x80000000
   6faec:	mvnne	r0, #0
   6faf0:	b	6fbd8 <fputs@plt+0x5ea90>
   6faf4:	sub	sp, sp, #8
   6faf8:	push	{sp, lr}
   6fafc:	cmp	r1, #0
   6fb00:	blt	6fb20 <fputs@plt+0x5e9d8>
   6fb04:	cmp	r3, #0
   6fb08:	blt	6fb54 <fputs@plt+0x5ea0c>
   6fb0c:	bl	6fc58 <fputs@plt+0x5eb10>
   6fb10:	ldr	lr, [sp, #4]
   6fb14:	add	sp, sp, #8
   6fb18:	pop	{r2, r3}
   6fb1c:	bx	lr
   6fb20:	rsbs	r0, r0, #0
   6fb24:	sbc	r1, r1, r1, lsl #1
   6fb28:	cmp	r3, #0
   6fb2c:	blt	6fb78 <fputs@plt+0x5ea30>
   6fb30:	bl	6fc58 <fputs@plt+0x5eb10>
   6fb34:	ldr	lr, [sp, #4]
   6fb38:	add	sp, sp, #8
   6fb3c:	pop	{r2, r3}
   6fb40:	rsbs	r0, r0, #0
   6fb44:	sbc	r1, r1, r1, lsl #1
   6fb48:	rsbs	r2, r2, #0
   6fb4c:	sbc	r3, r3, r3, lsl #1
   6fb50:	bx	lr
   6fb54:	rsbs	r2, r2, #0
   6fb58:	sbc	r3, r3, r3, lsl #1
   6fb5c:	bl	6fc58 <fputs@plt+0x5eb10>
   6fb60:	ldr	lr, [sp, #4]
   6fb64:	add	sp, sp, #8
   6fb68:	pop	{r2, r3}
   6fb6c:	rsbs	r0, r0, #0
   6fb70:	sbc	r1, r1, r1, lsl #1
   6fb74:	bx	lr
   6fb78:	rsbs	r2, r2, #0
   6fb7c:	sbc	r3, r3, r3, lsl #1
   6fb80:	bl	6fc58 <fputs@plt+0x5eb10>
   6fb84:	ldr	lr, [sp, #4]
   6fb88:	add	sp, sp, #8
   6fb8c:	pop	{r2, r3}
   6fb90:	rsbs	r2, r2, #0
   6fb94:	sbc	r3, r3, r3, lsl #1
   6fb98:	bx	lr
   6fb9c:	cmp	r3, #0
   6fba0:	cmpeq	r2, #0
   6fba4:	bne	6fbbc <fputs@plt+0x5ea74>
   6fba8:	cmp	r1, #0
   6fbac:	cmpeq	r0, #0
   6fbb0:	mvnne	r1, #0
   6fbb4:	mvnne	r0, #0
   6fbb8:	b	6fbd8 <fputs@plt+0x5ea90>
   6fbbc:	sub	sp, sp, #8
   6fbc0:	push	{sp, lr}
   6fbc4:	bl	6fc58 <fputs@plt+0x5eb10>
   6fbc8:	ldr	lr, [sp, #4]
   6fbcc:	add	sp, sp, #8
   6fbd0:	pop	{r2, r3}
   6fbd4:	bx	lr
   6fbd8:	push	{r1, lr}
   6fbdc:	mov	r0, #8
   6fbe0:	bl	10fe0 <raise@plt>
   6fbe4:	pop	{r1, pc}
   6fbe8:	vmov	d7, r0, r1
   6fbec:	vcmpe.f64	d7, #0.0
   6fbf0:	vmrs	APSR_nzcv, fpscr
   6fbf4:	bmi	6fbfc <fputs@plt+0x5eab4>
   6fbf8:	b	6fc18 <fputs@plt+0x5ead0>
   6fbfc:	push	{r4, lr}
   6fc00:	eor	r1, r1, #-2147483648	; 0x80000000
   6fc04:	bl	6fc18 <fputs@plt+0x5ead0>
   6fc08:	rsbs	r0, r0, #0
   6fc0c:	rsc	r1, r1, #0
   6fc10:	pop	{r4, pc}
   6fc14:	andeq	r0, r0, r0
   6fc18:	vmov	d6, r0, r1
   6fc1c:	vldr	d7, [pc, #36]	; 6fc48 <fputs@plt+0x5eb00>
   6fc20:	vldr	d5, [pc, #40]	; 6fc50 <fputs@plt+0x5eb08>
   6fc24:	vmul.f64	d7, d6, d7
   6fc28:	vcvt.u32.f64	s14, d7
   6fc2c:	vcvt.f64.u32	d4, s14
   6fc30:	vmov	r1, s14
   6fc34:	vmls.f64	d6, d4, d5
   6fc38:	vcvt.u32.f64	s15, d6
   6fc3c:	vmov	r0, s15
   6fc40:	bx	lr
   6fc44:	nop			; (mov r0, r0)
   6fc48:	andeq	r0, r0, r0
   6fc4c:	ldclcc	0, cr0, [r0]
   6fc50:	andeq	r0, r0, r0
   6fc54:	mvnsmi	r0, r0
   6fc58:	cmp	r1, r3
   6fc5c:	cmpeq	r0, r2
   6fc60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6fc64:	mov	r4, r0
   6fc68:	movcc	r0, #0
   6fc6c:	mov	r5, r1
   6fc70:	ldr	lr, [sp, #36]	; 0x24
   6fc74:	movcc	r1, r0
   6fc78:	bcc	6fd74 <fputs@plt+0x5ec2c>
   6fc7c:	cmp	r3, #0
   6fc80:	clzeq	ip, r2
   6fc84:	clzne	ip, r3
   6fc88:	addeq	ip, ip, #32
   6fc8c:	cmp	r5, #0
   6fc90:	clzeq	r1, r4
   6fc94:	addeq	r1, r1, #32
   6fc98:	clzne	r1, r5
   6fc9c:	sub	ip, ip, r1
   6fca0:	sub	sl, ip, #32
   6fca4:	lsl	r9, r3, ip
   6fca8:	rsb	fp, ip, #32
   6fcac:	orr	r9, r9, r2, lsl sl
   6fcb0:	orr	r9, r9, r2, lsr fp
   6fcb4:	lsl	r8, r2, ip
   6fcb8:	cmp	r5, r9
   6fcbc:	cmpeq	r4, r8
   6fcc0:	movcc	r0, #0
   6fcc4:	movcc	r1, r0
   6fcc8:	bcc	6fce4 <fputs@plt+0x5eb9c>
   6fccc:	mov	r0, #1
   6fcd0:	subs	r4, r4, r8
   6fcd4:	lsl	r1, r0, sl
   6fcd8:	orr	r1, r1, r0, lsr fp
   6fcdc:	lsl	r0, r0, ip
   6fce0:	sbc	r5, r5, r9
   6fce4:	cmp	ip, #0
   6fce8:	beq	6fd74 <fputs@plt+0x5ec2c>
   6fcec:	lsr	r6, r8, #1
   6fcf0:	orr	r6, r6, r9, lsl #31
   6fcf4:	lsr	r7, r9, #1
   6fcf8:	mov	r2, ip
   6fcfc:	b	6fd20 <fputs@plt+0x5ebd8>
   6fd00:	subs	r3, r4, r6
   6fd04:	sbc	r8, r5, r7
   6fd08:	adds	r3, r3, r3
   6fd0c:	adc	r8, r8, r8
   6fd10:	adds	r4, r3, #1
   6fd14:	adc	r5, r8, #0
   6fd18:	subs	r2, r2, #1
   6fd1c:	beq	6fd3c <fputs@plt+0x5ebf4>
   6fd20:	cmp	r5, r7
   6fd24:	cmpeq	r4, r6
   6fd28:	bcs	6fd00 <fputs@plt+0x5ebb8>
   6fd2c:	adds	r4, r4, r4
   6fd30:	adc	r5, r5, r5
   6fd34:	subs	r2, r2, #1
   6fd38:	bne	6fd20 <fputs@plt+0x5ebd8>
   6fd3c:	lsr	r3, r4, ip
   6fd40:	orr	r3, r3, r5, lsl fp
   6fd44:	lsr	r2, r5, ip
   6fd48:	orr	r3, r3, r5, lsr sl
   6fd4c:	adds	r0, r0, r4
   6fd50:	mov	r4, r3
   6fd54:	lsl	r3, r2, ip
   6fd58:	orr	r3, r3, r4, lsl sl
   6fd5c:	lsl	ip, r4, ip
   6fd60:	orr	r3, r3, r4, lsr fp
   6fd64:	adc	r1, r1, r5
   6fd68:	subs	r0, r0, ip
   6fd6c:	mov	r5, r2
   6fd70:	sbc	r1, r1, r3
   6fd74:	cmp	lr, #0
   6fd78:	strdne	r4, [lr]
   6fd7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fd80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6fd84:	mov	r7, r0
   6fd88:	ldr	r6, [pc, #72]	; 6fdd8 <fputs@plt+0x5ec90>
   6fd8c:	ldr	r5, [pc, #72]	; 6fddc <fputs@plt+0x5ec94>
   6fd90:	add	r6, pc, r6
   6fd94:	add	r5, pc, r5
   6fd98:	sub	r6, r6, r5
   6fd9c:	mov	r8, r1
   6fda0:	mov	r9, r2
   6fda4:	bl	10e1c <rb_sleep@plt-0x20>
   6fda8:	asrs	r6, r6, #2
   6fdac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   6fdb0:	mov	r4, #0
   6fdb4:	add	r4, r4, #1
   6fdb8:	ldr	r3, [r5], #4
   6fdbc:	mov	r2, r9
   6fdc0:	mov	r1, r8
   6fdc4:	mov	r0, r7
   6fdc8:	blx	r3
   6fdcc:	cmp	r6, r4
   6fdd0:	bne	6fdb4 <fputs@plt+0x5ec6c>
   6fdd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6fdd8:	andeq	fp, r1, r4, ror #2
   6fddc:	andeq	fp, r1, ip, asr r1
   6fde0:	bx	lr
   6fde4:	mov	r2, r1
   6fde8:	mov	r1, r0
   6fdec:	mov	r0, #3
   6fdf0:	b	11028 <__xstat64@plt>
   6fdf4:	mov	r2, r1
   6fdf8:	mov	r1, r0
   6fdfc:	mov	r0, #3
   6fe00:	b	10f38 <__fxstat64@plt>
   6fe04:	mov	r2, r1
   6fe08:	mov	r1, r0
   6fe0c:	mov	r0, #3
   6fe10:	b	110b8 <__lxstat64@plt>

Disassembly of section .fini:

0006fe14 <.fini>:
   6fe14:	push	{r3, lr}
   6fe18:	pop	{r3, pc}
