#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov 10 14:14:04 2023
# Process ID: 17824
# Current directory: C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.runs/synth_1
# Command line: vivado.exe -log lab5top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5top.tcl
# Log file: C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.runs/synth_1/lab5top.vds
# Journal file: C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab5top.tcl -notrace
Command: synth_design -top lab5top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5top' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/lab5top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/4-ClockDivider/ClkDiv.v:1]
	Parameter DivVal bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (1#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/4-ClockDivider/ClkDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'head' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/head.v:8]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:12]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (2#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:12]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:68]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (3#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:68]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v:30]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (5#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v:25]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:42]
INFO: [Synth 8-3876] $readmem data file 'modified_inst.mem' is read successfully [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:53]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:42]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/IF_ID_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (7#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/IF_ID_Register.v:5]
INFO: [Synth 8-6157] synthesizing module 'SL2_26to28bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/SL2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'SL2_26to28bit' (8#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/SL2.v:34]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:56]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-6090] variable 'registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:80]
WARNING: [Synth 8-567] referenced signal 'registers' should be on the sensitivity list [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:85]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:56]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (10#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v:12]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:29]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (11#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:29]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (12#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/ID_EX_Register.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (13#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/ID_EX_Register.v:26]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Adder.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Adder.v:26]
INFO: [Synth 8-6157] synthesizing module 'SL2_32bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/SL2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'SL2_32bit' (15#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/SL2.v:26]
INFO: [Synth 8-6157] synthesizing module 'Mux32And5Bit2To1' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:47]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Mux32And5Bit2To1' (16#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:47]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (17#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:32]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/EX_MEM_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (18#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/EX_MEM_Register.v:5]
INFO: [Synth 8-6157] synthesizing module 'andgate' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/and.v:26]
INFO: [Synth 8-6155] done synthesizing module 'andgate' (19#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/and.v:26]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:40]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:55]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (20#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:40]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/MEM_WB_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (21#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/MEM_WB_Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'head' (22#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/head.v:8]
INFO: [Synth 8-6157] synthesizing module 'Two4DigitDisplay' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:15]
	Parameter NUM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/SevenSegment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (23#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/SevenSegment.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:107]
INFO: [Synth 8-6155] done synthesizing module 'Two4DigitDisplay' (24#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v:15]
INFO: [Synth 8-6155] done synthesizing module 'lab5top' (25#1) [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/lab5top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.035 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1017.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1100.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1100.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1100.977 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1100.977 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1100.977 ; gain = 83.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'Jal_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'SAReg_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'MemWHB_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/new/Controller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1100.977 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 55    
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 75    
	 146 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  21 Input    4 Bit        Muxes := 1     
	  21 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 67    
	   4 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 3     
	  21 Input    1 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-6851] RAM (Datapath/DataMem/memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1100.977 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1102.082 ; gain = 85.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1123.602 ; gain = 106.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1163.387 ; gain = 146.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    70|
|3     |DSP48E1 |     3|
|4     |LUT1    |     5|
|5     |LUT2    |   135|
|6     |LUT3    |   128|
|7     |LUT4    |    71|
|8     |LUT5    |   221|
|9     |LUT6    |   625|
|10    |MUXF7   |   111|
|11    |MUXF8   |    32|
|12    |FDRE    |  1149|
|13    |LD      |    46|
|14    |IBUF    |     2|
|15    |OBUF    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1179.172 ; gain = 78.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1179.172 ; gain = 162.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1185.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1185.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  LD => LDCE: 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1185.316 ; gain = 168.281
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexr/Documents/Projects/ECE-369/Lab5/Lab5Verilog/Lab5Verilog.runs/synth_1/lab5top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5top_utilization_synth.rpt -pb lab5top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 14:15:53 2023...
