$comment
	File created using the following command:
		vcd file Mips.msim.vcd -direction
$end
$date
	Tue Oct 16 18:00:21 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fluxodadosalu_vhd_vec_tst $end
$var wire 1 ! entradaA [31] $end
$var wire 1 " entradaA [30] $end
$var wire 1 # entradaA [29] $end
$var wire 1 $ entradaA [28] $end
$var wire 1 % entradaA [27] $end
$var wire 1 & entradaA [26] $end
$var wire 1 ' entradaA [25] $end
$var wire 1 ( entradaA [24] $end
$var wire 1 ) entradaA [23] $end
$var wire 1 * entradaA [22] $end
$var wire 1 + entradaA [21] $end
$var wire 1 , entradaA [20] $end
$var wire 1 - entradaA [19] $end
$var wire 1 . entradaA [18] $end
$var wire 1 / entradaA [17] $end
$var wire 1 0 entradaA [16] $end
$var wire 1 1 entradaA [15] $end
$var wire 1 2 entradaA [14] $end
$var wire 1 3 entradaA [13] $end
$var wire 1 4 entradaA [12] $end
$var wire 1 5 entradaA [11] $end
$var wire 1 6 entradaA [10] $end
$var wire 1 7 entradaA [9] $end
$var wire 1 8 entradaA [8] $end
$var wire 1 9 entradaA [7] $end
$var wire 1 : entradaA [6] $end
$var wire 1 ; entradaA [5] $end
$var wire 1 < entradaA [4] $end
$var wire 1 = entradaA [3] $end
$var wire 1 > entradaA [2] $end
$var wire 1 ? entradaA [1] $end
$var wire 1 @ entradaA [0] $end
$var wire 1 A entradaB [31] $end
$var wire 1 B entradaB [30] $end
$var wire 1 C entradaB [29] $end
$var wire 1 D entradaB [28] $end
$var wire 1 E entradaB [27] $end
$var wire 1 F entradaB [26] $end
$var wire 1 G entradaB [25] $end
$var wire 1 H entradaB [24] $end
$var wire 1 I entradaB [23] $end
$var wire 1 J entradaB [22] $end
$var wire 1 K entradaB [21] $end
$var wire 1 L entradaB [20] $end
$var wire 1 M entradaB [19] $end
$var wire 1 N entradaB [18] $end
$var wire 1 O entradaB [17] $end
$var wire 1 P entradaB [16] $end
$var wire 1 Q entradaB [15] $end
$var wire 1 R entradaB [14] $end
$var wire 1 S entradaB [13] $end
$var wire 1 T entradaB [12] $end
$var wire 1 U entradaB [11] $end
$var wire 1 V entradaB [10] $end
$var wire 1 W entradaB [9] $end
$var wire 1 X entradaB [8] $end
$var wire 1 Y entradaB [7] $end
$var wire 1 Z entradaB [6] $end
$var wire 1 [ entradaB [5] $end
$var wire 1 \ entradaB [4] $end
$var wire 1 ] entradaB [3] $end
$var wire 1 ^ entradaB [2] $end
$var wire 1 _ entradaB [1] $end
$var wire 1 ` entradaB [0] $end
$var wire 1 a last_Cout $end
$var wire 1 b resposta [31] $end
$var wire 1 c resposta [30] $end
$var wire 1 d resposta [29] $end
$var wire 1 e resposta [28] $end
$var wire 1 f resposta [27] $end
$var wire 1 g resposta [26] $end
$var wire 1 h resposta [25] $end
$var wire 1 i resposta [24] $end
$var wire 1 j resposta [23] $end
$var wire 1 k resposta [22] $end
$var wire 1 l resposta [21] $end
$var wire 1 m resposta [20] $end
$var wire 1 n resposta [19] $end
$var wire 1 o resposta [18] $end
$var wire 1 p resposta [17] $end
$var wire 1 q resposta [16] $end
$var wire 1 r resposta [15] $end
$var wire 1 s resposta [14] $end
$var wire 1 t resposta [13] $end
$var wire 1 u resposta [12] $end
$var wire 1 v resposta [11] $end
$var wire 1 w resposta [10] $end
$var wire 1 x resposta [9] $end
$var wire 1 y resposta [8] $end
$var wire 1 z resposta [7] $end
$var wire 1 { resposta [6] $end
$var wire 1 | resposta [5] $end
$var wire 1 } resposta [4] $end
$var wire 1 ~ resposta [3] $end
$var wire 1 !! resposta [2] $end
$var wire 1 "! resposta [1] $end
$var wire 1 #! resposta [0] $end
$var wire 1 $! SEL_Inverte_SinalA $end
$var wire 1 %! SEL_Inverte_SinalB $end
$var wire 1 &! SEL_ULA [1] $end
$var wire 1 '! SEL_ULA [0] $end
$var wire 1 (! Z $end

$scope module i1 $end
$var wire 1 )! gnd $end
$var wire 1 *! vcc $end
$var wire 1 +! unknown $end
$var wire 1 ,! devoe $end
$var wire 1 -! devclrn $end
$var wire 1 .! devpor $end
$var wire 1 /! ww_devoe $end
$var wire 1 0! ww_devclrn $end
$var wire 1 1! ww_devpor $end
$var wire 1 2! ww_entradaA [31] $end
$var wire 1 3! ww_entradaA [30] $end
$var wire 1 4! ww_entradaA [29] $end
$var wire 1 5! ww_entradaA [28] $end
$var wire 1 6! ww_entradaA [27] $end
$var wire 1 7! ww_entradaA [26] $end
$var wire 1 8! ww_entradaA [25] $end
$var wire 1 9! ww_entradaA [24] $end
$var wire 1 :! ww_entradaA [23] $end
$var wire 1 ;! ww_entradaA [22] $end
$var wire 1 <! ww_entradaA [21] $end
$var wire 1 =! ww_entradaA [20] $end
$var wire 1 >! ww_entradaA [19] $end
$var wire 1 ?! ww_entradaA [18] $end
$var wire 1 @! ww_entradaA [17] $end
$var wire 1 A! ww_entradaA [16] $end
$var wire 1 B! ww_entradaA [15] $end
$var wire 1 C! ww_entradaA [14] $end
$var wire 1 D! ww_entradaA [13] $end
$var wire 1 E! ww_entradaA [12] $end
$var wire 1 F! ww_entradaA [11] $end
$var wire 1 G! ww_entradaA [10] $end
$var wire 1 H! ww_entradaA [9] $end
$var wire 1 I! ww_entradaA [8] $end
$var wire 1 J! ww_entradaA [7] $end
$var wire 1 K! ww_entradaA [6] $end
$var wire 1 L! ww_entradaA [5] $end
$var wire 1 M! ww_entradaA [4] $end
$var wire 1 N! ww_entradaA [3] $end
$var wire 1 O! ww_entradaA [2] $end
$var wire 1 P! ww_entradaA [1] $end
$var wire 1 Q! ww_entradaA [0] $end
$var wire 1 R! ww_entradaB [31] $end
$var wire 1 S! ww_entradaB [30] $end
$var wire 1 T! ww_entradaB [29] $end
$var wire 1 U! ww_entradaB [28] $end
$var wire 1 V! ww_entradaB [27] $end
$var wire 1 W! ww_entradaB [26] $end
$var wire 1 X! ww_entradaB [25] $end
$var wire 1 Y! ww_entradaB [24] $end
$var wire 1 Z! ww_entradaB [23] $end
$var wire 1 [! ww_entradaB [22] $end
$var wire 1 \! ww_entradaB [21] $end
$var wire 1 ]! ww_entradaB [20] $end
$var wire 1 ^! ww_entradaB [19] $end
$var wire 1 _! ww_entradaB [18] $end
$var wire 1 `! ww_entradaB [17] $end
$var wire 1 a! ww_entradaB [16] $end
$var wire 1 b! ww_entradaB [15] $end
$var wire 1 c! ww_entradaB [14] $end
$var wire 1 d! ww_entradaB [13] $end
$var wire 1 e! ww_entradaB [12] $end
$var wire 1 f! ww_entradaB [11] $end
$var wire 1 g! ww_entradaB [10] $end
$var wire 1 h! ww_entradaB [9] $end
$var wire 1 i! ww_entradaB [8] $end
$var wire 1 j! ww_entradaB [7] $end
$var wire 1 k! ww_entradaB [6] $end
$var wire 1 l! ww_entradaB [5] $end
$var wire 1 m! ww_entradaB [4] $end
$var wire 1 n! ww_entradaB [3] $end
$var wire 1 o! ww_entradaB [2] $end
$var wire 1 p! ww_entradaB [1] $end
$var wire 1 q! ww_entradaB [0] $end
$var wire 1 r! ww_SEL_Inverte_SinalA $end
$var wire 1 s! ww_SEL_Inverte_SinalB $end
$var wire 1 t! ww_SEL_ULA [1] $end
$var wire 1 u! ww_SEL_ULA [0] $end
$var wire 1 v! ww_last_Cout $end
$var wire 1 w! ww_resposta [31] $end
$var wire 1 x! ww_resposta [30] $end
$var wire 1 y! ww_resposta [29] $end
$var wire 1 z! ww_resposta [28] $end
$var wire 1 {! ww_resposta [27] $end
$var wire 1 |! ww_resposta [26] $end
$var wire 1 }! ww_resposta [25] $end
$var wire 1 ~! ww_resposta [24] $end
$var wire 1 !" ww_resposta [23] $end
$var wire 1 "" ww_resposta [22] $end
$var wire 1 #" ww_resposta [21] $end
$var wire 1 $" ww_resposta [20] $end
$var wire 1 %" ww_resposta [19] $end
$var wire 1 &" ww_resposta [18] $end
$var wire 1 '" ww_resposta [17] $end
$var wire 1 (" ww_resposta [16] $end
$var wire 1 )" ww_resposta [15] $end
$var wire 1 *" ww_resposta [14] $end
$var wire 1 +" ww_resposta [13] $end
$var wire 1 ," ww_resposta [12] $end
$var wire 1 -" ww_resposta [11] $end
$var wire 1 ." ww_resposta [10] $end
$var wire 1 /" ww_resposta [9] $end
$var wire 1 0" ww_resposta [8] $end
$var wire 1 1" ww_resposta [7] $end
$var wire 1 2" ww_resposta [6] $end
$var wire 1 3" ww_resposta [5] $end
$var wire 1 4" ww_resposta [4] $end
$var wire 1 5" ww_resposta [3] $end
$var wire 1 6" ww_resposta [2] $end
$var wire 1 7" ww_resposta [1] $end
$var wire 1 8" ww_resposta [0] $end
$var wire 1 9" ww_Z $end
$var wire 1 :" \last_Cout~output_o\ $end
$var wire 1 ;" \resposta[0]~output_o\ $end
$var wire 1 <" \resposta[1]~output_o\ $end
$var wire 1 =" \resposta[2]~output_o\ $end
$var wire 1 >" \resposta[3]~output_o\ $end
$var wire 1 ?" \resposta[4]~output_o\ $end
$var wire 1 @" \resposta[5]~output_o\ $end
$var wire 1 A" \resposta[6]~output_o\ $end
$var wire 1 B" \resposta[7]~output_o\ $end
$var wire 1 C" \resposta[8]~output_o\ $end
$var wire 1 D" \resposta[9]~output_o\ $end
$var wire 1 E" \resposta[10]~output_o\ $end
$var wire 1 F" \resposta[11]~output_o\ $end
$var wire 1 G" \resposta[12]~output_o\ $end
$var wire 1 H" \resposta[13]~output_o\ $end
$var wire 1 I" \resposta[14]~output_o\ $end
$var wire 1 J" \resposta[15]~output_o\ $end
$var wire 1 K" \resposta[16]~output_o\ $end
$var wire 1 L" \resposta[17]~output_o\ $end
$var wire 1 M" \resposta[18]~output_o\ $end
$var wire 1 N" \resposta[19]~output_o\ $end
$var wire 1 O" \resposta[20]~output_o\ $end
$var wire 1 P" \resposta[21]~output_o\ $end
$var wire 1 Q" \resposta[22]~output_o\ $end
$var wire 1 R" \resposta[23]~output_o\ $end
$var wire 1 S" \resposta[24]~output_o\ $end
$var wire 1 T" \resposta[25]~output_o\ $end
$var wire 1 U" \resposta[26]~output_o\ $end
$var wire 1 V" \resposta[27]~output_o\ $end
$var wire 1 W" \resposta[28]~output_o\ $end
$var wire 1 X" \resposta[29]~output_o\ $end
$var wire 1 Y" \resposta[30]~output_o\ $end
$var wire 1 Z" \resposta[31]~output_o\ $end
$var wire 1 [" \Z~output_o\ $end
$var wire 1 \" \entradaB[30]~input_o\ $end
$var wire 1 ]" \SEL_Inverte_SinalB~input_o\ $end
$var wire 1 ^" \MuxGenB|X[30]~1_combout\ $end
$var wire 1 _" \entradaA[30]~input_o\ $end
$var wire 1 `" \SEL_Inverte_SinalA~input_o\ $end
$var wire 1 a" \entradaA[28]~input_o\ $end
$var wire 1 b" \entradaB[28]~input_o\ $end
$var wire 1 c" \MuxGenB|X[28]~3_combout\ $end
$var wire 1 d" \entradaB[27]~input_o\ $end
$var wire 1 e" \MuxGenB|X[27]~4_combout\ $end
$var wire 1 f" \entradaA[27]~input_o\ $end
$var wire 1 g" \entradaA[25]~input_o\ $end
$var wire 1 h" \entradaB[25]~input_o\ $end
$var wire 1 i" \MuxGenB|X[25]~6_combout\ $end
$var wire 1 j" \entradaB[24]~input_o\ $end
$var wire 1 k" \MuxGenB|X[24]~7_combout\ $end
$var wire 1 l" \entradaB[23]~input_o\ $end
$var wire 1 m" \MuxGenB|X[23]~8_combout\ $end
$var wire 1 n" \entradaB[22]~input_o\ $end
$var wire 1 o" \MuxGenB|X[22]~9_combout\ $end
$var wire 1 p" \entradaB[21]~input_o\ $end
$var wire 1 q" \MuxGenB|X[21]~10_combout\ $end
$var wire 1 r" \entradaA[21]~input_o\ $end
$var wire 1 s" \entradaB[20]~input_o\ $end
$var wire 1 t" \MuxGenB|X[20]~11_combout\ $end
$var wire 1 u" \entradaA[20]~input_o\ $end
$var wire 1 v" \entradaA[19]~input_o\ $end
$var wire 1 w" \entradaB[18]~input_o\ $end
$var wire 1 x" \MuxGenB|X[18]~13_combout\ $end
$var wire 1 y" \entradaA[18]~input_o\ $end
$var wire 1 z" \entradaB[17]~input_o\ $end
$var wire 1 {" \MuxGenB|X[17]~14_combout\ $end
$var wire 1 |" \entradaA[16]~input_o\ $end
$var wire 1 }" \entradaB[14]~input_o\ $end
$var wire 1 ~" \MuxGenB|X[14]~17_combout\ $end
$var wire 1 !# \entradaB[13]~input_o\ $end
$var wire 1 "# \MuxGenB|X[13]~18_combout\ $end
$var wire 1 ## \entradaA[13]~input_o\ $end
$var wire 1 $# \entradaA[12]~input_o\ $end
$var wire 1 %# \entradaB[11]~input_o\ $end
$var wire 1 &# \MuxGenB|X[11]~20_combout\ $end
$var wire 1 '# \entradaB[10]~input_o\ $end
$var wire 1 (# \MuxGenB|X[10]~21_combout\ $end
$var wire 1 )# \entradaB[9]~input_o\ $end
$var wire 1 *# \MuxGenB|X[9]~22_combout\ $end
$var wire 1 +# \entradaB[8]~input_o\ $end
$var wire 1 ,# \MuxGenB|X[8]~23_combout\ $end
$var wire 1 -# \entradaA[6]~input_o\ $end
$var wire 1 .# \entradaB[6]~input_o\ $end
$var wire 1 /# \MuxGenB|X[6]~25_combout\ $end
$var wire 1 0# \entradaA[4]~input_o\ $end
$var wire 1 1# \entradaB[4]~input_o\ $end
$var wire 1 2# \MuxGenB|X[4]~27_combout\ $end
$var wire 1 3# \entradaA[3]~input_o\ $end
$var wire 1 4# \entradaB[3]~input_o\ $end
$var wire 1 5# \MuxGenB|X[3]~28_combout\ $end
$var wire 1 6# \entradaB[2]~input_o\ $end
$var wire 1 7# \MuxGenB|X[2]~29_combout\ $end
$var wire 1 8# \entradaB[0]~input_o\ $end
$var wire 1 9# \entradaA[0]~input_o\ $end
$var wire 1 :# \Fulladder32|fulladder0|Cout~0_combout\ $end
$var wire 1 ;# \entradaA[1]~input_o\ $end
$var wire 1 <# \entradaB[1]~input_o\ $end
$var wire 1 =# \MuxGenB|X[1]~30_combout\ $end
$var wire 1 ># \Fulladder32|fulladder1|Cout~0_combout\ $end
$var wire 1 ?# \entradaA[2]~input_o\ $end
$var wire 1 @# \Fulladder32|fulladder2|Cout~0_combout\ $end
$var wire 1 A# \Fulladder32|fulladder3|Cout~0_combout\ $end
$var wire 1 B# \Fulladder32|fulladder4|Cout~0_combout\ $end
$var wire 1 C# \entradaA[5]~input_o\ $end
$var wire 1 D# \entradaB[5]~input_o\ $end
$var wire 1 E# \MuxGenB|X[5]~26_combout\ $end
$var wire 1 F# \Fulladder32|fulladder5|Cout~0_combout\ $end
$var wire 1 G# \Fulladder32|fulladder6|Cout~0_combout\ $end
$var wire 1 H# \entradaA[7]~input_o\ $end
$var wire 1 I# \entradaB[7]~input_o\ $end
$var wire 1 J# \MuxGenB|X[7]~24_combout\ $end
$var wire 1 K# \Fulladder32|fulladder7|Cout~0_combout\ $end
$var wire 1 L# \entradaA[8]~input_o\ $end
$var wire 1 M# \Fulladder32|fulladder8|Cout~0_combout\ $end
$var wire 1 N# \entradaA[9]~input_o\ $end
$var wire 1 O# \Fulladder32|fulladder9|Cout~0_combout\ $end
$var wire 1 P# \entradaA[10]~input_o\ $end
$var wire 1 Q# \Fulladder32|fulladder10|Cout~0_combout\ $end
$var wire 1 R# \entradaA[11]~input_o\ $end
$var wire 1 S# \Fulladder32|fulladder11|Cout~0_combout\ $end
$var wire 1 T# \entradaB[12]~input_o\ $end
$var wire 1 U# \MuxGenB|X[12]~19_combout\ $end
$var wire 1 V# \Fulladder32|fulladder12|Cout~0_combout\ $end
$var wire 1 W# \Fulladder32|fulladder13|Cout~0_combout\ $end
$var wire 1 X# \entradaA[14]~input_o\ $end
$var wire 1 Y# \Fulladder32|fulladder14|Cout~0_combout\ $end
$var wire 1 Z# \entradaB[15]~input_o\ $end
$var wire 1 [# \MuxGenB|X[15]~16_combout\ $end
$var wire 1 \# \entradaA[15]~input_o\ $end
$var wire 1 ]# \Fulladder32|fulladder15|Cout~0_combout\ $end
$var wire 1 ^# \entradaB[16]~input_o\ $end
$var wire 1 _# \MuxGenB|X[16]~15_combout\ $end
$var wire 1 `# \Fulladder32|fulladder16|Cout~0_combout\ $end
$var wire 1 a# \entradaA[17]~input_o\ $end
$var wire 1 b# \Fulladder32|fulladder17|Cout~0_combout\ $end
$var wire 1 c# \Fulladder32|fulladder18|Cout~0_combout\ $end
$var wire 1 d# \entradaB[19]~input_o\ $end
$var wire 1 e# \MuxGenB|X[19]~12_combout\ $end
$var wire 1 f# \Fulladder32|fulladder19|Cout~0_combout\ $end
$var wire 1 g# \Fulladder32|fulladder20|Cout~0_combout\ $end
$var wire 1 h# \Fulladder32|fulladder21|Cout~0_combout\ $end
$var wire 1 i# \entradaA[22]~input_o\ $end
$var wire 1 j# \Fulladder32|fulladder22|Cout~0_combout\ $end
$var wire 1 k# \entradaA[23]~input_o\ $end
$var wire 1 l# \Fulladder32|fulladder23|Cout~0_combout\ $end
$var wire 1 m# \entradaA[24]~input_o\ $end
$var wire 1 n# \Fulladder32|fulladder24|Cout~0_combout\ $end
$var wire 1 o# \Fulladder32|fulladder25|Cout~0_combout\ $end
$var wire 1 p# \entradaA[26]~input_o\ $end
$var wire 1 q# \entradaB[26]~input_o\ $end
$var wire 1 r# \MuxGenB|X[26]~5_combout\ $end
$var wire 1 s# \Fulladder32|fulladder26|Cout~0_combout\ $end
$var wire 1 t# \Fulladder32|fulladder27|Cout~0_combout\ $end
$var wire 1 u# \Fulladder32|fulladder28|Cout~0_combout\ $end
$var wire 1 v# \entradaA[29]~input_o\ $end
$var wire 1 w# \entradaB[29]~input_o\ $end
$var wire 1 x# \MuxGenB|X[29]~2_combout\ $end
$var wire 1 y# \Fulladder32|fulladder29|Cout~0_combout\ $end
$var wire 1 z# \Fulladder32|fulladder30|Cout~0_combout\ $end
$var wire 1 {# \entradaB[31]~input_o\ $end
$var wire 1 |# \MuxGenB|X[31]~0_combout\ $end
$var wire 1 }# \entradaA[31]~input_o\ $end
$var wire 1 ~# \Fulladder32|fulladder31|Cout~0_combout\ $end
$var wire 1 !$ \SEL_ULA[0]~input_o\ $end
$var wire 1 "$ \SEL_ULA[1]~input_o\ $end
$var wire 1 #$ \MuxAlu|Mux31~1_combout\ $end
$var wire 1 $$ \MuxAlu|Mux31~2_combout\ $end
$var wire 1 %$ \saidaSLT[0]~3_combout\ $end
$var wire 1 &$ \Fulladder32|fulladder0|soma~0_combout\ $end
$var wire 1 '$ \MuxAlu|Mux31~0_combout\ $end
$var wire 1 ($ \MuxAlu|Mux30~0_combout\ $end
$var wire 1 )$ \MuxAlu|Mux30~1_combout\ $end
$var wire 1 *$ \MuxAlu|Mux29~0_combout\ $end
$var wire 1 +$ \MuxAlu|Mux29~1_combout\ $end
$var wire 1 ,$ \MuxAlu|Mux28~0_combout\ $end
$var wire 1 -$ \MuxAlu|Mux28~1_combout\ $end
$var wire 1 .$ \MuxAlu|Mux27~0_combout\ $end
$var wire 1 /$ \MuxAlu|Mux27~1_combout\ $end
$var wire 1 0$ \MuxAlu|Mux26~0_combout\ $end
$var wire 1 1$ \MuxAlu|Mux26~1_combout\ $end
$var wire 1 2$ \MuxAlu|Mux25~0_combout\ $end
$var wire 1 3$ \MuxAlu|Mux25~1_combout\ $end
$var wire 1 4$ \MuxAlu|Mux24~0_combout\ $end
$var wire 1 5$ \MuxAlu|Mux24~1_combout\ $end
$var wire 1 6$ \MuxAlu|Mux23~0_combout\ $end
$var wire 1 7$ \MuxAlu|Mux23~1_combout\ $end
$var wire 1 8$ \MuxAlu|Mux22~0_combout\ $end
$var wire 1 9$ \MuxAlu|Mux22~1_combout\ $end
$var wire 1 :$ \MuxAlu|Mux21~0_combout\ $end
$var wire 1 ;$ \MuxAlu|Mux21~1_combout\ $end
$var wire 1 <$ \MuxAlu|Mux20~0_combout\ $end
$var wire 1 =$ \MuxAlu|Mux20~1_combout\ $end
$var wire 1 >$ \MuxAlu|Mux19~0_combout\ $end
$var wire 1 ?$ \MuxAlu|Mux19~1_combout\ $end
$var wire 1 @$ \MuxAlu|Mux18~0_combout\ $end
$var wire 1 A$ \MuxAlu|Mux18~1_combout\ $end
$var wire 1 B$ \MuxAlu|Mux17~0_combout\ $end
$var wire 1 C$ \MuxAlu|Mux17~1_combout\ $end
$var wire 1 D$ \MuxAlu|Mux16~0_combout\ $end
$var wire 1 E$ \MuxAlu|Mux16~1_combout\ $end
$var wire 1 F$ \MuxAlu|Mux15~0_combout\ $end
$var wire 1 G$ \MuxAlu|Mux15~1_combout\ $end
$var wire 1 H$ \MuxAlu|Mux14~0_combout\ $end
$var wire 1 I$ \MuxAlu|Mux14~1_combout\ $end
$var wire 1 J$ \MuxAlu|Mux13~0_combout\ $end
$var wire 1 K$ \MuxAlu|Mux13~1_combout\ $end
$var wire 1 L$ \MuxAlu|Mux12~0_combout\ $end
$var wire 1 M$ \MuxAlu|Mux12~1_combout\ $end
$var wire 1 N$ \MuxAlu|Mux11~0_combout\ $end
$var wire 1 O$ \MuxAlu|Mux11~1_combout\ $end
$var wire 1 P$ \MuxAlu|Mux10~0_combout\ $end
$var wire 1 Q$ \MuxAlu|Mux10~1_combout\ $end
$var wire 1 R$ \MuxAlu|Mux9~0_combout\ $end
$var wire 1 S$ \MuxAlu|Mux9~1_combout\ $end
$var wire 1 T$ \MuxAlu|Mux8~0_combout\ $end
$var wire 1 U$ \MuxAlu|Mux8~1_combout\ $end
$var wire 1 V$ \MuxAlu|Mux7~0_combout\ $end
$var wire 1 W$ \MuxAlu|Mux7~1_combout\ $end
$var wire 1 X$ \MuxAlu|Mux6~0_combout\ $end
$var wire 1 Y$ \MuxAlu|Mux6~1_combout\ $end
$var wire 1 Z$ \MuxAlu|Mux5~0_combout\ $end
$var wire 1 [$ \MuxAlu|Mux5~1_combout\ $end
$var wire 1 \$ \MuxAlu|Mux4~0_combout\ $end
$var wire 1 ]$ \MuxAlu|Mux4~1_combout\ $end
$var wire 1 ^$ \MuxAlu|Mux3~0_combout\ $end
$var wire 1 _$ \MuxAlu|Mux3~1_combout\ $end
$var wire 1 `$ \MuxAlu|Mux3~2_combout\ $end
$var wire 1 a$ \MuxAlu|Mux30~2_combout\ $end
$var wire 1 b$ \MuxAlu|Mux3~3_combout\ $end
$var wire 1 c$ \MuxAlu|Mux2~0_combout\ $end
$var wire 1 d$ \MuxAlu|Mux2~1_combout\ $end
$var wire 1 e$ \Fulladder32|fulladder30|soma~0_combout\ $end
$var wire 1 f$ \MuxGenA|X[30]~0_combout\ $end
$var wire 1 g$ \MuxAlu|Mux1~0_combout\ $end
$var wire 1 h$ \MuxAlu|Mux1~1_combout\ $end
$var wire 1 i$ \saidaSLT[0]~2_combout\ $end
$var wire 1 j$ \MuxGenA|X[31]~1_combout\ $end
$var wire 1 k$ \MuxAlu|Mux0~0_combout\ $end
$var wire 1 l$ \MuxAlu|Mux0~1_combout\ $end
$var wire 1 m$ \MuxAlu|result~0_combout\ $end
$var wire 1 n$ \MuxAlu|ALT_INV_result~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1a
0$!
0%!
0(!
0)!
1*!
x+!
1,!
1-!
1.!
1/!
10!
11!
0r!
0s!
1v!
09"
1:"
0;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
0["
1\"
0]"
1^"
1_"
0`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
0!$
1"$
0#$
0$$
1%$
0&$
0'$
0($
1)$
0*$
1+$
0,$
1-$
0.$
1/$
00$
11$
02$
13$
04$
15$
06$
17$
08$
19$
0:$
1;$
0<$
1=$
0>$
1?$
0@$
1A$
0B$
1C$
0D$
1E$
0F$
1G$
0H$
1I$
0J$
1K$
0L$
1M$
0N$
1O$
0P$
1Q$
0R$
1S$
0T$
1U$
0V$
1W$
0X$
1Y$
0Z$
1[$
0\$
1]$
0^$
1_$
0`$
1a$
1b$
0c$
1d$
0e$
1f$
0g$
1h$
0i$
1j$
0k$
1l$
1m$
0n$
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1&!
0'!
12!
13!
14!
15!
16!
17!
18!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1t!
0u!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
17"
08"
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
0#!
$end
#1000000
