#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149826f00 .scope module, "sha256_tb" "sha256_tb" 2 3;
 .timescale -9 -12;
P_0x14983ac80 .param/l "HASH_ABC" 0 2 33, C4<1011101001111000000101101011111110001111000000011100111111101010010000010100000101000000110111100101110110101110001000100010001110110000000000110110000110100011100101100001011101111010100111001011010000010000111111110110000111110010000000000001010110101101>;
v0x149866d20_0 .var "actual_byte", 7 0;
v0x149866db0_0 .var "block_in", 511 0;
v0x149866e40_0 .var "clk", 0 0;
v0x149866ed0_0 .var "expected_byte", 7 0;
v0x149866f60_0 .net "hash_out", 255 0, v0x1498666d0_0;  1 drivers
v0x149867030_0 .var/i "i", 31 0;
v0x1498670c0_0 .net "ready", 0 0, v0x1498668b0_0;  1 drivers
v0x149867170_0 .var "rst", 0 0;
v0x149867220_0 .var "start", 0 0;
E_0x14980eea0 .event anyedge, v0x1498668b0_0;
S_0x149827070 .scope module, "uut" "sha256_core" 2 17, 3 3 0, S_0x149826f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "block_in";
    .port_info 4 /OUTPUT 256 "hash_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x149804080 .param/l "COMP" 1 3 57, C4<10>;
P_0x1498040c0 .param/l "DONE" 1 3 57, C4<11>;
P_0x149804100 .param/l "H0_INIT" 0 3 35, C4<01101010000010011110011001100111>;
P_0x149804140 .param/l "H1_INIT" 0 3 36, C4<10111011011001111010111010000101>;
P_0x149804180 .param/l "H2_INIT" 0 3 37, C4<00111100011011101111001101110010>;
P_0x1498041c0 .param/l "H3_INIT" 0 3 38, C4<10100101010011111111010100111010>;
P_0x149804200 .param/l "H4_INIT" 0 3 39, C4<01010001000011100101001001111111>;
P_0x149804240 .param/l "H5_INIT" 0 3 40, C4<10011011000001010110100010001100>;
P_0x149804280 .param/l "H6_INIT" 0 3 41, C4<00011111100000111101100110101011>;
P_0x1498042c0 .param/l "H7_INIT" 0 3 42, C4<01011011111000001100110100011001>;
P_0x149804300 .param/l "IDLE" 1 3 57, C4<00>;
P_0x149804340 .param/l "PREP" 1 3 57, C4<01>;
v0x149864ce0 .array "K", 63 0, 31 0;
v0x149864d90_0 .net "T1", 31 0, L_0x149867d30;  1 drivers
v0x149864e40_0 .net "T2", 31 0, L_0x149868010;  1 drivers
v0x149864f00_0 .net *"_ivl_1", 31 0, L_0x149867350;  1 drivers
v0x149864fb0_0 .net *"_ivl_10", 7 0, L_0x149867880;  1 drivers
L_0x140040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1498650a0_0 .net *"_ivl_13", 0 0, L_0x140040010;  1 drivers
v0x149865150_0 .net *"_ivl_14", 31 0, L_0x1498679a0;  1 drivers
v0x149865200_0 .net *"_ivl_16", 31 0, L_0x149867b20;  1 drivers
v0x1498652b0_0 .net *"_ivl_18", 7 0, L_0x149867bc0;  1 drivers
v0x1498653c0_0 .net *"_ivl_2", 31 0, L_0x1498673f0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149865470_0 .net *"_ivl_21", 0 0, L_0x140040058;  1 drivers
v0x149865520_0 .net *"_ivl_25", 31 0, L_0x149867e70;  1 drivers
v0x1498655d0_0 .net *"_ivl_27", 31 0, L_0x149867f70;  1 drivers
v0x149865680_0 .net *"_ivl_5", 31 0, L_0x149867510;  1 drivers
v0x149865730_0 .net *"_ivl_6", 31 0, L_0x149867650;  1 drivers
v0x1498657e0_0 .net *"_ivl_8", 31 0, L_0x1498677b0;  1 drivers
v0x149865890_0 .var "a", 31 0;
v0x149865a20_0 .var "b", 31 0;
v0x149865ab0_0 .net "block_in", 511 0, v0x149866db0_0;  1 drivers
v0x149865b60_0 .var "c", 31 0;
v0x149865c10_0 .net "clk", 0 0, v0x149866e40_0;  1 drivers
v0x149865cb0_0 .var "d", 31 0;
v0x149865d60_0 .var "e", 31 0;
v0x149865e10_0 .var "f", 31 0;
v0x149865ec0_0 .var "g", 31 0;
v0x149865f70_0 .var "h", 31 0;
v0x149866020_0 .var "h0", 31 0;
v0x1498660d0_0 .var "h1", 31 0;
v0x149866180_0 .var "h2", 31 0;
v0x149866230_0 .var "h3", 31 0;
v0x1498662e0_0 .var "h4", 31 0;
v0x149866390_0 .var "h5", 31 0;
v0x149866440_0 .var "h6", 31 0;
v0x149865940_0 .var "h7", 31 0;
v0x1498666d0_0 .var "hash_out", 255 0;
v0x149866760_0 .var/i "i", 31 0;
v0x149866800_0 .var "msg_idx", 6 0;
v0x1498668b0_0 .var "ready", 0 0;
v0x149866950_0 .net "rst", 0 0, v0x149867170_0;  1 drivers
v0x1498669f0_0 .net "start", 0 0, v0x149867220_0;  1 drivers
v0x149866a90_0 .var "state", 1 0;
v0x149866b40_0 .var "t", 6 0;
v0x149866bf0 .array "w", 63 0, 31 0;
E_0x149811800 .event posedge, v0x149866950_0, v0x149865c10_0;
L_0x149867350 .ufunc/vec4 TD_sha256_tb.uut.sigma1, 32, v0x149865d60_0 (v0x149864c30_0) S_0x1498649b0;
L_0x1498673f0 .arith/sum 32, v0x149865f70_0, L_0x149867350;
L_0x149867510 .ufunc/vec4 TD_sha256_tb.uut.ch, 32, v0x149865d60_0, v0x149865e10_0, v0x149865ec0_0 (v0x149863540_0, v0x1498635f0_0, v0x1498636b0_0) S_0x149854c90;
L_0x149867650 .arith/sum 32, L_0x1498673f0, L_0x149867510;
L_0x1498677b0 .array/port v0x149864ce0, L_0x149867880;
L_0x149867880 .concat [ 7 1 0 0], v0x149866b40_0, L_0x140040010;
L_0x1498679a0 .arith/sum 32, L_0x149867650, L_0x1498677b0;
L_0x149867b20 .array/port v0x149866bf0, L_0x149867bc0;
L_0x149867bc0 .concat [ 7 1 0 0], v0x149866b40_0, L_0x140040058;
L_0x149867d30 .arith/sum 32, L_0x1498679a0, L_0x149867b20;
L_0x149867e70 .ufunc/vec4 TD_sha256_tb.uut.sigma0, 32, v0x149865890_0 (v0x149864900_0) S_0x149864690;
L_0x149867f70 .ufunc/vec4 TD_sha256_tb.uut.maj, 32, v0x149865890_0, v0x149865a20_0, v0x149865b60_0 (v0x1498639e0_0, v0x149863a90_0, v0x149863b50_0) S_0x149863760;
L_0x149868010 .arith/sum 32, L_0x149867e70, L_0x149867f70;
S_0x149854c90 .scope function.vec4.s32, "ch" "ch" 3 72, 3 72 0, S_0x149827070;
 .timescale -9 -12;
; Variable ch is vec4 return value of scope S_0x149854c90
v0x149863540_0 .var "x", 31 0;
v0x1498635f0_0 .var "y", 31 0;
v0x1498636b0_0 .var "z", 31 0;
TD_sha256_tb.uut.ch ;
    %load/vec4 v0x149863540_0;
    %load/vec4 v0x1498635f0_0;
    %and;
    %load/vec4 v0x149863540_0;
    %inv;
    %load/vec4 v0x1498636b0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to ch (store_vec4_to_lval)
    %end;
S_0x149863760 .scope function.vec4.s32, "maj" "maj" 3 80, 3 80 0, S_0x149827070;
 .timescale -9 -12;
; Variable maj is vec4 return value of scope S_0x149863760
v0x1498639e0_0 .var "x", 31 0;
v0x149863a90_0 .var "y", 31 0;
v0x149863b50_0 .var "z", 31 0;
TD_sha256_tb.uut.maj ;
    %load/vec4 v0x1498639e0_0;
    %load/vec4 v0x149863a90_0;
    %and;
    %load/vec4 v0x1498639e0_0;
    %load/vec4 v0x149863b50_0;
    %and;
    %xor;
    %load/vec4 v0x149863a90_0;
    %load/vec4 v0x149863b50_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to maj (store_vec4_to_lval)
    %end;
S_0x149863c00 .scope function.vec4.s32, "rightrotate" "rightrotate" 3 63, 3 63 0, S_0x149827070;
 .timescale -9 -12;
v0x149863de0_0 .var "n", 7 0;
; Variable rightrotate is vec4 return value of scope S_0x149863c00
v0x149863f40_0 .var "x", 31 0;
TD_sha256_tb.uut.rightrotate ;
    %load/vec4 v0x149863f40_0;
    %ix/getv 4, v0x149863de0_0;
    %shiftr 4;
    %load/vec4 v0x149863f40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x149863de0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rightrotate (store_vec4_to_lval)
    %end;
S_0x149864000 .scope function.vec4.s32, "sig0" "sig0" 3 104, 3 104 0, S_0x149827070;
 .timescale -9 -12;
; Variable sig0 is vec4 return value of scope S_0x149864000
v0x149864280_0 .var "x", 31 0;
TD_sha256_tb.uut.sig0 ;
    %load/vec4 v0x149864280_0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %load/vec4 v0x149864280_0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %load/vec4 v0x149864280_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sig0 (store_vec4_to_lval)
    %end;
S_0x149864330 .scope function.vec4.s32, "sig1" "sig1" 3 112, 3 112 0, S_0x149827070;
 .timescale -9 -12;
; Variable sig1 is vec4 return value of scope S_0x149864330
v0x1498645f0_0 .var "x", 31 0;
TD_sha256_tb.uut.sig1 ;
    %load/vec4 v0x1498645f0_0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %load/vec4 v0x1498645f0_0;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %load/vec4 v0x1498645f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sig1 (store_vec4_to_lval)
    %end;
S_0x149864690 .scope function.vec4.s32, "sigma0" "sigma0" 3 88, 3 88 0, S_0x149827070;
 .timescale -9 -12;
; Variable sigma0 is vec4 return value of scope S_0x149864690
v0x149864900_0 .var "x", 31 0;
TD_sha256_tb.uut.sigma0 ;
    %load/vec4 v0x149864900_0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %load/vec4 v0x149864900_0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %load/vec4 v0x149864900_0;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_0x1498649b0 .scope function.vec4.s32, "sigma1" "sigma1" 3 96, 3 96 0, S_0x149827070;
 .timescale -9 -12;
; Variable sigma1 is vec4 return value of scope S_0x1498649b0
v0x149864c30_0 .var "x", 31 0;
TD_sha256_tb.uut.sigma1 ;
    %load/vec4 v0x149864c30_0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %load/vec4 v0x149864c30_0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %load/vec4 v0x149864c30_0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x149863de0_0, 0, 8;
    %store/vec4 v0x149863f40_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.rightrotate, S_0x149863c00;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
    .scope S_0x149827070;
T_7 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149864ce0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x149827070;
T_8 ;
    %wait E_0x149811800;
    %load/vec4 v0x149866950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149866a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1498668b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x1498666d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x149866b40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x149866800_0, 0;
    %pushi/vec4 1779033703, 0, 32;
    %assign/vec4 v0x149866020_0, 0;
    %pushi/vec4 3144134277, 0, 32;
    %assign/vec4 v0x1498660d0_0, 0;
    %pushi/vec4 1013904242, 0, 32;
    %assign/vec4 v0x149866180_0, 0;
    %pushi/vec4 2773480762, 0, 32;
    %assign/vec4 v0x149866230_0, 0;
    %pushi/vec4 1359893119, 0, 32;
    %assign/vec4 v0x1498662e0_0, 0;
    %pushi/vec4 2600822924, 0, 32;
    %assign/vec4 v0x149866390_0, 0;
    %pushi/vec4 528734635, 0, 32;
    %assign/vec4 v0x149866440_0, 0;
    %pushi/vec4 1541459225, 0, 32;
    %assign/vec4 v0x149865940_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149866760_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x149866760_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x149866760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149866bf0, 0, 4;
    %load/vec4 v0x149866760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149866760_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 3 149 "$display", "RESET: sha256_core reset" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x149866a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x1498669f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %vpi_call 3 155 "$display", "IDLE -> PREP: Starting SHA-256 computation" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1498668b0_0, 0;
    %pushi/vec4 1779033703, 0, 32;
    %assign/vec4 v0x149866020_0, 0;
    %pushi/vec4 3144134277, 0, 32;
    %assign/vec4 v0x1498660d0_0, 0;
    %pushi/vec4 1013904242, 0, 32;
    %assign/vec4 v0x149866180_0, 0;
    %pushi/vec4 2773480762, 0, 32;
    %assign/vec4 v0x149866230_0, 0;
    %pushi/vec4 1359893119, 0, 32;
    %assign/vec4 v0x1498662e0_0, 0;
    %pushi/vec4 2600822924, 0, 32;
    %assign/vec4 v0x149866390_0, 0;
    %pushi/vec4 528734635, 0, 32;
    %assign/vec4 v0x149866440_0, 0;
    %pushi/vec4 1541459225, 0, 32;
    %assign/vec4 v0x149865940_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x149866800_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x149866a90_0, 0;
T_8.9 ;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %vpi_call 3 178 "$display", "PREP: Preparing message schedule" {0 0 0};
T_8.11 ;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v0x149865ab0_0;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %sub;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %load/vec4 v0x149866800_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149866bf0, 0, 4;
    %load/vec4 v0x149865ab0_0;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %sub;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %vpi_call 3 184 "$display", "w[%2d] = %h", v0x149866800_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x149866800_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x149866800_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %store/vec4 v0x1498645f0_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.sig1, S_0x149864330;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %add;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %store/vec4 v0x149864280_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.sig0, S_0x149864000;
    %add;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %add;
    %load/vec4 v0x149866800_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149866bf0, 0, 4;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %store/vec4 v0x1498645f0_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.sig1, S_0x149864330;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %add;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %store/vec4 v0x149864280_0, 0, 32;
    %callf/vec4 TD_sha256_tb.uut.sig0, S_0x149864000;
    %add;
    %load/vec4 v0x149866800_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %add;
    %vpi_call 3 189 "$display", "w[%2d] = %h (extended)", v0x149866800_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x149866800_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x149866800_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x149866020_0;
    %assign/vec4 v0x149865890_0, 0;
    %load/vec4 v0x1498660d0_0;
    %assign/vec4 v0x149865a20_0, 0;
    %load/vec4 v0x149866180_0;
    %assign/vec4 v0x149865b60_0, 0;
    %load/vec4 v0x149866230_0;
    %assign/vec4 v0x149865cb0_0, 0;
    %load/vec4 v0x1498662e0_0;
    %assign/vec4 v0x149865d60_0, 0;
    %load/vec4 v0x149866390_0;
    %assign/vec4 v0x149865e10_0, 0;
    %load/vec4 v0x149866440_0;
    %assign/vec4 v0x149865ec0_0, 0;
    %load/vec4 v0x149865940_0;
    %assign/vec4 v0x149865f70_0, 0;
    %vpi_call 3 203 "$display", "Working vars initialized to: a=%h b=%h c=%h d=%h e=%h f=%h g=%h h=%h", v0x149866020_0, v0x1498660d0_0, v0x149866180_0, v0x149866230_0, v0x1498662e0_0, v0x149866390_0, v0x149866440_0, v0x149865940_0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x149866b40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x149866a90_0, 0;
T_8.16 ;
T_8.14 ;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x149866b40_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_8.17, 5;
    %vpi_call 3 214 "$display", "COMP: Round t=%2d", v0x149866b40_0 {0 0 0};
    %vpi_call 3 215 "$display", "Round %2d: a=%h b=%h c=%h d=%h e=%h f=%h g=%h h=%h", v0x149866b40_0, v0x149865890_0, v0x149865a20_0, v0x149865b60_0, v0x149865cb0_0, v0x149865d60_0, v0x149865e10_0, v0x149865ec0_0, v0x149865f70_0 {0 0 0};
    %load/vec4 v0x149866b40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x149866bf0, 4;
    %vpi_call 3 217 "$display", "T1=%h T2=%h w[t]=%h", v0x149864d90_0, v0x149864e40_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x149865ec0_0;
    %assign/vec4 v0x149865f70_0, 0;
    %load/vec4 v0x149865e10_0;
    %assign/vec4 v0x149865ec0_0, 0;
    %load/vec4 v0x149865d60_0;
    %assign/vec4 v0x149865e10_0, 0;
    %load/vec4 v0x149865cb0_0;
    %load/vec4 v0x149864d90_0;
    %add;
    %assign/vec4 v0x149865d60_0, 0;
    %load/vec4 v0x149865b60_0;
    %assign/vec4 v0x149865cb0_0, 0;
    %load/vec4 v0x149865a20_0;
    %assign/vec4 v0x149865b60_0, 0;
    %load/vec4 v0x149865890_0;
    %assign/vec4 v0x149865a20_0, 0;
    %load/vec4 v0x149864d90_0;
    %load/vec4 v0x149864e40_0;
    %add;
    %assign/vec4 v0x149865890_0, 0;
    %load/vec4 v0x149866b40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x149866b40_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %vpi_call 3 233 "$display", "COMP -> DONE: All 64 rounds completed" {0 0 0};
    %load/vec4 v0x149866020_0;
    %load/vec4 v0x149865890_0;
    %add;
    %assign/vec4 v0x149866020_0, 0;
    %load/vec4 v0x1498660d0_0;
    %load/vec4 v0x149865a20_0;
    %add;
    %assign/vec4 v0x1498660d0_0, 0;
    %load/vec4 v0x149866180_0;
    %load/vec4 v0x149865b60_0;
    %add;
    %assign/vec4 v0x149866180_0, 0;
    %load/vec4 v0x149866230_0;
    %load/vec4 v0x149865cb0_0;
    %add;
    %assign/vec4 v0x149866230_0, 0;
    %load/vec4 v0x1498662e0_0;
    %load/vec4 v0x149865d60_0;
    %add;
    %assign/vec4 v0x1498662e0_0, 0;
    %load/vec4 v0x149866390_0;
    %load/vec4 v0x149865e10_0;
    %add;
    %assign/vec4 v0x149866390_0, 0;
    %load/vec4 v0x149866440_0;
    %load/vec4 v0x149865ec0_0;
    %add;
    %assign/vec4 v0x149866440_0, 0;
    %load/vec4 v0x149865940_0;
    %load/vec4 v0x149865f70_0;
    %add;
    %assign/vec4 v0x149865940_0, 0;
    %vpi_call 3 245 "$display", "Final hash values: h0=%h+%h h1=%h+%h h2=%h+%h h3=%h+%h", v0x149866020_0, v0x149865890_0, v0x1498660d0_0, v0x149865a20_0, v0x149866180_0, v0x149865b60_0, v0x149866230_0, v0x149865cb0_0 {0 0 0};
    %vpi_call 3 247 "$display", "                   h4=%h+%h h5=%h+%h h6=%h+%h h7=%h+%h", v0x1498662e0_0, v0x149865d60_0, v0x149866390_0, v0x149865e10_0, v0x149866440_0, v0x149865ec0_0, v0x149865940_0, v0x149865f70_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x149866a90_0, 0;
T_8.18 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x149866020_0;
    %load/vec4 v0x1498660d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149866180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149866230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1498662e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149866390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149866440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x149865940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1498666d0_0, 0;
    %vpi_call 3 259 "$display", "DONE: Final hash = %h%h%h%h%h%h%h%h", v0x149866020_0, v0x1498660d0_0, v0x149866180_0, v0x149866230_0, v0x1498662e0_0, v0x149866390_0, v0x149866440_0, v0x149865940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1498668b0_0, 0;
    %load/vec4 v0x1498669f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x149866a90_0, 0;
T_8.19 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x149826f00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149866e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149867170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149867220_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x149826f00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149866e40_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x149866e40_0;
    %inv;
    %store/vec4 v0x149866e40_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x149826f00;
T_11 ;
    %vpi_call 2 36 "$display", "Starting SHA-256 testbench..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149867170_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149867170_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x149866db0_0, 0, 512;
    %pushi/vec4 1633837952, 0, 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149866db0_0, 4, 32;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x149866db0_0, 4, 64;
    %vpi_call 2 57 "$display", "Input block set to:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149867030_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x149867030_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x149866db0_0;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v0x149867030_0;
    %muli 32, 0, 32;
    %sub;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %vpi_call 2 59 "$display", "W[%2d] = %h", v0x149867030_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x149867030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149867030_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149867220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149867220_0, 0, 1;
    %vpi_call 2 66 "$display", "Waiting for ready signal" {0 0 0};
T_11.2 ;
    %load/vec4 v0x1498670c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0x14980eea0;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 68 "$display", "Signal received" {0 0 0};
    %vpi_call 2 69 "$display", "SHA-256 Hash Output:" {0 0 0};
    %vpi_call 2 70 "$display", "%h", v0x149866f60_0 {0 0 0};
    %load/vec4 v0x149866f60_0;
    %pushi/vec4 3128432319, 0, 32;
    %concati/vec4 2399260650, 0, 32;
    %concati/vec4 2189590972, 0, 33;
    %concati/vec4 3143386183, 0, 32;
    %concati/vec4 3222111886, 0, 33;
    %concati/vec4 2965099749, 0, 33;
    %concati/vec4 2693266191, 0, 32;
    %concati/vec4 301995437, 0, 29;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 2 74 "$display", "\342\234\205 Test PASSED" {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call 2 76 "$display", "\342\235\214 Test FAILED" {0 0 0};
    %vpi_call 2 77 "$display", "Expected: %h", P_0x14983ac80 {0 0 0};
    %vpi_call 2 78 "$display", "Got:      %h", v0x149866f60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149867030_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x149867030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 3128432319, 0, 32;
    %concati/vec4 2399260650, 0, 32;
    %concati/vec4 2189590972, 0, 33;
    %concati/vec4 3143386183, 0, 32;
    %concati/vec4 3222111886, 0, 33;
    %concati/vec4 2965099749, 0, 33;
    %concati/vec4 2693266191, 0, 32;
    %concati/vec4 301995437, 0, 29;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x149867030_0;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 256;
    %and;
    %pad/u 8;
    %store/vec4 v0x149866ed0_0, 0, 8;
    %load/vec4 v0x149866f60_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x149867030_0;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 256;
    %and;
    %pad/u 8;
    %store/vec4 v0x149866d20_0, 0, 8;
    %load/vec4 v0x149866ed0_0;
    %load/vec4 v0x149866d20_0;
    %cmp/ne;
    %jmp/0xz  T_11.8, 4;
    %vpi_call 2 85 "$display", "Byte %0d differs: expected %h, got %h", v0x149867030_0, v0x149866ed0_0, v0x149866d20_0 {0 0 0};
T_11.8 ;
    %load/vec4 v0x149867030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149867030_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
T_11.5 ;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sha256_tb.v";
    "sha256_core.v";
