(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = (({((-(8'hb8)) << ((8'hbc) == (8'haf)))} ? (((+(7'h43)) ? (&(7'h43)) : {(8'hab), (8'ha0)}) << (((8'hb0) > (8'ha9)) * ((8'h9c) ? (7'h43) : (8'hab)))) : (~{(~(8'hbe))})) - (^{((~&(8'hb8)) ? (~&(7'h42)) : ((7'h41) ? (8'hb3) : (8'hb0)))})), 
parameter param15 = (!{param14}))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h57):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire4;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire [(5'h14):(1'h0)] wire0;
  wire signed [(5'h15):(1'h0)] wire13;
  wire [(2'h3):(1'h0)] wire12;
  wire signed [(3'h7):(1'h0)] wire11;
  wire signed [(2'h2):(1'h0)] wire7;
  wire signed [(5'h11):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  reg [(2'h2):(1'h0)] reg10 = (1'h0);
  reg [(4'hc):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg8 = (1'h0);
  assign y = {wire13,
                 wire12,
                 wire11,
                 wire7,
                 wire6,
                 wire5,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire5 = $signed($unsigned(wire1));
  assign wire6 = wire0;
  assign wire7 = (((|$unsigned(((8'ha4) >>> wire6))) << ({$signed(wire3),
                             wire0[(3'h4):(2'h3)]} ?
                         wire3[(1'h0):(1'h0)] : (~|(wire3 ~^ wire5)))) ?
                     (8'h9f) : wire1[(4'h9):(4'h8)]);
  always
    @(posedge clk) begin
      reg8 = (~^(~|(!$signed($unsigned(wire2)))));
      reg9 = {wire7};
      reg10 <= reg9[(4'h9):(2'h3)];
    end
  assign wire11 = ({$unsigned(wire3[(2'h2):(1'h1)])} ?
                      ((+$signed(wire2)) ^ wire2[(3'h5):(2'h2)]) : (8'hb0));
  assign wire12 = (8'hb4);
  assign wire13 = {(&(reg10[(1'h0):(1'h0)] != {$signed(wire1), wire2})),
                      (~&wire6[(4'he):(3'h6)])};
endmodule