Warning: Design 'fullchip' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Thu Mar 17 04:48:16 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U53/ZN (AOI221D0)                        0.140     0.105      0.612 r
  fifo_depth16_inst_core1/n18 (net)             3        0.002               0.000      0.612 r
  fifo_depth16_inst_core1/U24/ZN (INVD0)                           0.043     0.029      0.642 f
  fifo_depth16_inst_core1/n11 (net)             2        0.002               0.000      0.642 f
  fifo_depth16_inst_core1/U56/ZN (OAI21D0)                         0.057     0.033      0.675 r
  fifo_depth16_inst_core1/n26 (net)             2        0.002               0.000      0.675 r
  fifo_depth16_inst_core1/U73/ZN (AOI32D0)                         0.054     0.036      0.711 f
  fifo_depth16_inst_core1/n28 (net)             1        0.001               0.000      0.711 f
  fifo_depth16_inst_core1/U31/ZN (OAI31D0)                         0.082     0.036      0.746 r
  fifo_depth16_inst_core1/n205 (net)            1        0.001               0.000      0.746 r
  fifo_depth16_inst_core1/wr_ptr_reg_4_/D (DFQD1)                  0.082     0.000      0.746 r
  data arrival time                                                                     0.746

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/wr_ptr_reg_4_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.746
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.226


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U53/ZN (AOI221D0)                        0.140     0.105      0.612 r
  fifo_depth16_inst_core1/n18 (net)             3        0.002               0.000      0.612 r
  fifo_depth16_inst_core1/U24/ZN (INVD0)                           0.043     0.029      0.642 f
  fifo_depth16_inst_core1/n11 (net)             2        0.002               0.000      0.642 f
  fifo_depth16_inst_core1/U56/ZN (OAI21D0)                         0.057     0.033      0.675 r
  fifo_depth16_inst_core1/n26 (net)             2        0.002               0.000      0.675 r
  fifo_depth16_inst_core1/U57/ZN (MAOI22D0)                        0.049     0.061      0.736 r
  fifo_depth16_inst_core1/n206 (net)            1        0.001               0.000      0.736 r
  fifo_depth16_inst_core1/wr_ptr_reg_3_/D (DFD1)                   0.049     0.000      0.736 r
  data arrival time                                                                     0.736

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/wr_ptr_reg_3_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.736
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.240


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U53/ZN (AOI221D0)                        0.140     0.105      0.612 r
  fifo_depth16_inst_core1/n18 (net)             3        0.002               0.000      0.612 r
  fifo_depth16_inst_core1/U54/ZN (NR2D0)                           0.053     0.042      0.654 f
  fifo_depth16_inst_core1/n27 (net)             4        0.003               0.000      0.654 f
  fifo_depth16_inst_core1/U70/ZN (AOI21D0)                         0.063     0.045      0.700 r
  fifo_depth16_inst_core1/n38 (net)             2        0.002               0.000      0.700 r
  fifo_depth16_inst_core1/U122/ZN (OAI32D0)                        0.040     0.044      0.743 f
  fifo_depth16_inst_core1/n208 (net)            1        0.001               0.000      0.743 f
  fifo_depth16_inst_core1/wr_ptr_reg_1_/D (DFD1)                   0.040     0.000      0.743 f
  data arrival time                                                                     0.743

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/wr_ptr_reg_1_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.015      0.985
  data required time                                                                    0.985
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.985
  data arrival time                                                                    -0.743
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.242


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U53/ZN (AOI221D0)                        0.140     0.105      0.612 r
  fifo_depth16_inst_core1/n18 (net)             3        0.002               0.000      0.612 r
  fifo_depth16_inst_core1/U54/ZN (NR2D0)                           0.053     0.042      0.654 f
  fifo_depth16_inst_core1/n27 (net)             4        0.003               0.000      0.654 f
  fifo_depth16_inst_core1/U70/ZN (AOI21D0)                         0.063     0.045      0.700 r
  fifo_depth16_inst_core1/n38 (net)             2        0.002               0.000      0.700 r
  fifo_depth16_inst_core1/U32/ZN (OAI22D0)                         0.036     0.034      0.733 f
  fifo_depth16_inst_core1/n207 (net)            1        0.001               0.000      0.733 f
  fifo_depth16_inst_core1/wr_ptr_reg_2_/D (DFQD1)                  0.036     0.000      0.733 f
  data arrival time                                                                     0.733

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/wr_ptr_reg_2_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.014      0.986
  data required time                                                                    0.986
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.986
  data arrival time                                                                    -0.733
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.253


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U3/ZN (INR2D0)                           0.061     0.052      0.514 r
  fifo_depth16_inst_core2/o_empty (net)         2        0.002               0.000      0.514 r
  fifo_depth16_inst_core2/U24/ZN (IND3D0)                          0.058     0.056      0.570 r
  fifo_depth16_inst_core2/n24 (net)             5        0.004               0.000      0.570 r
  fifo_depth16_inst_core2/U21/ZN (INVD0)                           0.029     0.027      0.597 f
  fifo_depth16_inst_core2/n31 (net)             3        0.002               0.000      0.597 f
  fifo_depth16_inst_core2/U25/ZN (CKND2D0)                         0.035     0.027      0.624 r
  fifo_depth16_inst_core2/n17 (net)             2        0.002               0.000      0.624 r
  fifo_depth16_inst_core2/U26/ZN (CKND2D0)                         0.034     0.026      0.650 f
  fifo_depth16_inst_core2/n40 (net)             2        0.002               0.000      0.650 f
  fifo_depth16_inst_core2/U34/ZN (NR2D0)                           0.042     0.031      0.681 r
  fifo_depth16_inst_core2/n14 (net)             1        0.001               0.000      0.681 r
  fifo_depth16_inst_core2/U63/ZN (OAI32D0)                         0.086     0.040      0.721 f
  fifo_depth16_inst_core2/n202 (net)            1        0.001               0.000      0.721 f
  fifo_depth16_inst_core2/rd_ptr_reg_2_/D (DFD1)                   0.086     0.000      0.721 f
  data arrival time                                                                     0.721

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/rd_ptr_reg_2_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.257


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U53/ZN (AOI221D0)                        0.140     0.105      0.612 r
  fifo_depth16_inst_core1/n18 (net)             3        0.002               0.000      0.612 r
  fifo_depth16_inst_core1/U54/ZN (NR2D0)                           0.053     0.042      0.654 f
  fifo_depth16_inst_core1/n27 (net)             4        0.003               0.000      0.654 f
  fifo_depth16_inst_core1/U25/ZN (INVD0)                           0.037     0.034      0.688 r
  fifo_depth16_inst_core1/n39 (net)             3        0.002               0.000      0.688 r
  fifo_depth16_inst_core1/U58/ZN (AOI22D0)                         0.041     0.034      0.722 f
  fifo_depth16_inst_core1/n257 (net)            1        0.001               0.000      0.722 f
  fifo_depth16_inst_core1/wr_ptr_reg_0_/D (DFD1)                   0.041     0.000      0.722 f
  data arrival time                                                                     0.722

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.015      0.985
  data required time                                                                    0.985
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.985
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.263


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U3/ZN (INR2D0)                           0.061     0.052      0.514 r
  fifo_depth16_inst_core2/o_empty (net)         2        0.002               0.000      0.514 r
  fifo_depth16_inst_core2/U24/ZN (IND3D0)                          0.058     0.056      0.570 r
  fifo_depth16_inst_core2/n24 (net)             5        0.004               0.000      0.570 r
  fifo_depth16_inst_core2/U62/ZN (CKND2D0)                         0.041     0.036      0.606 f
  fifo_depth16_inst_core2/n23 (net)             3        0.002               0.000      0.606 f
  fifo_depth16_inst_core2/U22/ZN (OAI21D0)                         0.062     0.033      0.639 r
  fifo_depth16_inst_core2/n30 (net)             2        0.002               0.000      0.639 r
  fifo_depth16_inst_core2/U45/ZN (AOI32D0)                         0.046     0.037      0.676 f
  fifo_depth16_inst_core2/n32 (net)             1        0.001               0.000      0.676 f
  fifo_depth16_inst_core2/U33/ZN (OAI31D0)                         0.082     0.034      0.709 r
  fifo_depth16_inst_core2/n200 (net)            1        0.001               0.000      0.709 r
  fifo_depth16_inst_core2/rd_ptr_reg_4_/D (DFD1)                   0.082     0.000      0.709 r
  data arrival time                                                                     0.709

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/rd_ptr_reg_4_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.709
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.263


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U3/ZN (INR2D0)                           0.061     0.052      0.514 r
  fifo_depth16_inst_core2/o_empty (net)         2        0.002               0.000      0.514 r
  fifo_depth16_inst_core2/U24/ZN (IND3D0)                          0.058     0.056      0.570 r
  fifo_depth16_inst_core2/n24 (net)             5        0.004               0.000      0.570 r
  fifo_depth16_inst_core2/U21/ZN (INVD0)                           0.029     0.027      0.597 f
  fifo_depth16_inst_core2/n31 (net)             3        0.002               0.000      0.597 f
  fifo_depth16_inst_core2/U25/ZN (CKND2D0)                         0.035     0.027      0.624 r
  fifo_depth16_inst_core2/n17 (net)             2        0.002               0.000      0.624 r
  fifo_depth16_inst_core2/U26/ZN (CKND2D0)                         0.034     0.026      0.650 f
  fifo_depth16_inst_core2/n40 (net)             2        0.002               0.000      0.650 f
  fifo_depth16_inst_core2/U123/Z (AO22D0)                          0.029     0.064      0.714 f
  fifo_depth16_inst_core2/n204 (net)            1        0.001               0.000      0.714 f
  fifo_depth16_inst_core2/rd_ptr_reg_1_/D (DFD1)                   0.029     0.000      0.714 f
  data arrival time                                                                     0.714

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.012      0.988
  data required time                                                                    0.988
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.988
  data arrival time                                                                    -0.714
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.274


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U3/ZN (INR2D0)                           0.061     0.052      0.514 r
  fifo_depth16_inst_core2/o_empty (net)         2        0.002               0.000      0.514 r
  fifo_depth16_inst_core2/U24/ZN (IND3D0)                          0.058     0.056      0.570 r
  fifo_depth16_inst_core2/n24 (net)             5        0.004               0.000      0.570 r
  fifo_depth16_inst_core2/U62/ZN (CKND2D0)                         0.041     0.036      0.606 f
  fifo_depth16_inst_core2/n23 (net)             3        0.002               0.000      0.606 f
  fifo_depth16_inst_core2/U22/ZN (OAI21D0)                         0.062     0.033      0.639 r
  fifo_depth16_inst_core2/n30 (net)             2        0.002               0.000      0.639 r
  fifo_depth16_inst_core2/U46/ZN (MAOI22D0)                        0.049     0.062      0.700 r
  fifo_depth16_inst_core2/n201 (net)            1        0.001               0.000      0.700 r
  fifo_depth16_inst_core2/rd_ptr_reg_3_/D (DFD1)                   0.049     0.000      0.700 r
  data arrival time                                                                     0.700

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/rd_ptr_reg_3_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.700
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.275


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U3/ZN (INR2D0)                           0.061     0.052      0.514 r
  fifo_depth16_inst_core2/o_empty (net)         2        0.002               0.000      0.514 r
  fifo_depth16_inst_core2/U24/ZN (IND3D0)                          0.058     0.056      0.570 r
  fifo_depth16_inst_core2/n24 (net)             5        0.004               0.000      0.570 r
  fifo_depth16_inst_core2/U62/ZN (CKND2D0)                         0.041     0.036      0.606 f
  fifo_depth16_inst_core2/n23 (net)             3        0.002               0.000      0.606 f
  fifo_depth16_inst_core2/U35/ZN (OAI21D0)                         0.046     0.037      0.643 r
  fifo_depth16_inst_core2/n203 (net)            1        0.001               0.000      0.643 r
  fifo_depth16_inst_core2/rd_ptr_reg_0_/D (DFD1)                   0.046     0.000      0.643 r
  data arrival time                                                                     0.643

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/rd_ptr_reg_0_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.643
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.334


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U98/Z (OA22D0)                           0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n232 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_0_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_0_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U99/Z (OA22D0)                           0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n231 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_23_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_23_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U100/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n230 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_22_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_22_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U101/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n229 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_21_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_21_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U102/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n228 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_20_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_20_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U103/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n227 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_19_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_19_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U104/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n226 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_18_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_18_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U105/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n225 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_17_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_17_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U106/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n224 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_16_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_16_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U107/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n223 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_15_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_15_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U108/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n222 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_14_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_14_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U109/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n221 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_13_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_13_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U110/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n220 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_12_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_12_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U111/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n219 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_11_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_11_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U112/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n218 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_10_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_10_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U113/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n217 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_9_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_9_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U114/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n216 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_8_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_8_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U115/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n215 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_7_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_7_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U116/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n214 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_6_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_6_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U117/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n213 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_5_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_5_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U118/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n212 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_4_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_4_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U119/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n211 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_3_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_3_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U120/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n210 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_2_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_2_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q6_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U42/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U121/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n209 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q6_reg_1_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q6_reg_1_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U124/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n199 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_23_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_23_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U125/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n198 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_22_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_22_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U126/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n197 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_21_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_21_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U127/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n196 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_20_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_20_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U128/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n195 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_19_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_19_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U129/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n194 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_18_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_18_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U130/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n193 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_17_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U131/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n192 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_16_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U132/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n191 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_15_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U133/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n190 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_14_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U134/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n189 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_13_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U135/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n188 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_12_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U136/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n187 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_11_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U137/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n186 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_10_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U138/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n185 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_9_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U139/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n184 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_8_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U140/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n183 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_7_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U141/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n182 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_6_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U142/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n181 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_5_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U143/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n180 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_4_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U144/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n179 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_3_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U145/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n178 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_2_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U146/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n177 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_1_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q12_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U14/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U44/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U147/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n176 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q12_reg_0_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q12_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U178/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n145 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_17_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U179/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n144 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_16_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U180/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n143 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_15_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U181/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n142 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_14_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U182/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n141 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_13_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U183/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n140 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_12_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U184/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n139 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_11_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U185/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n138 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_10_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U186/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n137 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_9_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U187/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n136 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_8_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U188/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n135 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_7_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U189/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n134 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_6_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U190/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n133 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_5_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U191/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n132 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_4_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U192/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n131 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_3_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U193/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n130 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_2_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U194/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n129 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_1_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q14_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U43/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U195/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n128 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q14_reg_0_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q14_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U220/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n103 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_23_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_23_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U221/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n102 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_22_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_22_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U222/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n101 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_21_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_21_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U223/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n100 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_20_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_20_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U224/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n99 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_19_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_19_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U225/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n98 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_18_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_18_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U226/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n97 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_17_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_17_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U227/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n96 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_16_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_16_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U228/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n95 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_15_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_15_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U229/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n94 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_14_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_14_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U230/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n93 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_13_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_13_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U231/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n92 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_12_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_12_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U232/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n91 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_11_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_11_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U233/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n90 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_10_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_10_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U234/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n89 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_9_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_9_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U235/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n88 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_8_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_8_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U236/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n87 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_7_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_7_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U237/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n86 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_6_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_6_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U238/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n85 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_5_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_5_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U239/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n84 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_4_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_4_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U240/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n83 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_3_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_3_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U241/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n82 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_2_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_2_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U242/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n81 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_1_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_1_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core1/q4_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core1)
  Path Group: clk_core1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core1/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core1/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core1/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core1/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core1/n260 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core1/U46/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core1/n261 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core1/U243/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core1/n80 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core1/q4_reg_0_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core1 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/q4_reg_0_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U3/ZN (INR2D0)                           0.061     0.052      0.560 r
  fifo_depth16_inst_core1/o_empty (net)         2        0.002               0.000      0.560 r
  fifo_depth16_inst_core1/U21/ZN (IND3D0)                          0.058     0.056      0.616 r
  fifo_depth16_inst_core1/n24 (net)             5        0.004               0.000      0.616 r
  fifo_depth16_inst_core1/U28/ZN (INVD0)                           0.029     0.027      0.643 f
  fifo_depth16_inst_core1/n31 (net)             3        0.002               0.000      0.643 f
  fifo_depth16_inst_core1/U22/ZN (CKND2D0)                         0.035     0.027      0.670 r
  fifo_depth16_inst_core1/n17 (net)             2        0.002               0.000      0.670 r
  fifo_depth16_inst_core1/U23/ZN (CKND2D0)                         0.034     0.026      0.696 f
  fifo_depth16_inst_core1/n40 (net)             2        0.002               0.000      0.696 f
  fifo_depth16_inst_core1/U36/ZN (NR2D0)                           0.042     0.031      0.727 r
  fifo_depth16_inst_core1/n14 (net)             1        0.001               0.000      0.727 r
  fifo_depth16_inst_core1/U63/ZN (OAI32D0)                         0.105     0.040      0.766 f
  fifo_depth16_inst_core1/n202 (net)            1        0.001               0.000      0.766 f
  fifo_depth16_inst_core1/rd_ptr_reg_2_/D (DFD1)                   0.105     0.000      0.766 f
  data arrival time                                                                     0.766

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.025      0.975
  data required time                                                                    0.975
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.975
  data arrival time                                                                    -0.766
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.208


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U3/ZN (INR2D0)                           0.061     0.052      0.560 r
  fifo_depth16_inst_core1/o_empty (net)         2        0.002               0.000      0.560 r
  fifo_depth16_inst_core1/U21/ZN (IND3D0)                          0.058     0.056      0.616 r
  fifo_depth16_inst_core1/n24 (net)             5        0.004               0.000      0.616 r
  fifo_depth16_inst_core1/U62/ZN (CKND2D0)                         0.041     0.036      0.652 f
  fifo_depth16_inst_core1/n23 (net)             3        0.002               0.000      0.652 f
  fifo_depth16_inst_core1/U29/ZN (OAI21D0)                         0.062     0.033      0.685 r
  fifo_depth16_inst_core1/n30 (net)             2        0.002               0.000      0.685 r
  fifo_depth16_inst_core1/U34/ZN (AOI32D0)                         0.046     0.037      0.721 f
  fifo_depth16_inst_core1/n32 (net)             1        0.001               0.000      0.721 f
  fifo_depth16_inst_core1/U33/ZN (OAI31D0)                         0.082     0.034      0.755 r
  fifo_depth16_inst_core1/n200 (net)            1        0.001               0.000      0.755 r
  fifo_depth16_inst_core1/rd_ptr_reg_4_/D (DFD1)                   0.082     0.000      0.755 r
  data arrival time                                                                     0.755

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/rd_ptr_reg_4_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.755
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.217


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U3/ZN (INR2D0)                           0.061     0.052      0.560 r
  fifo_depth16_inst_core1/o_empty (net)         2        0.002               0.000      0.560 r
  fifo_depth16_inst_core1/U21/ZN (IND3D0)                          0.058     0.056      0.616 r
  fifo_depth16_inst_core1/n24 (net)             5        0.004               0.000      0.616 r
  fifo_depth16_inst_core1/U28/ZN (INVD0)                           0.029     0.027      0.643 f
  fifo_depth16_inst_core1/n31 (net)             3        0.002               0.000      0.643 f
  fifo_depth16_inst_core1/U22/ZN (CKND2D0)                         0.035     0.027      0.670 r
  fifo_depth16_inst_core1/n17 (net)             2        0.002               0.000      0.670 r
  fifo_depth16_inst_core1/U23/ZN (CKND2D0)                         0.034     0.026      0.696 f
  fifo_depth16_inst_core1/n40 (net)             2        0.002               0.000      0.696 f
  fifo_depth16_inst_core1/U123/Z (AO22D0)                          0.029     0.064      0.760 f
  fifo_depth16_inst_core1/n204 (net)            1        0.001               0.000      0.760 f
  fifo_depth16_inst_core1/rd_ptr_reg_1_/D (DFD1)                   0.029     0.000      0.760 f
  data arrival time                                                                     0.760

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/rd_ptr_reg_1_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.012      0.988
  data required time                                                                    0.988
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.988
  data arrival time                                                                    -0.760
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.228


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U3/ZN (INR2D0)                           0.061     0.052      0.560 r
  fifo_depth16_inst_core1/o_empty (net)         2        0.002               0.000      0.560 r
  fifo_depth16_inst_core1/U21/ZN (IND3D0)                          0.058     0.056      0.616 r
  fifo_depth16_inst_core1/n24 (net)             5        0.004               0.000      0.616 r
  fifo_depth16_inst_core1/U62/ZN (CKND2D0)                         0.041     0.036      0.652 f
  fifo_depth16_inst_core1/n23 (net)             3        0.002               0.000      0.652 f
  fifo_depth16_inst_core1/U29/ZN (OAI21D0)                         0.062     0.033      0.685 r
  fifo_depth16_inst_core1/n30 (net)             2        0.002               0.000      0.685 r
  fifo_depth16_inst_core1/U35/ZN (MAOI22D0)                        0.049     0.062      0.746 r
  fifo_depth16_inst_core1/n201 (net)            1        0.001               0.000      0.746 r
  fifo_depth16_inst_core1/rd_ptr_reg_3_/D (DFD1)                   0.049     0.000      0.746 r
  data arrival time                                                                     0.746

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/rd_ptr_reg_3_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.746
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.230


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U53/ZN (AOI221D0)                        0.140     0.105      0.566 r
  fifo_depth16_inst_core2/n18 (net)             3        0.002               0.000      0.566 r
  fifo_depth16_inst_core2/U27/ZN (INVD0)                           0.043     0.029      0.596 f
  fifo_depth16_inst_core2/n8 (net)              2        0.002               0.000      0.596 f
  fifo_depth16_inst_core2/U57/ZN (OAI21D0)                         0.057     0.033      0.629 r
  fifo_depth16_inst_core2/n26 (net)             2        0.002               0.000      0.629 r
  fifo_depth16_inst_core2/U73/ZN (AOI32D0)                         0.054     0.036      0.665 f
  fifo_depth16_inst_core2/n28 (net)             1        0.001               0.000      0.665 f
  fifo_depth16_inst_core2/U31/ZN (OAI31D0)                         0.082     0.036      0.700 r
  fifo_depth16_inst_core2/n205 (net)            1        0.001               0.000      0.700 r
  fifo_depth16_inst_core2/wr_ptr_reg_4_/D (DFQD1)                  0.082     0.000      0.700 r
  data arrival time                                                                     0.700

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/wr_ptr_reg_4_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.028      0.972
  data required time                                                                    0.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.972
  data arrival time                                                                    -0.700
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.272


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U53/ZN (AOI221D0)                        0.140     0.105      0.566 r
  fifo_depth16_inst_core2/n18 (net)             3        0.002               0.000      0.566 r
  fifo_depth16_inst_core2/U27/ZN (INVD0)                           0.043     0.029      0.596 f
  fifo_depth16_inst_core2/n8 (net)              2        0.002               0.000      0.596 f
  fifo_depth16_inst_core2/U57/ZN (OAI21D0)                         0.057     0.033      0.629 r
  fifo_depth16_inst_core2/n26 (net)             2        0.002               0.000      0.629 r
  fifo_depth16_inst_core2/U58/ZN (MAOI22D0)                        0.049     0.061      0.690 r
  fifo_depth16_inst_core2/n206 (net)            1        0.001               0.000      0.690 r
  fifo_depth16_inst_core2/wr_ptr_reg_3_/D (DFD1)                   0.049     0.000      0.690 r
  data arrival time                                                                     0.690

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/wr_ptr_reg_3_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.690
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.286


  Startpoint: fifo_depth16_inst_core1/rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core1/rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_21 ZeroWireload  tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_1 ZeroWireload  tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_14 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core1/rd_ptr_reg_2_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core1/rd_ptr_reg_2_/Q (DFD1)                   0.239     0.210      0.210 f
  fifo_depth16_inst_core1/rd_ptr[2] (net)      39        0.063               0.000      0.210 f
  fifo_depth16_inst_core1/U49/ZN (AOI22D0)                         0.076     0.081      0.291 r
  fifo_depth16_inst_core1/n3 (net)              1        0.001               0.000      0.291 r
  fifo_depth16_inst_core1/U50/ZN (OAI221D0)                        0.096     0.056      0.347 f
  fifo_depth16_inst_core1/n4 (net)              1        0.001               0.000      0.347 f
  fifo_depth16_inst_core1/U51/ZN (AOI221D0)                        0.107     0.092      0.439 r
  fifo_depth16_inst_core1/n5 (net)              1        0.001               0.000      0.439 r
  fifo_depth16_inst_core1/U52/ZN (OAI221D0)                        0.088     0.069      0.507 f
  fifo_depth16_inst_core1/n12 (net)             2        0.002               0.000      0.507 f
  fifo_depth16_inst_core1/U3/ZN (INR2D0)                           0.061     0.052      0.560 r
  fifo_depth16_inst_core1/o_empty (net)         2        0.002               0.000      0.560 r
  fifo_depth16_inst_core1/U21/ZN (IND3D0)                          0.058     0.056      0.616 r
  fifo_depth16_inst_core1/n24 (net)             5        0.004               0.000      0.616 r
  fifo_depth16_inst_core1/U62/ZN (CKND2D0)                         0.041     0.036      0.652 f
  fifo_depth16_inst_core1/n23 (net)             3        0.002               0.000      0.652 f
  fifo_depth16_inst_core1/U37/ZN (OAI21D0)                         0.046     0.037      0.689 r
  fifo_depth16_inst_core1/n203 (net)            1        0.001               0.000      0.689 r
  fifo_depth16_inst_core1/rd_ptr_reg_0_/D (DFD1)                   0.046     0.000      0.689 r
  data arrival time                                                                     0.689

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core1/rd_ptr_reg_0_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.024      0.976
  data required time                                                                    0.976
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.976
  data arrival time                                                                    -0.689
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.288


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U53/ZN (AOI221D0)                        0.140     0.105      0.566 r
  fifo_depth16_inst_core2/n18 (net)             3        0.002               0.000      0.566 r
  fifo_depth16_inst_core2/U54/ZN (NR2D0)                           0.053     0.042      0.608 f
  fifo_depth16_inst_core2/n27 (net)             4        0.003               0.000      0.608 f
  fifo_depth16_inst_core2/U70/ZN (AOI21D0)                         0.063     0.045      0.654 r
  fifo_depth16_inst_core2/n38 (net)             2        0.002               0.000      0.654 r
  fifo_depth16_inst_core2/U122/ZN (OAI32D0)                        0.040     0.044      0.698 f
  fifo_depth16_inst_core2/n208 (net)            1        0.001               0.000      0.698 f
  fifo_depth16_inst_core2/wr_ptr_reg_1_/D (DFD1)                   0.040     0.000      0.698 f
  data arrival time                                                                     0.698

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/wr_ptr_reg_1_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.015      0.985
  data required time                                                                    0.985
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.985
  data arrival time                                                                    -0.698
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.288


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U53/ZN (AOI221D0)                        0.140     0.105      0.566 r
  fifo_depth16_inst_core2/n18 (net)             3        0.002               0.000      0.566 r
  fifo_depth16_inst_core2/U54/ZN (NR2D0)                           0.053     0.042      0.608 f
  fifo_depth16_inst_core2/n27 (net)             4        0.003               0.000      0.608 f
  fifo_depth16_inst_core2/U70/ZN (AOI21D0)                         0.063     0.045      0.654 r
  fifo_depth16_inst_core2/n38 (net)             2        0.002               0.000      0.654 r
  fifo_depth16_inst_core2/U32/ZN (OAI22D0)                         0.036     0.034      0.687 f
  fifo_depth16_inst_core2/n207 (net)            1        0.001               0.000      0.687 f
  fifo_depth16_inst_core2/wr_ptr_reg_2_/D (DFQD1)                  0.036     0.000      0.687 f
  data arrival time                                                                     0.687

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/wr_ptr_reg_2_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.014      0.986
  data required time                                                                    0.986
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.986
  data arrival time                                                                    -0.687
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: fifo_depth16_inst_core2/rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_core1)
  Endpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_9 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw24_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gplustc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core1 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/rd_ptr_reg_1_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/rd_ptr_reg_1_/Q (DFD1)                   0.183     0.179      0.179 f
  fifo_depth16_inst_core2/rd_ptr[1] (net)      32        0.048               0.000      0.179 f
  fifo_depth16_inst_core2/U49/ZN (AOI22D0)                         0.076     0.066      0.245 r
  fifo_depth16_inst_core2/n3 (net)              1        0.001               0.000      0.245 r
  fifo_depth16_inst_core2/U50/ZN (OAI221D0)                        0.094     0.056      0.301 f
  fifo_depth16_inst_core2/n4 (net)              1        0.001               0.000      0.301 f
  fifo_depth16_inst_core2/U51/ZN (AOI221D0)                        0.107     0.092      0.393 r
  fifo_depth16_inst_core2/n5 (net)              1        0.001               0.000      0.393 r
  fifo_depth16_inst_core2/U52/ZN (OAI221D0)                        0.088     0.069      0.462 f
  fifo_depth16_inst_core2/n12 (net)             2        0.002               0.000      0.462 f
  fifo_depth16_inst_core2/U53/ZN (AOI221D0)                        0.140     0.105      0.566 r
  fifo_depth16_inst_core2/n18 (net)             3        0.002               0.000      0.566 r
  fifo_depth16_inst_core2/U54/ZN (NR2D0)                           0.053     0.042      0.608 f
  fifo_depth16_inst_core2/n27 (net)             4        0.003               0.000      0.608 f
  fifo_depth16_inst_core2/U28/ZN (INVD0)                           0.037     0.034      0.642 r
  fifo_depth16_inst_core2/n39 (net)             3        0.002               0.000      0.642 r
  fifo_depth16_inst_core2/U55/ZN (AOI22D0)                         0.041     0.034      0.676 f
  fifo_depth16_inst_core2/n257 (net)            1        0.001               0.000      0.676 f
  fifo_depth16_inst_core2/wr_ptr_reg_0_/D (DFD1)                   0.041     0.000      0.676 f
  data arrival time                                                                     0.676

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                            0.000      1.000 r
  library setup time                                                        -0.015      0.985
  data required time                                                                    0.985
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.985
  data arrival time                                                                    -0.676
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.309


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U98/Z (OA22D0)                           0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n232 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_0_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_0_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U99/Z (OA22D0)                           0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n231 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_23_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_23_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U100/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n230 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_22_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_22_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U101/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n229 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_21_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_21_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U102/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n228 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_20_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_20_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U103/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n227 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_19_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_19_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U104/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n226 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_18_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_18_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U105/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n225 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_17_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_17_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U106/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n224 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_16_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_16_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U107/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n223 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_15_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_15_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U108/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n222 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_14_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_14_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U109/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n221 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_13_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_13_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U110/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n220 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_12_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_12_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U111/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n219 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_11_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_11_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U112/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n218 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_10_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_10_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U113/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n217 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_9_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_9_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U114/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n216 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_8_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_8_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U115/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n215 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_7_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_7_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U116/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n214 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_6_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_6_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U117/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n213 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_5_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_5_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U118/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n212 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_4_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_4_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U119/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n211 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_3_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_3_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U120/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n210 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_2_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_2_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q6_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U19/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n37 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U37/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n36 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U121/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n209 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q6_reg_1_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q6_reg_1_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U124/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n199 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_23_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_23_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U125/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n198 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_22_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_22_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U126/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n197 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_21_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_21_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U127/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n196 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_20_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_20_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U128/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n195 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_19_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_19_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U129/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n194 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_18_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_18_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U130/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n193 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_17_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U131/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n192 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_16_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U132/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n191 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_15_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U133/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n190 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_14_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U134/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n189 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_13_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U135/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n188 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_12_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U136/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n187 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_11_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U137/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n186 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_10_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U138/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n185 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_9_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U139/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n184 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_8_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U140/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n183 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_7_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U141/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n182 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_6_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U142/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n181 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_5_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U143/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n180 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_4_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U144/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n179 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_3_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U145/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n178 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_2_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U146/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n177 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_1_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q12_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U18/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n43 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U40/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n42 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U147/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n176 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q12_reg_0_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q12_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U178/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n145 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_17_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_17_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U179/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n144 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_16_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_16_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U180/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n143 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_15_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_15_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U181/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n142 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_14_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_14_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U182/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n141 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_13_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_13_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U183/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n140 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_12_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_12_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U184/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n139 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_11_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_11_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U185/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n138 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_10_/D (DFQD1)                    0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_10_/CP (DFQD1)                             0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U186/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n137 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_9_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_9_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U187/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n136 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_8_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_8_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U188/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n135 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_7_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_7_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U189/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n134 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_6_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_6_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U190/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n133 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_5_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_5_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U191/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n132 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_4_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_4_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U192/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n131 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_3_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_3_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U193/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n130 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_2_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_2_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U194/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n129 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_1_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_1_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q14_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U69/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n48 (net)             4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U12/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n51 (net)            25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U39/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n50 (net)            24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U195/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n128 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q14_reg_0_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q14_reg_0_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_23_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U220/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n103 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_23_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_23_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_22_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U221/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n102 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_22_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_22_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_21_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U222/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n101 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_21_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_21_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_20_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U223/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n100 (net)            1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_20_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_20_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_19_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U224/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n99 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_19_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_19_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_18_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U225/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n98 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_18_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_18_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_17_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U226/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n97 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_17_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_17_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_16_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U227/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n96 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_16_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_16_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_15_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U228/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n95 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_15_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_15_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_14_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U229/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n94 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_14_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_14_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_13_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U230/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n93 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_13_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_13_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_12_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U231/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n92 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_12_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_12_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_11_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U232/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n91 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_11_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_11_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U233/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n90 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_10_/D (DFQD1)                     0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_10_/CP (DFQD1)                              0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U234/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n89 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_9_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_9_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U235/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n88 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_8_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_8_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_7_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U236/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n87 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_7_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_7_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_6_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U237/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n86 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_6_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_6_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_5_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U238/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n85 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_5_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_5_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_4_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U239/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n84 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_4_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_4_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_3_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U240/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n83 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_3_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_3_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_2_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U241/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n82 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_2_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_2_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_1_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U242/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n81 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_1_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_1_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


  Startpoint: fifo_depth16_inst_core2/wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_core2)
  Endpoint: fifo_depth16_inst_core2/q4_reg_0_
            (rising edge-triggered flip-flop clocked by clk_core2)
  Path Group: clk_core2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gplustc
  fullchip           ZeroWireload          tcbn65gplustc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk_core2 (rise edge)                                                0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  fifo_depth16_inst_core2/wr_ptr_reg_0_/CP (DFD1)                  0.000     0.000      0.000 r
  fifo_depth16_inst_core2/wr_ptr_reg_0_/QN (DFD1)                  0.045     0.114      0.114 r
  fifo_depth16_inst_core2/n266 (net)            8        0.006               0.000      0.114 r
  fifo_depth16_inst_core2/U68/ZN (ND4D0)                           0.175     0.117      0.231 f
  fifo_depth16_inst_core2/n259 (net)            4        0.007               0.000      0.231 f
  fifo_depth16_inst_core2/U13/ZN (NR2XD0)                          0.209     0.153      0.384 r
  fifo_depth16_inst_core2/n261 (net)           25        0.018               0.000      0.384 r
  fifo_depth16_inst_core2/U36/ZN (INVD0)                           0.144     0.127      0.511 f
  fifo_depth16_inst_core2/n260 (net)           24        0.019               0.000      0.511 f
  fifo_depth16_inst_core2/U243/Z (OA22D0)                          0.030     0.078      0.589 f
  fifo_depth16_inst_core2/n80 (net)             1        0.001               0.000      0.589 f
  fifo_depth16_inst_core2/q4_reg_0_/D (DFQD1)                      0.030     0.000      0.589 f
  data arrival time                                                                     0.589

  clock clk_core2 (rise edge)                                                1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  fifo_depth16_inst_core2/q4_reg_0_/CP (DFQD1)                               0.000      1.000 r
  library setup time                                                        -0.013      0.987
  data required time                                                                    0.987
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.987
  data arrival time                                                                    -0.589
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.399


1
