The ZCU106 Evaluation Kit enables designers to jumpstart designs for video conferencing, surveillance, Advanced Driver Assisted Systems (ADAS) and streaming and encoding applications. This kit features a Zynq® UltraScale+™ MPSoC EV device and supports all major peripherals and interfaces, enabling development for a wide range of applications. The included ZU7EV device is equipped with a quad-core Arm® Cortex®-A53 applications processor, dual-core Cortex-R5 real-time processor, Mali™-400 MP2 graphics processing unit, 4KP60 capable H.264/H.265 video codec, and 16nm FinFET+ programmable logic.

xczu4cg-sfvc784-1LV-i is the target of https://github.com/phase4ground/dvb_fpga

ZCU106 Evaluation Board User Guide is https://www.xilinx.com/support/documentation/boards_and_kits/zcu106/ug1244-zcu106-eval-bd.pdf

Constraints file available from well-hidden link on Xilinx website. Found this in forum post: https://forums.xilinx.com/t5/Xilinx-Evaluation-Boards/ZCU106-Dev-Board-Master-Constraints-File-xdc/td-p/1085933

IP Integrator Guide is here: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_2/ug994-vivado-ip-subsystems.pdf

We might want to package this up with IP Integrator? 

Next, there's an example design (above constraints are correct for this example) at: https://www.xilinx.com/support/documentation/ip_documentation/v_hdmi_tx_ss/v3_1/pg235-v-hdmi-tx-ss.pdf#page=67
