{"vcs1":{"timestamp_begin":1731312158.719283653, "rt":1.74, "ut":0.46, "st":0.19}}
{"vcselab":{"timestamp_begin":1731312160.518194069, "rt":1.36, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1731312161.943441951, "rt":0.33, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731312158.142097692}
{"VCS_COMP_START_TIME": 1731312158.142097692}
{"VCS_COMP_END_TIME": 1731312163.844664399}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330448}}
{"stitch_vcselab": {"peak_mem": 231544}}
