{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "MicroBlaze:
Soft core processor that runs the
Audio DRM module firmware.",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (32KB) for audio DMA",
   comment_5: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_8: "Example Shared BRAM (8KB).
Addressable by both the MB and the Zynq.
Not used in the example design.
Could be used for a mailbox type protocol.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_5|comment_6|comment_7|comment_8|comment_9|comment_10|",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_5: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_8: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 650 -defaultsOSRD
preplace port vaux0 -pg 1 -y 1540 -defaultsOSRD
preplace port vaux1 -pg 1 -y 1560 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1660 -defaultsOSRD
preplace port ja0 -pg 1 -y 1500 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1680 -defaultsOSRD
preplace port vaux5 -pg 1 -y 1580 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 670 -defaultsOSRD
preplace port ja1 -pg 1 -y 1460 -defaultsOSRD
preplace port vaux6 -pg 1 -y 1600 -defaultsOSRD
preplace port ja2 -pg 1 -y 1480 -defaultsOSRD
preplace port vp_vn -pg 1 -y 1520 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1700 -defaultsOSRD
preplace port ja3 -pg 1 -y 1440 -defaultsOSRD
preplace port vaux8 -pg 1 -y 1620 -defaultsOSRD
preplace port clk50 -pg 1 -y 1080 -defaultsOSRD
preplace port vaux9 -pg 1 -y 1640 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 740 -defaultsOSRD
preplace inst share_blk_mem_gen_1 -pg 1 -lvl 8 -y 1200 -defaultsOSRD
preplace inst mb_dma_axi_bram_ctrl_0 -pg 1 -lvl 5 -y 380 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 1190 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 9 -y 1460 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -y 470 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 1280 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 7 -y 1620 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 9 -y 740 -defaultsOSRD
preplace inst int_axi_gpio_0 -pg 1 -lvl 7 -y 1280 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -y 1340 -defaultsOSRD
preplace inst dma_axi_bram_ctrl_1 -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst data_lmb_v10_1 -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 3 -y 640 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 110 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 1230 -defaultsOSRD
preplace inst data_lmb_bram_if_cntlr_1 -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst ins_lmb_v10_0 -pg 1 -lvl 4 -y 70 -defaultsOSRD
preplace inst ins_lmb_bram_if_cntlr_0 -pg 1 -lvl 5 -y 90 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -y 990 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst share_axi_bram_ctrl_0 -pg 1 -lvl 5 -y 920 -defaultsOSRD
preplace inst dma_blk_mem_gen_1 -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst share_axi_bram_ctrl_1 -pg 1 -lvl 7 -y 1120 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 4 -y 1090 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst fifo_count_axi_gpio_0 -pg 1 -lvl 5 -y 1080 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -y 1380 -defaultsOSRD
preplace netloc rgb_PWM_0_pwm 1 9 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 5 3 2220 1260 2630J 1190 NJ
preplace netloc microblaze_0_DLMB 1 3 1 1320
preplace netloc Vaux1_0_1 1 0 7 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc Vaux12_0_1 1 0 7 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc i2s_output_1_i2s_sclk 1 9 1 NJ
preplace netloc Vaux5_0_1 1 0 7 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 5 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 8 410 560 770J 500 1360 990 1730 840 2250 710 2660 760 NJ 760 N
preplace netloc mdm_0_Debug_SYS_Rst 1 0 3 30 580 NJ 580 760
preplace netloc xlconcat_2_dout 1 4 1 1780
preplace netloc axis_data_fifo_0_m_axis_tdata 1 6 3 NJ 1370 NJ 1370 3280
preplace netloc axi_bram_ctrl_1_BRAM_PORTA1 1 7 1 3010
preplace netloc i2s_output_1_i2s_sd 1 9 1 NJ
preplace netloc mb_dma_axi_bram_ctrl_0_BRAM_PORTA 1 5 2 NJ 380 2610
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 4 1 1740
preplace netloc mb_axi_mem_interconnect_0_M05_AXI 1 4 1 1720
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N
preplace netloc i2s_output_1_i2s_lrclk 1 9 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 6 1 2640
preplace netloc data_lmb_bram_if_cntlr_1_BRAM_PORT 1 5 1 2210
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 4 5 1750 600 NJ 600 NJ 600 NJ 600 3280J
preplace netloc processing_system7_0_DDR 1 5 5 NJ 650 NJ 650 NJ 650 NJ 650 NJ
preplace netloc Vaux0_0_1 1 0 7 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc clk_wiz_25M_clk_mb 1 1 4 450 210 790 210 1340J -10 1700
preplace netloc proc_sys_reset_1_mb_reset 1 2 2 800 430 1290
preplace netloc Vaux9_0_1 1 0 7 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc clk_wiz_25M_locked 1 0 5 20 680 N 680 780 730 1300 1300 1680
preplace netloc axis_data_fifo_0_axis_data_count 1 5 2 2200 1280 2610
preplace netloc xlconstant_1_dout 1 3 1 1350J
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 3 2 1300 0 1760
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 6 420 1330 NJ 1330 NJ 1330 1780J 1250 2190J 1270 2610
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 2210
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 4 1 1740
preplace netloc mb_axi_mem_interconnect_0_M06_AXI 1 1 4 450 970 NJ 970 NJ 970 1690
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 0 590 N 590 810 550 1310 1000 1770 1000 2200
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 5 1 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 6 1 2670
preplace netloc mdm_0_MBDEBUG_0 1 2 1 760
preplace netloc microblaze_0_M_AXI_IP 1 3 1 N
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 N
preplace netloc Conn 1 4 1 N
preplace netloc i2s_output_1_data_accepted 1 6 4 NJ 1350 NJ 1350 NJ 1350 3620
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 4 1 1710
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 5 400 550 780J 520 1330 1430 NJ 1430 2260
preplace netloc clk50_1 1 0 4 NJ 1080 NJ 1080 NJ 1080 1310
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 10 570 390 390 770 420 1350 980 1760 990 2230 720 2650 740 NJ 740 N
preplace netloc microblaze_0_ILMB 1 3 1 1310
preplace netloc Vp_Vn_0_1 1 0 7 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc Vaux13_0_1 1 0 7 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ
preplace netloc dma_axi_bram_ctrl_1_BRAM_PORTA 1 6 1 2610
preplace netloc xadc_wiz_0_ip2intc_irpt 1 3 5 1360 1500 NJ 1500 NJ 1500 2610J 1450 3010
preplace netloc mdm_0_M_AXI 1 2 2 NJ 260 1330
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 1 3 440 570 800J 530 1320
preplace netloc ps7_0_axi_periph_M05_AXI 1 6 1 2620
preplace netloc Conn1 1 4 1 N
preplace netloc clk_wiz_0_clk_out1 1 4 5 1690 1440 2270 1480 2680J 1430 NJ 1430 3270J
preplace netloc Vaux8_0_1 1 0 7 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 4 1 1750
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 2240
preplace netloc xlconstant_0_dout 1 3 1 1290J
preplace netloc axi_gpio_0_gpio_io_o 1 1 7 430 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 2670J 1360 3010
preplace netloc Vaux6_0_1 1 0 7 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc ins_lmb_bram_if_cntlr_0_BRAM_PORT 1 5 1 2210
preplace netloc i2s_output_1_i2s_mclk 1 9 1 NJ
preplace netloc Vaux15_0_1 1 0 7 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ
preplace netloc axi_intc_0_interrupt 1 2 1 750
preplace cgraphic comment_3 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_1 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_0 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_7 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_6 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_5 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_9 place top 0 10 textcolor 4 linecolor 3
preplace cgraphic comment_8 place top 0 10 textcolor 4 linecolor 3
levelinfo -pg 1 -20 210 600 1050 1540 1990 2440 2850 3140 3450 3650 -top -20 -bot 1790
",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_4: "",
   linktoobj_comment_5: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_8: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_4: "bd_design",
   linktotype_comment_5: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_8: "bd_design",
   linktotype_comment_9: "bd_design",
}
0
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_5",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_7: "comment_8",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}