Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 26 18:20:19 2022
| Host         : Dweegit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: CLK_SCALE/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.484        0.000                      0                   28        0.265        0.000                      0                   28        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.484        0.000                      0                   28        0.265        0.000                      0                   28        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.905%)  route 2.191ns (74.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.742     8.277    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.674    15.015    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
                         clock pessimism              0.305    15.320    
                         clock uncertainty           -0.035    15.285    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    14.761    CLK_SCALE/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.374%)  route 2.138ns (73.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.690     8.225    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.675    15.016    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[10]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    14.738    CLK_SCALE/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.374%)  route 2.138ns (73.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.690     8.225    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.675    15.016    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    14.738    CLK_SCALE/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.374%)  route 2.138ns (73.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.690     8.225    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.675    15.016    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[12]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    14.738    CLK_SCALE/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.374%)  route 2.138ns (73.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.690     8.225    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.675    15.016    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[9]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    14.738    CLK_SCALE/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.766ns (26.736%)  route 2.099ns (73.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.650     8.185    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.676    15.017    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[5]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    14.739    CLK_SCALE/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.766ns (26.736%)  route 2.099ns (73.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.650     8.185    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.676    15.017    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[6]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    14.739    CLK_SCALE/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.766ns (26.736%)  route 2.099ns (73.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.650     8.185    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.676    15.017    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    14.739    CLK_SCALE/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.766ns (26.736%)  route 2.099ns (73.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.650     8.185    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.676    15.017    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[8]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    14.739    CLK_SCALE/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 CLK_SCALE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.766ns (29.611%)  route 1.821ns (70.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.799     5.320    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  CLK_SCALE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 r  CLK_SCALE/counter_reg[13]/Q
                         net (fo=2, routed)           0.810     6.649    CLK_SCALE/counter[13]
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.773 f  CLK_SCALE/counter[13]_i_3/O
                         net (fo=1, routed)           0.638     7.411    CLK_SCALE/counter[13]_i_3_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  CLK_SCALE/counter[13]_i_1/O
                         net (fo=14, routed)          0.372     7.907    CLK_SCALE/counter[13]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.677    15.018    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[1]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y114         FDRE (Setup_fdre_C_R)       -0.524    14.740    CLK_SCALE/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  6.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.669     1.553    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  CLK_SCALE/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.842    CLK_SCALE/counter[11]
    SLICE_X6Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.952 r  CLK_SCALE/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.952    CLK_SCALE/data0[11]
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.941     2.069    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.134     1.687    CLK_SCALE/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  CLK_SCALE/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.843    CLK_SCALE/counter[7]
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.953 r  CLK_SCALE/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.953    CLK_SCALE/data0[7]
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.942     2.070    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/C
                         clock pessimism             -0.516     1.554    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.134     1.688    CLK_SCALE/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  CLK_SCALE/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.844    CLK_SCALE/counter[3]
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.954 r  CLK_SCALE/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.954    CLK_SCALE/data0[3]
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.943     2.071    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[3]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.134     1.688    CLK_SCALE/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  CLK_SCALE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.695 f  CLK_SCALE/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.875    CLK_SCALE/counter[0]
    SLICE_X7Y115         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  CLK_SCALE/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    CLK_SCALE/counter_0[0]
    SLICE_X7Y115         FDRE                                         r  CLK_SCALE/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.942     2.070    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  CLK_SCALE/counter_reg[0]/C
                         clock pessimism             -0.516     1.554    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.091     1.645    CLK_SCALE/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  CLK_SCALE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  CLK_SCALE/counter_reg[0]/Q
                         net (fo=3, routed)           0.133     1.828    CLK_SCALE/counter[0]
    SLICE_X6Y114         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.986 r  CLK_SCALE/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.986    CLK_SCALE/data0[1]
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.943     2.071    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[1]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.134     1.703    CLK_SCALE/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.669     1.553    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  CLK_SCALE/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.842    CLK_SCALE/counter[11]
    SLICE_X6Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.988 r  CLK_SCALE/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.988    CLK_SCALE/data0[12]
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.941     2.069    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[12]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.134     1.687    CLK_SCALE/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  CLK_SCALE/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.843    CLK_SCALE/counter[7]
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.989 r  CLK_SCALE/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.989    CLK_SCALE/data0[8]
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.942     2.070    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  CLK_SCALE/counter_reg[8]/C
                         clock pessimism             -0.516     1.554    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.134     1.688    CLK_SCALE/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  CLK_SCALE/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.844    CLK_SCALE/counter[3]
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.990 r  CLK_SCALE/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.990    CLK_SCALE/data0[4]
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.943     2.071    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[4]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.134     1.688    CLK_SCALE/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.325ns (70.923%)  route 0.133ns (29.077%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.670     1.554    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  CLK_SCALE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  CLK_SCALE/counter_reg[0]/Q
                         net (fo=3, routed)           0.133     1.828    CLK_SCALE/counter[0]
    SLICE_X6Y114         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.012 r  CLK_SCALE/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     2.012    CLK_SCALE/data0[2]
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.943     2.071    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  CLK_SCALE/counter_reg[2]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.134     1.703    CLK_SCALE/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CLK_SCALE/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SCALE/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.669     1.553    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  CLK_SCALE/counter_reg[10]/Q
                         net (fo=2, routed)           0.186     1.902    CLK_SCALE/counter[10]
    SLICE_X6Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.013 r  CLK_SCALE/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.013    CLK_SCALE/data0[10]
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.941     2.069    CLK_SCALE/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  CLK_SCALE/counter_reg[10]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.134     1.687    CLK_SCALE/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115   CLK_SCALE/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116   CLK_SCALE/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116   CLK_SCALE/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116   CLK_SCALE/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y117   CLK_SCALE/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114   CLK_SCALE/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114   CLK_SCALE/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114   CLK_SCALE/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114   CLK_SCALE/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   CLK_SCALE/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y117   CLK_SCALE/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114   CLK_SCALE/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114   CLK_SCALE/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114   CLK_SCALE/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114   CLK_SCALE/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y115   CLK_SCALE/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   CLK_SCALE/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116   CLK_SCALE/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y117   CLK_SCALE/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y117   CLK_SCALE/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114   CLK_SCALE/counter_reg[1]/C



