//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Jul 12 18:22:23 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g123m.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g4567.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_t12.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  clk42m
)
;
input clk215m;
input pll_lock;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  n218_6,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk42m;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input n218_6;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire ff_valid_6;
wire w_active_10;
wire w_active;
wire n49_7;
wire n63_10;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(n218_6),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_active_s2 (
    .F(w_active_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n49_s2.INIT=8'h0E;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n63_s4.INIT=16'hF0BB;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(clk42m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  n217_6,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output n217_6;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n217_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n217_7;
wire n232_6;
wire n224_6;
wire ff_wr_8;
wire n232_8;
wire n224_8;
wire n217_9;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n217_s1 (
    .F(n217_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam n217_s1.INIT=16'h1000;
  LUT4 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam ff_rdata_en_s4.INIT=16'h7000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[0]),
    .I2(w_led_green[0]),
    .I3(n224_6) 
);
defparam n133_s2.INIT=16'h0BBB;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(w_led_blue[0]),
    .I1(n232_6),
    .I2(w_led_red[0]),
    .I3(n217_4) 
);
defparam n133_s3.INIT=16'h0777;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n217_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n224_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n232_6) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_green[7]),
    .I3(n224_6) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(w_led_blue[7]),
    .I1(n232_6),
    .I2(w_led_red[7]),
    .I3(n217_4) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_led_blue[6]),
    .I1(n232_6),
    .I2(w_led_red[6]),
    .I3(n217_4) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_green[6]),
    .I3(n224_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n217_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n224_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n232_6) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n217_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n224_6) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n232_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_led_blue[4]),
    .I1(n232_6),
    .I2(w_led_red[4]),
    .I3(n217_4) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_green[4]),
    .I3(n224_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(w_led_blue[3]),
    .I1(n232_6),
    .I2(w_led_red[3]),
    .I3(n217_4) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_green[3]),
    .I3(n224_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT3 n217_s3 (
    .F(n217_6),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[4]) 
);
defparam n217_s3.INIT=8'h10;
  LUT3 n217_s4 (
    .F(n217_7),
    .I0(w_bus_address[3]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n217_s4.INIT=8'h01;
  LUT4 n232_s2 (
    .F(n232_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[0]),
    .I3(w_bus_address[1]) 
);
defparam n232_s2.INIT=16'h0800;
  LUT4 n224_s2 (
    .F(n224_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n224_s2.INIT=16'h0800;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n232_6) 
);
defparam n232_s3.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n224_6) 
);
defparam n224_s3.INIT=16'h8000;
  LUT4 n217_s5 (
    .F(n217_9),
    .I0(n217_4),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n217_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s5.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n232_8),
    .CLK(clk42m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  clk42m,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input clk42m;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n145_5;
wire n146_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n122_93;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_6;
wire n146_7;
wire n146_8;
wire n314_4;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n126_90;
wire n126_91;
wire n146_9;
wire ff_send_data_23_12;
wire n126_94;
wire n117_96;
wire n120_92;
wire n147_7;
wire n142_9;
wire n151_8;
wire n118_93;
wire ff_send_data_23_14;
wire n134_90;
wire n123_84;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n142_6),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0708;
  LUT3 n146_s2 (
    .F(n146_5),
    .I0(n146_6),
    .I1(n146_7),
    .I2(n146_8) 
);
defparam n146_s2.INIT=8'hF2;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n146_8),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT3 n118_s78 (
    .F(n118_90),
    .I0(n118_93),
    .I1(ff_state[4]),
    .I2(n117_96) 
);
defparam n118_s78.INIT=8'h14;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n118_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT2 n122_s81 (
    .F(n122_93),
    .I0(ff_state[0]),
    .I1(n118_93) 
);
defparam n122_s81.INIT=4'h1;
  LUT3 n134_s80 (
    .F(n134_86),
    .I0(n134_87),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n134_s80.INIT=8'hCA;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_7),
    .I1(n134_90),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_14),
    .I1(ff_send_data_23_10),
    .I2(ff_send_data_23_11),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_7) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n118_93),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n126_90),
    .I1(n126_91),
    .I2(n126_94),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'h3F40;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n126_90),
    .I1(ff_count[9]),
    .I2(n142_7),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h4F10;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[11]),
    .I1(n126_91),
    .I2(n126_94) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n142_s3 (
    .F(n142_6),
    .I0(n138_6),
    .I1(n146_7) 
);
defparam n142_s3.INIT=4'h4;
  LUT3 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(n126_94) 
);
defparam n142_s4.INIT=8'h10;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n145_s3.INIT=16'h0001;
  LUT2 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n145_s4.INIT=4'h1;
  LUT3 n146_s3 (
    .F(n146_6),
    .I0(ff_count[4]),
    .I1(n145_6),
    .I2(ff_count[5]) 
);
defparam n146_s3.INIT=8'hB4;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(n126_91),
    .I1(n145_6),
    .I2(n146_9),
    .I3(n126_90) 
);
defparam n146_s4.INIT=16'h8000;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(n138_6),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n146_s5.INIT=8'h10;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT4 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n134_s81.INIT=16'hFE01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n145_7),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT3 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n117_94) 
);
defparam ff_send_data_23_s6.INIT=8'hE7;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n126_s82.INIT=8'h01;
  LUT4 n126_s83 (
    .F(n126_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n126_s83.INIT=16'h0001;
  LUT3 n146_s6 (
    .F(n146_9),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]) 
);
defparam n146_s6.INIT=8'h01;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n126_s85 (
    .F(n126_94),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n126_s85.INIT=16'h0002;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[4]),
    .I3(n145_6) 
);
defparam n147_s3.INIT=16'h0BB0;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[9]),
    .I3(n142_7) 
);
defparam n142_s5.INIT=16'h0BB0;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n134_90),
    .I3(n146_7) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n118_s80 (
    .F(n118_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n119_92) 
);
defparam n118_s80.INIT=16'hFE00;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(n126_91),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam ff_send_data_23_s8.INIT=16'h0002;
  LUT4 n134_s83 (
    .F(n134_90),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n134_s83.INIT=16'h1500;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_93),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_9),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_7),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_cpu_interface (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  n217_6,
  w_bus_ioreq,
  w_g4567_vram_valid,
  w_g123m_vram_valid,
  w_t12_vram_valid,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_h_count,
  w_cpu_vram_write,
  reg_display_on,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n218_6,
  ff_vram_valid_8,
  ff_vram_valid_10,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_backdrop_color,
  reg_vertical_offset,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input n217_6;
input w_bus_ioreq;
input w_g4567_vram_valid;
input w_g123m_vram_valid;
input w_t12_vram_valid;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [2:0] w_h_count;
output w_cpu_vram_write;
output reg_display_on;
output reg_50hz_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n218_6;
output ff_vram_valid_8;
output ff_vram_valid_10;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_vertical_offset;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1368_3;
wire n1372_4;
wire n1366_4;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n1527_3;
wire n1534_3;
wire n1541_3;
wire n1544_3;
wire n1552_3;
wire n1582_3;
wire n815_3;
wire n820_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire n856_3;
wire n1664_4;
wire ff_palette_g_2_5;
wire ff_register_write_8;
wire ff_vram_valid_6;
wire ff_busy_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n857_8;
wire n917_6;
wire n218_5;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n283_4;
wire n284_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n290_4;
wire n1524_4;
wire n293_4;
wire n294_4;
wire n295_4;
wire n1527_4;
wire n1552_4;
wire n1572_4;
wire n1629_4;
wire n820_4;
wire n853_4;
wire n855_4;
wire n1425_5;
wire n1425_6;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire n218_7;
wire n279_5;
wire n280_5;
wire n285_5;
wire n293_5;
wire n279_6;
wire n1524_7;
wire n1629_6;
wire n285_7;
wire n289_6;
wire n854_6;
wire n1425_8;
wire n917_9;
wire n1541_6;
wire n1572_6;
wire n1524_9;
wire n125_12;
wire ff_register_write;
wire w_cpu_vram_valid;
wire ff_busy;
wire ff_2nd_access;
wire ff_vram_address_inc;
wire n68_5;
wire n113_8;
wire n136_8;
wire [7:0] ff_1st_byte;
wire [5:0] ff_register_num;
wire [0:0] ff_color_palette_address;
wire VCC;
wire GND;
  LUT4 n218_s1 (
    .F(n1368_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n218_5),
    .I3(n218_6) 
);
defparam n218_s1.INIT=16'h8000;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3) 
);
defparam n1372_s1.INIT=8'h80;
  LUT2 n1366_s1 (
    .F(n1366_4),
    .I0(ff_2nd_access),
    .I1(n1368_3) 
);
defparam n1366_s1.INIT=4'h4;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(w_bus_wdata[5]),
    .I1(n279_4),
    .I2(ff_vram_address_inc) 
);
defparam n279_s0.INIT=8'hCA;
  LUT4 n280_s0 (
    .F(n280_3),
    .I0(w_bus_wdata[4]),
    .I1(w_cpu_vram_address[12]),
    .I2(n280_4),
    .I3(ff_vram_address_inc) 
);
defparam n280_s0.INIT=16'h3CAA;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(w_bus_wdata[3]),
    .I1(n281_4),
    .I2(ff_vram_address_inc) 
);
defparam n281_s0.INIT=8'hCA;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n282_4),
    .I3(ff_vram_address_inc) 
);
defparam n282_s0.INIT=16'h3CAA;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(w_bus_wdata[1]),
    .I1(n283_4),
    .I2(ff_vram_address_inc) 
);
defparam n283_s0.INIT=8'hCA;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(w_bus_wdata[0]),
    .I1(n284_4),
    .I2(ff_vram_address_inc) 
);
defparam n284_s0.INIT=8'hCA;
  LUT4 n285_s0 (
    .F(n285_3),
    .I0(ff_1st_byte[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(ff_vram_address_inc) 
);
defparam n285_s0.INIT=16'h3CAA;
  LUT3 n286_s0 (
    .F(n286_3),
    .I0(ff_1st_byte[6]),
    .I1(n286_4),
    .I2(ff_vram_address_inc) 
);
defparam n286_s0.INIT=8'hCA;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(ff_1st_byte[5]),
    .I1(n287_4),
    .I2(ff_vram_address_inc) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(ff_1st_byte[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(ff_vram_address_inc) 
);
defparam n288_s0.INIT=16'h3CAA;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(ff_1st_byte[3]),
    .I1(n289_6),
    .I2(ff_vram_address_inc) 
);
defparam n289_s0.INIT=8'hCA;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(ff_1st_byte[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n290_4),
    .I3(ff_vram_address_inc) 
);
defparam n290_s0.INIT=16'h3CAA;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_1st_byte[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n291_s0.INIT=16'h3CAA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(ff_1st_byte[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n292_s0.INIT=8'h3A;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[16]),
    .I2(n293_4),
    .I3(ff_vram_address_inc) 
);
defparam n293_s0.INIT=16'h3CAA;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(w_bus_wdata[1]),
    .I1(w_cpu_vram_address[15]),
    .I2(n294_4),
    .I3(ff_vram_address_inc) 
);
defparam n294_s0.INIT=16'h3CAA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_bus_wdata[0]),
    .I1(n295_4),
    .I2(ff_vram_address_inc) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[0]),
    .I2(n1527_4) 
);
defparam n1527_s0.INIT=8'h40;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1534_s0.INIT=8'h40;
  LUT4 n1541_s0 (
    .F(n1541_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[1]),
    .I3(n1541_6) 
);
defparam n1541_s0.INIT=16'h1000;
  LUT3 n1544_s0 (
    .F(n1544_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1544_s0.INIT=8'h80;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[2]),
    .I2(n1524_4),
    .I3(n1552_4) 
);
defparam n1552_s0.INIT=16'h4000;
  LUT4 n1582_s0 (
    .F(n1582_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[0]),
    .I3(n1541_6) 
);
defparam n1582_s0.INIT=16'h1000;
  LUT3 n815_s0 (
    .F(n815_3),
    .I0(n1629_4),
    .I1(n1524_7),
    .I2(n820_3) 
);
defparam n815_s0.INIT=8'hF8;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n820_4),
    .I3(n218_6) 
);
defparam n820_s0.INIT=16'h8000;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(ff_1st_byte[3]),
    .I1(w_palette_num[3]),
    .I2(n853_4),
    .I3(ff_register_write) 
);
defparam n853_s0.INIT=16'hAA3C;
  LUT3 n854_s0 (
    .F(n854_3),
    .I0(n854_6),
    .I1(ff_1st_byte[2]),
    .I2(ff_register_write) 
);
defparam n854_s0.INIT=8'hCA;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(ff_1st_byte[1]),
    .I1(w_palette_num[1]),
    .I2(n855_4),
    .I3(ff_register_write) 
);
defparam n855_s0.INIT=16'hAA3C;
  LUT4 n856_s0 (
    .F(n856_3),
    .I0(ff_1st_byte[0]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(ff_register_write) 
);
defparam n856_s0.INIT=16'hAA3C;
  LUT2 n1664_s1 (
    .F(n1664_4),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam n1664_s1.INIT=4'h4;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1425_5),
    .I1(n218_6),
    .I2(ff_vram_valid_10),
    .I3(n1425_6) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cpu_vram_rdata_en),
    .I1(n218_6),
    .I2(n1425_5),
    .I3(ff_vram_address_inc) 
);
defparam ff_busy_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1541_6),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_16_s3.INIT=16'h0F88;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1368_3),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n820_3),
    .I1(ff_color_palette_address[0]),
    .I2(ff_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT2 n857_s3 (
    .F(n857_8),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]) 
);
defparam n857_s3.INIT=4'h1;
  LUT3 n917_s1 (
    .F(n917_6),
    .I0(n218_6),
    .I1(n917_9),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n917_s1.INIT=8'hF8;
  LUT2 n218_s2 (
    .F(n218_5),
    .I0(w_bus_address_1),
    .I1(w_bus_address_0) 
);
defparam n218_s2.INIT=4'h4;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(w_bus_address_6),
    .I1(w_bus_address_3),
    .I2(n217_6),
    .I3(n218_7) 
);
defparam n218_s3.INIT=16'h4000;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n279_5),
    .I2(w_cpu_vram_address[13]) 
);
defparam n279_s1.INIT=8'h78;
  LUT4 n280_s1 (
    .F(n280_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(n280_5) 
);
defparam n280_s1.INIT=16'h8000;
  LUT4 n281_s1 (
    .F(n281_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(n280_5),
    .I3(w_cpu_vram_address[11]) 
);
defparam n281_s1.INIT=16'h7F80;
  LUT4 n282_s1 (
    .F(n282_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n285_7) 
);
defparam n282_s1.INIT=16'h8000;
  LUT4 n283_s1 (
    .F(n283_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(w_cpu_vram_address[9]) 
);
defparam n283_s1.INIT=16'h7F80;
  LUT3 n284_s1 (
    .F(n284_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(w_cpu_vram_address[8]) 
);
defparam n284_s1.INIT=8'h78;
  LUT4 n286_s1 (
    .F(n286_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n286_s1.INIT=16'h7F80;
  LUT3 n287_s1 (
    .F(n287_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n288_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n287_s1.INIT=8'h78;
  LUT4 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n288_s1.INIT=16'h8000;
  LUT2 n290_s1 (
    .F(n290_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n290_s1.INIT=4'h8;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write) 
);
defparam n1524_s1.INIT=8'h10;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(n293_5) 
);
defparam n293_s1.INIT=16'h8000;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[7]),
    .I3(n279_5) 
);
defparam n294_s1.INIT=16'h8000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n295_s1.INIT=16'h7F80;
  LUT3 n1527_s1 (
    .F(n1527_4),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(n1524_4) 
);
defparam n1527_s1.INIT=8'h10;
  LUT2 n1552_s1 (
    .F(n1552_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]) 
);
defparam n1552_s1.INIT=4'h1;
  LUT4 n1572_s1 (
    .F(n1572_4),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[2]),
    .I3(ff_register_num[0]) 
);
defparam n1572_s1.INIT=16'h4000;
  LUT3 n1629_s1 (
    .F(n1629_4),
    .I0(ff_register_num[5]),
    .I1(ff_register_num[4]),
    .I2(ff_register_write) 
);
defparam n1629_s1.INIT=8'h40;
  LUT2 n820_s1 (
    .F(n820_4),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1) 
);
defparam n820_s1.INIT=4'h4;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[0]) 
);
defparam n853_s1.INIT=16'h8000;
  LUT2 n855_s1 (
    .F(n855_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[0]) 
);
defparam n855_s1.INIT=4'h8;
  LUT4 n1425_s2 (
    .F(n1425_5),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(w_cpu_vram_valid),
    .I3(w_bus_valid) 
);
defparam n1425_s2.INIT=16'h0100;
  LUT2 n1425_s3 (
    .F(n1425_6),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n1425_s3.INIT=4'h1;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_busy),
    .I1(ff_register_num[0]),
    .I2(ff_register_num[1]),
    .I3(ff_register_num[2]) 
);
defparam ff_vram_address_16_s4.INIT=16'h1000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=16'h0007;
  LUT4 n218_s4 (
    .F(n218_7),
    .I0(ff_busy),
    .I1(ff_register_write),
    .I2(w_bus_address_7),
    .I3(w_bus_ioreq) 
);
defparam n218_s4.INIT=16'h1000;
  LUT4 n279_s2 (
    .F(n279_5),
    .I0(n288_4),
    .I1(n285_5),
    .I2(n280_5),
    .I3(n279_6) 
);
defparam n279_s2.INIT=16'h8000;
  LUT3 n280_s2 (
    .F(n280_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]) 
);
defparam n280_s2.INIT=8'h80;
  LUT3 n285_s2 (
    .F(n285_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]) 
);
defparam n285_s2.INIT=8'h80;
  LUT2 n293_s2 (
    .F(n293_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n293_s2.INIT=4'h8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_h_count[1]),
    .I1(w_h_count[2]),
    .I2(w_cpu_vram_valid),
    .I3(w_h_count[0]) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n279_s3 (
    .F(n279_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]) 
);
defparam n279_s3.INIT=4'h8;
  LUT4 n1524_s3 (
    .F(n1524_7),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(ff_register_num[0]),
    .I3(ff_register_num[1]) 
);
defparam n1524_s3.INIT=16'h0001;
  LUT4 n1629_s2 (
    .F(n1629_6),
    .I0(n1572_4),
    .I1(ff_register_num[5]),
    .I2(ff_register_num[4]),
    .I3(ff_register_write) 
);
defparam n1629_s2.INIT=16'h2000;
  LUT4 n285_s3 (
    .F(n285_7),
    .I0(n288_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n285_s3.INIT=16'h8000;
  LUT4 n289_s2 (
    .F(n289_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n289_s2.INIT=16'h7F80;
  LUT4 n854_s2 (
    .F(n854_6),
    .I0(w_palette_num[1]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(w_palette_num[2]) 
);
defparam n854_s2.INIT=16'h7F80;
  LUT4 n1425_s4 (
    .F(n1425_8),
    .I0(n218_6),
    .I1(n1425_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1425_s4.INIT=16'h0008;
  LUT4 n917_s3 (
    .F(n917_9),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_bus_address_1),
    .I3(w_bus_address_0) 
);
defparam n917_s3.INIT=16'h0400;
  LUT4 n1541_s2 (
    .F(n1541_6),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[4]),
    .I2(ff_register_num[5]),
    .I3(ff_register_write) 
);
defparam n1541_s2.INIT=16'h0200;
  LUT4 n1572_s2 (
    .F(n1572_6),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1572_4) 
);
defparam n1572_s2.INIT=16'h1000;
  LUT4 n1524_s4 (
    .F(n1524_9),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1524_7) 
);
defparam n1524_s4.INIT=16'h1000;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam ff_vram_valid_s6.INIT=16'h0004;
  LUT4 n125_s6 (
    .F(n125_12),
    .I0(w_cpu_vram_write),
    .I1(ff_vram_valid_10),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n125_s6.INIT=16'h00F8;
  DFFCE ff_1st_byte_7_s0 (
    .Q(ff_1st_byte[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(ff_1st_byte[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(ff_1st_byte[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(ff_1st_byte[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(ff_1st_byte[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(ff_1st_byte[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(ff_1st_byte[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(ff_1st_byte[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n1368_3),
    .CLK(clk42m),
    .CE(ff_register_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(ff_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(ff_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(ff_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(ff_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(ff_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(ff_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n113_8),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n820_3),
    .CLK(clk42m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n917_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n136_8),
    .CLK(clk42m),
    .CE(ff_busy_8),
    .CLEAR(n36_6) 
);
defparam ff_busy_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n293_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n294_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n295_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n279_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n280_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n281_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n282_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n283_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n284_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n285_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n286_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n287_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n288_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n289_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n290_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n291_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n292_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[3]),
    .D(n853_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[2]),
    .D(n854_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[1]),
    .D(n855_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[0]),
    .D(n856_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(ff_color_palette_address[0]),
    .D(n857_8),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n68_5),
    .CLK(clk42m),
    .CE(n1368_3),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(ff_vram_address_inc),
    .D(n125_12),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  INV n68_s2 (
    .O(n68_5),
    .I(ff_2nd_access) 
);
  INV n113_s3 (
    .O(n113_8),
    .I(w_cpu_vram_valid) 
);
  INV n136_s3 (
    .O(n136_8),
    .I(ff_vram_address_inc) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk42m,
  n36_6,
  n83_10,
  ff_phase_2_7,
  n426_5,
  reg_212lines_mode,
  w_vs_end_8,
  reg_interlace_mode,
  reg_50hz_mode,
  reg_vertical_offset,
  ff_v_active,
  ff_h_active,
  w_h_count_end,
  ff_h_active_8,
  w_h_count_end_11,
  w_h_count_end_12,
  n109_8,
  n106_8,
  n27_8,
  w_screen_pos_y_Z_6_11,
  w_h_count_end_15,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_pixel_pos_y_Z
)
;
input clk42m;
input n36_6;
input n83_10;
input ff_phase_2_7;
input n426_5;
input reg_212lines_mode;
input w_vs_end_8;
input reg_interlace_mode;
input reg_50hz_mode;
input [7:0] reg_vertical_offset;
output ff_v_active;
output ff_h_active;
output w_h_count_end;
output ff_h_active_8;
output w_h_count_end_11;
output w_h_count_end_12;
output n109_8;
output n106_8;
output n27_8;
output w_screen_pos_y_Z_6_11;
output w_h_count_end_15;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [7:0] w_pixel_pos_y_Z;
wire n196_7;
wire ff_v_active_6;
wire n113_8;
wire n112_7;
wire n110_7;
wire n109_7;
wire n108_7;
wire n107_7;
wire n105_7;
wire n104_7;
wire n69_8;
wire n68_7;
wire n67_7;
wire n66_7;
wire n65_7;
wire n64_7;
wire n63_7;
wire n62_7;
wire n61_7;
wire n59_7;
wire n58_7;
wire n28_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n22_7;
wire n21_7;
wire n20_7;
wire n19_7;
wire ff_h_active_9;
wire ff_v_active_7;
wire n113_9;
wire n111_8;
wire n69_9;
wire n61_8;
wire n60_8;
wire n58_8;
wire n23_8;
wire n19_8;
wire n196_9;
wire ff_v_active_8;
wire ff_v_active_9;
wire n113_10;
wire n113_11;
wire n113_12;
wire n113_13;
wire n113_14;
wire n113_15;
wire n22_10;
wire n60_10;
wire n108_10;
wire n105_10;
wire n106_10;
wire n25_10;
wire n27_10;
wire n196_11;
wire n111_10;
wire n63_10;
wire n65_10;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n29_9;
wire w_screen_pos_y_Z_2_11;
wire [7:3] w_screen_pos_y_Z;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s7 (
    .F(w_h_count_end),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15) 
);
defparam w_h_count_end_s7.INIT=8'h80;
  LUT4 n196_s4 (
    .F(n196_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(n196_11) 
);
defparam n196_s4.INIT=16'h0100;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_8),
    .I0(ff_half_count[8]),
    .I1(ff_phase_2_7),
    .I2(n426_5),
    .I3(ff_h_active_9) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT3 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n196_7),
    .I2(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=8'hE0;
  LUT4 w_screen_pos_y_Z_5_s3 (
    .F(w_screen_pos_y_Z[5]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_5_s3.INIT=16'h01FE;
  LUT2 n113_s3 (
    .F(n113_8),
    .I0(w_v_count[0]),
    .I1(n113_9) 
);
defparam n113_s3.INIT=4'h1;
  LUT3 n112_s2 (
    .F(n112_7),
    .I0(n113_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n112_s2.INIT=8'h14;
  LUT4 n110_s2 (
    .F(n110_7),
    .I0(w_v_count[2]),
    .I1(n111_8),
    .I2(n113_9),
    .I3(w_v_count[3]) 
);
defparam n110_s2.INIT=16'h0708;
  LUT4 n109_s2 (
    .F(n109_7),
    .I0(n111_8),
    .I1(n109_8),
    .I2(n113_9),
    .I3(w_v_count[4]) 
);
defparam n109_s2.INIT=16'h0708;
  LUT3 n108_s2 (
    .F(n108_7),
    .I0(n113_9),
    .I1(w_v_count[5]),
    .I2(n108_10) 
);
defparam n108_s2.INIT=8'h14;
  LUT4 n107_s2 (
    .F(n107_7),
    .I0(w_v_count[5]),
    .I1(n108_10),
    .I2(n113_9),
    .I3(w_v_count[6]) 
);
defparam n107_s2.INIT=16'h0708;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(w_v_count[8]),
    .I1(n105_10) 
);
defparam n105_s2.INIT=4'h6;
  LUT4 n104_s2 (
    .F(n104_7),
    .I0(n105_10),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(n113_9) 
);
defparam n104_s2.INIT=16'h4878;
  LUT2 n69_s3 (
    .F(n69_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(n69_9) 
);
defparam n69_s3.INIT=4'h1;
  LUT3 n68_s2 (
    .F(n68_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n68_s2.INIT=8'h14;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n67_s2.INIT=16'h0708;
  LUT3 n66_s2 (
    .F(n66_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_phase_2_7) 
);
defparam n66_s2.INIT=8'h14;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n65_10) 
);
defparam n65_s2.INIT=8'h14;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(n65_10),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n64_s2.INIT=16'h0708;
  LUT3 n63_s2 (
    .F(n63_7),
    .I0(n69_9),
    .I1(ff_half_count[6]),
    .I2(n63_10) 
);
defparam n63_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(ff_half_count[6]),
    .I1(n63_10),
    .I2(n69_9),
    .I3(ff_half_count[7]) 
);
defparam n62_s2.INIT=16'h0708;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(n69_9),
    .I1(ff_half_count[8]),
    .I2(n61_8) 
);
defparam n61_s2.INIT=8'h14;
  LUT4 n59_s2 (
    .F(n59_7),
    .I0(ff_half_count[9]),
    .I1(n60_8),
    .I2(n69_9),
    .I3(ff_half_count[10]) 
);
defparam n59_s2.INIT=16'h0708;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(n69_9),
    .I1(ff_half_count[11]),
    .I2(n58_8) 
);
defparam n58_s2.INIT=8'h14;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(w_h_count[2]),
    .I1(n27_8),
    .I2(w_h_count_end),
    .I3(w_h_count[3]) 
);
defparam n26_s2.INIT=16'h0708;
  LUT3 n25_s2 (
    .F(n25_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n25_10) 
);
defparam n25_s2.INIT=8'h14;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(w_h_count[4]),
    .I1(n25_10),
    .I2(w_h_count[5]) 
);
defparam n24_s2.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n25_10),
    .I1(n23_8),
    .I2(w_h_count_end),
    .I3(w_h_count[6]) 
);
defparam n23_s2.INIT=16'h0708;
  LUT2 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[7]),
    .I1(n22_10) 
);
defparam n22_s2.INIT=4'h6;
  LUT4 n21_s2 (
    .F(n21_7),
    .I0(w_h_count[7]),
    .I1(n22_10),
    .I2(w_h_count_end),
    .I3(w_h_count[8]) 
);
defparam n21_s2.INIT=16'h0708;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n22_10),
    .I3(w_h_count[9]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n19_s2 (
    .F(n19_7),
    .I0(n22_10),
    .I1(n19_8),
    .I2(w_h_count_end),
    .I3(w_h_count[10]) 
);
defparam n19_s2.INIT=16'h0708;
  LUT2 w_screen_pos_y_Z_3_s4 (
    .F(w_screen_pos_y_Z[3]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam w_screen_pos_y_Z_3_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_4_s4 (
    .F(w_screen_pos_y_Z[4]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]) 
);
defparam w_screen_pos_y_Z_4_s4.INIT=8'hE1;
  LUT2 w_screen_pos_y_Z_6_s4 (
    .F(w_screen_pos_y_Z[6]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11) 
);
defparam w_screen_pos_y_Z_6_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_7_s4 (
    .F(w_screen_pos_y_Z[7]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_v_count[8]) 
);
defparam w_screen_pos_y_Z_7_s4.INIT=8'hE1;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[4]) 
);
defparam w_h_count_end_s8.INIT=8'h40;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[6]) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_9),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam ff_h_active_s4.INIT=16'h0001;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(reg_212lines_mode),
    .I1(n196_11),
    .I2(ff_v_active_8),
    .I3(ff_v_active_9) 
);
defparam ff_v_active_s3.INIT=16'hF400;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(n113_10),
    .I1(n113_11),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n113_s4.INIT=16'h0E00;
  LUT2 n111_s3 (
    .F(n111_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n111_s3.INIT=4'h8;
  LUT2 n109_s3 (
    .F(n109_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam n109_s3.INIT=4'h8;
  LUT2 n106_s3 (
    .F(n106_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n106_s3.INIT=4'h8;
  LUT4 n69_s4 (
    .F(n69_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_11),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_15) 
);
defparam n69_s4.INIT=16'h8000;
  LUT4 n61_s3 (
    .F(n61_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_phase_2_7),
    .I3(n426_5) 
);
defparam n61_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(ff_half_count[8]),
    .I1(n61_8) 
);
defparam n60_s3.INIT=4'h8;
  LUT4 n58_s3 (
    .F(n58_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n61_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT2 n27_s3 (
    .F(n27_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n27_s3.INIT=4'h8;
  LUT2 n23_s3 (
    .F(n23_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam n23_s3.INIT=4'h8;
  LUT3 n19_s3 (
    .F(n19_8),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]) 
);
defparam n19_s3.INIT=8'h80;
  LUT4 w_screen_pos_y_Z_6_s5 (
    .F(w_screen_pos_y_Z_6_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_6_s5.INIT=16'hFE00;
  LUT4 n196_s6 (
    .F(n196_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n196_s6.INIT=16'h0100;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(w_v_count[4]),
    .I1(n111_8),
    .I2(n106_8),
    .I3(n109_8) 
);
defparam ff_v_active_s4.INIT=16'h4000;
  LUT3 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]) 
);
defparam ff_v_active_s5.INIT=8'h40;
  LUT3 n113_s5 (
    .F(n113_10),
    .I0(n113_12),
    .I1(n113_13),
    .I2(w_vs_end_8) 
);
defparam n113_s5.INIT=8'h40;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(w_v_count[7]),
    .I1(n113_14),
    .I2(n106_8),
    .I3(n113_15) 
);
defparam n113_s6.INIT=16'h1000;
  LUT4 n113_s7 (
    .F(n113_12),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n113_s7.INIT=16'hEFF7;
  LUT3 n113_s8 (
    .F(n113_13),
    .I0(reg_50hz_mode),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]) 
);
defparam n113_s8.INIT=8'h10;
  LUT3 n113_s9 (
    .F(n113_14),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n113_s9.INIT=8'h07;
  LUT4 n113_s10 (
    .F(n113_15),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[4]) 
);
defparam n113_s10.INIT=16'h0100;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(n25_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n69_9),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n60_s4.INIT=16'h1444;
  LUT4 n108_s4 (
    .F(n108_10),
    .I0(w_v_count[4]),
    .I1(n111_8),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n108_s4.INIT=16'h8000;
  LUT4 n105_s4 (
    .F(n105_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n108_10) 
);
defparam n105_s4.INIT=16'h8000;
  LUT4 n106_s4 (
    .F(n106_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n108_10),
    .I3(w_v_count[7]) 
);
defparam n106_s4.INIT=16'h7F80;
  LUT4 n25_s4 (
    .F(n25_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n25_s4.INIT=16'h8000;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_15),
    .I0(w_h_count[5]),
    .I1(w_h_count[10]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam w_h_count_end_s11.INIT=16'h4000;
  LUT3 n27_s4 (
    .F(n27_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n27_s4.INIT=8'h6A;
  LUT4 n196_s7 (
    .F(n196_11),
    .I0(w_v_count[2]),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]),
    .I3(n196_9) 
);
defparam n196_s7.INIT=16'h8000;
  LUT4 n111_s4 (
    .F(n111_10),
    .I0(n113_9),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n111_s4.INIT=16'h1444;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n426_5) 
);
defparam n63_s4.INIT=16'h8000;
  LUT4 n65_s4 (
    .F(n65_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n65_s4.INIT=16'h8000;
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n20_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n21_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n22_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n23_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n24_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n25_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n26_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n27_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n28_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n29_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n58_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n59_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n60_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n61_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n62_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n63_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(n64_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(n65_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(n66_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(n67_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(n68_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(n69_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n104_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n105_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n106_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n107_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n108_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n109_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n110_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n111_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n112_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n113_8),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n196_7),
    .CLK(clk42m),
    .CE(ff_v_active_6),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n19_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active),
    .D(n83_10),
    .CLK(clk42m),
    .CE(ff_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_v_count[1]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_v_count[2]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_Z_2_11),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  INV n29_s4 (
    .O(n29_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_y_Z_2_s5 (
    .O(w_screen_pos_y_Z_2_11),
    .I(w_v_count[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_t12 (
  clk42m,
  n36_6,
  ff_phase_2_7,
  n574_4,
  w_screen_pos_y_Z_6_11,
  w_vs_end_7,
  ff_h_active_8,
  reg_display_on,
  ff_h_active,
  ff_v_active,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_t12_vram_valid,
  n282_16,
  n282_20,
  n83_10,
  w_t12_vram_address
)
;
input clk42m;
input n36_6;
input ff_phase_2_7;
input n574_4;
input w_screen_pos_y_Z_6_11;
input w_vs_end_7;
input ff_h_active_8;
input reg_display_on;
input ff_h_active;
input ff_v_active;
input [7:0] w_t12_vram_rdata;
input [16:9] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [2:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [9:5] w_v_count;
input [11:11] ff_half_count;
input [2:0] w_screen_pos_x_Z;
output w_t12_vram_valid;
output n282_16;
output n282_20;
output n83_10;
output [16:0] w_t12_vram_address;
wire w_pattern_name_7_2;
wire w_pattern_name_6_2;
wire w_pattern_name_5_2;
wire w_pattern_name_4_2;
wire w_pattern_name_3_2;
wire w_pattern_num_4_2;
wire w_pattern_num_3_2;
wire w_pattern_num_2_2;
wire w_pattern_num_1_2;
wire w_pattern_num_0_2;
wire n180_3;
wire n181_3;
wire n405_4;
wire ff_pos_x_4_8;
wire ff_vram_address_16_6;
wire n282_15;
wire n281_18;
wire n280_11;
wire n279_11;
wire n273_11;
wire n272_11;
wire n271_11;
wire n270_12;
wire n269_12;
wire n268_12;
wire n267_12;
wire n266_12;
wire n49_7;
wire n153_7;
wire n152_7;
wire n52_7;
wire n51_7;
wire n179_6;
wire n100_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n413_5;
wire n282_18;
wire n281_19;
wire n281_20;
wire n280_12;
wire n279_12;
wire n273_12;
wire n272_12;
wire n271_12;
wire n270_13;
wire n269_13;
wire n268_13;
wire n267_13;
wire n266_13;
wire n265_15;
wire n51_8;
wire n99_8;
wire n95_8;
wire n273_13;
wire n272_13;
wire n271_13;
wire n101_9;
wire n101_11;
wire n413_7;
wire n49_10;
wire n94_10;
wire n97_10;
wire n99_10;
wire n50_9;
wire n53_9;
wire n54_9;
wire n154_9;
wire n265_17;
wire n274_15;
wire n275_15;
wire n276_15;
wire n277_15;
wire n278_15;
wire n101_14;
wire w_pre_pattern_name_3_2;
wire w_pre_pattern_name_4_2;
wire w_pre_pattern_name_5_2;
wire w_pre_pattern_name_6_2;
wire w_pre_pattern_name_7_2;
wire w_pre_pattern_name_8_2;
wire w_pre_pattern_name_9_2;
wire w_pre_pattern_name_10_0_COUT;
wire w_color_9_2;
wire w_color_10_2;
wire w_color_11_2;
wire w_color_12_2;
wire w_color_13_2;
wire w_color_14_2;
wire w_color_15_2;
wire w_color_16_0_COUT;
wire n166_2;
wire n166_3;
wire n165_2;
wire n165_3;
wire n164_2;
wire n164_3;
wire n163_2;
wire n163_3;
wire n162_2;
wire n161_6;
wire w_pattern_name_8_3;
wire w_pattern_name_9_3;
wire w_pattern_name_10_3;
wire w_pattern_name_11_3;
wire w_pattern_name_12_3;
wire w_pattern_name_13_3;
wire n274_11;
wire n275_11;
wire n276_11;
wire n277_11;
wire n278_11;
wire [0:0] w_mode;
wire [16:8] w_color;
wire [7:0] ff_pos_y;
wire [7:0] ff_pattern_num0;
wire [7:0] ff_pattern_num1;
wire [5:0] ff_pos_x;
wire [2:0] ff_phase;
wire [10:3] w_pre_pattern_name;
wire [15:8] w_pattern_name;
wire VCC;
wire GND;
  LUT3 n274_s8 (
    .F(w_pattern_name_7_2),
    .I0(w_pre_pattern_name[6]),
    .I1(w_pre_pattern_name[7]),
    .I2(w_mode[0]) 
);
defparam n274_s8.INIT=8'hCA;
  LUT3 n275_s8 (
    .F(w_pattern_name_6_2),
    .I0(w_pre_pattern_name[5]),
    .I1(w_pre_pattern_name[6]),
    .I2(w_mode[0]) 
);
defparam n275_s8.INIT=8'hCA;
  LUT3 n276_s8 (
    .F(w_pattern_name_5_2),
    .I0(w_pre_pattern_name[4]),
    .I1(w_pre_pattern_name[5]),
    .I2(w_mode[0]) 
);
defparam n276_s8.INIT=8'hCA;
  LUT3 n277_s8 (
    .F(w_pattern_name_4_2),
    .I0(w_pre_pattern_name[3]),
    .I1(w_pre_pattern_name[4]),
    .I2(w_mode[0]) 
);
defparam n277_s8.INIT=8'hCA;
  LUT3 n278_s8 (
    .F(w_pattern_name_3_2),
    .I0(ff_pos_x[2]),
    .I1(w_pre_pattern_name[3]),
    .I2(w_mode[0]) 
);
defparam n278_s8.INIT=8'hCA;
  LUT3 n274_s9 (
    .F(w_pattern_num_4_2),
    .I0(ff_pattern_num0[4]),
    .I1(ff_pattern_num1[4]),
    .I2(ff_phase[0]) 
);
defparam n274_s9.INIT=8'hCA;
  LUT3 n275_s9 (
    .F(w_pattern_num_3_2),
    .I0(ff_pattern_num0[3]),
    .I1(ff_pattern_num1[3]),
    .I2(ff_phase[0]) 
);
defparam n275_s9.INIT=8'hCA;
  LUT3 n276_s9 (
    .F(w_pattern_num_2_2),
    .I0(ff_pattern_num0[2]),
    .I1(ff_pattern_num1[2]),
    .I2(ff_phase[0]) 
);
defparam n276_s9.INIT=8'hCA;
  LUT3 n277_s9 (
    .F(w_pattern_num_1_2),
    .I0(ff_pattern_num0[1]),
    .I1(ff_pattern_num1[1]),
    .I2(ff_phase[0]) 
);
defparam n277_s9.INIT=8'hCA;
  LUT3 n278_s9 (
    .F(w_pattern_num_0_2),
    .I0(ff_pattern_num0[0]),
    .I1(ff_pattern_num1[0]),
    .I2(ff_phase[0]) 
);
defparam n278_s9.INIT=8'hCA;
  LUT4 w_mode_0_s0 (
    .F(w_mode[0]),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_mode_0_s0.INIT=16'h0100;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(w_pre_pattern_name[10]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n180_s0.INIT=8'hAC;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(w_pre_pattern_name[8]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n181_s0.INIT=8'hCA;
  LUT3 w_color_8_s0 (
    .F(w_color[8]),
    .I0(w_pre_pattern_name[7]),
    .I1(w_pre_pattern_name[8]),
    .I2(w_mode[0]) 
);
defparam w_color_8_s0.INIT=8'hCA;
  LUT4 n405_s1 (
    .F(n405_4),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n574_4) 
);
defparam n405_s1.INIT=16'h1000;
  LUT4 ff_pos_x_4_s3 (
    .F(ff_pos_x_4_8),
    .I0(ff_phase_2_7),
    .I1(ff_phase[2]),
    .I2(n413_5),
    .I3(n83_10) 
);
defparam ff_pos_x_4_s3.INIT=16'hFF80;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n574_4) 
);
defparam ff_vram_address_16_s3.INIT=8'h7F;
  LUT3 n282_s9 (
    .F(n282_15),
    .I0(n282_16),
    .I1(n282_20),
    .I2(n282_18) 
);
defparam n282_s9.INIT=8'h80;
  LUT4 n281_s10 (
    .F(n281_18),
    .I0(n281_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n281_20),
    .I3(n574_4) 
);
defparam n281_s10.INIT=16'hC500;
  LUT4 n280_s5 (
    .F(n280_11),
    .I0(n280_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(ff_phase[1]),
    .I3(n574_4) 
);
defparam n280_s5.INIT=16'hCA00;
  LUT4 n279_s5 (
    .F(n279_11),
    .I0(n279_12),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_phase[1]),
    .I3(n574_4) 
);
defparam n279_s5.INIT=16'hCA00;
  LUT4 n273_s5 (
    .F(n273_11),
    .I0(n273_12),
    .I1(w_color[8]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n273_s5.INIT=16'hCA00;
  LUT4 n272_s5 (
    .F(n272_11),
    .I0(n272_12),
    .I1(w_color[9]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n272_s5.INIT=16'hCA00;
  LUT4 n271_s5 (
    .F(n271_11),
    .I0(n271_12),
    .I1(w_color[10]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n271_s5.INIT=16'hCA00;
  LUT4 n270_s6 (
    .F(n270_12),
    .I0(n270_13),
    .I1(w_color[11]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n270_s6.INIT=16'hCA00;
  LUT4 n269_s6 (
    .F(n269_12),
    .I0(n269_13),
    .I1(w_color[12]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n269_s6.INIT=16'hCA00;
  LUT4 n268_s6 (
    .F(n268_12),
    .I0(n268_13),
    .I1(w_color[13]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n268_s6.INIT=16'hCA00;
  LUT4 n267_s6 (
    .F(n267_12),
    .I0(n267_13),
    .I1(w_color[14]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n267_s6.INIT=16'hCA00;
  LUT4 n266_s6 (
    .F(n266_12),
    .I0(n266_13),
    .I1(w_color[15]),
    .I2(ff_phase[2]),
    .I3(n574_4) 
);
defparam n266_s6.INIT=16'hCA00;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_pos_x[4]),
    .I1(n49_10),
    .I2(n83_10),
    .I3(ff_pos_x[5]) 
);
defparam n49_s2.INIT=16'h0708;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(ff_phase[2]),
    .I1(n83_10),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n153_s2.INIT=16'h0130;
  LUT4 n152_s2 (
    .F(n152_7),
    .I0(ff_phase[1]),
    .I1(n83_10),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n152_s2.INIT=16'h0230;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n83_10),
    .I3(ff_pos_x[2]) 
);
defparam n52_s2.INIT=16'h0708;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(ff_pos_x[0]),
    .I1(n51_8),
    .I2(n83_10),
    .I3(ff_pos_x[3]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 n179_s1 (
    .F(n179_6),
    .I0(w_mode[0]),
    .I1(w_pre_pattern_name[10]) 
);
defparam n179_s1.INIT=4'h4;
  LUT3 n100_s2 (
    .F(n100_7),
    .I0(n101_11),
    .I1(ff_pos_y[1]),
    .I2(ff_pos_y[0]) 
);
defparam n100_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_pos_y[2]),
    .I1(n99_8),
    .I2(n101_11),
    .I3(ff_pos_y[3]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n101_11),
    .I1(ff_pos_y[4]),
    .I2(n97_10) 
);
defparam n97_s2.INIT=8'h14;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_pos_y[4]),
    .I1(n97_10),
    .I2(n101_11),
    .I3(ff_pos_y[5]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_10),
    .I1(n95_8),
    .I2(n101_11),
    .I3(ff_pos_y[6]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n101_11),
    .I1(ff_pos_y[7]),
    .I2(n94_10) 
);
defparam n94_s2.INIT=8'h14;
  LUT2 n413_s2 (
    .F(n413_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n413_s2.INIT=4'h4;
  LUT3 n282_s10 (
    .F(n282_16),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]) 
);
defparam n282_s10.INIT=8'h07;
  LUT4 n282_s12 (
    .F(n282_18),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n282_s12.INIT=16'h0D00;
  LUT4 n281_s11 (
    .F(n281_19),
    .I0(ff_pos_x[0]),
    .I1(w_mode[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n281_s11.INIT=16'h7077;
  LUT2 n281_s12 (
    .F(n281_20),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n281_s12.INIT=4'h4;
  LUT3 n280_s6 (
    .F(n280_12),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n280_s6.INIT=8'hCA;
  LUT3 n279_s6 (
    .F(n279_12),
    .I0(ff_pos_x[2]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n279_s6.INIT=8'hAC;
  LUT3 n273_s6 (
    .F(n273_12),
    .I0(w_pattern_name[8]),
    .I1(n273_13),
    .I2(ff_phase[1]) 
);
defparam n273_s6.INIT=8'hCA;
  LUT3 n272_s6 (
    .F(n272_12),
    .I0(w_pattern_name[9]),
    .I1(n272_13),
    .I2(ff_phase[1]) 
);
defparam n272_s6.INIT=8'hCA;
  LUT3 n271_s6 (
    .F(n271_12),
    .I0(w_pattern_name[10]),
    .I1(n271_13),
    .I2(ff_phase[1]) 
);
defparam n271_s6.INIT=8'hCA;
  LUT3 n270_s7 (
    .F(n270_13),
    .I0(w_pattern_name[11]),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(ff_phase[1]) 
);
defparam n270_s7.INIT=8'hCA;
  LUT3 n269_s7 (
    .F(n269_13),
    .I0(w_pattern_name[12]),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(ff_phase[1]) 
);
defparam n269_s7.INIT=8'hCA;
  LUT3 n268_s7 (
    .F(n268_13),
    .I0(w_pattern_name[13]),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(ff_phase[1]) 
);
defparam n268_s7.INIT=8'hCA;
  LUT3 n267_s7 (
    .F(n267_13),
    .I0(w_pattern_name[14]),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(ff_phase[1]) 
);
defparam n267_s7.INIT=8'hCA;
  LUT3 n266_s7 (
    .F(n266_13),
    .I0(w_pattern_name[15]),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(ff_phase[1]) 
);
defparam n266_s7.INIT=8'hCA;
  LUT4 n265_s7 (
    .F(n265_15),
    .I0(reg_pattern_generator_table_base[16]),
    .I1(ff_phase[1]),
    .I2(w_color[16]),
    .I3(ff_phase[2]) 
);
defparam n265_s7.INIT=16'h0F77;
  LUT2 n51_s3 (
    .F(n51_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n51_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_pos_y[1]),
    .I1(ff_pos_y[0]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[5]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n273_s7 (
    .F(n273_13),
    .I0(ff_pattern_num0[5]),
    .I1(ff_pattern_num1[5]),
    .I2(ff_phase[0]) 
);
defparam n273_s7.INIT=8'hCA;
  LUT3 n272_s7 (
    .F(n272_13),
    .I0(ff_pattern_num0[6]),
    .I1(ff_pattern_num1[6]),
    .I2(ff_phase[0]) 
);
defparam n272_s7.INIT=8'hCA;
  LUT3 n271_s7 (
    .F(n271_13),
    .I0(ff_pattern_num0[7]),
    .I1(ff_pattern_num1[7]),
    .I2(ff_phase[0]) 
);
defparam n271_s7.INIT=8'hCA;
  LUT4 n101_s4 (
    .F(n101_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(w_v_count[6]) 
);
defparam n101_s4.INIT=16'h0100;
  LUT4 n101_s5 (
    .F(n101_11),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_vs_end_7),
    .I3(n101_9) 
);
defparam n101_s5.INIT=16'h6000;
  LUT4 n413_s3 (
    .F(n413_7),
    .I0(ff_phase[2]),
    .I1(n574_4),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n413_s3.INIT=16'h0400;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n49_s4.INIT=16'h8000;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_pos_y[6]),
    .I1(n97_10),
    .I2(ff_pos_y[4]),
    .I3(ff_pos_y[5]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(ff_pos_y[2]),
    .I1(ff_pos_y[3]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(n101_11),
    .I1(ff_pos_y[2]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n99_s4.INIT=16'h1444;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[4]),
    .I3(n49_10) 
);
defparam n50_s3.INIT=16'h0BB0;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n53_s3.INIT=16'h0BB0;
  LUT3 n54_s3 (
    .F(n54_9),
    .I0(ff_pos_x[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n54_s3.INIT=8'h45;
  LUT3 n154_s3 (
    .F(n154_9),
    .I0(ff_phase[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n154_s3.INIT=8'h45;
  LUT4 n265_s8 (
    .F(n265_17),
    .I0(n265_15),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n265_s8.INIT=16'h0001;
  LUT4 n274_s7 (
    .F(n274_15),
    .I0(n274_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n274_s7.INIT=16'h0002;
  LUT4 n275_s7 (
    .F(n275_15),
    .I0(n275_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n275_s7.INIT=16'h0002;
  LUT4 n276_s7 (
    .F(n276_15),
    .I0(n276_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n276_s7.INIT=16'h0002;
  LUT4 n277_s7 (
    .F(n277_15),
    .I0(n277_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n277_s7.INIT=16'h0002;
  LUT4 n278_s7 (
    .F(n278_15),
    .I0(n278_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n278_s7.INIT=16'h0002;
  LUT4 n282_s13 (
    .F(n282_20),
    .I0(reg_display_on),
    .I1(n574_4),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n282_s13.INIT=16'h8000;
  LUT4 n101_s7 (
    .F(n101_14),
    .I0(n101_11),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_pos_y[0]) 
);
defparam n101_s7.INIT=16'hCF10;
  LUT2 n83_s6 (
    .F(n83_10),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8) 
);
defparam n83_s6.INIT=4'h4;
  DFFCE ff_pos_y_7_s0 (
    .Q(ff_pos_y[7]),
    .D(n94_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_6_s0 (
    .Q(ff_pos_y[6]),
    .D(n95_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_5_s0 (
    .Q(ff_pos_y[5]),
    .D(n96_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_4_s0 (
    .Q(ff_pos_y[4]),
    .D(n97_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_3_s0 (
    .Q(ff_pos_y[3]),
    .D(n98_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_2_s0 (
    .Q(ff_pos_y[2]),
    .D(n99_10),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_1_s0 (
    .Q(ff_pos_y[1]),
    .D(n100_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_7_s0 (
    .Q(ff_pattern_num0[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_6_s0 (
    .Q(ff_pattern_num0[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_5_s0 (
    .Q(ff_pattern_num0[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_4_s0 (
    .Q(ff_pattern_num0[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_3_s0 (
    .Q(ff_pattern_num0[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_2_s0 (
    .Q(ff_pattern_num0[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_1_s0 (
    .Q(ff_pattern_num0[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_0_s0 (
    .Q(ff_pattern_num0[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n413_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_7_s0 (
    .Q(ff_pattern_num1[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_6_s0 (
    .Q(ff_pattern_num1[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_5_s0 (
    .Q(ff_pattern_num1[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_4_s0 (
    .Q(ff_pattern_num1[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_3_s0 (
    .Q(ff_pattern_num1[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_2_s0 (
    .Q(ff_pattern_num1[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_1_s0 (
    .Q(ff_pattern_num1[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_0_s0 (
    .Q(ff_pattern_num1[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n405_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n50_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n51_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n52_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n53_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n54_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_phase_2_s1 (
    .Q(ff_phase[2]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_2_s1.INIT=1'b0;
  DFFCE ff_phase_1_s1 (
    .Q(ff_phase[1]),
    .D(n153_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_1_s1.INIT=1'b0;
  DFFCE ff_phase_0_s1 (
    .Q(ff_phase[0]),
    .D(n154_9),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_t12_vram_address[16]),
    .D(n265_17),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_t12_vram_address[15]),
    .D(n266_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_t12_vram_address[14]),
    .D(n267_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_t12_vram_address[13]),
    .D(n268_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_t12_vram_address[12]),
    .D(n269_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_t12_vram_address[11]),
    .D(n270_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_t12_vram_address[10]),
    .D(n271_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_t12_vram_address[9]),
    .D(n272_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_t12_vram_address[8]),
    .D(n273_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_t12_vram_address[7]),
    .D(n274_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_t12_vram_address[6]),
    .D(n275_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_t12_vram_address[5]),
    .D(n276_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_t12_vram_address[4]),
    .D(n277_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_t12_vram_address[3]),
    .D(n278_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_t12_vram_address[2]),
    .D(n279_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_t12_vram_address[1]),
    .D(n280_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_t12_vram_address[0]),
    .D(n281_18),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_t12_vram_valid),
    .D(n282_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFC ff_pos_y_0_s1 (
    .Q(ff_pos_y[0]),
    .D(n101_14),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_pos_y_0_s1.INIT=1'b0;
  ALU w_pre_pattern_name_3_s (
    .SUM(w_pre_pattern_name[3]),
    .COUT(w_pre_pattern_name_3_2),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pre_pattern_name_3_s.ALU_MODE=0;
  ALU w_pre_pattern_name_4_s (
    .SUM(w_pre_pattern_name[4]),
    .COUT(w_pre_pattern_name_4_2),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pre_pattern_name_3_2) 
);
defparam w_pre_pattern_name_4_s.ALU_MODE=0;
  ALU w_pre_pattern_name_5_s (
    .SUM(w_pre_pattern_name[5]),
    .COUT(w_pre_pattern_name_5_2),
    .I0(n166_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pre_pattern_name_4_2) 
);
defparam w_pre_pattern_name_5_s.ALU_MODE=0;
  ALU w_pre_pattern_name_6_s (
    .SUM(w_pre_pattern_name[6]),
    .COUT(w_pre_pattern_name_6_2),
    .I0(n165_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_5_2) 
);
defparam w_pre_pattern_name_6_s.ALU_MODE=0;
  ALU w_pre_pattern_name_7_s (
    .SUM(w_pre_pattern_name[7]),
    .COUT(w_pre_pattern_name_7_2),
    .I0(n164_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_6_2) 
);
defparam w_pre_pattern_name_7_s.ALU_MODE=0;
  ALU w_pre_pattern_name_8_s (
    .SUM(w_pre_pattern_name[8]),
    .COUT(w_pre_pattern_name_8_2),
    .I0(n163_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_7_2) 
);
defparam w_pre_pattern_name_8_s.ALU_MODE=0;
  ALU w_pre_pattern_name_9_s (
    .SUM(w_pre_pattern_name[9]),
    .COUT(w_pre_pattern_name_9_2),
    .I0(n162_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_8_2) 
);
defparam w_pre_pattern_name_9_s.ALU_MODE=0;
  ALU w_pre_pattern_name_10_s (
    .SUM(w_pre_pattern_name[10]),
    .COUT(w_pre_pattern_name_10_0_COUT),
    .I0(n161_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_9_2) 
);
defparam w_pre_pattern_name_10_s.ALU_MODE=0;
  ALU w_color_9_s (
    .SUM(w_color[9]),
    .COUT(w_color_9_2),
    .I0(reg_color_table_base[9]),
    .I1(n181_3),
    .I3(GND),
    .CIN(GND) 
);
defparam w_color_9_s.ALU_MODE=0;
  ALU w_color_10_s (
    .SUM(w_color[10]),
    .COUT(w_color_10_2),
    .I0(reg_color_table_base[10]),
    .I1(n180_3),
    .I3(GND),
    .CIN(w_color_9_2) 
);
defparam w_color_10_s.ALU_MODE=0;
  ALU w_color_11_s (
    .SUM(w_color[11]),
    .COUT(w_color_11_2),
    .I0(reg_color_table_base[11]),
    .I1(n179_6),
    .I3(GND),
    .CIN(w_color_10_2) 
);
defparam w_color_11_s.ALU_MODE=0;
  ALU w_color_12_s (
    .SUM(w_color[12]),
    .COUT(w_color_12_2),
    .I0(reg_color_table_base[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_11_2) 
);
defparam w_color_12_s.ALU_MODE=0;
  ALU w_color_13_s (
    .SUM(w_color[13]),
    .COUT(w_color_13_2),
    .I0(reg_color_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_12_2) 
);
defparam w_color_13_s.ALU_MODE=0;
  ALU w_color_14_s (
    .SUM(w_color[14]),
    .COUT(w_color_14_2),
    .I0(reg_color_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_13_2) 
);
defparam w_color_14_s.ALU_MODE=0;
  ALU w_color_15_s (
    .SUM(w_color[15]),
    .COUT(w_color_15_2),
    .I0(reg_color_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_14_2) 
);
defparam w_color_15_s.ALU_MODE=0;
  ALU w_color_16_s (
    .SUM(w_color[16]),
    .COUT(w_color_16_0_COUT),
    .I0(reg_color_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_15_2) 
);
defparam w_color_16_s.ALU_MODE=0;
  ALU n166_s (
    .SUM(n166_2),
    .COUT(n166_3),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_y[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n166_s.ALU_MODE=0;
  ALU n165_s (
    .SUM(n165_2),
    .COUT(n165_3),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[6]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n165_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_2),
    .COUT(n164_3),
    .I0(ff_pos_y[5]),
    .I1(ff_pos_y[7]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_2),
    .COUT(n163_3),
    .I0(ff_pos_y[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_2),
    .COUT(n161_6),
    .I0(ff_pos_y[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n162_s.ALU_MODE=0;
  ALU w_pattern_name_8_s (
    .SUM(w_pattern_name[8]),
    .COUT(w_pattern_name_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_color[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_8_s.ALU_MODE=0;
  ALU w_pattern_name_9_s (
    .SUM(w_pattern_name[9]),
    .COUT(w_pattern_name_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(n181_3),
    .I3(GND),
    .CIN(w_pattern_name_8_3) 
);
defparam w_pattern_name_9_s.ALU_MODE=0;
  ALU w_pattern_name_10_s (
    .SUM(w_pattern_name[10]),
    .COUT(w_pattern_name_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n180_3),
    .I3(GND),
    .CIN(w_pattern_name_9_3) 
);
defparam w_pattern_name_10_s.ALU_MODE=0;
  ALU w_pattern_name_11_s (
    .SUM(w_pattern_name[11]),
    .COUT(w_pattern_name_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n179_6),
    .I3(GND),
    .CIN(w_pattern_name_10_3) 
);
defparam w_pattern_name_11_s.ALU_MODE=0;
  ALU w_pattern_name_12_s (
    .SUM(w_pattern_name[12]),
    .COUT(w_pattern_name_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_11_3) 
);
defparam w_pattern_name_12_s.ALU_MODE=0;
  ALU w_pattern_name_13_s (
    .SUM(w_pattern_name[13]),
    .COUT(w_pattern_name_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_12_3) 
);
defparam w_pattern_name_13_s.ALU_MODE=0;
  ALU w_pattern_name_14_s (
    .SUM(w_pattern_name[14]),
    .COUT(w_pattern_name[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_13_3) 
);
defparam w_pattern_name_14_s.ALU_MODE=0;
  MUX2_LUT5 n274_s5 (
    .O(n274_11),
    .I0(w_pattern_name_7_2),
    .I1(w_pattern_num_4_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n275_s5 (
    .O(n275_11),
    .I0(w_pattern_name_6_2),
    .I1(w_pattern_num_3_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n276_s5 (
    .O(n276_11),
    .I0(w_pattern_name_5_2),
    .I1(w_pattern_num_2_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n277_s5 (
    .O(n277_11),
    .I0(w_pattern_name_4_2),
    .I1(w_pattern_num_1_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n278_s5 (
    .O(n278_11),
    .I0(w_pattern_name_3_2),
    .I1(w_pattern_num_0_2),
    .S0(ff_phase[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_t12 */
module vdp_timing_control_g123m (
  clk42m,
  n36_6,
  n1006_4,
  reg_display_on,
  n282_16,
  n282_20,
  n136_8,
  w_even_address_6_7,
  n363_20,
  n379_14,
  w_even_address_7_7,
  w_even_we_5,
  ff_h_active,
  ff_v_active,
  w_screen_pos_x_Z,
  w_g123m_vram_rdata,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_color_table_base,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_10,
  reg_backdrop_color,
  w_g123m_vram_valid,
  n559_4,
  ff_phase_2_7,
  n574_4,
  n574_5,
  n582_4,
  n426_5,
  n422_8,
  w_g123m_vram_address,
  w_g123m_display_color
)
;
input clk42m;
input n36_6;
input n1006_4;
input reg_display_on;
input n282_16;
input n282_20;
input n136_8;
input w_even_address_6_7;
input n363_20;
input n379_14;
input w_even_address_7_7;
input w_even_we_5;
input ff_h_active;
input ff_v_active;
input [5:0] w_screen_pos_x_Z;
input [7:0] w_g123m_vram_rdata;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_10;
input [3:0] reg_backdrop_color;
output w_g123m_vram_valid;
output n559_4;
output ff_phase_2_7;
output n574_4;
output n574_5;
output n582_4;
output n426_5;
output n422_8;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
wire n590_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n428_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n429_6;
wire n290_6;
wire n289_6;
wire n288_6;
wire n287_6;
wire n286_6;
wire n285_6;
wire n284_6;
wire n283_6;
wire n241_6;
wire n240_6;
wire n239_6;
wire n238_6;
wire n237_6;
wire n236_6;
wire n235_6;
wire n234_6;
wire n233_6;
wire n232_6;
wire n231_6;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_21;
wire n422_4;
wire n241_7;
wire n241_8;
wire n240_7;
wire n239_7;
wire n239_8;
wire n238_7;
wire n238_8;
wire n237_8;
wire n236_7;
wire n235_7;
wire n235_8;
wire n234_7;
wire n234_8;
wire n233_7;
wire n233_8;
wire n232_7;
wire n232_8;
wire n231_7;
wire n231_8;
wire n230_7;
wire n230_8;
wire n229_7;
wire n229_8;
wire n228_7;
wire n228_8;
wire n227_7;
wire n226_7;
wire n225_7;
wire ff_vram_valid_7;
wire n224_22;
wire n241_9;
wire n241_10;
wire n241_11;
wire n240_9;
wire n240_10;
wire n239_9;
wire n239_10;
wire n238_9;
wire n237_9;
wire n235_9;
wire n235_10;
wire n234_9;
wire n234_10;
wire n233_9;
wire n233_10;
wire n232_9;
wire n232_10;
wire n231_9;
wire n231_10;
wire n230_9;
wire n230_10;
wire n229_9;
wire n229_10;
wire n228_9;
wire n227_8;
wire n226_8;
wire n225_8;
wire n230_11;
wire n229_11;
wire n240_12;
wire n237_11;
wire ff_vram_valid_9;
wire n582_6;
wire n464_5;
wire n463_5;
wire n462_5;
wire n461_5;
wire n460_5;
wire n459_5;
wire n458_5;
wire n457_6;
wire n425_6;
wire n424_6;
wire n423_6;
wire n422_10;
wire n605_5;
wire n426_7;
wire [7:0] ff_pattern_num;
wire [7:0] ff_next_pattern;
wire [7:0] ff_next_color;
wire [7:0] ff_pattern;
wire [7:0] ff_color;
wire VCC;
wire GND;
  LUT4 n590_s0 (
    .F(n590_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n574_4) 
);
defparam n590_s0.INIT=16'h1000;
  LUT3 n400_s2 (
    .F(n559_4),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n400_s2.INIT=8'h40;
  LUT4 n422_s0 (
    .F(n422_3),
    .I0(ff_next_pattern[7]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n422_10) 
);
defparam n422_s0.INIT=16'hFFE0;
  LUT4 n423_s0 (
    .F(n423_3),
    .I0(ff_next_pattern[6]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n423_6) 
);
defparam n423_s0.INIT=16'hFFE0;
  LUT4 n424_s0 (
    .F(n424_3),
    .I0(ff_next_pattern[5]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n424_6) 
);
defparam n424_s0.INIT=16'hFFE0;
  LUT4 n425_s0 (
    .F(n425_3),
    .I0(ff_next_pattern[4]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n425_6) 
);
defparam n425_s0.INIT=16'hFFE0;
  LUT4 n426_s0 (
    .F(n426_3),
    .I0(ff_next_pattern[3]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[2]) 
);
defparam n426_s0.INIT=16'h8F88;
  LUT4 n427_s0 (
    .F(n427_3),
    .I0(ff_next_pattern[2]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[1]) 
);
defparam n427_s0.INIT=16'h8F88;
  LUT4 n428_s0 (
    .F(n428_3),
    .I0(ff_next_pattern[1]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[0]) 
);
defparam n428_s0.INIT=16'h8F88;
  LUT3 n495_s3 (
    .F(ff_phase_2_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n495_s3.INIT=8'h80;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern[7]) 
);
defparam n496_s0.INIT=8'hAC;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern[7]) 
);
defparam n497_s0.INIT=8'hCA;
  LUT3 n498_s0 (
    .F(n498_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern[7]) 
);
defparam n498_s0.INIT=8'hCA;
  LUT3 n499_s0 (
    .F(n499_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern[7]) 
);
defparam n499_s0.INIT=8'hCA;
  LUT2 n429_s1 (
    .F(n429_6),
    .I0(ff_next_pattern[0]),
    .I1(n426_7) 
);
defparam n429_s1.INIT=4'h8;
  LUT2 n290_s1 (
    .F(n290_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[0]) 
);
defparam n290_s1.INIT=4'h8;
  LUT2 n289_s1 (
    .F(n289_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[1]) 
);
defparam n289_s1.INIT=4'h8;
  LUT2 n288_s1 (
    .F(n288_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[2]) 
);
defparam n288_s1.INIT=4'h8;
  LUT2 n287_s1 (
    .F(n287_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[3]) 
);
defparam n287_s1.INIT=4'h8;
  LUT2 n286_s1 (
    .F(n286_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[4]) 
);
defparam n286_s1.INIT=4'h8;
  LUT2 n285_s1 (
    .F(n285_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[5]) 
);
defparam n285_s1.INIT=4'h8;
  LUT2 n284_s1 (
    .F(n284_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[6]) 
);
defparam n284_s1.INIT=4'h8;
  LUT2 n283_s1 (
    .F(n283_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[7]) 
);
defparam n283_s1.INIT=4'h8;
  LUT3 n241_s1 (
    .F(n241_6),
    .I0(n241_7),
    .I1(n241_8),
    .I2(n574_4) 
);
defparam n241_s1.INIT=8'hD0;
  LUT4 n240_s1 (
    .F(n240_6),
    .I0(n240_7),
    .I1(n582_4),
    .I2(n240_12),
    .I3(n574_4) 
);
defparam n240_s1.INIT=16'h8F00;
  LUT4 n239_s1 (
    .F(n239_6),
    .I0(n239_7),
    .I1(n582_4),
    .I2(n239_8),
    .I3(n574_4) 
);
defparam n239_s1.INIT=16'h8F00;
  LUT4 n238_s1 (
    .F(n238_6),
    .I0(n238_7),
    .I1(ff_pattern_num[0]),
    .I2(n238_8),
    .I3(n574_4) 
);
defparam n238_s1.INIT=16'h4F00;
  LUT3 n237_s1 (
    .F(n237_6),
    .I0(n237_11),
    .I1(n237_8),
    .I2(n574_4) 
);
defparam n237_s1.INIT=8'hD0;
  LUT4 n236_s1 (
    .F(n236_6),
    .I0(n238_7),
    .I1(ff_pattern_num[2]),
    .I2(n236_7),
    .I3(n574_4) 
);
defparam n236_s1.INIT=16'h4F00;
  LUT3 n235_s1 (
    .F(n235_6),
    .I0(n235_7),
    .I1(n235_8),
    .I2(n574_4) 
);
defparam n235_s1.INIT=8'hD0;
  LUT3 n234_s1 (
    .F(n234_6),
    .I0(n234_7),
    .I1(n234_8),
    .I2(n574_4) 
);
defparam n234_s1.INIT=8'hD0;
  LUT3 n233_s1 (
    .F(n233_6),
    .I0(n233_7),
    .I1(n233_8),
    .I2(n574_4) 
);
defparam n233_s1.INIT=8'hD0;
  LUT3 n232_s1 (
    .F(n232_6),
    .I0(n232_7),
    .I1(n232_8),
    .I2(n574_4) 
);
defparam n232_s1.INIT=8'hD0;
  LUT3 n231_s1 (
    .F(n231_6),
    .I0(n231_7),
    .I1(n231_8),
    .I2(n574_4) 
);
defparam n231_s1.INIT=8'hD0;
  LUT3 n230_s1 (
    .F(n230_6),
    .I0(n230_7),
    .I1(n230_8),
    .I2(n574_4) 
);
defparam n230_s1.INIT=8'hD0;
  LUT3 n229_s1 (
    .F(n229_6),
    .I0(n229_7),
    .I1(n229_8),
    .I2(n574_4) 
);
defparam n229_s1.INIT=8'hD0;
  LUT4 n228_s1 (
    .F(n228_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n228_8),
    .I3(n574_4) 
);
defparam n228_s1.INIT=16'h4F00;
  LUT4 n227_s1 (
    .F(n227_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n227_7),
    .I3(n574_4) 
);
defparam n227_s1.INIT=16'h4F00;
  LUT4 n226_s1 (
    .F(n226_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n226_7),
    .I3(n574_4) 
);
defparam n226_s1.INIT=16'h4F00;
  LUT4 n225_s1 (
    .F(n225_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n225_7),
    .I3(n574_4) 
);
defparam n225_s1.INIT=16'h4F00;
  LUT3 n224_s12 (
    .F(n224_21),
    .I0(n282_16),
    .I1(n282_20),
    .I2(n224_22) 
);
defparam n224_s12.INIT=8'h80;
  LUT3 n574_s1 (
    .F(n574_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n574_s1.INIT=8'h01;
  LUT3 n574_s2 (
    .F(n574_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n574_s2.INIT=8'h10;
  LUT3 n582_s1 (
    .F(n582_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n582_s1.INIT=8'h40;
  LUT4 n422_s1 (
    .F(n422_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n422_s1.INIT=16'h0100;
  LUT3 n426_s2 (
    .F(n426_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n426_s2.INIT=8'h80;
  LUT3 n241_s2 (
    .F(n241_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[0]),
    .I2(n241_9) 
);
defparam n241_s2.INIT=8'hB0;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(n241_10),
    .I1(ff_pattern_num[3]),
    .I2(n241_11),
    .I3(n582_4) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT3 n240_s2 (
    .F(n240_7),
    .I0(n240_9),
    .I1(ff_pattern_num[4]),
    .I2(n241_11) 
);
defparam n240_s2.INIT=8'hCA;
  LUT3 n239_s2 (
    .F(n239_7),
    .I0(n239_9),
    .I1(ff_pattern_num[5]),
    .I2(n241_11) 
);
defparam n239_s2.INIT=8'hCA;
  LUT3 n239_s3 (
    .F(n239_8),
    .I0(n136_8),
    .I1(w_even_address_6_7),
    .I2(n239_10) 
);
defparam n239_s3.INIT=8'hD0;
  LUT3 n238_s2 (
    .F(n238_7),
    .I0(n241_11),
    .I1(n582_4),
    .I2(n363_20) 
);
defparam n238_s2.INIT=8'h0B;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(n582_4),
    .I1(n241_11),
    .I2(ff_pattern_num[6]),
    .I3(n238_9) 
);
defparam n238_s3.INIT=16'h7F00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(ff_pattern_num[1]),
    .I1(ff_pattern_num[7]),
    .I2(n241_11),
    .I3(n582_4) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s2 (
    .F(n236_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n136_8) 
);
defparam n236_s2.INIT=16'h0BBB;
  LUT3 n235_s2 (
    .F(n235_7),
    .I0(n136_8),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n235_9) 
);
defparam n235_s2.INIT=8'h70;
  LUT3 n235_s3 (
    .F(n235_8),
    .I0(n241_11),
    .I1(ff_pattern_num[3]),
    .I2(n235_10) 
);
defparam n235_s3.INIT=8'hE0;
  LUT3 n234_s2 (
    .F(n234_7),
    .I0(n136_8),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n234_9) 
);
defparam n234_s2.INIT=8'h70;
  LUT3 n234_s3 (
    .F(n234_8),
    .I0(n241_11),
    .I1(ff_pattern_num[4]),
    .I2(n234_10) 
);
defparam n234_s3.INIT=8'hE0;
  LUT3 n233_s2 (
    .F(n233_7),
    .I0(n136_8),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n233_9) 
);
defparam n233_s2.INIT=8'h70;
  LUT3 n233_s3 (
    .F(n233_8),
    .I0(n241_11),
    .I1(ff_pattern_num[5]),
    .I2(n233_10) 
);
defparam n233_s3.INIT=8'hE0;
  LUT3 n232_s2 (
    .F(n232_7),
    .I0(n136_8),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n232_9) 
);
defparam n232_s2.INIT=8'h70;
  LUT3 n232_s3 (
    .F(n232_8),
    .I0(n241_11),
    .I1(ff_pattern_num[6]),
    .I2(n232_10) 
);
defparam n232_s3.INIT=8'hE0;
  LUT3 n231_s2 (
    .F(n231_7),
    .I0(n136_8),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n231_9) 
);
defparam n231_s2.INIT=8'h70;
  LUT3 n231_s3 (
    .F(n231_8),
    .I0(n241_11),
    .I1(ff_pattern_num[7]),
    .I2(n231_10) 
);
defparam n231_s3.INIT=8'hE0;
  LUT4 n230_s2 (
    .F(n230_7),
    .I0(n582_4),
    .I1(n422_4),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n230_9) 
);
defparam n230_s2.INIT=16'h7F00;
  LUT3 n230_s3 (
    .F(n230_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n230_10) 
);
defparam n230_s3.INIT=8'h0E;
  LUT4 n229_s2 (
    .F(n229_7),
    .I0(n582_4),
    .I1(n422_4),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n229_9) 
);
defparam n229_s2.INIT=16'h7F00;
  LUT3 n229_s3 (
    .F(n229_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n229_10) 
);
defparam n229_s3.INIT=8'h0E;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(n363_20) 
);
defparam n228_s2.INIT=8'h07;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[13]),
    .I3(n228_9) 
);
defparam n228_s3.INIT=16'hBF00;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[14]),
    .I3(n227_8) 
);
defparam n227_s2.INIT=16'hBF00;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[15]),
    .I3(n226_8) 
);
defparam n226_s2.INIT=16'hBF00;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[16]),
    .I3(n225_8) 
);
defparam n225_s2.INIT=16'hBF00;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam ff_vram_valid_s4.INIT=8'h0B;
  LUT4 n224_s13 (
    .F(n224_22),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_vram_valid_7) 
);
defparam n224_s13.INIT=16'h0700;
  LUT4 n241_s4 (
    .F(n241_9),
    .I0(n363_20),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_half_count_6),
    .I3(n136_8) 
);
defparam n241_s4.INIT=16'h7077;
  LUT3 n241_s5 (
    .F(n241_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_4) 
);
defparam n241_s5.INIT=8'hCA;
  LUT4 n241_s6 (
    .F(n241_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n379_14) 
);
defparam n241_s6.INIT=16'h0100;
  LUT3 n240_s4 (
    .F(n240_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n422_4) 
);
defparam n240_s4.INIT=8'hAC;
  LUT4 n240_s5 (
    .F(n240_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[1]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n363_20) 
);
defparam n240_s5.INIT=16'h0BBB;
  LUT3 n239_s4 (
    .F(n239_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_4) 
);
defparam n239_s4.INIT=8'hAC;
  LUT4 n239_s5 (
    .F(n239_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n363_20) 
);
defparam n239_s5.INIT=16'h0BBB;
  LUT4 n238_s4 (
    .F(n238_9),
    .I0(n136_8),
    .I1(w_even_address_7_7),
    .I2(ff_vram_valid_7),
    .I3(w_g123m_vram_address[3]) 
);
defparam n238_s4.INIT=16'hD0DD;
  LUT4 n237_s4 (
    .F(n237_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[4]),
    .I2(ff_pattern_num[1]),
    .I3(n363_20) 
);
defparam n237_s4.INIT=16'h0BBB;
  LUT4 n235_s4 (
    .F(n235_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[6]),
    .I2(ff_pattern_num[3]),
    .I3(n363_20) 
);
defparam n235_s4.INIT=16'h0BBB;
  LUT3 n235_s5 (
    .F(n235_10),
    .I0(n422_4),
    .I1(reg_color_table_base[6]),
    .I2(n582_4) 
);
defparam n235_s5.INIT=8'hE0;
  LUT4 n234_s4 (
    .F(n234_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[7]),
    .I2(ff_pattern_num[4]),
    .I3(n363_20) 
);
defparam n234_s4.INIT=16'h0BBB;
  LUT3 n234_s5 (
    .F(n234_10),
    .I0(n422_4),
    .I1(reg_color_table_base[7]),
    .I2(n582_4) 
);
defparam n234_s5.INIT=8'hE0;
  LUT4 n233_s4 (
    .F(n233_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[8]),
    .I2(ff_pattern_num[5]),
    .I3(n363_20) 
);
defparam n233_s4.INIT=16'h0BBB;
  LUT3 n233_s5 (
    .F(n233_10),
    .I0(n422_4),
    .I1(reg_color_table_base[8]),
    .I2(n582_4) 
);
defparam n233_s5.INIT=8'hE0;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[9]),
    .I2(ff_pattern_num[6]),
    .I3(n363_20) 
);
defparam n232_s4.INIT=16'h0BBB;
  LUT3 n232_s5 (
    .F(n232_10),
    .I0(n422_4),
    .I1(reg_color_table_base[9]),
    .I2(n582_4) 
);
defparam n232_s5.INIT=8'hE0;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[10]),
    .I2(ff_pattern_num[7]),
    .I3(n363_20) 
);
defparam n231_s4.INIT=16'h0BBB;
  LUT3 n231_s5 (
    .F(n231_10),
    .I0(n422_4),
    .I1(reg_color_table_base[10]),
    .I2(n582_4) 
);
defparam n231_s5.INIT=8'hE0;
  LUT4 n230_s4 (
    .F(n230_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[11]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n136_8) 
);
defparam n230_s4.INIT=16'h0BBB;
  LUT4 n230_s5 (
    .F(n230_10),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[11]),
    .I3(n230_11) 
);
defparam n230_s5.INIT=16'h00BF;
  LUT4 n229_s4 (
    .F(n229_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[12]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n136_8) 
);
defparam n229_s4.INIT=16'h0BBB;
  LUT4 n229_s5 (
    .F(n229_10),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[12]),
    .I3(n229_11) 
);
defparam n229_s5.INIT=16'h00BF;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[13]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n136_8) 
);
defparam n228_s4.INIT=16'h0BBB;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[14]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n136_8) 
);
defparam n227_s3.INIT=16'h0BBB;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[15]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n136_8) 
);
defparam n226_s3.INIT=16'h0BBB;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[16]),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n136_8) 
);
defparam n225_s3.INIT=16'h0BBB;
  LUT4 n230_s6 (
    .F(n230_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n230_s6.INIT=16'h1000;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n229_s6.INIT=16'h1000;
  LUT4 n240_s6 (
    .F(n240_12),
    .I0(n136_8),
    .I1(ff_half_count_6),
    .I2(ff_half_count_7),
    .I3(n240_10) 
);
defparam n240_s6.INIT=16'h7D00;
  LUT4 n237_s5 (
    .F(n237_11),
    .I0(n136_8),
    .I1(ff_half_count_10),
    .I2(w_even_we_5),
    .I3(n237_9) 
);
defparam n237_s5.INIT=16'hD700;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n574_4) 
);
defparam ff_vram_valid_s5.INIT=16'h0BFF;
  LUT4 n582_s2 (
    .F(n582_6),
    .I0(n574_4),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n582_s2.INIT=16'h2000;
  LUT3 n422_s4 (
    .F(n422_8),
    .I0(n426_5),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam n422_s4.INIT=8'h80;
  LUT4 n464_s1 (
    .F(n464_5),
    .I0(ff_next_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n464_s1.INIT=16'hACCC;
  LUT4 n463_s1 (
    .F(n463_5),
    .I0(ff_next_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n463_s1.INIT=16'hACCC;
  LUT4 n462_s1 (
    .F(n462_5),
    .I0(ff_next_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n462_s1.INIT=16'hACCC;
  LUT4 n461_s1 (
    .F(n461_5),
    .I0(ff_next_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n461_s1.INIT=16'hACCC;
  LUT4 n460_s1 (
    .F(n460_5),
    .I0(ff_next_color[4]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n460_s1.INIT=16'hACCC;
  LUT4 n459_s1 (
    .F(n459_5),
    .I0(ff_next_color[5]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n459_s1.INIT=16'hACCC;
  LUT4 n458_s1 (
    .F(n458_5),
    .I0(ff_next_color[6]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n458_s1.INIT=16'hACCC;
  LUT4 n457_s2 (
    .F(n457_6),
    .I0(ff_next_color[7]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n457_s2.INIT=16'hACCC;
  LUT4 n425_s2 (
    .F(n425_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[3]) 
);
defparam n425_s2.INIT=16'h7F00;
  LUT4 n424_s2 (
    .F(n424_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[4]) 
);
defparam n424_s2.INIT=16'h7F00;
  LUT4 n423_s2 (
    .F(n423_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[5]) 
);
defparam n423_s2.INIT=16'h7F00;
  LUT4 n422_s5 (
    .F(n422_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[6]) 
);
defparam n422_s5.INIT=16'h7F00;
  LUT4 n605_s1 (
    .F(n605_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n559_4) 
);
defparam n605_s1.INIT=16'h8000;
  LUT4 n426_s3 (
    .F(n426_7),
    .I0(n422_4),
    .I1(n426_5),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n426_s3.INIT=16'h4000;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g123m_vram_address[15]),
    .D(n226_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g123m_vram_address[14]),
    .D(n227_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g123m_vram_address[13]),
    .D(n228_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g123m_vram_address[12]),
    .D(n229_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g123m_vram_address[11]),
    .D(n230_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g123m_vram_address[10]),
    .D(n231_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g123m_vram_address[9]),
    .D(n232_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g123m_vram_address[8]),
    .D(n233_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g123m_vram_address[7]),
    .D(n234_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g123m_vram_address[6]),
    .D(n235_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g123m_vram_address[5]),
    .D(n236_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g123m_vram_address[4]),
    .D(n237_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g123m_vram_address[3]),
    .D(n238_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g123m_vram_address[2]),
    .D(n239_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_g123m_vram_address[1]),
    .D(n240_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_g123m_vram_address[0]),
    .D(n241_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_7_s0 (
    .Q(ff_next_pattern[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_6_s0 (
    .Q(ff_next_pattern[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_5_s0 (
    .Q(ff_next_pattern[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_4_s0 (
    .Q(ff_next_pattern[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_3_s0 (
    .Q(ff_next_pattern[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_2_s0 (
    .Q(ff_next_pattern[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_1_s0 (
    .Q(ff_next_pattern[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_0_s0 (
    .Q(ff_next_pattern[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_7_s0 (
    .Q(ff_next_color[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_6_s0 (
    .Q(ff_next_color[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_5_s0 (
    .Q(ff_next_color[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_4_s0 (
    .Q(ff_next_color[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_3_s0 (
    .Q(ff_next_color[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_2_s0 (
    .Q(ff_next_color[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_1_s0 (
    .Q(ff_next_color[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_0_s0 (
    .Q(ff_next_color[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n422_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n423_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n424_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n425_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n426_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n427_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n428_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n429_6),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n457_6),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n458_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n459_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n460_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n461_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n462_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n463_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n464_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g123m_display_color[3]),
    .D(n496_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g123m_display_color[2]),
    .D(n497_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g123m_display_color[1]),
    .D(n498_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g123m_display_color[0]),
    .D(n499_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g123m_vram_address[16]),
    .D(n225_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_g123m_vram_valid),
    .D(n224_21),
    .CLK(clk42m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g123m */
module vdp_timing_control_g4567 (
  clk42m,
  n36_6,
  n559_4,
  ff_phase_2_7,
  n422_8,
  n426_5,
  n574_4,
  n574_5,
  n582_4,
  reg_display_on,
  n120_6,
  n282_20,
  w_even_address_5_7,
  w_even_address_6_7,
  w_even_address_7_7,
  w_even_address_8_7,
  ff_h_active,
  ff_v_active,
  reg_backdrop_color,
  w_screen_pos_x_Z,
  w_g4567_vram_rdata,
  ff_half_count,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_pattern_name_table_base,
  w_g4567_vram_valid,
  n363_20,
  n379_12,
  n379_14,
  n136_8,
  n1006_4,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input n559_4;
input ff_phase_2_7;
input n422_8;
input n426_5;
input n574_4;
input n574_5;
input n582_4;
input reg_display_on;
input n120_6;
input n282_20;
input w_even_address_5_7;
input w_even_address_6_7;
input w_even_address_7_7;
input w_even_address_8_7;
input ff_h_active;
input ff_v_active;
input [7:0] reg_backdrop_color;
input [5:0] w_screen_pos_x_Z;
input [31:0] w_g4567_vram_rdata;
input [7:6] ff_half_count;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [16:10] reg_pattern_name_table_base;
output w_g4567_vram_valid;
output n363_20;
output n379_12;
output n379_14;
output n136_8;
output n1006_4;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n632_3;
wire n633_3;
wire n634_3;
wire n635_3;
wire n636_3;
wire n637_3;
wire n638_3;
wire n639_3;
wire n640_3;
wire n641_3;
wire n642_3;
wire n643_3;
wire n644_3;
wire n645_3;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n681_3;
wire n682_3;
wire n683_3;
wire n684_3;
wire ff_next_pattern0_31_6;
wire ff_next_pattern1_31_8;
wire n299_11;
wire n301_11;
wire n303_11;
wire n305_11;
wire n315_11;
wire n317_11;
wire n319_11;
wire n321_11;
wire n323_11;
wire n325_11;
wire n327_11;
wire n329_11;
wire n331_11;
wire n333_11;
wire n335_11;
wire n337_11;
wire n339_11;
wire n341_11;
wire n343_11;
wire n345_11;
wire n379_11;
wire n381_11;
wire n383_11;
wire n385_11;
wire n387_11;
wire n389_11;
wire n391_11;
wire n393_11;
wire n395_11;
wire n397_11;
wire n399_11;
wire n401_11;
wire n403_11;
wire n405_11;
wire n407_11;
wire n409_11;
wire n411_11;
wire n413_11;
wire n415_11;
wire n417_11;
wire n419_11;
wire n421_11;
wire n423_11;
wire n425_11;
wire n208_6;
wire n207_6;
wire n206_6;
wire n205_6;
wire n133_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6_0;
wire n347_20;
wire n349_20;
wire n351_20;
wire n353_20;
wire n363_21;
wire n365_20;
wire n367_20;
wire n369_20;
wire n307_13;
wire n309_13;
wire n311_13;
wire n313_13;
wire n315_12;
wire n317_12;
wire n319_12;
wire n321_12;
wire n323_12;
wire n325_12;
wire n327_12;
wire n329_12;
wire n331_12;
wire n333_12;
wire n335_12;
wire n337_12;
wire n339_12;
wire n341_12;
wire n343_12;
wire n345_12;
wire n403_12;
wire n405_12;
wire n407_12;
wire n409_12;
wire n136_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n125_8;
wire n124_7;
wire n124_8;
wire n122_7;
wire n121_7;
wire n120_7;
wire n120_8;
wire n119_7;
wire n121_10;
wire n122_10;
wire n123_9;
wire n371_21;
wire n307_15;
wire n373_21;
wire n309_15;
wire n375_21;
wire n311_15;
wire n377_21;
wire n313_15;
wire n347_22;
wire n349_22;
wire n351_22;
wire n353_22;
wire n363_23;
wire n365_22;
wire n367_22;
wire n369_22;
wire n136_10;
wire n133_9;
wire ff_next_pattern0_4_9;
wire ff_next_pattern1_24_9;
wire n385_14;
wire n383_14;
wire n381_14;
wire n379_16;
wire n299_14;
wire n119_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n684_6;
wire n683_6;
wire n682_6;
wire n681_6;
wire n680_6;
wire n679_6;
wire n678_6;
wire n677_6;
wire n676_6;
wire n675_6;
wire n674_6;
wire n673_6;
wire n672_6;
wire n671_6;
wire n670_6;
wire n669_6;
wire n668_6;
wire n667_6;
wire n666_6;
wire n665_6;
wire n664_6;
wire n663_6;
wire n662_6;
wire n661_6;
wire n660_6;
wire n659_6;
wire n658_6;
wire n657_6;
wire n656_6;
wire n655_6;
wire n654_6;
wire n653_6;
wire n652_6;
wire n651_6;
wire n650_6;
wire n649_6;
wire n648_6;
wire n647_6;
wire n646_6;
wire n645_6;
wire n644_6;
wire n643_6;
wire n642_6;
wire n641_6;
wire n640_6;
wire n639_6;
wire n638_6;
wire n637_6;
wire n636_6;
wire n635_6;
wire n634_6;
wire n633_6;
wire n632_6;
wire n631_6;
wire n630_6;
wire n629_6;
wire [31:0] ff_next_pattern0;
wire [31:0] ff_next_pattern1;
wire [7:0] \ff_pattern[0] ;
wire [7:0] \ff_pattern[1] ;
wire [7:0] \ff_pattern[2] ;
wire [7:0] \ff_pattern[3] ;
wire [7:0] \ff_pattern[4] ;
wire [7:0] \ff_pattern[5] ;
wire [7:0] \ff_pattern[6] ;
wire [7:0] \ff_pattern[7] ;
wire VCC;
wire GND;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_next_pattern1[31]),
    .I1(reg_backdrop_color[7]),
    .I2(n422_8) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_next_pattern1[30]),
    .I1(reg_backdrop_color[6]),
    .I2(n422_8) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_next_pattern1[29]),
    .I1(reg_backdrop_color[5]),
    .I2(n422_8) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_next_pattern1[28]),
    .I1(reg_backdrop_color[4]),
    .I2(n422_8) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n689_s0 (
    .F(n689_3),
    .I0(ff_next_pattern1[27]),
    .I1(reg_backdrop_color[3]),
    .I2(n422_8) 
);
defparam n689_s0.INIT=8'hAC;
  LUT3 n690_s0 (
    .F(n690_3),
    .I0(ff_next_pattern1[26]),
    .I1(reg_backdrop_color[2]),
    .I2(n422_8) 
);
defparam n690_s0.INIT=8'hAC;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_next_pattern1[25]),
    .I1(reg_backdrop_color[1]),
    .I2(n422_8) 
);
defparam n691_s0.INIT=8'hAC;
  LUT3 n692_s0 (
    .F(n692_3),
    .I0(ff_next_pattern1[24]),
    .I1(reg_backdrop_color[0]),
    .I2(n422_8) 
);
defparam n692_s0.INIT=8'hAC;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n629_6),
    .I1(\ff_pattern[1] [7]),
    .I2(n426_5) 
);
defparam n629_s0.INIT=8'hAC;
  LUT3 n630_s0 (
    .F(n630_3),
    .I0(n630_6),
    .I1(\ff_pattern[1] [6]),
    .I2(n426_5) 
);
defparam n630_s0.INIT=8'hAC;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n631_6),
    .I1(\ff_pattern[1] [5]),
    .I2(n426_5) 
);
defparam n631_s0.INIT=8'hAC;
  LUT3 n632_s0 (
    .F(n632_3),
    .I0(n632_6),
    .I1(\ff_pattern[1] [4]),
    .I2(n426_5) 
);
defparam n632_s0.INIT=8'hAC;
  LUT3 n633_s0 (
    .F(n633_3),
    .I0(n633_6),
    .I1(\ff_pattern[1] [3]),
    .I2(n426_5) 
);
defparam n633_s0.INIT=8'hAC;
  LUT3 n634_s0 (
    .F(n634_3),
    .I0(n634_6),
    .I1(\ff_pattern[1] [2]),
    .I2(n426_5) 
);
defparam n634_s0.INIT=8'hAC;
  LUT3 n635_s0 (
    .F(n635_3),
    .I0(n635_6),
    .I1(\ff_pattern[1] [1]),
    .I2(n426_5) 
);
defparam n635_s0.INIT=8'hAC;
  LUT3 n636_s0 (
    .F(n636_3),
    .I0(n636_6),
    .I1(\ff_pattern[1] [0]),
    .I2(n426_5) 
);
defparam n636_s0.INIT=8'hAC;
  LUT3 n637_s0 (
    .F(n637_3),
    .I0(n637_6),
    .I1(\ff_pattern[2] [7]),
    .I2(n426_5) 
);
defparam n637_s0.INIT=8'hAC;
  LUT3 n638_s0 (
    .F(n638_3),
    .I0(n638_6),
    .I1(\ff_pattern[2] [6]),
    .I2(n426_5) 
);
defparam n638_s0.INIT=8'hAC;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n639_6),
    .I1(\ff_pattern[2] [5]),
    .I2(n426_5) 
);
defparam n639_s0.INIT=8'hAC;
  LUT3 n640_s0 (
    .F(n640_3),
    .I0(n640_6),
    .I1(\ff_pattern[2] [4]),
    .I2(n426_5) 
);
defparam n640_s0.INIT=8'hAC;
  LUT3 n641_s0 (
    .F(n641_3),
    .I0(n641_6),
    .I1(\ff_pattern[2] [3]),
    .I2(n426_5) 
);
defparam n641_s0.INIT=8'hAC;
  LUT3 n642_s0 (
    .F(n642_3),
    .I0(n642_6),
    .I1(\ff_pattern[2] [2]),
    .I2(n426_5) 
);
defparam n642_s0.INIT=8'hAC;
  LUT3 n643_s0 (
    .F(n643_3),
    .I0(n643_6),
    .I1(\ff_pattern[2] [1]),
    .I2(n426_5) 
);
defparam n643_s0.INIT=8'hAC;
  LUT3 n644_s0 (
    .F(n644_3),
    .I0(n644_6),
    .I1(\ff_pattern[2] [0]),
    .I2(n426_5) 
);
defparam n644_s0.INIT=8'hAC;
  LUT3 n645_s0 (
    .F(n645_3),
    .I0(n645_6),
    .I1(\ff_pattern[3] [7]),
    .I2(n426_5) 
);
defparam n645_s0.INIT=8'hAC;
  LUT3 n646_s0 (
    .F(n646_3),
    .I0(n646_6),
    .I1(\ff_pattern[3] [6]),
    .I2(n426_5) 
);
defparam n646_s0.INIT=8'hAC;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n647_6),
    .I1(\ff_pattern[3] [5]),
    .I2(n426_5) 
);
defparam n647_s0.INIT=8'hAC;
  LUT3 n648_s0 (
    .F(n648_3),
    .I0(n648_6),
    .I1(\ff_pattern[3] [4]),
    .I2(n426_5) 
);
defparam n648_s0.INIT=8'hAC;
  LUT3 n649_s0 (
    .F(n649_3),
    .I0(n649_6),
    .I1(\ff_pattern[3] [3]),
    .I2(n426_5) 
);
defparam n649_s0.INIT=8'hAC;
  LUT3 n650_s0 (
    .F(n650_3),
    .I0(n650_6),
    .I1(\ff_pattern[3] [2]),
    .I2(n426_5) 
);
defparam n650_s0.INIT=8'hAC;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(n651_6),
    .I1(\ff_pattern[3] [1]),
    .I2(n426_5) 
);
defparam n651_s0.INIT=8'hAC;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(n652_6),
    .I1(\ff_pattern[3] [0]),
    .I2(n426_5) 
);
defparam n652_s0.INIT=8'hAC;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(n653_6),
    .I1(\ff_pattern[4] [7]),
    .I2(n426_5) 
);
defparam n653_s0.INIT=8'hAC;
  LUT3 n654_s0 (
    .F(n654_3),
    .I0(n654_6),
    .I1(\ff_pattern[4] [6]),
    .I2(n426_5) 
);
defparam n654_s0.INIT=8'hAC;
  LUT3 n655_s0 (
    .F(n655_3),
    .I0(n655_6),
    .I1(\ff_pattern[4] [5]),
    .I2(n426_5) 
);
defparam n655_s0.INIT=8'hAC;
  LUT3 n656_s0 (
    .F(n656_3),
    .I0(n656_6),
    .I1(\ff_pattern[4] [4]),
    .I2(n426_5) 
);
defparam n656_s0.INIT=8'hAC;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(n657_6),
    .I1(\ff_pattern[4] [3]),
    .I2(n426_5) 
);
defparam n657_s0.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(n658_6),
    .I1(\ff_pattern[4] [2]),
    .I2(n426_5) 
);
defparam n658_s0.INIT=8'hAC;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(n659_6),
    .I1(\ff_pattern[4] [1]),
    .I2(n426_5) 
);
defparam n659_s0.INIT=8'hAC;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(n660_6),
    .I1(\ff_pattern[4] [0]),
    .I2(n426_5) 
);
defparam n660_s0.INIT=8'hAC;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(n661_6),
    .I1(\ff_pattern[5] [7]),
    .I2(n426_5) 
);
defparam n661_s0.INIT=8'hAC;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(n662_6),
    .I1(\ff_pattern[5] [6]),
    .I2(n426_5) 
);
defparam n662_s0.INIT=8'hAC;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(n663_6),
    .I1(\ff_pattern[5] [5]),
    .I2(n426_5) 
);
defparam n663_s0.INIT=8'hAC;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(n664_6),
    .I1(\ff_pattern[5] [4]),
    .I2(n426_5) 
);
defparam n664_s0.INIT=8'hAC;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(n665_6),
    .I1(\ff_pattern[5] [3]),
    .I2(n426_5) 
);
defparam n665_s0.INIT=8'hAC;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(n666_6),
    .I1(\ff_pattern[5] [2]),
    .I2(n426_5) 
);
defparam n666_s0.INIT=8'hAC;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(n667_6),
    .I1(\ff_pattern[5] [1]),
    .I2(n426_5) 
);
defparam n667_s0.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n668_6),
    .I1(\ff_pattern[5] [0]),
    .I2(n426_5) 
);
defparam n668_s0.INIT=8'hAC;
  LUT3 n669_s0 (
    .F(n669_3),
    .I0(n669_6),
    .I1(\ff_pattern[6] [7]),
    .I2(n426_5) 
);
defparam n669_s0.INIT=8'hAC;
  LUT3 n670_s0 (
    .F(n670_3),
    .I0(n670_6),
    .I1(\ff_pattern[6] [6]),
    .I2(n426_5) 
);
defparam n670_s0.INIT=8'hAC;
  LUT3 n671_s0 (
    .F(n671_3),
    .I0(n671_6),
    .I1(\ff_pattern[6] [5]),
    .I2(n426_5) 
);
defparam n671_s0.INIT=8'hAC;
  LUT3 n672_s0 (
    .F(n672_3),
    .I0(n672_6),
    .I1(\ff_pattern[6] [4]),
    .I2(n426_5) 
);
defparam n672_s0.INIT=8'hAC;
  LUT3 n673_s0 (
    .F(n673_3),
    .I0(n673_6),
    .I1(\ff_pattern[6] [3]),
    .I2(n426_5) 
);
defparam n673_s0.INIT=8'hAC;
  LUT3 n674_s0 (
    .F(n674_3),
    .I0(n674_6),
    .I1(\ff_pattern[6] [2]),
    .I2(n426_5) 
);
defparam n674_s0.INIT=8'hAC;
  LUT3 n675_s0 (
    .F(n675_3),
    .I0(n675_6),
    .I1(\ff_pattern[6] [1]),
    .I2(n426_5) 
);
defparam n675_s0.INIT=8'hAC;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n676_6),
    .I1(\ff_pattern[6] [0]),
    .I2(n426_5) 
);
defparam n676_s0.INIT=8'hAC;
  LUT3 n677_s0 (
    .F(n677_3),
    .I0(n677_6),
    .I1(\ff_pattern[7] [7]),
    .I2(n426_5) 
);
defparam n677_s0.INIT=8'hAC;
  LUT3 n678_s0 (
    .F(n678_3),
    .I0(n678_6),
    .I1(\ff_pattern[7] [6]),
    .I2(n426_5) 
);
defparam n678_s0.INIT=8'hAC;
  LUT3 n679_s0 (
    .F(n679_3),
    .I0(n679_6),
    .I1(\ff_pattern[7] [5]),
    .I2(n426_5) 
);
defparam n679_s0.INIT=8'hAC;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n680_6),
    .I1(\ff_pattern[7] [4]),
    .I2(n426_5) 
);
defparam n680_s0.INIT=8'hAC;
  LUT3 n681_s0 (
    .F(n681_3),
    .I0(n681_6),
    .I1(\ff_pattern[7] [3]),
    .I2(n426_5) 
);
defparam n681_s0.INIT=8'hAC;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(n682_6),
    .I1(\ff_pattern[7] [2]),
    .I2(n426_5) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(n683_6),
    .I1(\ff_pattern[7] [1]),
    .I2(n426_5) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(n684_6),
    .I1(\ff_pattern[7] [0]),
    .I2(n426_5) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 ff_next_pattern0_31_s2 (
    .F(ff_next_pattern0_31_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n574_4) 
);
defparam ff_next_pattern0_31_s2.INIT=8'h40;
  LUT3 ff_next_pattern1_31_s4 (
    .F(ff_next_pattern1_31_8),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n574_4) 
);
defparam ff_next_pattern1_31_s4.INIT=8'h40;
  LUT4 n299_s6 (
    .F(n299_11),
    .I0(n363_21),
    .I1(n574_5),
    .I2(ff_next_pattern1[15]),
    .I3(n299_14) 
);
defparam n299_s6.INIT=16'hF888;
  LUT4 n301_s6 (
    .F(n301_11),
    .I0(n365_20),
    .I1(n574_5),
    .I2(ff_next_pattern1[14]),
    .I3(n299_14) 
);
defparam n301_s6.INIT=16'hF888;
  LUT4 n303_s6 (
    .F(n303_11),
    .I0(n367_20),
    .I1(n574_5),
    .I2(ff_next_pattern1[13]),
    .I3(n299_14) 
);
defparam n303_s6.INIT=16'hF888;
  LUT4 n305_s6 (
    .F(n305_11),
    .I0(n369_20),
    .I1(n574_5),
    .I2(ff_next_pattern1[12]),
    .I3(n299_14) 
);
defparam n305_s6.INIT=16'hF888;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n574_5),
    .I1(n315_12),
    .I2(ff_next_pattern0[15]),
    .I3(n299_14) 
);
defparam n315_s6.INIT=16'hF888;
  LUT4 n317_s6 (
    .F(n317_11),
    .I0(n574_5),
    .I1(n317_12),
    .I2(ff_next_pattern0[14]),
    .I3(n299_14) 
);
defparam n317_s6.INIT=16'hF888;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n574_5),
    .I1(n319_12),
    .I2(ff_next_pattern0[13]),
    .I3(n299_14) 
);
defparam n319_s6.INIT=16'hF888;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(n574_5),
    .I1(n321_12),
    .I2(ff_next_pattern0[12]),
    .I3(n299_14) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(n574_5),
    .I1(n323_12),
    .I2(ff_next_pattern0[11]),
    .I3(n582_4) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(n574_5),
    .I1(n325_12),
    .I2(ff_next_pattern0[10]),
    .I3(n582_4) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(n574_5),
    .I1(n327_12),
    .I2(ff_next_pattern0[9]),
    .I3(n582_4) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(n574_5),
    .I1(n329_12),
    .I2(ff_next_pattern0[8]),
    .I3(n582_4) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n574_5),
    .I1(n331_12),
    .I2(ff_next_pattern1[7]),
    .I3(n299_14) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(n574_5),
    .I1(n333_12),
    .I2(ff_next_pattern1[6]),
    .I3(n299_14) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(n574_5),
    .I1(n335_12),
    .I2(ff_next_pattern1[5]),
    .I3(n299_14) 
);
defparam n335_s6.INIT=16'hF888;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n574_5),
    .I1(n337_12),
    .I2(ff_next_pattern1[4]),
    .I3(n299_14) 
);
defparam n337_s6.INIT=16'hF888;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n574_5),
    .I2(reg_display_on),
    .I3(n339_12) 
);
defparam n339_s6.INIT=16'hFF80;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n574_5),
    .I2(reg_display_on),
    .I3(n341_12) 
);
defparam n341_s6.INIT=16'hFF80;
  LUT4 n343_s6 (
    .F(n343_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n574_5),
    .I2(reg_display_on),
    .I3(n343_12) 
);
defparam n343_s6.INIT=16'hFF80;
  LUT4 n345_s6 (
    .F(n345_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n574_5),
    .I2(reg_display_on),
    .I3(n345_12) 
);
defparam n345_s6.INIT=16'hFF80;
  LUT4 n379_s6 (
    .F(n379_11),
    .I0(n315_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n379_16) 
);
defparam n379_s6.INIT=16'h8F88;
  LUT4 n381_s6 (
    .F(n381_11),
    .I0(n317_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n381_14) 
);
defparam n381_s6.INIT=16'h8F88;
  LUT4 n383_s6 (
    .F(n383_11),
    .I0(n319_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n383_14) 
);
defparam n383_s6.INIT=16'h8F88;
  LUT4 n385_s6 (
    .F(n385_11),
    .I0(n321_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n385_14) 
);
defparam n385_s6.INIT=16'h8F88;
  LUT4 n387_s6 (
    .F(n387_11),
    .I0(n363_20),
    .I1(n323_12),
    .I2(ff_next_pattern0[27]),
    .I3(n582_4) 
);
defparam n387_s6.INIT=16'hF888;
  LUT4 n389_s6 (
    .F(n389_11),
    .I0(n363_20),
    .I1(n325_12),
    .I2(ff_next_pattern0[26]),
    .I3(n582_4) 
);
defparam n389_s6.INIT=16'hF888;
  LUT4 n391_s6 (
    .F(n391_11),
    .I0(n363_20),
    .I1(n327_12),
    .I2(ff_next_pattern0[25]),
    .I3(n582_4) 
);
defparam n391_s6.INIT=16'hF888;
  LUT4 n393_s6 (
    .F(n393_11),
    .I0(n363_20),
    .I1(n329_12),
    .I2(ff_next_pattern0[24]),
    .I3(n582_4) 
);
defparam n393_s6.INIT=16'hF888;
  LUT4 n395_s6 (
    .F(n395_11),
    .I0(n363_20),
    .I1(n331_12),
    .I2(ff_next_pattern1[23]),
    .I3(n299_14) 
);
defparam n395_s6.INIT=16'hF888;
  LUT4 n397_s6 (
    .F(n397_11),
    .I0(n363_20),
    .I1(n333_12),
    .I2(ff_next_pattern1[22]),
    .I3(n299_14) 
);
defparam n397_s6.INIT=16'hF888;
  LUT4 n399_s6 (
    .F(n399_11),
    .I0(n363_20),
    .I1(n335_12),
    .I2(ff_next_pattern1[21]),
    .I3(n299_14) 
);
defparam n399_s6.INIT=16'hF888;
  LUT4 n401_s6 (
    .F(n401_11),
    .I0(n363_20),
    .I1(n337_12),
    .I2(ff_next_pattern1[20]),
    .I3(n299_14) 
);
defparam n401_s6.INIT=16'hF888;
  LUT4 n403_s6 (
    .F(n403_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n403_12) 
);
defparam n403_s6.INIT=16'hFF80;
  LUT4 n405_s6 (
    .F(n405_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n405_12) 
);
defparam n405_s6.INIT=16'hFF80;
  LUT4 n407_s6 (
    .F(n407_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n407_12) 
);
defparam n407_s6.INIT=16'hFF80;
  LUT4 n409_s6 (
    .F(n409_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n409_12) 
);
defparam n409_s6.INIT=16'hFF80;
  LUT4 n411_s6 (
    .F(n411_11),
    .I0(n363_20),
    .I1(n347_20),
    .I2(ff_next_pattern0[23]),
    .I3(n299_14) 
);
defparam n411_s6.INIT=16'hF888;
  LUT4 n413_s6 (
    .F(n413_11),
    .I0(n363_20),
    .I1(n349_20),
    .I2(ff_next_pattern0[22]),
    .I3(n299_14) 
);
defparam n413_s6.INIT=16'hF888;
  LUT4 n415_s6 (
    .F(n415_11),
    .I0(n363_20),
    .I1(n351_20),
    .I2(ff_next_pattern0[21]),
    .I3(n299_14) 
);
defparam n415_s6.INIT=16'hF888;
  LUT4 n417_s6 (
    .F(n417_11),
    .I0(n363_20),
    .I1(n353_20),
    .I2(ff_next_pattern0[20]),
    .I3(n299_14) 
);
defparam n417_s6.INIT=16'hF888;
  LUT4 n419_s6 (
    .F(n419_11),
    .I0(n363_20),
    .I1(n205_6),
    .I2(ff_next_pattern0[19]),
    .I3(n582_4) 
);
defparam n419_s6.INIT=16'hF888;
  LUT4 n421_s6 (
    .F(n421_11),
    .I0(n363_20),
    .I1(n206_6),
    .I2(ff_next_pattern0[18]),
    .I3(n582_4) 
);
defparam n421_s6.INIT=16'hF888;
  LUT4 n423_s6 (
    .F(n423_11),
    .I0(n363_20),
    .I1(n207_6),
    .I2(ff_next_pattern0[17]),
    .I3(n582_4) 
);
defparam n423_s6.INIT=16'hF888;
  LUT4 n425_s6 (
    .F(n425_11),
    .I0(n363_20),
    .I1(n208_6),
    .I2(ff_next_pattern0[16]),
    .I3(n582_4) 
);
defparam n425_s6.INIT=16'hF888;
  LUT2 n208_s1 (
    .F(n208_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[0]) 
);
defparam n208_s1.INIT=4'h8;
  LUT2 n207_s1 (
    .F(n207_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[1]) 
);
defparam n207_s1.INIT=4'h8;
  LUT2 n206_s1 (
    .F(n206_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[2]) 
);
defparam n206_s1.INIT=4'h8;
  LUT2 n205_s1 (
    .F(n205_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[3]) 
);
defparam n205_s1.INIT=4'h8;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(ff_half_count[6]),
    .I1(n574_4),
    .I2(n133_9) 
);
defparam n133_s1.INIT=8'h40;
  LUT4 n125_s1 (
    .F(n125_6),
    .I0(n125_7),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n125_8),
    .I3(n574_4) 
);
defparam n125_s1.INIT=16'hF400;
  LUT4 n124_s1 (
    .F(n124_6),
    .I0(n133_9),
    .I1(n124_7),
    .I2(n124_8),
    .I3(n574_4) 
);
defparam n124_s1.INIT=16'hF800;
  LUT4 n123_s1 (
    .F(n123_6),
    .I0(n125_7),
    .I1(n124_7),
    .I2(n123_9),
    .I3(n574_4) 
);
defparam n123_s1.INIT=16'hF400;
  LUT4 n122_s1 (
    .F(n122_6),
    .I0(n125_7),
    .I1(n122_7),
    .I2(n122_10),
    .I3(n574_4) 
);
defparam n122_s1.INIT=16'hF400;
  LUT4 n121_s1 (
    .F(n121_6),
    .I0(n125_7),
    .I1(n121_7),
    .I2(n121_10),
    .I3(n574_4) 
);
defparam n121_s1.INIT=16'hF400;
  LUT4 n120_s1 (
    .F(n120_6_0),
    .I0(n125_7),
    .I1(n120_7),
    .I2(n120_8),
    .I3(n574_4) 
);
defparam n120_s1.INIT=16'hF400;
  LUT2 n347_s13 (
    .F(n347_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[7]) 
);
defparam n347_s13.INIT=4'h8;
  LUT2 n349_s13 (
    .F(n349_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[6]) 
);
defparam n349_s13.INIT=4'h8;
  LUT2 n351_s13 (
    .F(n351_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[5]) 
);
defparam n351_s13.INIT=4'h8;
  LUT2 n353_s13 (
    .F(n353_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[4]) 
);
defparam n353_s13.INIT=4'h8;
  LUT3 n363_s13 (
    .F(n363_20),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n363_s13.INIT=8'h10;
  LUT2 n363_s14 (
    .F(n363_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[31]) 
);
defparam n363_s14.INIT=4'h8;
  LUT2 n365_s13 (
    .F(n365_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[30]) 
);
defparam n365_s13.INIT=4'h8;
  LUT2 n367_s13 (
    .F(n367_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[29]) 
);
defparam n367_s13.INIT=4'h8;
  LUT2 n369_s13 (
    .F(n369_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[28]) 
);
defparam n369_s13.INIT=4'h8;
  LUT4 n307_s8 (
    .F(n307_13),
    .I0(ff_next_pattern0[15]),
    .I1(ff_next_pattern1[11]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n307_s8.INIT=16'hAC00;
  LUT4 n309_s8 (
    .F(n309_13),
    .I0(ff_next_pattern0[14]),
    .I1(ff_next_pattern1[10]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n309_s8.INIT=16'hAC00;
  LUT4 n311_s8 (
    .F(n311_13),
    .I0(ff_next_pattern0[13]),
    .I1(ff_next_pattern1[9]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n311_s8.INIT=16'hAC00;
  LUT4 n313_s8 (
    .F(n313_13),
    .I0(ff_next_pattern0[12]),
    .I1(ff_next_pattern1[8]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n313_s8.INIT=16'hAC00;
  LUT2 n315_s7 (
    .F(n315_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[23]) 
);
defparam n315_s7.INIT=4'h8;
  LUT2 n317_s7 (
    .F(n317_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[22]) 
);
defparam n317_s7.INIT=4'h8;
  LUT2 n319_s7 (
    .F(n319_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[21]) 
);
defparam n319_s7.INIT=4'h8;
  LUT2 n321_s7 (
    .F(n321_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[20]) 
);
defparam n321_s7.INIT=4'h8;
  LUT2 n323_s7 (
    .F(n323_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[19]) 
);
defparam n323_s7.INIT=4'h8;
  LUT2 n325_s7 (
    .F(n325_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[18]) 
);
defparam n325_s7.INIT=4'h8;
  LUT2 n327_s7 (
    .F(n327_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[17]) 
);
defparam n327_s7.INIT=4'h8;
  LUT2 n329_s7 (
    .F(n329_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[16]) 
);
defparam n329_s7.INIT=4'h8;
  LUT2 n331_s7 (
    .F(n331_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[15]) 
);
defparam n331_s7.INIT=4'h8;
  LUT2 n333_s7 (
    .F(n333_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[14]) 
);
defparam n333_s7.INIT=4'h8;
  LUT2 n335_s7 (
    .F(n335_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[13]) 
);
defparam n335_s7.INIT=4'h8;
  LUT2 n337_s7 (
    .F(n337_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[12]) 
);
defparam n337_s7.INIT=4'h8;
  LUT4 n339_s7 (
    .F(n339_12),
    .I0(ff_next_pattern0[7]),
    .I1(ff_next_pattern1[3]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n339_s7.INIT=16'hAC00;
  LUT4 n341_s7 (
    .F(n341_12),
    .I0(ff_next_pattern0[6]),
    .I1(ff_next_pattern1[2]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n341_s7.INIT=16'hAC00;
  LUT4 n343_s7 (
    .F(n343_12),
    .I0(ff_next_pattern0[5]),
    .I1(ff_next_pattern1[1]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n343_s7.INIT=16'hAC00;
  LUT4 n345_s7 (
    .F(n345_12),
    .I0(ff_next_pattern0[4]),
    .I1(ff_next_pattern1[0]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n345_s7.INIT=16'hAC00;
  LUT4 n379_s7 (
    .F(n379_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n379_14) 
);
defparam n379_s7.INIT=16'h1800;
  LUT4 n403_s7 (
    .F(n403_12),
    .I0(ff_next_pattern0[23]),
    .I1(ff_next_pattern1[19]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n403_s7.INIT=16'hAC00;
  LUT4 n405_s7 (
    .F(n405_12),
    .I0(ff_next_pattern0[22]),
    .I1(ff_next_pattern1[18]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n405_s7.INIT=16'hAC00;
  LUT4 n407_s7 (
    .F(n407_12),
    .I0(ff_next_pattern0[21]),
    .I1(ff_next_pattern1[17]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n407_s7.INIT=16'hAC00;
  LUT4 n409_s7 (
    .F(n409_12),
    .I0(ff_next_pattern0[20]),
    .I1(ff_next_pattern1[16]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n409_s7.INIT=16'hAC00;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n120_6),
    .I1(n574_5),
    .I2(n136_8),
    .I3(n282_20) 
);
defparam n136_s2.INIT=16'hF800;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n125_7),
    .I1(ff_half_count[7]),
    .I2(n133_9),
    .I3(ff_half_count[6]) 
);
defparam n132_s2.INIT=16'h3F8A;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n125_7),
    .I1(w_even_address_5_7),
    .I2(w_even_address_6_7),
    .I3(n133_9) 
);
defparam n131_s2.INIT=16'hE0EE;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n125_7),
    .I1(w_even_address_6_7),
    .I2(w_even_address_7_7),
    .I3(n133_9) 
);
defparam n130_s2.INIT=16'hE0EE;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n125_7),
    .I1(w_even_address_7_7),
    .I2(w_even_address_8_7),
    .I3(n133_9) 
);
defparam n129_s2.INIT=16'h0EEE;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(w_even_address_8_7),
    .I1(n125_7),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n133_9) 
);
defparam n128_s2.INIT=16'h0DDD;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n125_7),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n133_9) 
);
defparam n127_s2.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n125_7),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n133_9) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n136_8),
    .I1(n120_6),
    .I2(n574_5) 
);
defparam n125_s2.INIT=8'h0D;
  LUT3 n125_s3 (
    .F(n125_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n133_9) 
);
defparam n125_s3.INIT=8'h80;
  LUT2 n124_s2 (
    .F(n124_7),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n124_s2.INIT=4'h8;
  LUT3 n124_s3 (
    .F(n124_8),
    .I0(n125_7),
    .I1(reg_pattern_name_table_base[10]),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n122_s2 (
    .F(n122_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n122_s2.INIT=4'h8;
  LUT2 n121_s2 (
    .F(n121_7),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]) 
);
defparam n121_s2.INIT=4'h8;
  LUT2 n120_s2 (
    .F(n120_7),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]) 
);
defparam n120_s2.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n133_9) 
);
defparam n120_s3.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(n133_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n125_7),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n119_s2.INIT=16'h7077;
  LUT2 n379_s9 (
    .F(n379_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam n379_s9.INIT=4'h1;
  LUT3 n136_s3 (
    .F(n136_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n136_s3.INIT=8'h01;
  LUT3 n121_s4 (
    .F(n121_10),
    .I0(n133_9),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]) 
);
defparam n121_s4.INIT=8'h80;
  LUT3 n122_s4 (
    .F(n122_10),
    .I0(n133_9),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]) 
);
defparam n122_s4.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_9),
    .I0(n133_9),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n371_s13 (
    .F(n371_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[27]),
    .I2(n363_20),
    .I3(n379_16) 
);
defparam n371_s13.INIT=16'hFF80;
  LUT4 n307_s9 (
    .F(n307_15),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[27]),
    .I3(n307_13) 
);
defparam n307_s9.INIT=16'hFF80;
  LUT4 n373_s13 (
    .F(n373_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[26]),
    .I2(n363_20),
    .I3(n381_14) 
);
defparam n373_s13.INIT=16'hFF80;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[26]),
    .I3(n309_13) 
);
defparam n309_s9.INIT=16'hFF80;
  LUT4 n375_s13 (
    .F(n375_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[25]),
    .I2(n363_20),
    .I3(n383_14) 
);
defparam n375_s13.INIT=16'hFF80;
  LUT4 n311_s9 (
    .F(n311_15),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[25]),
    .I3(n311_13) 
);
defparam n311_s9.INIT=16'hFF80;
  LUT4 n377_s13 (
    .F(n377_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[24]),
    .I2(n363_20),
    .I3(n385_14) 
);
defparam n377_s13.INIT=16'hFF80;
  LUT4 n313_s9 (
    .F(n313_15),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[24]),
    .I3(n313_13) 
);
defparam n313_s9.INIT=16'hFF80;
  LUT3 n347_s14 (
    .F(n347_22),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[7]) 
);
defparam n347_s14.INIT=8'h80;
  LUT3 n349_s14 (
    .F(n349_22),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[6]) 
);
defparam n349_s14.INIT=8'h80;
  LUT3 n351_s14 (
    .F(n351_22),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[5]) 
);
defparam n351_s14.INIT=8'h80;
  LUT3 n353_s14 (
    .F(n353_22),
    .I0(n574_5),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[4]) 
);
defparam n353_s14.INIT=8'h80;
  LUT3 n363_s15 (
    .F(n363_23),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[31]) 
);
defparam n363_s15.INIT=8'h80;
  LUT3 n365_s14 (
    .F(n365_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[30]) 
);
defparam n365_s14.INIT=8'h80;
  LUT3 n367_s14 (
    .F(n367_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[29]) 
);
defparam n367_s14.INIT=8'h80;
  LUT3 n369_s14 (
    .F(n369_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[28]) 
);
defparam n369_s14.INIT=8'h80;
  LUT3 n136_s4 (
    .F(n136_10),
    .I0(n120_6),
    .I1(n379_12),
    .I2(n136_7) 
);
defparam n136_s4.INIT=8'hE0;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(n120_6),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n133_s3.INIT=16'h0002;
  LUT4 ff_next_pattern0_4_s4 (
    .F(ff_next_pattern0_4_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n574_4) 
);
defparam ff_next_pattern0_4_s4.INIT=16'h1000;
  LUT4 ff_next_pattern1_24_s4 (
    .F(ff_next_pattern1_24_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n574_4) 
);
defparam ff_next_pattern1_24_s4.INIT=16'h1000;
  LUT4 n1006_s0 (
    .F(n1006_4),
    .I0(n574_4),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1006_s0.INIT=16'h0200;
  LUT4 n385_s8 (
    .F(n385_14),
    .I0(ff_next_pattern0[28]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n385_s8.INIT=16'h2000;
  LUT4 n383_s8 (
    .F(n383_14),
    .I0(ff_next_pattern0[29]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n383_s8.INIT=16'h2000;
  LUT4 n381_s8 (
    .F(n381_14),
    .I0(ff_next_pattern0[30]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n381_s8.INIT=16'h2000;
  LUT4 n379_s10 (
    .F(n379_16),
    .I0(ff_next_pattern0[31]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n379_s10.INIT=16'h2000;
  LUT4 n299_s8 (
    .F(n299_14),
    .I0(n379_12),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n299_s8.INIT=16'h1000;
  LUT4 n119_s3 (
    .F(n119_9),
    .I0(n119_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n119_s3.INIT=16'h0001;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(n126_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n126_s3.INIT=16'h0001;
  LUT4 n127_s3 (
    .F(n127_9),
    .I0(n127_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n127_s3.INIT=16'h0001;
  LUT4 n128_s3 (
    .F(n128_9),
    .I0(n128_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n129_s3 (
    .F(n129_9),
    .I0(n129_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n129_s3.INIT=16'h0001;
  LUT4 n130_s3 (
    .F(n130_9),
    .I0(n130_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n130_s3.INIT=16'h0001;
  LUT4 n131_s3 (
    .F(n131_9),
    .I0(n131_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n131_s3.INIT=16'h0001;
  LUT4 n132_s3 (
    .F(n132_9),
    .I0(n132_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n132_s3.INIT=16'h0001;
  LUT4 n684_s2 (
    .F(n684_6),
    .I0(ff_next_pattern1[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n684_s2.INIT=16'hACCC;
  LUT4 n683_s2 (
    .F(n683_6),
    .I0(ff_next_pattern1[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n683_s2.INIT=16'hACCC;
  LUT4 n682_s2 (
    .F(n682_6),
    .I0(ff_next_pattern1[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n682_s2.INIT=16'hACCC;
  LUT4 n681_s2 (
    .F(n681_6),
    .I0(ff_next_pattern1[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n681_s2.INIT=16'hACCC;
  LUT4 n680_s2 (
    .F(n680_6),
    .I0(ff_next_pattern1[20]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n680_s2.INIT=16'hACCC;
  LUT4 n679_s2 (
    .F(n679_6),
    .I0(ff_next_pattern1[21]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n679_s2.INIT=16'hACCC;
  LUT4 n678_s2 (
    .F(n678_6),
    .I0(ff_next_pattern1[22]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n678_s2.INIT=16'hACCC;
  LUT4 n677_s2 (
    .F(n677_6),
    .I0(ff_next_pattern1[23]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n677_s2.INIT=16'hACCC;
  LUT4 n676_s2 (
    .F(n676_6),
    .I0(ff_next_pattern1[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n676_s2.INIT=16'hACCC;
  LUT4 n675_s2 (
    .F(n675_6),
    .I0(ff_next_pattern1[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n675_s2.INIT=16'hACCC;
  LUT4 n674_s2 (
    .F(n674_6),
    .I0(ff_next_pattern1[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n674_s2.INIT=16'hACCC;
  LUT4 n673_s2 (
    .F(n673_6),
    .I0(ff_next_pattern1[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n673_s2.INIT=16'hACCC;
  LUT4 n672_s2 (
    .F(n672_6),
    .I0(ff_next_pattern1[12]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n672_s2.INIT=16'hACCC;
  LUT4 n671_s2 (
    .F(n671_6),
    .I0(ff_next_pattern1[13]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n671_s2.INIT=16'hACCC;
  LUT4 n670_s2 (
    .F(n670_6),
    .I0(ff_next_pattern1[14]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n670_s2.INIT=16'hACCC;
  LUT4 n669_s2 (
    .F(n669_6),
    .I0(ff_next_pattern1[15]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n669_s2.INIT=16'hACCC;
  LUT4 n668_s2 (
    .F(n668_6),
    .I0(ff_next_pattern1[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n668_s2.INIT=16'hACCC;
  LUT4 n667_s2 (
    .F(n667_6),
    .I0(ff_next_pattern1[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n667_s2.INIT=16'hACCC;
  LUT4 n666_s2 (
    .F(n666_6),
    .I0(ff_next_pattern1[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n666_s2.INIT=16'hACCC;
  LUT4 n665_s2 (
    .F(n665_6),
    .I0(ff_next_pattern1[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n665_s2.INIT=16'hACCC;
  LUT4 n664_s2 (
    .F(n664_6),
    .I0(ff_next_pattern1[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n664_s2.INIT=16'hACCC;
  LUT4 n663_s2 (
    .F(n663_6),
    .I0(ff_next_pattern1[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n663_s2.INIT=16'hACCC;
  LUT4 n662_s2 (
    .F(n662_6),
    .I0(ff_next_pattern1[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n662_s2.INIT=16'hACCC;
  LUT4 n661_s2 (
    .F(n661_6),
    .I0(ff_next_pattern1[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n661_s2.INIT=16'hACCC;
  LUT4 n660_s2 (
    .F(n660_6),
    .I0(ff_next_pattern0[24]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n660_s2.INIT=16'hACCC;
  LUT4 n659_s2 (
    .F(n659_6),
    .I0(ff_next_pattern0[25]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n659_s2.INIT=16'hACCC;
  LUT4 n658_s2 (
    .F(n658_6),
    .I0(ff_next_pattern0[26]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n658_s2.INIT=16'hACCC;
  LUT4 n657_s2 (
    .F(n657_6),
    .I0(ff_next_pattern0[27]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n657_s2.INIT=16'hACCC;
  LUT4 n656_s2 (
    .F(n656_6),
    .I0(ff_next_pattern0[28]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n656_s2.INIT=16'hACCC;
  LUT4 n655_s2 (
    .F(n655_6),
    .I0(ff_next_pattern0[29]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n655_s2.INIT=16'hACCC;
  LUT4 n654_s2 (
    .F(n654_6),
    .I0(ff_next_pattern0[30]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n654_s2.INIT=16'hACCC;
  LUT4 n653_s2 (
    .F(n653_6),
    .I0(ff_next_pattern0[31]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n653_s2.INIT=16'hACCC;
  LUT4 n652_s2 (
    .F(n652_6),
    .I0(ff_next_pattern0[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n652_s2.INIT=16'hACCC;
  LUT4 n651_s2 (
    .F(n651_6),
    .I0(ff_next_pattern0[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n651_s2.INIT=16'hACCC;
  LUT4 n650_s2 (
    .F(n650_6),
    .I0(ff_next_pattern0[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n650_s2.INIT=16'hACCC;
  LUT4 n649_s2 (
    .F(n649_6),
    .I0(ff_next_pattern0[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n649_s2.INIT=16'hACCC;
  LUT4 n648_s2 (
    .F(n648_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[20]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n648_s2.INIT=16'hCAAA;
  LUT4 n647_s2 (
    .F(n647_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[21]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n647_s2.INIT=16'hCAAA;
  LUT4 n646_s2 (
    .F(n646_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[22]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n646_s2.INIT=16'hCAAA;
  LUT4 n645_s2 (
    .F(n645_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[23]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n645_s2.INIT=16'hCAAA;
  LUT4 n644_s2 (
    .F(n644_6),
    .I0(ff_next_pattern0[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n644_s2.INIT=16'hACCC;
  LUT4 n643_s2 (
    .F(n643_6),
    .I0(ff_next_pattern0[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n643_s2.INIT=16'hACCC;
  LUT4 n642_s2 (
    .F(n642_6),
    .I0(ff_next_pattern0[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n642_s2.INIT=16'hACCC;
  LUT4 n641_s2 (
    .F(n641_6),
    .I0(ff_next_pattern0[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n641_s2.INIT=16'hACCC;
  LUT4 n640_s2 (
    .F(n640_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[12]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n640_s2.INIT=16'hCAAA;
  LUT4 n639_s2 (
    .F(n639_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[13]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n639_s2.INIT=16'hCAAA;
  LUT4 n638_s2 (
    .F(n638_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[14]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n638_s2.INIT=16'hCAAA;
  LUT4 n637_s2 (
    .F(n637_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[15]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n637_s2.INIT=16'hCAAA;
  LUT4 n636_s2 (
    .F(n636_6),
    .I0(ff_next_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n636_s2.INIT=16'hACCC;
  LUT4 n635_s2 (
    .F(n635_6),
    .I0(ff_next_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n635_s2.INIT=16'hACCC;
  LUT4 n634_s2 (
    .F(n634_6),
    .I0(ff_next_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n634_s2.INIT=16'hACCC;
  LUT4 n633_s2 (
    .F(n633_6),
    .I0(ff_next_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n633_s2.INIT=16'hACCC;
  LUT4 n632_s2 (
    .F(n632_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n632_s2.INIT=16'hCAAA;
  LUT4 n631_s2 (
    .F(n631_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n631_s2.INIT=16'hCAAA;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n630_s2.INIT=16'hCAAA;
  LUT4 n629_s2 (
    .F(n629_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n629_s2.INIT=16'hCAAA;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g4567_vram_address[15]),
    .D(n120_6_0),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g4567_vram_address[14]),
    .D(n121_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g4567_vram_address[13]),
    .D(n122_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g4567_vram_address[12]),
    .D(n123_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g4567_vram_address[11]),
    .D(n124_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g4567_vram_address[10]),
    .D(n125_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g4567_vram_address[9]),
    .D(n126_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g4567_vram_address[8]),
    .D(n127_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g4567_vram_address[7]),
    .D(n128_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g4567_vram_address[6]),
    .D(n129_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g4567_vram_address[5]),
    .D(n130_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g4567_vram_address[4]),
    .D(n131_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g4567_vram_address[3]),
    .D(n132_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g4567_vram_address[2]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_g4567_vram_valid),
    .D(n136_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_31_s0 (
    .Q(ff_next_pattern0[31]),
    .D(n299_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_30_s0 (
    .Q(ff_next_pattern0[30]),
    .D(n301_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_29_s0 (
    .Q(ff_next_pattern0[29]),
    .D(n303_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_28_s0 (
    .Q(ff_next_pattern0[28]),
    .D(n305_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_27_s0 (
    .Q(ff_next_pattern0[27]),
    .D(n307_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_26_s0 (
    .Q(ff_next_pattern0[26]),
    .D(n309_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_25_s0 (
    .Q(ff_next_pattern0[25]),
    .D(n311_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_24_s0 (
    .Q(ff_next_pattern0[24]),
    .D(n313_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_23_s0 (
    .Q(ff_next_pattern0[23]),
    .D(n315_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_22_s0 (
    .Q(ff_next_pattern0[22]),
    .D(n317_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_21_s0 (
    .Q(ff_next_pattern0[21]),
    .D(n319_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_20_s0 (
    .Q(ff_next_pattern0[20]),
    .D(n321_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_19_s0 (
    .Q(ff_next_pattern0[19]),
    .D(n323_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_18_s0 (
    .Q(ff_next_pattern0[18]),
    .D(n325_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_17_s0 (
    .Q(ff_next_pattern0[17]),
    .D(n327_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_16_s0 (
    .Q(ff_next_pattern0[16]),
    .D(n329_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_15_s0 (
    .Q(ff_next_pattern0[15]),
    .D(n331_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_14_s0 (
    .Q(ff_next_pattern0[14]),
    .D(n333_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_13_s0 (
    .Q(ff_next_pattern0[13]),
    .D(n335_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_12_s0 (
    .Q(ff_next_pattern0[12]),
    .D(n337_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_11_s0 (
    .Q(ff_next_pattern0[11]),
    .D(n339_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_10_s0 (
    .Q(ff_next_pattern0[10]),
    .D(n341_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_9_s0 (
    .Q(ff_next_pattern0[9]),
    .D(n343_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_8_s0 (
    .Q(ff_next_pattern0[8]),
    .D(n345_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_7_s0 (
    .Q(ff_next_pattern0[7]),
    .D(n347_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_6_s0 (
    .Q(ff_next_pattern0[6]),
    .D(n349_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(n351_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(n353_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(n205_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(n206_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(n207_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(n208_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_31_s0 (
    .Q(ff_next_pattern1[31]),
    .D(n363_23),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_30_s0 (
    .Q(ff_next_pattern1[30]),
    .D(n365_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_29_s0 (
    .Q(ff_next_pattern1[29]),
    .D(n367_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_28_s0 (
    .Q(ff_next_pattern1[28]),
    .D(n369_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_27_s0 (
    .Q(ff_next_pattern1[27]),
    .D(n371_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_26_s0 (
    .Q(ff_next_pattern1[26]),
    .D(n373_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_25_s0 (
    .Q(ff_next_pattern1[25]),
    .D(n375_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_24_s0 (
    .Q(ff_next_pattern1[24]),
    .D(n377_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_23_s0 (
    .Q(ff_next_pattern1[23]),
    .D(n379_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_22_s0 (
    .Q(ff_next_pattern1[22]),
    .D(n381_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_21_s0 (
    .Q(ff_next_pattern1[21]),
    .D(n383_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_20_s0 (
    .Q(ff_next_pattern1[20]),
    .D(n385_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_19_s0 (
    .Q(ff_next_pattern1[19]),
    .D(n387_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_18_s0 (
    .Q(ff_next_pattern1[18]),
    .D(n389_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_17_s0 (
    .Q(ff_next_pattern1[17]),
    .D(n391_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_16_s0 (
    .Q(ff_next_pattern1[16]),
    .D(n393_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_15_s0 (
    .Q(ff_next_pattern1[15]),
    .D(n395_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_14_s0 (
    .Q(ff_next_pattern1[14]),
    .D(n397_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_13_s0 (
    .Q(ff_next_pattern1[13]),
    .D(n399_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_12_s0 (
    .Q(ff_next_pattern1[12]),
    .D(n401_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_11_s0 (
    .Q(ff_next_pattern1[11]),
    .D(n403_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_10_s0 (
    .Q(ff_next_pattern1[10]),
    .D(n405_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_9_s0 (
    .Q(ff_next_pattern1[9]),
    .D(n407_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_8_s0 (
    .Q(ff_next_pattern1[8]),
    .D(n409_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_7_s0 (
    .Q(ff_next_pattern1[7]),
    .D(n411_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_6_s0 (
    .Q(ff_next_pattern1[6]),
    .D(n413_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_5_s0 (
    .Q(ff_next_pattern1[5]),
    .D(n415_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_4_s0 (
    .Q(ff_next_pattern1[4]),
    .D(n417_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_3_s0 (
    .Q(ff_next_pattern1[3]),
    .D(n419_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_2_s0 (
    .Q(ff_next_pattern1[2]),
    .D(n421_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_1_s0 (
    .Q(ff_next_pattern1[1]),
    .D(n423_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_0_s0 (
    .Q(ff_next_pattern1[0]),
    .D(n425_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_7_s0  (
    .Q(\ff_pattern[0] [7]),
    .D(n629_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_6_s0  (
    .Q(\ff_pattern[0] [6]),
    .D(n630_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_5_s0  (
    .Q(\ff_pattern[0] [5]),
    .D(n631_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_4_s0  (
    .Q(\ff_pattern[0] [4]),
    .D(n632_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_3_s0  (
    .Q(\ff_pattern[0] [3]),
    .D(n633_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_2_s0  (
    .Q(\ff_pattern[0] [2]),
    .D(n634_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_1_s0  (
    .Q(\ff_pattern[0] [1]),
    .D(n635_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_0_s0  (
    .Q(\ff_pattern[0] [0]),
    .D(n636_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_7_s0  (
    .Q(\ff_pattern[1] [7]),
    .D(n637_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_6_s0  (
    .Q(\ff_pattern[1] [6]),
    .D(n638_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_5_s0  (
    .Q(\ff_pattern[1] [5]),
    .D(n639_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_4_s0  (
    .Q(\ff_pattern[1] [4]),
    .D(n640_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_3_s0  (
    .Q(\ff_pattern[1] [3]),
    .D(n641_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_2_s0  (
    .Q(\ff_pattern[1] [2]),
    .D(n642_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_1_s0  (
    .Q(\ff_pattern[1] [1]),
    .D(n643_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_0_s0  (
    .Q(\ff_pattern[1] [0]),
    .D(n644_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_7_s0  (
    .Q(\ff_pattern[2] [7]),
    .D(n645_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_6_s0  (
    .Q(\ff_pattern[2] [6]),
    .D(n646_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_5_s0  (
    .Q(\ff_pattern[2] [5]),
    .D(n647_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_4_s0  (
    .Q(\ff_pattern[2] [4]),
    .D(n648_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_3_s0  (
    .Q(\ff_pattern[2] [3]),
    .D(n649_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_2_s0  (
    .Q(\ff_pattern[2] [2]),
    .D(n650_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_1_s0  (
    .Q(\ff_pattern[2] [1]),
    .D(n651_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_0_s0  (
    .Q(\ff_pattern[2] [0]),
    .D(n652_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_7_s0  (
    .Q(\ff_pattern[3] [7]),
    .D(n653_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_6_s0  (
    .Q(\ff_pattern[3] [6]),
    .D(n654_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_5_s0  (
    .Q(\ff_pattern[3] [5]),
    .D(n655_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_4_s0  (
    .Q(\ff_pattern[3] [4]),
    .D(n656_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_3_s0  (
    .Q(\ff_pattern[3] [3]),
    .D(n657_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_2_s0  (
    .Q(\ff_pattern[3] [2]),
    .D(n658_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_1_s0  (
    .Q(\ff_pattern[3] [1]),
    .D(n659_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_0_s0  (
    .Q(\ff_pattern[3] [0]),
    .D(n660_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_7_s0  (
    .Q(\ff_pattern[4] [7]),
    .D(n661_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_6_s0  (
    .Q(\ff_pattern[4] [6]),
    .D(n662_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_5_s0  (
    .Q(\ff_pattern[4] [5]),
    .D(n663_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_4_s0  (
    .Q(\ff_pattern[4] [4]),
    .D(n664_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_3_s0  (
    .Q(\ff_pattern[4] [3]),
    .D(n665_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_2_s0  (
    .Q(\ff_pattern[4] [2]),
    .D(n666_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_1_s0  (
    .Q(\ff_pattern[4] [1]),
    .D(n667_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_0_s0  (
    .Q(\ff_pattern[4] [0]),
    .D(n668_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_7_s0  (
    .Q(\ff_pattern[5] [7]),
    .D(n669_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_6_s0  (
    .Q(\ff_pattern[5] [6]),
    .D(n670_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_5_s0  (
    .Q(\ff_pattern[5] [5]),
    .D(n671_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_4_s0  (
    .Q(\ff_pattern[5] [4]),
    .D(n672_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_3_s0  (
    .Q(\ff_pattern[5] [3]),
    .D(n673_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_2_s0  (
    .Q(\ff_pattern[5] [2]),
    .D(n674_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_1_s0  (
    .Q(\ff_pattern[5] [1]),
    .D(n675_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_0_s0  (
    .Q(\ff_pattern[5] [0]),
    .D(n676_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_7_s0  (
    .Q(\ff_pattern[6] [7]),
    .D(n677_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_6_s0  (
    .Q(\ff_pattern[6] [6]),
    .D(n678_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_5_s0  (
    .Q(\ff_pattern[6] [5]),
    .D(n679_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_4_s0  (
    .Q(\ff_pattern[6] [4]),
    .D(n680_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_3_s0  (
    .Q(\ff_pattern[6] [3]),
    .D(n681_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_2_s0  (
    .Q(\ff_pattern[6] [2]),
    .D(n682_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_1_s0  (
    .Q(\ff_pattern[6] [1]),
    .D(n683_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_0_s0  (
    .Q(\ff_pattern[6] [0]),
    .D(n684_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_7_s0  (
    .Q(\ff_pattern[7] [7]),
    .D(n685_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_6_s0  (
    .Q(\ff_pattern[7] [6]),
    .D(n686_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_5_s0  (
    .Q(\ff_pattern[7] [5]),
    .D(n687_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_4_s0  (
    .Q(\ff_pattern[7] [4]),
    .D(n688_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_3_s0  (
    .Q(\ff_pattern[7] [3]),
    .D(n689_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_2_s0  (
    .Q(\ff_pattern[7] [2]),
    .D(n690_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_1_s0  (
    .Q(\ff_pattern[7] [1]),
    .D(n691_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_0_s0  (
    .Q(\ff_pattern[7] [0]),
    .D(n692_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s0 (
    .Q(w_g4567_display_color[7]),
    .D(\ff_pattern[0] [7]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_6_s0 (
    .Q(w_g4567_display_color[6]),
    .D(\ff_pattern[0] [6]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_5_s0 (
    .Q(w_g4567_display_color[5]),
    .D(\ff_pattern[0] [5]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_4_s0 (
    .Q(w_g4567_display_color[4]),
    .D(\ff_pattern[0] [4]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g4567_display_color[3]),
    .D(\ff_pattern[0] [3]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g4567_display_color[2]),
    .D(\ff_pattern[0] [2]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g4567_display_color[1]),
    .D(\ff_pattern[0] [1]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g4567_display_color[0]),
    .D(\ff_pattern[0] [0]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g4567_vram_address[16]),
    .D(n119_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g4567 */
module vdp_timing_control (
  clk42m,
  n36_6,
  reg_212lines_mode,
  w_vs_end_8,
  reg_interlace_mode,
  reg_50hz_mode,
  w_vs_end_7,
  reg_display_on,
  w_even_address_6_7,
  w_even_address_7_7,
  w_even_we_5,
  n120_6,
  w_even_address_5_7,
  w_even_address_8_7,
  reg_vertical_offset,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_pattern_generator_table_base,
  w_g123m_vram_rdata,
  reg_backdrop_color,
  w_g4567_vram_rdata,
  w_h_count_end,
  w_h_count_end_11,
  w_h_count_end_12,
  n109_8,
  n106_8,
  n27_8,
  w_h_count_end_15,
  w_t12_vram_valid,
  w_g123m_vram_valid,
  w_g4567_vram_valid,
  n379_12,
  n379_14,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_g123m_display_color,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input reg_212lines_mode;
input w_vs_end_8;
input reg_interlace_mode;
input reg_50hz_mode;
input w_vs_end_7;
input reg_display_on;
input w_even_address_6_7;
input w_even_address_7_7;
input w_even_we_5;
input n120_6;
input w_even_address_5_7;
input w_even_address_8_7;
input [7:0] reg_vertical_offset;
input [7:0] w_t12_vram_rdata;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_g123m_vram_rdata;
input [7:0] reg_backdrop_color;
input [31:0] w_g4567_vram_rdata;
output w_h_count_end;
output w_h_count_end_11;
output w_h_count_end_12;
output n109_8;
output n106_8;
output n27_8;
output w_h_count_end_15;
output w_t12_vram_valid;
output w_g123m_vram_valid;
output w_g4567_vram_valid;
output n379_12;
output n379_14;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [16:0] w_t12_vram_address;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire ff_v_active;
wire ff_h_active;
wire ff_h_active_8;
wire w_screen_pos_y_Z_6_11;
wire n282_16;
wire n282_20;
wire n83_10;
wire n559_4;
wire ff_phase_2_7;
wire n574_4;
wire n574_5;
wire n582_4;
wire n426_5;
wire n422_8;
wire n363_20;
wire n136_8;
wire n1006_4;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n83_10(n83_10),
    .ff_phase_2_7(ff_phase_2_7),
    .n426_5(n426_5),
    .reg_212lines_mode(reg_212lines_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .ff_v_active(ff_v_active),
    .ff_h_active(ff_h_active),
    .w_h_count_end(w_h_count_end),
    .ff_h_active_8(ff_h_active_8),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n109_8(n109_8),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_t12 u_t12 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .ff_phase_2_7(ff_phase_2_7),
    .n574_4(n574_4),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_vs_end_7(w_vs_end_7),
    .ff_h_active_8(ff_h_active_8),
    .reg_display_on(reg_display_on),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:9]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[2:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_v_count(w_v_count[9:5]),
    .ff_half_count(ff_half_count[11]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n282_16(n282_16),
    .n282_20(n282_20),
    .n83_10(n83_10),
    .w_t12_vram_address(w_t12_vram_address[16:0])
);
  vdp_timing_control_g123m u_g123m (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n1006_4(n1006_4),
    .reg_display_on(reg_display_on),
    .n282_16(n282_16),
    .n282_20(n282_20),
    .n136_8(n136_8),
    .w_even_address_6_7(w_even_address_6_7),
    .n363_20(n363_20),
    .n379_14(n379_14),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_10(ff_half_count[10]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .n559_4(n559_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n574_4(n574_4),
    .n574_5(n574_5),
    .n582_4(n582_4),
    .n426_5(n426_5),
    .n422_8(n422_8),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0])
);
  vdp_timing_control_g4567 u_g4567 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n559_4(n559_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n422_8(n422_8),
    .n426_5(n426_5),
    .n574_4(n574_4),
    .n574_5(n574_5),
    .n582_4(n582_4),
    .reg_display_on(reg_display_on),
    .n120_6(n120_6),
    .n282_20(n282_20),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_8_7(w_even_address_8_7),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .ff_half_count(ff_half_count[7:6]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n363_20(n363_20),
    .n379_12(n379_12),
    .n379_14(n379_14),
    .n136_8(n136_8),
    .n1006_4(n1006_4),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_vram_interface (
  clk42m,
  n36_6,
  w_sdram_rdata_en,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  ff_sdr_ready,
  w_g123m_vram_valid,
  ff_vram_valid_10,
  ff_vram_valid_8,
  w_cpu_vram_write,
  w_sdram_rdata,
  w_g4567_vram_address,
  w_cpu_vram_address,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_cpu_vram_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_cpu_vram_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_t12_vram_rdata,
  w_g123m_vram_rdata,
  w_g4567_vram_rdata
)
;
input clk42m;
input n36_6;
input w_sdram_rdata_en;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input ff_sdr_ready;
input w_g123m_vram_valid;
input ff_vram_valid_10;
input ff_vram_valid_8;
input w_cpu_vram_write;
input [31:0] w_sdram_rdata;
input [16:2] w_g4567_vram_address;
input [16:0] w_cpu_vram_address;
input [16:0] w_t12_vram_address;
input [16:0] w_g123m_vram_address;
input [7:0] w_cpu_vram_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_cpu_vram_rdata_en;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_t12_vram_rdata;
output [7:0] w_g123m_vram_rdata;
output [31:0] w_g4567_vram_rdata;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n166_4;
wire n167_4;
wire n534_4;
wire n566_4;
wire n574_4;
wire ff_vram_write_6;
wire ff_vram_valid_6;
wire ff_vram_rdata_sel_0_7;
wire ff_wait_2_8;
wire ff_cpu_vram_rdata_en_6;
wire n213_8;
wire n248_6;
wire n179_8;
wire n112_10;
wire n247_7;
wire n151_8;
wire n165_9;
wire n152_9;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n159_8;
wire n160_8;
wire n161_8;
wire n162_8;
wire n163_8;
wire n164_8;
wire n165_8;
wire n166_5;
wire n167_5;
wire ff_vram_rdata_sel_2_9;
wire n213_9;
wire n201_9;
wire n249_8;
wire ff_vram_address_15_12;
wire n70_9;
wire n71_9;
wire n72_9;
wire n73_9;
wire n74_9;
wire n75_9;
wire n76_9;
wire n77_9;
wire n78_9;
wire n151_6;
wire n152_7;
wire n153_6;
wire n154_6;
wire n155_6;
wire n156_6;
wire n157_6;
wire n158_6;
wire n159_6;
wire n160_6;
wire n161_6;
wire n162_6;
wire n163_6;
wire n164_6;
wire n165_6;
wire [2:0] ff_vram_rdata_sel;
wire [2:0] ff_wait;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n151_s8 (
    .F(n52_4),
    .I0(w_g4567_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_g4567_vram_valid) 
);
defparam n151_s8.INIT=8'hAC;
  LUT3 n152_s8 (
    .F(n53_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_g4567_vram_address[15]),
    .I2(w_g4567_vram_valid) 
);
defparam n152_s8.INIT=8'hCA;
  LUT3 n153_s7 (
    .F(n54_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_g4567_vram_address[14]),
    .I2(w_g4567_vram_valid) 
);
defparam n153_s7.INIT=8'hCA;
  LUT3 n154_s7 (
    .F(n55_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_g4567_vram_address[13]),
    .I2(w_g4567_vram_valid) 
);
defparam n154_s7.INIT=8'hCA;
  LUT3 n155_s7 (
    .F(n56_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_g4567_vram_address[12]),
    .I2(w_g4567_vram_valid) 
);
defparam n155_s7.INIT=8'hCA;
  LUT3 n156_s7 (
    .F(n57_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_g4567_vram_address[11]),
    .I2(w_g4567_vram_valid) 
);
defparam n156_s7.INIT=8'hCA;
  LUT3 n157_s7 (
    .F(n58_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_g4567_vram_address[10]),
    .I2(w_g4567_vram_valid) 
);
defparam n157_s7.INIT=8'hCA;
  LUT3 n158_s7 (
    .F(n59_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_g4567_vram_address[9]),
    .I2(w_g4567_vram_valid) 
);
defparam n158_s7.INIT=8'hCA;
  LUT3 n159_s7 (
    .F(n60_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_g4567_vram_address[8]),
    .I2(w_g4567_vram_valid) 
);
defparam n159_s7.INIT=8'hCA;
  LUT3 n160_s7 (
    .F(n61_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_g4567_vram_address[7]),
    .I2(w_g4567_vram_valid) 
);
defparam n160_s7.INIT=8'hCA;
  LUT3 n161_s7 (
    .F(n62_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_g4567_vram_address[6]),
    .I2(w_g4567_vram_valid) 
);
defparam n161_s7.INIT=8'hCA;
  LUT3 n162_s7 (
    .F(n63_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_g4567_vram_address[5]),
    .I2(w_g4567_vram_valid) 
);
defparam n162_s7.INIT=8'hCA;
  LUT3 n163_s7 (
    .F(n64_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_g4567_vram_address[4]),
    .I2(w_g4567_vram_valid) 
);
defparam n163_s7.INIT=8'hCA;
  LUT3 n164_s7 (
    .F(n65_4),
    .I0(w_cpu_vram_address[3]),
    .I1(w_g4567_vram_address[3]),
    .I2(w_g4567_vram_valid) 
);
defparam n164_s7.INIT=8'hCA;
  LUT3 n165_s7 (
    .F(n66_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_g4567_vram_address[2]),
    .I2(w_g4567_vram_valid) 
);
defparam n165_s7.INIT=8'hCA;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(n166_5),
    .I1(w_t12_vram_address[1]),
    .I2(w_t12_vram_valid) 
);
defparam n166_s1.INIT=8'hC5;
  LUT3 n167_s1 (
    .F(n167_4),
    .I0(n167_5),
    .I1(w_t12_vram_address[0]),
    .I2(w_t12_vram_valid) 
);
defparam n167_s1.INIT=8'hC5;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_vram_rdata_sel[2]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n534_s1.INIT=16'h4000;
  LUT4 n566_s1 (
    .F(n566_4),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n566_s1.INIT=16'h1000;
  LUT4 n574_s1 (
    .F(n574_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n574_s1.INIT=16'h1000;
  LUT2 ff_vram_address_15_s4 (
    .F(ff_vram_write_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_address_15_s4.INIT=4'h4;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_valid_s3.INIT=4'h7;
  LUT4 ff_vram_rdata_sel_2_s4 (
    .F(ff_vram_rdata_sel_0_7),
    .I0(w_sdram_rdata_en),
    .I1(ff_sdr_ready),
    .I2(ff_vram_address_15_12),
    .I3(ff_vram_rdata_sel_2_9) 
);
defparam ff_vram_rdata_sel_2_s4.INIT=16'hBF00;
  LUT3 ff_wait_2_s3 (
    .F(ff_wait_2_8),
    .I0(ff_vram_address_15_12),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam ff_wait_2_s3.INIT=8'h4F;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 n213_s3 (
    .F(n213_8),
    .I0(w_g123m_vram_valid),
    .I1(n213_9),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n213_s3.INIT=16'hF100;
  LUT3 n248_s1 (
    .F(n248_6),
    .I0(ff_wait[2]),
    .I1(ff_wait[1]),
    .I2(ff_wait[0]) 
);
defparam n248_s1.INIT=8'hC2;
  LUT4 n179_s3 (
    .F(n179_8),
    .I0(w_g123m_vram_valid),
    .I1(w_g4567_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n179_s3.INIT=16'h0E00;
  LUT2 n112_s5 (
    .F(n112_10),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_10) 
);
defparam n112_s5.INIT=4'h8;
  LUT3 n247_s2 (
    .F(n247_7),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam n247_s2.INIT=8'hE1;
  LUT3 n151_s7 (
    .F(n151_8),
    .I0(w_g123m_vram_address[16]),
    .I1(w_t12_vram_address[16]),
    .I2(w_t12_vram_valid) 
);
defparam n151_s7.INIT=8'hCA;
  LUT2 n151_s6 (
    .F(n165_9),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid) 
);
defparam n151_s6.INIT=4'h1;
  LUT3 n152_s7 (
    .F(n152_9),
    .I0(w_g123m_vram_address[15]),
    .I1(w_t12_vram_address[15]),
    .I2(w_t12_vram_valid) 
);
defparam n152_s7.INIT=8'hCA;
  LUT3 n153_s6 (
    .F(n153_8),
    .I0(w_g123m_vram_address[14]),
    .I1(w_t12_vram_address[14]),
    .I2(w_t12_vram_valid) 
);
defparam n153_s6.INIT=8'hCA;
  LUT3 n154_s6 (
    .F(n154_8),
    .I0(w_g123m_vram_address[13]),
    .I1(w_t12_vram_address[13]),
    .I2(w_t12_vram_valid) 
);
defparam n154_s6.INIT=8'hCA;
  LUT3 n155_s6 (
    .F(n155_8),
    .I0(w_g123m_vram_address[12]),
    .I1(w_t12_vram_address[12]),
    .I2(w_t12_vram_valid) 
);
defparam n155_s6.INIT=8'hCA;
  LUT3 n156_s6 (
    .F(n156_8),
    .I0(w_g123m_vram_address[11]),
    .I1(w_t12_vram_address[11]),
    .I2(w_t12_vram_valid) 
);
defparam n156_s6.INIT=8'hCA;
  LUT3 n157_s6 (
    .F(n157_8),
    .I0(w_g123m_vram_address[10]),
    .I1(w_t12_vram_address[10]),
    .I2(w_t12_vram_valid) 
);
defparam n157_s6.INIT=8'hCA;
  LUT3 n158_s6 (
    .F(n158_8),
    .I0(w_g123m_vram_address[9]),
    .I1(w_t12_vram_address[9]),
    .I2(w_t12_vram_valid) 
);
defparam n158_s6.INIT=8'hCA;
  LUT3 n159_s6 (
    .F(n159_8),
    .I0(w_g123m_vram_address[8]),
    .I1(w_t12_vram_address[8]),
    .I2(w_t12_vram_valid) 
);
defparam n159_s6.INIT=8'hCA;
  LUT3 n160_s6 (
    .F(n160_8),
    .I0(w_g123m_vram_address[7]),
    .I1(w_t12_vram_address[7]),
    .I2(w_t12_vram_valid) 
);
defparam n160_s6.INIT=8'hCA;
  LUT3 n161_s6 (
    .F(n161_8),
    .I0(w_g123m_vram_address[6]),
    .I1(w_t12_vram_address[6]),
    .I2(w_t12_vram_valid) 
);
defparam n161_s6.INIT=8'hCA;
  LUT3 n162_s6 (
    .F(n162_8),
    .I0(w_g123m_vram_address[5]),
    .I1(w_t12_vram_address[5]),
    .I2(w_t12_vram_valid) 
);
defparam n162_s6.INIT=8'hCA;
  LUT3 n163_s6 (
    .F(n163_8),
    .I0(w_g123m_vram_address[4]),
    .I1(w_t12_vram_address[4]),
    .I2(w_t12_vram_valid) 
);
defparam n163_s6.INIT=8'hCA;
  LUT3 n164_s6 (
    .F(n164_8),
    .I0(w_g123m_vram_address[3]),
    .I1(w_t12_vram_address[3]),
    .I2(w_t12_vram_valid) 
);
defparam n164_s6.INIT=8'hCA;
  LUT3 n165_s6 (
    .F(n165_8),
    .I0(w_g123m_vram_address[2]),
    .I1(w_t12_vram_address[2]),
    .I2(w_t12_vram_valid) 
);
defparam n165_s6.INIT=8'hCA;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[1]),
    .I2(w_g123m_vram_address[1]),
    .I3(w_g123m_vram_valid) 
);
defparam n166_s2.INIT=16'h0FBB;
  LUT4 n167_s2 (
    .F(n167_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[0]),
    .I2(w_g123m_vram_address[0]),
    .I3(w_g123m_vram_valid) 
);
defparam n167_s2.INIT=16'h0FBB;
  LUT3 ff_vram_rdata_sel_2_s5 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam ff_vram_rdata_sel_2_s5.INIT=8'h01;
  LUT2 n213_s4 (
    .F(n213_9),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8) 
);
defparam n213_s4.INIT=4'h1;
  LUT4 n201_s3 (
    .F(n201_9),
    .I0(ff_sdr_ready),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n201_s3.INIT=16'h0002;
  LUT4 n249_s2 (
    .F(n249_8),
    .I0(ff_wait[0]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n249_s2.INIT=16'h5554;
  LUT4 ff_vram_address_15_s7 (
    .F(ff_vram_address_15_12),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid),
    .I2(w_g4567_vram_valid),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_address_15_s7.INIT=16'h0001;
  LUT4 n70_s3 (
    .F(n70_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_write),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n70_s3.INIT=16'h0004;
  LUT4 n71_s3 (
    .F(n71_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[7]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n71_s3.INIT=16'h0004;
  LUT4 n72_s3 (
    .F(n72_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[6]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n72_s3.INIT=16'h0004;
  LUT4 n73_s3 (
    .F(n73_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[5]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n73_s3.INIT=16'h0004;
  LUT4 n74_s3 (
    .F(n74_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[4]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n74_s3.INIT=16'h0004;
  LUT4 n75_s3 (
    .F(n75_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[3]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n75_s3.INIT=16'h0004;
  LUT4 n76_s3 (
    .F(n76_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[2]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n76_s3.INIT=16'h0004;
  LUT4 n77_s3 (
    .F(n77_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[1]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n77_s3.INIT=16'h0004;
  LUT4 n78_s3 (
    .F(n78_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[0]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n78_s3.INIT=16'h0004;
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n153_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n154_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n155_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n156_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n157_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n158_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n159_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n160_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n161_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n162_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n163_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n164_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n165_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n166_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n167_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n70_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n71_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n72_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n73_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n74_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n75_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n76_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n77_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n78_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n112_10),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n179_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n213_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_7_s0 (
    .Q(w_t12_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_6_s0 (
    .Q(w_t12_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_5_s0 (
    .Q(w_t12_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_4_s0 (
    .Q(w_t12_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_3_s0 (
    .Q(w_t12_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_2_s0 (
    .Q(w_t12_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_1_s0 (
    .Q(w_t12_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_0_s0 (
    .Q(w_t12_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_7_s0 (
    .Q(w_g123m_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_6_s0 (
    .Q(w_g123m_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_5_s0 (
    .Q(w_g123m_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_4_s0 (
    .Q(w_g123m_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_3_s0 (
    .Q(w_g123m_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_2_s0 (
    .Q(w_g123m_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_1_s0 (
    .Q(w_g123m_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_0_s0 (
    .Q(w_g123m_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_31_s0 (
    .Q(w_g4567_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_30_s0 (
    .Q(w_g4567_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_29_s0 (
    .Q(w_g4567_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_28_s0 (
    .Q(w_g4567_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_27_s0 (
    .Q(w_g4567_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_26_s0 (
    .Q(w_g4567_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_25_s0 (
    .Q(w_g4567_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_24_s0 (
    .Q(w_g4567_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_23_s0 (
    .Q(w_g4567_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_22_s0 (
    .Q(w_g4567_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_21_s0 (
    .Q(w_g4567_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_20_s0 (
    .Q(w_g4567_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_19_s0 (
    .Q(w_g4567_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_18_s0 (
    .Q(w_g4567_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_17_s0 (
    .Q(w_g4567_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_16_s0 (
    .Q(w_g4567_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_15_s0 (
    .Q(w_g4567_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_14_s0 (
    .Q(w_g4567_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_13_s0 (
    .Q(w_g4567_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_12_s0 (
    .Q(w_g4567_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_11_s0 (
    .Q(w_g4567_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_10_s0 (
    .Q(w_g4567_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_9_s0 (
    .Q(w_g4567_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_8_s0 (
    .Q(w_g4567_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_7_s0 (
    .Q(w_g4567_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_6_s0 (
    .Q(w_g4567_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_5_s0 (
    .Q(w_g4567_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_4_s0 (
    .Q(w_g4567_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_3_s0 (
    .Q(w_g4567_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_2_s0 (
    .Q(w_g4567_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_1_s0 (
    .Q(w_g4567_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_0_s0 (
    .Q(w_g4567_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n151_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n201_9),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_wait_2_s1 (
    .Q(ff_wait[2]),
    .D(n247_7),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_2_s1.INIT=1'b0;
  DFFCE ff_wait_1_s1 (
    .Q(ff_wait[1]),
    .D(n248_6),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_1_s1.INIT=1'b0;
  DFFCE ff_wait_0_s1 (
    .Q(ff_wait[0]),
    .D(n249_8),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk42m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 n151_s4 (
    .O(n151_6),
    .I0(n151_8),
    .I1(n52_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n152_s5 (
    .O(n152_7),
    .I0(n152_9),
    .I1(n53_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n153_s4 (
    .O(n153_6),
    .I0(n153_8),
    .I1(n54_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n154_s4 (
    .O(n154_6),
    .I0(n154_8),
    .I1(n55_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n155_s4 (
    .O(n155_6),
    .I0(n155_8),
    .I1(n56_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n156_s4 (
    .O(n156_6),
    .I0(n156_8),
    .I1(n57_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n157_s4 (
    .O(n157_6),
    .I0(n157_8),
    .I1(n58_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n158_s4 (
    .O(n158_6),
    .I0(n158_8),
    .I1(n59_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n159_s4 (
    .O(n159_6),
    .I0(n159_8),
    .I1(n60_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n160_s4 (
    .O(n160_6),
    .I0(n160_8),
    .I1(n61_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n161_s4 (
    .O(n161_6),
    .I0(n161_8),
    .I1(n62_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n162_s4 (
    .O(n162_6),
    .I0(n162_8),
    .I1(n63_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n163_s4 (
    .O(n163_6),
    .I0(n163_8),
    .I1(n64_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n164_s4 (
    .O(n164_6),
    .I0(n164_8),
    .I1(n65_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n165_s4 (
    .O(n165_6),
    .I0(n165_8),
    .I1(n66_4),
    .S0(n165_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk42m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk42m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk42m,
  n36_6,
  w_palette_valid,
  n379_14,
  n379_12,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_g4567_display_color,
  w_g123m_display_color,
  n120_6,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk42m;
input n36_6;
input w_palette_valid;
input n379_14;
input n379_12;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [2:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] w_g4567_display_color;
input [3:0] w_g123m_display_color;
output n120_6;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n270_13;
wire n271_13;
wire n278_13;
wire n279_13;
wire n157_3;
wire n263_4;
wire n339_3;
wire n340_3;
wire w_palette_valid_1;
wire n157_4;
wire ff_display_color_7_10;
wire n133_9;
wire ff_display_color_7_12;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_8;
wire n116_8;
wire n117_8;
wire n118_8;
wire n119_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n270_s8 (
    .F(n270_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n270_s8.INIT=8'hF8;
  LUT3 n271_s8 (
    .F(n271_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n271_s8.INIT=8'hE6;
  LUT3 n278_s8 (
    .F(n278_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n278_s8.INIT=8'hF8;
  LUT3 n279_s8 (
    .F(n279_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n279_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n157_4) 
);
defparam n157_s0.INIT=16'h1000;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n263_s1.INIT=8'h10;
  LUT4 n339_s0 (
    .F(n339_3),
    .I0(n157_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n333_5) 
);
defparam n339_s0.INIT=16'hFF40;
  LUT4 n340_s0 (
    .F(n340_3),
    .I0(w_display_b16[2]),
    .I1(n157_4),
    .I2(w_display_b16[1]),
    .I3(w_display_b[0]) 
);
defparam n340_s0.INIT=16'hEF30;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_1),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT2 n157_s1 (
    .F(n157_4),
    .I0(reg_screen_mode[3]),
    .I1(n120_6) 
);
defparam n157_s1.INIT=4'h8;
  LUT4 n120_s3 (
    .F(n120_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n120_s3.INIT=16'h1000;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n379_14),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s5.INIT=16'hBF00;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 ff_display_color_7_s6 (
    .F(ff_display_color_7_12),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam ff_display_color_7_s6.INIT=16'hAAAB;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(w_g4567_display_color[0]),
    .I1(w_g123m_display_color[0]),
    .I2(n120_6),
    .I3(n379_12) 
);
defparam n123_s2.INIT=16'hAAAC;
  LUT4 n122_s2 (
    .F(n122_6),
    .I0(w_g4567_display_color[1]),
    .I1(w_g123m_display_color[1]),
    .I2(n120_6),
    .I3(n379_12) 
);
defparam n122_s2.INIT=16'hAAAC;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(w_g4567_display_color[2]),
    .I1(w_g123m_display_color[2]),
    .I2(n120_6),
    .I3(n379_12) 
);
defparam n121_s2.INIT=16'hAAAC;
  LUT4 n120_s4 (
    .F(n120_8),
    .I0(w_g4567_display_color[3]),
    .I1(w_g123m_display_color[3]),
    .I2(n120_6),
    .I3(n379_12) 
);
defparam n120_s4.INIT=16'hAAAC;
  LUT3 n116_s2 (
    .F(n116_8),
    .I0(w_g4567_display_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n120_6) 
);
defparam n116_s2.INIT=8'h80;
  LUT3 n117_s2 (
    .F(n117_8),
    .I0(w_g4567_display_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n120_6) 
);
defparam n117_s2.INIT=8'h80;
  LUT3 n118_s2 (
    .F(n118_8),
    .I0(w_g4567_display_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n120_6) 
);
defparam n118_s2.INIT=8'h80;
  LUT3 n119_s2 (
    .F(n119_8),
    .I0(w_g4567_display_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n120_6) 
);
defparam n119_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam n336_s1.INIT=16'hCAAA;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam n335_s1.INIT=16'hCAAA;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam n333_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n120_6) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n133_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(ff_display_color[7]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(ff_display_color[6]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(ff_display_color[5]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(ff_display_color[4]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(ff_display_color[3]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(ff_display_color[2]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(ff_display_color[1]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(ff_display_color[0]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n270_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n271_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n278_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n279_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n339_3),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n340_3),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n116_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n117_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n118_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n119_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n120_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n121_6),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n122_6),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n123_6),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk42m(clk42m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_1),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  clk42m,
  w_even_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_even_q
)
;
input clk42m;
input w_even_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_even_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hB;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_even_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_even_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_even_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_even_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_even_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_even_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_even_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_even_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_even_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_even_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_even_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_even_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_even_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_even_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_even_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_even_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_even_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_even_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_even_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_even_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_even_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_even_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_even_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_even_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  clk42m,
  w_odd_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_odd_q
)
;
input clk42m;
input w_odd_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hE;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_odd_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_odd_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_odd_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_odd_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_odd_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_odd_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_odd_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_odd_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_odd_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_odd_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_odd_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_odd_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_odd_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_odd_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_odd_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_odd_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_odd_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_odd_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_odd_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_odd_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_odd_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_odd_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_odd_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_odd_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  clk42m,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_address_8_7,
  w_even_address_7_7,
  w_even_address_6_7,
  w_even_address_5_7,
  w_even_we_5,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input clk42m;
input [10:0] w_h_count;
input [1:1] w_v_count;
input [11:6] ff_half_count;
input [5:2] w_screen_pos_x_Z;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_address_8_7;
output w_even_address_7_7;
output w_even_address_6_7;
output w_even_address_5_7;
output w_even_we_5;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_we;
wire w_odd_we;
wire w_even_address_9_7;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hC5;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hC5;
  LUT3 w_even_address_4_s4 (
    .F(w_even_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s4.INIT=8'hC5;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT4 w_even_we_s1 (
    .F(w_even_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_even_we_s1.INIT=16'h00EF;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'h5C;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'h5C;
  LUT3 w_odd_address_4_s4 (
    .F(w_odd_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s4.INIT=8'h5C;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT4 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_odd_we_s0.INIT=16'hEF00;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT3 w_even_address_9_s4 (
    .F(w_even_address_9_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(ff_half_count[11]) 
);
defparam w_even_address_9_s4.INIT=8'hB4;
  LUT2 w_even_address_8_s4 (
    .F(w_even_address_8_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5) 
);
defparam w_even_address_8_s4.INIT=4'h6;
  LUT4 w_even_address_7_s4 (
    .F(w_even_address_7_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_address_7_s4.INIT=16'h1FE0;
  LUT3 w_even_address_6_s4 (
    .F(w_even_address_6_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam w_even_address_6_s4.INIT=8'hE1;
  LUT2 w_even_address_5_s4 (
    .F(w_even_address_5_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]) 
);
defparam w_even_address_5_s4.INIT=4'h6;
  LUT4 w_even_we_s2 (
    .F(w_even_we_5),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_we_s2.INIT=16'h001F;
  LUT4 w_odd_address_5_s4 (
    .F(w_odd_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_5_s4.INIT=16'h99F0;
  LUT4 w_even_address_5_s5 (
    .F(w_even_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_5_s5.INIT=16'hF099;
  LUT4 w_odd_address_8_s4 (
    .F(w_odd_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_8_s4.INIT=16'h66F0;
  LUT4 w_even_address_8_s5 (
    .F(w_even_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_8_s5.INIT=16'hF066;
  vdp_upscan_line_buffer u_even_line_buffer (
    .clk42m(clk42m),
    .w_even_we(w_even_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .clk42m(clk42m),
    .w_odd_we(w_odd_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk42m,
  n88,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e
)
;
input clk42m;
input n88;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk42m,
  n100,
  n99,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  out_o
)
;
input clk42m;
input n100;
input n99;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
output [23:0] out_o;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk42m,
  w_gain_7_5,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk42m;
input w_gain_7_5;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [10:0] w_h_count;
input [9:0] ff_x_position_r;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n88;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n99;
wire n100;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n172_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire n78_5;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[1]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88),
    .I0(w_h_count[0]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n99_s1 (
    .F(n99),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT3 n100_s1 (
    .F(n100),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[0]),
    .I2(w_v_count[0]) 
);
defparam n100_s1.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n171_s0.INIT=8'hCA;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n172_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk42m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk42m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk42m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk42m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk42m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk42m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk42m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk42m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk42m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk42m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk42m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk42m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk42m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk42m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk42m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk42m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk42m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk42m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk42m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk42m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk42m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk42m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk42m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk42m) 
);
  DFFR ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_v_count[0]) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n79),
    .CLK(clk42m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n80),
    .CLK(clk42m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n81),
    .CLK(clk42m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n82),
    .CLK(clk42m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n83),
    .CLK(clk42m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n84),
    .CLK(clk42m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n85),
    .CLK(clk42m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n86),
    .CLK(clk42m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n87),
    .CLK(clk42m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n88),
    .CLK(clk42m) 
);
  DFFR ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n91),
    .CLK(clk42m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n92),
    .CLK(clk42m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n93),
    .CLK(clk42m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n94),
    .CLK(clk42m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n95),
    .CLK(clk42m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n96),
    .CLK(clk42m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n97),
    .CLK(clk42m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n98),
    .CLK(clk42m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n99),
    .CLK(clk42m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n100),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n149_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n150_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n151_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n152_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n153_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n154_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n155_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n156_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n157_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n158_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n159_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n160_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n161_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n162_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n163_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n164_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n165_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n166_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n167_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n168_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n169_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n170_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n171_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n172_3),
    .CLK(clk42m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk42m) 
);
  INV n78_s2 (
    .O(n78_5),
    .I(w_h_count[10]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n88(n88),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n100(n100),
    .n99(n99),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk42m,
  ff_tap1_r,
  ff_coeff1,
  ff_tap0_r,
  w_bilinear_r
)
;
input clk42m;
input [7:0] ff_tap1_r;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_r;
output [7:0] w_bilinear_r;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_r[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_r[7:0]}),
    .B({GND,ff_tap1_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk42m,
  ff_tap1_g,
  ff_coeff1,
  ff_tap0_g,
  w_bilinear_g
)
;
input clk42m;
input [7:0] ff_tap1_g;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_g;
output [7:0] w_bilinear_g;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_g[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_g[7:0]}),
    .B({GND,ff_tap1_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk42m,
  ff_tap1_b,
  ff_coeff1,
  ff_tap0_b,
  w_bilinear_b
)
;
input clk42m;
input [7:0] ff_tap1_b;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_b;
output [7:0] w_bilinear_b;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_b[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_b[7:0]}),
    .B({GND,ff_tap1_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk42m,
  n36_6,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_11,
  n27_8,
  n109_8,
  n106_8,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_7,
  w_vs_end_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_12;
input w_h_count_end_11;
input n27_8;
input n109_8;
input n106_8;
input w_h_count_end_15;
input [10:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_7;
output w_vs_end_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_hs_end;
wire w_vs_end;
wire n805_4;
wire n182_3;
wire n183_3;
wire n184_3;
wire n185_4;
wire n831_4;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire n67_7;
wire w_active_start_10;
wire w_active_start_11;
wire w_hs_end_8;
wire w_vs_end_6;
wire n183_4;
wire n831_5;
wire ff_h_en_9;
wire ff_v_en_8;
wire ff_vs_6;
wire w_hs_end_9;
wire n831_6;
wire ff_v_en_10;
wire n47_9;
wire n182_6;
wire w_active_start;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire ff_v_en;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_h_en;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_gain_7_5;
wire ff_hold0_7;
wire ff_tap0_r_7_7;
wire w_sub_numerator_3_13;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_tap1_r;
wire [7:0] ff_tap1_g;
wire [7:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_hs_end_s4 (
    .F(w_hs_end),
    .I0(w_h_count[7]),
    .I1(w_h_count[10]),
    .I2(w_h_count[4]),
    .I3(w_hs_end_8) 
);
defparam w_hs_end_s4.INIT=16'h1000;
  LUT3 w_vs_end_s2 (
    .F(w_vs_end),
    .I0(w_v_count[0]),
    .I1(w_vs_end_6),
    .I2(w_vs_end_7) 
);
defparam w_vs_end_s2.INIT=8'h80;
  LUT2 n805_s1 (
    .F(n805_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n805_s1.INIT=4'hB;
  LUT3 n182_s0 (
    .F(n182_3),
    .I0(ff_numerator[6]),
    .I1(n182_6),
    .I2(ff_numerator[7]) 
);
defparam n182_s0.INIT=8'hE1;
  LUT4 n183_s0 (
    .F(n183_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n183_4) 
);
defparam n183_s0.INIT=16'hC30A;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n184_s0.INIT=16'h1FE0;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n185_s1.INIT=8'h1E;
  LUT3 n831_s1 (
    .F(n831_4),
    .I0(w_active_start_11),
    .I1(n831_5),
    .I2(slot_reset_n_d) 
);
defparam n831_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(n831_5),
    .I1(w_active_start_10),
    .I2(ff_h_en_9) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_10),
    .I1(w_vs_end_6),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'hE000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_vs_end_6),
    .I3(ff_vs_6) 
);
defparam ff_vs_s2.INIT=16'h8000;
  LUT2 n67_s2 (
    .F(n67_7),
    .I0(ff_v_en_10),
    .I1(ff_v_en_8) 
);
defparam n67_s2.INIT=4'h7;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT3 w_active_start_s7 (
    .F(w_active_start_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12) 
);
defparam w_active_start_s7.INIT=8'h40;
  LUT3 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_11) 
);
defparam w_active_start_s8.INIT=8'h40;
  LUT4 w_hs_end_s5 (
    .F(w_hs_end_8),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n27_8),
    .I3(w_hs_end_9) 
);
defparam w_hs_end_s5.INIT=16'h1000;
  LUT3 w_vs_end_s3 (
    .F(w_vs_end_6),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_vs_end_8) 
);
defparam w_vs_end_s3.INIT=8'h10;
  LUT4 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam w_vs_end_s4.INIT=16'h0100;
  LUT2 n183_s1 (
    .F(n183_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n183_s1.INIT=4'h8;
  LUT3 n831_s2 (
    .F(n831_5),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n831_6) 
);
defparam n831_s2.INIT=8'h10;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count_end_11) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(n109_8) 
);
defparam ff_v_en_s4.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[1]),
    .I3(w_v_count[3]) 
);
defparam ff_vs_s3.INIT=16'h0110;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[3]) 
);
defparam w_hs_end_s6.INIT=16'h1000;
  LUT3 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam w_vs_end_s5.INIT=8'h01;
  LUT4 n831_s3 (
    .F(n831_6),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[7]),
    .I3(w_h_count[10]) 
);
defparam n831_s3.INIT=16'h1000;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_10),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]),
    .I3(n106_8) 
);
defparam ff_v_en_s5.INIT=16'h4000;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(n831_5),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count_end_11) 
);
defparam n47_s3.INIT=16'hDFFF;
  LUT3 n182_s2 (
    .F(n182_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n182_s2.INIT=8'h80;
  LUT4 w_active_start_s9 (
    .F(w_active_start),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12),
    .I3(w_active_start_11) 
);
defparam w_active_start_s9.INIT=16'h4000;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hFE00;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n67_7),
    .CLK(clk42m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk42m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n120_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n121_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n122_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n123_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n124_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n125_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n126_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n127_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n128_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n182_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n183_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n184_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n185_4),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(clk42m),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(clk42m) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(clk42m) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(clk42m) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(clk42m) 
);
  DFF ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk42m) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_7_s0 (
    .Q(ff_tap1_r[7]),
    .D(ff_tap0_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_6_s0 (
    .Q(ff_tap1_r[6]),
    .D(ff_tap0_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_7_s0 (
    .Q(ff_tap1_g[7]),
    .D(ff_tap0_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_6_s0 (
    .Q(ff_tap1_g[6]),
    .D(ff_tap0_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_7_s0 (
    .Q(ff_tap1_b[7]),
    .D(ff_tap0_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_6_s0 (
    .Q(ff_tap1_b[6]),
    .D(ff_tap0_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_5),
    .CLK(clk42m) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n831_4) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n47_9),
    .CLK(clk42m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk42m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_gain_7_s2 (
    .O(w_gain_7_5),
    .I(w_v_count[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_7_s3 (
    .O(ff_tap0_r_7_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk42m(clk42m),
    .w_gain_7_5(w_gain_7_5),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[10:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_tap1_r(ff_tap1_r[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_tap1_g(ff_tap1_g[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_tap1_b(ff_tap1_b[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  n217_6,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n218_6,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_address,
  w_sdram_wdata,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input n217_6;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n218_6;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_display_on;
wire reg_50hz_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire w_palette_valid;
wire ff_vram_valid_8;
wire ff_vram_valid_10;
wire w_h_count_end;
wire w_h_count_end_11;
wire w_h_count_end_12;
wire n109_8;
wire n106_8;
wire n27_8;
wire w_h_count_end_15;
wire w_t12_vram_valid;
wire w_g123m_vram_valid;
wire w_g4567_vram_valid;
wire n379_12;
wire n379_14;
wire w_cpu_vram_rdata_en;
wire n120_6;
wire w_even_address_8_7;
wire w_even_address_7_7;
wire w_even_address_6_7;
wire w_even_address_5_7;
wire w_even_we_5;
wire w_vs_end_7;
wire w_vs_end_8;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_vertical_offset;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [10:0] w_h_count;
wire [11:6] ff_half_count;
wire [5:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [16:0] w_t12_vram_address;
wire [16:0] w_g123m_vram_address;
wire [3:0] w_g123m_display_color;
wire [16:2] w_g4567_vram_address;
wire [7:0] w_g4567_display_color;
wire [7:0] w_t12_vram_rdata;
wire [7:0] w_g123m_vram_rdata;
wire [31:0] w_g4567_vram_rdata;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .w_h_count(w_h_count[2:0]),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_display_on(reg_display_on),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_7(w_vs_end_7),
    .reg_display_on(reg_display_on),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .n120_6(n120_6),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_address_8_7(w_even_address_8_7),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n109_8(n109_8),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n379_12(n379_12),
    .n379_14(n379_14),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  vdp_vram_interface u_vram_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0])
);
  vdp_color_palette u_color_palette (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_palette_valid(w_palette_valid),
    .n379_14(n379_14),
    .n379_12(n379_12),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_g4567_display_color(w_g4567_display_color[7:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .n120_6(n120_6),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .clk42m(clk42m),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:2]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_we_5(w_even_we_5),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_11(w_h_count_end_11),
    .n27_8(n27_8),
    .n109_8(n109_8),
    .n106_8(n106_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
nQr+gStNly71zLaS+Pqsc38OeEo8d+kMSNJirhZWfxauZ+VSuWhyW+ELTEMlcVmo1fR0xMaUYxK0
QW+uPTzWNwKTQdUs5trpJq+801eqT6HjLuL++Wtnvi1UkK7ofZ9NVWbMyQWs5eUajfx5+j9Unsyt
vP0ewK+y65nOV3CCpEBj2Rc4UKqF3f0moi78MC7YFNup2ECWkSgwYT98QdUKtqBC4KBJavkVJARc
I5Jt3E1EbS79Fnh4++uWDf6nJlbk21TZTGPYxi/gYVfWsy2+8Kd131ThlgumSNWxGw21MQLkiA1Y
rWVvJKdTseEXN/CsOoOMNRUKh01+GGxqgfDlhQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
sb/nZy19U3NeJuJk7ouzMMdVJpGolEzCtzCs7oa9lYP9VKFLiI52dDz2ZJ5IIioyFpl3yyFGvmRp
4H57vGZ4WfkMzyOEpeeDHPN2whMQykhWaFwHt10BWaAoJFFCC4+xTAgoqmOcVx1ou7ECW+LFVpS2
TwIZ3MSjMMzrlH8dKr+pR9GOo855Gjpz+2Hzh9elz/RS8BpOe4n5QDGrjbvgIlZbmuulqSGzi5qB
1v3fBc5C7cUmABORbInXZFvE0//AeE5vd5Tn59rpoOZw6UPhZzq7gXYKbXCptmhLGiFkzge48fFY
feDfKzwb0u0HxxkFgbPMNmHlxPlLhlzXKS6LO677fD07Y2eZkJGNrU1zYR5699s0Rv5xIg18sHyY
72TSHIM6Wua7yRXolJo1+e06ndQSGC7poy3MfTJwu42OnxsWI3cKqumWXe8PDkaJU+Aep0iwk+Tx
NR4gkpD/O0f5Vt+ozlQeUCF21OkBv1oy5zfBXbBtCOoOjNSfEfTk0F2jdNUBhEnI3x+oyp0ljY8p
EgObmP2S3vuO3EWeegt6XkNpZFXArDUrjCybwITGCbZooZnPKkIh4pp18Vq6fk1BuccNhEZ5uXcB
eC113FdHbxLKKiF6DUMtPoaH2+n4JCNDhNBKWrAgejId1VcHwoq1onLyeUUL7mwH2Mwiaz3kBt6m
sgeIqK1/IqjJF0fzrBPTicNWfxw/df5RUn+vzPJa9t9Eb/e+BqCoGma7Ix3vlI2wLHsLrZtdgcO+
2ja7rAZX7sYQuswHSwwzhbyjXshDKQ6kqPeKm1IgGRf92YsOiR8uOFZnT0/LGD0kfpeHZ+R0oaMr
PmixYWkpg6NwjT6Svp4JRYDsltmBC1i6rX1Rp+6OpaUjUoedrR1FHHrCAHLp3oTEiGSYBGOvQrmg
3fTSKaX93p/x6VyTy0373I33zUOiMidTO6ouzsexKgLrk6ORvQdkIiMUA1iKl43ACXrHmyDBohb2
YffVn3ZEYxc7qw4IJax3Foaue9iFhrCj+b1sjiaLSBfIpa+Y1tMMfbiG11WE6uO1ttru/j5gaF5i
I2VoDY7rt0UE85cZCCcyJAFdiAxlPfqZnlD+kY7uB5tl9SAL2O4IxNDPsv1wkhfA0meJfMJR3oC2
pLGz3ibloUYzJ0pY3OWhnSQzaI6RgUP/4Nn+eRQIRie0+JeDEwxES6J53CAIZgTA1cFYHUswrElS
Vt4RnamuAIX4Pstif0Yk28CZbbVzq2TngNHoJ4pq0a2dWmFmc0y3ITV3lIz+IO/fcVBeekL2nyiQ
Ljy+TVVb/MUn7hDdohgsfeO/TdviNOXX2cVH47V2U83t/JBu65KJ2KtQwH2UllPS2pa9DUw/DYpn
OwAGzzW4zgAfA395J0g/SIHJOEGjkJJ2HyF2bN+B8dbIUarpZUMJg9cp2pUL5Q8udGKt3YR0cB9m
XitZn0DtbdRIEVxtbLMFn9r/J874ads8+MZfvml7QgPqSCgfxlyOTa9JqNp0QZ9Ha9+xrwe8fo9x
H2BAamthK58BoEF1sHro21VVtUCn/yEwgrwZuFU7fT9OfdMZtAF/oFg+Dag0G8tPEu3kUlKvu53+
wbE6p3xHxmg3uopyFWMeQWLQS7e5fR2rOxDa4WWIVF1K4hzcCKQQoqilB6qeM6u34Q+IfkmQqaYr
pLZ5Uwe2iQol9gPnSg9ugHRu8h6PxwxOSEYqMK/8c3BbOubeUj5IXYaueXC0Gd4yQ+2VGCc+2l67
+Z55DzlWav9oiHr8gbeRxP8H7v4ZAg+iNkCOi2JBqPlxsjbcUqL60NQt8fakQCNwIY++FKbvg3ou
agZgGnUzwgUejISdc5uTvE5h4kQmWHzGl8Vg0FBfkfmvwVMXnCvUKkvKEoakqD2ycoyXa0nZpAe/
24vhDZG/EDVvuNeosLM1f1NY0+3+c4S6JdxJn3HPt/jKWkLEA0YBhAoHpoZZ40WTUSgplzi6WJZM
PUwb9v37c5OV9Aahp0TDcVddfGJHbtABJ3r4dmTkTFsXqV8yE+EHxKY9+YE5MNn6HUooOk7Bgw7c
VcTD2nXixjzg0a5VRR44yJFg34mOpdgn0Xf4kEk88cyw6aX6nnMaqevZysvrFH4rgZDrooV3knEZ
c/MxR/EiYA7Wei+vkvgMMrbLgS3vfDc18AP1Nhet2xruRZpOhf5pF28LImnKUAOBndxmxLaUG1SP
evxxnFO/6Bnhn+up4slbiKH6JGrns49annVxelRcd/orPWoS2xqvP7teidgWRM0z+amu15/0aSJq
Wyq51aesQiZG3NUclCDjPBSpeH+gLlSia5JBgHYP5sOPpNeM26nZq50fSuOs/pgt3yfIHS7v3Ugh
XQRpgPgJspS8uKc+r9AIKv/k91XE2jWQOLHl7VDkgLTtsS1oeutwgk5Zg/qTRwbhlQDiE3uI0STC
K1PjXhB+yXdG9RUtBGir03f7rfkqLe6jQUdjkmIPiMTPdFzovqwwscsxKq2OhP76NIDsWfsoPRjD
qESAHPN9QmV2MxRlyPV5vmGlQBRsQF8cO8wPBqn97658YBynl4VQJ263wYSC/apwdt2eDGMVJuTq
ahkLsvG+r4dlSHFytOcTAhKIF7a6ePk3j1zM+ndw2UZOnDmwLFoEBatfo/LK/wukBYGslnHphylO
GfMA2gT4W04lhO0oLnhsn/DHwP50X7Ge8HzOCbL4DxQxauLRFVJ3V+pQLRKJskVqy8hBbIe/B5+B
0opLvYsqtvdkih6zNdIeC2wmzpSVgRlXiJSscSN88K2VIOeMJioXQo8xn8rnsagwkpEdIvV7xVDi
+fhsFonEF3vGWj7lL8uKfugnjchMhtuKhkikpbNQc3Dp49r94PdnC0uxg3ekYERixgjbcLLKCe89
3q/rj/f42R0uGGc96wOX8HarfTRTIRqG/+3/s635AaCC824O3at4IZ+/Ot10ZF+fKXP/lGO22F5t
Z6ztMzX8NzW6QhYW2yMSdIwrWTQjLSPZVO2IwgUiVPqcNIlZoXNVSrYmr06Nhn04yCixrC8rlP5I
ur+K30xKfH327F1c2iCB0Grc06yXmOCRdrQWXg6CnpNL4Y6NGClwSoZFEH87wvTD35GJrOa9w7y5
P29iNEcLq9xzBuBOzVUNH2Sy2fN7iV8vptQbFBUbQYDHnDk48I4BDLV9c3TBFl9FYIdp8jMlBz31
9l4LjOGpjbhg9s1u4yFniL9HNCqhcyIwzldGYef6xw3r6q8lR4al3LxOkYlnJPRf1RjhXh5Eyoho
9P409464RvU1NVTdhv8zINDJrEX53y54WS8UsfRJCTLlIZAxZ5u7MU0nOzI6wacn8+ZwXR7Tv0Qh
ECANVX30pc1bX9pRo8tW7SmvP6nFhVz0ws6d7HclZv7uKiA2nYh1Mh8EZWajoJsJCqCLXTSqmppD
dRbDKwywTPyLYq601TtnT9/VFTmbz8lf4kW594qGZzzpwMWkmBfRKMCkNX3yCuioDvPEE7w8J5wT
d4pFpTgmOilxlXwbudaOW7oWnXar4C740C1SXAv2YVqE9zuoIn+Ggw/Wb6pcY9N9Cyf8tnZACJMm
clS747Mo53IYvVAZhazJdtcQl8i/Zl8rTLIo53BT4hVLLqTx6LCm4YgARBLwAsUes833HjD+OqB1
giVfo49buiQuFvoLINSqb7CIoyLQTAh7kLbjybREeh2IOleV1XkN2ixo6eqFMGDejUtvCQCQty/G
JW3Pu5LPPbH74tYopOwSJzIaZ3hzeADmbgeFpbBTAvj0LDMiAT2udn3zhdLbpcGi3gt0HOeOZm5b
tu0VKt5U8xRvOKbN2qsZiA5ynSmpnWkRP9dZit9c3NlFkVfSicmt3xo6iES8USz7RULgX1lfdqDe
rawMC/GYmET6kE4sC18TTsu18jS13j3u9wY2DkDvZOgpiInFnraIieoj2rslsJXIw+KeRFHgAe4e
jfKQVanjVwfIxieQa4JFgmaiJeqclju4s6TrDqnYaJtufGJLqsayqbOr6qMz0JvCvIbW6HPItUNc
/24/W3Ae3bL30xTofC83J6dhXRLk5W+hLFUAsZPSuRAkJxk9eKrJSCwLrBpAsxFggJVL/8YUe043
TC54hxutuImTaBYsu6Y5v2WOTgrOlXbFOeEoHb7h6BTXe6YRmXbDZUU3az7agfGmqcNy8CW+I+1s
YFvyWpXzfDYK1oz3l+9SkAxG8E4a6hulAGKP9ips1sQjKdIjNhK02vRaz/WHoUOVtErmgwfsvWA6
/0q9/mTc8ZwiFZImw1IxGDhB0OgK2f77ZvOkduaqSZXcp+iXBRhyOYwZZfDnR6GqrGzxlbhAHa9B
k+Z3D5xB+BI1mKWYzniDN0CXahETHynoJp71CBAVTMj0gVUFq3pyHboMkRNd7gOXQLQb1M478Kun
iFid0gc/wf4iwEYeRDDkUIw5OzUxAuZpYHN2PFfibFwxqHcEsorBu4q/1f5AVK+XWmYWfrX0UwQO
5x9pZRXwSHD5PmTMTmGn7EitwNnUjK2xUhvLRXSs58cSmMAmoKee4C0JmsQ3hnIOK0s4uO5OWoDh
MxfsJ8UQx9sOw3/fU7TKKgor3Gt5kjR5vyZ7ioHLL+ZYC3GB4Fscsi0HpkBKfWqngjv8KAiwpH0f
gVcl6u1jlK4LDRlYmV2l2BmRNhUG1Gjow77WNCAdKoCwnqSigxShRFeonkR30yck1CEOTdk9357B
nIk59aFVADIqpWUnFLK0gfHad8eaV8ZSjubwB+1SyXlUV3d15etV1YT9NDeZfSgwa67qN8swyDRZ
SNFTKB/y34aT0L2jsJwLi7GYvy3JdJe5zhEH+Y9LnS0CNfDL1mNKgftyZMfZIhygRxm6ncCTco8O
0eEDJ4q91gSk1+TYvz2gcN2zEqX5omG9/t21a4bxFjBJii1le6kBcTlwKqmQPFnY0fPKnx5at8Nt
VoY03IXHnLaV6iio5pAdUxYSq/WqSmtajhYaUAhOXSaaxqHSAt+gBM9OncDYjrrn9O/eawQp+Oxm
tCue3/jLj+92GmQQhfAMAjhOkNQTqzq1WqLgQ0Ys8+V6Nws+2+YT8ixhTq6lJZ77SMiZjOMA7som
0jMlX5qm8LcuYMSsPNGCGsvHk6Y5f4iu5D+1wlVZW/Nzi112MDqTuK5oNKCbNR8fRi5pLAB5Cd0t
mT/i1Qrl5VrFzSAmcu8/kJF0Kj4a1rY2w+gNp3wxwXFBAajZU0z6rZ6Vqw/elKOUZC1w1qVbvjce
yZMunj5mn+dqFXeGp6d8gE6eW50wvV9QtbX7tc7e8HrQ8CI3QSnoC4IGHc8wsvh/IVKoGfdaxZQl
aBTxa7yEGU0BVgqV5bSQPYyNzClSZu7QLoL6Bjs6PLE1yIt9gYlMOLuuf4m2tKBCkSLvAd935uaB
R0xuuwWMW2C9Gu40BXYRfD3l3DVY0hf1okyEI7ei+TZriPbhcefhYuZH+I18t6Nkha1J2ITU8yDn
9HmbtR8RbXO+u4akacL5ki53CXgmx+MgHxq36YJPkCr1UeYIkp1bpEvrUMcLy5VYTr9YBnhk/x/B
ZDEFZYfonPOUXqz2fMu1TsKrsjlMSBklriLzHquXc+5D97AnBnUrxLlVwagT1scNnG1eRnrof0Ib
f8gHhz2AypWzEiHcWl8gYAdjPonzJ2K9pds0Dln7WyunTq9XYGJH3nIZRNfxDKfxz7fmC9na0MS8
GGxzE8ry7Hiad4H3y3vhSKHmUVRILfay8mi+eeu7xf10UFUDhXIYpqx8PxYosQfXoia0eOf4HeTl
z+g/8AoAIDYzsylp5VhaDhaoTaH3uFZwxh/BKoD5HBtGhfd7O2oigBVzHKcKi4WZhTBS10qiHsbL
HqPai5iFjZOAWL0KBtQFjJ/G+g/W1C12n9of/zvZ/Hn/A1VTsRkMNFCgWITafk4L3C46KYfz/btv
yglVU2TYSSiiworyYP2MLypoinHEQLl3oiRPsxCVdc128Ql3mLEw5dOadMKGjSIa8c1vZsrjiuMi
sri8LGf/vduKkvGf2/rST+DkkTLVK+7xqaMVVGDTAqJk4+Ta/VCbQ9kUjS+ndY9kbEywPW4Evcqd
GXeHE6fepxbg4UsNczKngTkDisOGk2HKITe1bD9JNhk7F9J5S/vn6taTny3t2MlfNZByirY7AIq8
A5QQQDvrCwYvGSrLC5zFchhZWnthPMzrNSS6BI0/O+ehtfVNWapvsCb/ZexoTGRBkbC1jCaQx39q
ZM409vkQURNu2L8xVZEFB0wPIiNsWnSJ2/Wa/pIvL6TkuHmOQN6TEENDGAwzocd6uixxpx5etdqS
th89kz62ahlX//fCgCXs34wIxNnrQ5QKbxW75B+8Wkyu0FIhnmmdFRFRv5B3Ra45o5CGE8voG8X8
rYkAitgX3xgVwmV0D+fTIz5ge077GbEOAikDyA4Zvp9pKG3OXDy0r8otHYfA76pamCIk7lhpgVeI
Ts3QZyokWZfHtsYy+/aNr7tXFf5hrXtgQWIYp3zabOhOgRYDzqHNawL8Cgf6Bm48VHgo7YDU4Xnj
kvmNa9ytVsbcWdcH9/j8HhpR7+ggFH24DAwi89Bt2xEqcFgSiuHPLOYD8eAKmH/Sd8cTgc2V7SVg
2dqQrkmXfoFtQNoAl63AAfdB8M0ONP7Gcsa7PhRpw57cGRjJO18JyqTf4hdPbCsjW1R5selXW38W
ZnrFMVPvxvVC4MAbgD0iiST8I3seBmPgHa/fqL45uEWg0JVx8mCIw3rh4QbrKV7qbX4qnLVEh6oF
eWXPFIZ3mIl2Z/OMR8+I92TdAuYE2mbkfnBWicXaqfw7SB+996sjmArpoTQv3+PP+n7/F4CpCiP/
OjM0G0dzSnlowQQcOwRrAcFfZol+jkGF4+OFPQoiXpj6oFR95vWXgg5FVaSCYjYgSCHFotl9/iux
FHY8yMIsyEVWrXfsTWjmyIHbBb06/dabKcc07iFHO6AAZ+hNlkvpIxRyp99KDKti7VmFF5z6TlgV
GJpDPdOAna9Nlh6Yo8WTFAoIiyFzk3cDko8cBu7ErOozb4BPw7bAEueEaoTWzFEEoitgURzbjWo2
/Dn2zIrLzrrhxHmOMtKWD5N2QdSNmjRcjtOmu87X6Dq755lC2RJNmFmlqvJSnIL2hSMeNWTwWeSv
6Tc/HwLvnigN2Hb8iX9QSgFBt9U5yomzTxObdqqlYoGuMbkZ4qSRZDrhB9I37vP6bo7hS75iydqC
GyL2+QNphP6H/JrkY5yRKGtKfWFU2I6QBoBd87PWWCbtM5aJRRv4Uc4xnC3FLlxKnzdALiLFiUam
VwLnX1TNRxhMhey4lmKQe075Tf4cBa0guHQUstM3TR2E8acutjUfu31gDZSyKyDZ2Y2p0+oZDuIl
g6tp8qqfZmfgXCtJUlXGAlGDfwMA0SgoFbD5UoFuk0hcfQC9edyqsbwe7h4IwQoxtKlAdenACu7I
m5PAK+rxERI6CEDGMTo5ZLmrlfVUUPYrkWZzjeou/NgQbUFulg8GPsRa+933f7fo8Sjkth3KW6MS
tFBwDvDQegsuPn+40A3RkbrOkE2ktsjJJSkzJDNFovPGOO7t+ocfkH/M6uLAstjavqhJ9d31lAQf
qg4w7JetFU/fgzrHjOLb2RjmptdrHbEm8bXokBGHJ/VfLma0yqSpXiJrmesZQwcHusydOKvHy2ad
ISawrxEdvOE31WThUS7BNd4+JKgAKr3BTCk4XvWROXOdCb3wyhqh4pDLJgP1/b5uMavSNshG+xZY
T1GCMdHxeBgm/x3bA671Y1A+Z0YDOJ30dv62hDJbZ3WOn21ivWFCRUn1LBpeHDLnMsuPbH31LrZc
ewBOcbL2voztjG7ZuldaD075FkKbenN7kBpgf0u6hw+NVVs7aUbFO1aCmkMFjjFpo+9Ssi1E0wpS
wCnzh1LZZVIqVUXKsObEvHgiY/PnKAZrOEVIJ9GOt4KXV2dH4/nQZ80rjiYie2CdwFBRiH1+okt/
8MSD7k+Esl3G5X5XgexcL3RwAoePHa3NOLupdIKV+5ZBUkHIzceFw7GM19iK0xLr+qn62/zvCxQe
5qYiIAW0U+TWkmELqEWzPQJ2MeKhqCfh+5FOHqq5JuUgxaFKvOThIOrlZQS5gy6FdOkZPuQ6LIU3
w9vnAtgq/wSUvWC9WKahy6a/JMPKtXtMlU5zzClBBl0pCFTxGDOEEPbEsQBSTtr+SumjLsefhXmK
BoqA0dqQqh6r2/gflKHftD6sh0XFWf4ORbGD5yAO9Ev6EhzyS9tUeFqYhF1wGctSZ0L0QbJGFnLv
Q+sSDbRnHjFQFhzmMSJROKnaaNhjdQBKSIUTb5B4FvQo0N7RYa0XLKmJYgg9fI4aezJXom8n9Ks/
FX5g2AOz6N80lAwOURqvFsbrDTmCp+Mj/A4hy4vjbQmmtcjjUmYxl7gywAp2dsIFu0yUSFbBflOh
2OeMSTVoVAiDY296gaaafxn0S2Lq4sQCIfx8VEHy2SNyhjk0kgtLVRHxxOqfLW/wHS3uDrKauIKt
Xp8A24ImCtrW1tIrUVIMT+tG0vZFwGV1KhWE8ReJRk19kernLXXcUnLkPHpoGIFOiSFW5arLJM6Q
vD1VncpI3Kj4P1kdXGtNnyntLNG+5qky9tSdbArTnMcTQTu0xbMIkkRtzZ/q1D1c9mr0PJAXl20u
kaqA4bGQ/Bl3SoO4gkeSv+CXSzzSKRPo1dP+gmqSGIFot3oGn6PA1QDwCvd49v76LRqN7IIQJlBg
7aaGnUwtPgySnJmi+VCelhJ5OsfoLI4p2tPHHHLsna9SLrCYuGv8c+s1STZHJpfqkY7CgtgCQIpU
38Y8bVj//WQYWw3XK+rWnBZ61O7bDifqaokpPSktNm8B5oTYX2wpdOLSC3DIdLjuFXw0PLZJeLgI
GbAURNQmLgQjqUcKrc5V4uhg4ZgYWdvh2NHsiqLbfn3dKw67p3xH14HypLq+2I0cxUhM92x6IvKx
lW1Vjkk7ML0BUPBC/lhKH2LKiRj/S8KngVRSpqI0gOcRKhLaYL3Zgciknb/qb7is4ASaUQ3kXEBF
I4cUmP3be/DVMpiTri2P2p7BlFcyf2aYOiKTn+n3OkNBiDsjxshgaxiVQRahG6L3Fy8CBkr0pkA7
vvr1ADQB+ZUqhDULLfP/p5PeJ2Hx66Uekcws3F71ablEqT0bFMjf3ow+WUtuNZq3SgZnAwLiWNAc
zGxBr4kM2gZrVmx3mAKX37G09PEpXrb6LTsSNUOtnJ2aUmeBS7ZLczLK3JXnvGBvMrKDqFAW1YUr
0cktfEQvzubZCj9LcMYnSjLWA9LO1HuUX38mWY2kv/C7EadqZcst/FS4sP4/XeNkkNP0Hf6ur/0B
E4mEOK86cneqHdzFTU/Rgz7QIvY4k2CtV41KQP0RPB8SC0qoD//mrZm2wv7lWUopdfiWJDK0tFYt
A8c1uQTCFovnxFoW2EeGLYoXKjNd4r56lb/Je6VDVFwCRz0tn+SyLo8qCGYhkMW+5McdV2HvV3Np
YsLfNV/D6A6gZFJTfmXf82bfxbhWkW3MsLq+DO1LrM9yb7yJFDUKSRwXUgS7AiiYjFxnPTrvbJXy
wrcGLrIJjBN1CZ1dkfaIdwoPpTljYF9zIHttUwiMIOnkK7GcTkU6MsTkn3sjWK5ZL9XLt9DJGxQ6
Pzopp6oHZ7c8JG8x7ANw1uvJw8EEaVoSe/YdnSD+X2iNK4B8YSNfNL3HEwKTPNtHq8PDr2DCYJcV
6kbY9KLiYqg+ca9t9uKRvlNTh5mQ+qnPjG8NP4U+UKKTUlJP1cggqJXjE53qixLCacuEl1S/2jZ5
HoGLTQmyhnj+kqZ5NtucFNy1Wogfczzwe1QYiDZixcLyXdYJszdRkCDu5s7xHGnH6uq3ArZvHjYm
83iuARZ2+bx7SA7+VmUV0PKAkWvgVQZ9R7nk/M5iu3wvBoTFASvoRQQPIPqDaalqtS+qxSs0cUAx
sw05FagwdNa9q60XOO9jWdXrZ3SFQuoM/O4jjCi/d6cX0uSGNgeVUaUjbD1NwKLzWPL6RCXtcAeZ
I70UZfUWE11h5XeBfRbrUTLnS90b8l83A5OpYuRMX0mYgoJxdTRf+xDQ8d6coz1mIy9JyR4P3cQT
3xR67s6diDJfXWfbWsV5X0jDeN4PG7RUNbhAy/PC+pA0bkLE8ppILG2qe0IoDecNgDRx/ssVCl7T
pTg/tI2KAibasXOzF1bB6OCdO7AVALysEq2VZBXpnI8mh2vH87XFH5s66VuhIFpbLuBvhMiiBXFW
QX6YmMJJYH1HLNDPlEyVTTaLlAb6JWOuIU8vHE9lxGH5rK836HUOKHbKv4ev3+jbACZMIjPzyFf8
3Wwc43UMsOD5C3yONXnj2Skf2q2sBu0sjoOuuZgxJIOgGif4JtuQC2WmfJDFTj1BkWaDxv4k14ld
eH36oVZEfbpsVmME8tcvtIAbhr39zEY708HsIwludGnOLSjRnJUkQmzmzgksxJkN/wRlhApZ5vqb
1DCAXWmmEwDk4jXz6UHASKQduDPA8OKBP7oFoA3nDK1YFOl77LbeZzl7h8gTBxSYfnVG0dMNXy25
NzKw6GGRS7jqK2sT21R2H9XWAD+1QLoc+3lRedih7Sx2fi4JGF6yadAlc+MXiXW9oOz8BPJ8iCzf
IKQPwnSQsR/+DKIXwERQwUdw6pdo+7IjClgcrmg56OykDoA6Bj1m3LEV/lNCZ7HgdwNzS8st29nn
ip9GrXlfGWFlM5saD/0ds9P79zD/E5HSaxbpUzVUKgYHepoeygn0KJDfrGofB/SwXvSqcxrASok9
b3VQ6pqQGtpb8bvtiqE0UZclgzjjSWn7I8SHA5bkUkhPhffck+5/KtWmPMnbkgOD3b1/ljELDSIC
tNxIhDCEZd21P5QSIsaIHUI1m1igHMn80lAFJgrZgYSzbHuoV2VMqqT0PzHbd/eUZKgFoT2l1lbZ
3qjGEdlpxw3AJtaEbSIABspBODw1Kcpy8CsMfsrQYrBQnhVxquu+q9qntJeH7UeDO93o2tn/VNza
MQ8brVaO5dDUSinPXnutogixpcgYe4ogaqY9DRMU4P40mL4GGhIActbkd3ba3DYH0y/nxkMP9ugH
EPxGcXW45i5KbfLDLTd7QnQnuHqWio3c+AguoWRzeVKz9zh95oPKlorV8rc3GwVoNv/3fJ9f0TZB
aHhxm3ulVStZHKh6y9aMavcYIY4N7OkA2Lotkg3gnAQ0nbFmvhysqsPJ9LWKg8RDhklPQguzASLM
w7AQHEGaXhFYu+wejj4DuTi6g1/KXJtfQPxZd+Ygb2QAsuPWRKbLOxhw9KU6RuI0hpbB2CJMa+mn
dA76Fxo0aqvYgjqb7nTnK8S2W4HkfSVY7rn+3clwIpaLnmmCJyBIfFvHwVMUFC5NLSb2NqvPpsYz
Hkevxd3vCK9kzJV6XbdWNB6BoE7VmULAvft2Z3GIVjHg/RQFEWtg9dldMHhq1IXh2ZgB2STNcOuv
MTLZJiDs5awwVRKl3FJxwKfxaU8acIneTJlm5XNqu7qqLv+HCKodW8JB/eiAC0y20nAuROzkqG0F
hTXR2NhOzqWre4IU3qtASM60PWawBKEdJj/0DwRR+UcuAVz1/eRnIh81gdaFA8+MOIHyaPvQjwek
2mlqUHsribZZx2jrMiGSh/RIKQqSaLQTNU7ABECrLtEJCCjuRgS5yjVI32SvbM6fwd5NmWj4kUnX
vnfmK2/2HmJfgpJIy6Nje64K+X7uUNbq5rHIfG9/wAV3zNZJOPNec+ixJ0q+lv8J3Nm1/vM34Wi7
UY9zCK41DqVBKlSZ8eGCxAyBEDLK2PwMifDG7EHN+4wz+98976UVq2CvYyKlo6D9IS5luNrfGT/0
ytpJk7wipSlQhr7c5Nad/fNjhaRFLnsp5jH/5OgXPorNMw9xaZQbMWfTd5F1uJUYxtQjFwDHOcEH
+n9IORQ5Bw7Uh/xAnd4exBbbYAlAflwA2R0IgprIFfI/ExfxUiqR0/w8SE7IdWZcBScXwDKYCiVy
d9vjhzb73gzI8dlkWcjXbwIAS8zAaz2cm5qDFVXq2ZucRjAj6jrtMXr90KkLbtQvSj/itX4wA3BM
AY44TwUmezRr9RqCMEz/e7ZxLVaJxh6j7tEGFI++D+vYtSe3IuU+njbMjt8EV4L9tp5lH5BxjK2p
PWNWHwqjourUOmWvuyOPe4mWZR1SPchiAd0HemzM4iiZcHEeAXKpQs8icfC18oO50l1VRXdUtJ+2
138Xcix1AW4copIDiF+zhj3aAyw/ERm4TO9mt3oFFH7caZb6H5TG8/YUFB5CXTM4hRVHE/zU5i3y
89QYI2L4+etdDsAdfs7/9gQhduCmTFtgt9SxtvMvS+o4DkZxeH/yLAF2KM7HGyRTPnbW3ZO1xcgp
uO3/PRxOSGJ6kYwnunPmQ9Ao8NRVIHL9ZddZP2WtfrJsyYXc2xmWQ7qpRS+9alGd2JbirFE3Nf0/
TEOVG7cMlBJglguZyZA2j82HKfXczGNc/7UKgX2OKZBD6k0TyGzzzQ/3m3gzAHI3WjJPK5DOiCLN
2wu37XAxHjAui8ZINNH0hq0QG+hwhRjs5SDuHhJZAvpAnoG2I+ibKZOdP/f2J+aVSVWxUfbL8fy5
35rBakSrLv9i51SU/K/9jOr7R653ZAvcaFijSPcN66GedvyyDzXUUKaeq3sPa8IyN7+LJaSt51Db
/kPjHYrVcYc08aOCcAAL5LD/HtIr8N1ZPR3m9oH+AjNucjuJN0E62S6nqq9wE+aQ8v0YMlhxJJcJ
bu9/tWPNurDBdlNmfuhrgoyfM5h8NU6TKKFp3wedf51K+YUdPFWJopaFohskHQQV8L39mheaYc/d
oTYEQozI9KIGiJUheEgywijkBHqgr9+VCikWd8kn3xNLXJQHl48GlsV0nlQBlWNqwzzo4BoGxbcZ
kbhdqHtGmLVR9i/qAgL3gVc8zMbuypNSGhQb27d44n71FVC6ZACNHiu5tMdh5tvATfw/5tHjGxyL
MphMoHjv+NwQXVPwnynNgDzrdYf3tdKCzbVLhTMPNCr5j7rluKNiJntR6ac6+BmqGom+BvjSso2S
M91el9llleehyzD5mQQEdkNQto7UxDARrNN8d7puRHx/JWdfw2BSnakzN7MWVchWCDgIjCeXwah+
PFFcr0SXBj7GlEUxIYHpxu99/EIibCsBxSOXIPh/Dp61j9k8dxiQ8pCXNMHVcFaLB1CTT3jEuxQN
uHVCgWeO56LOnseYxm0b7ccD4tuR2n0vv9Y+iMVSkaWmtluDla3LRZzBBvb0ol96y7bTXaU07Ije
jajWYtiOlhC5OC1jYO887EUntpneWEoV+O863N/eJ9w+qDEgIIMGr0z6I7j6JfPTt6eJtmbP3k2f
BC+m5tzylfP21nT+2VaEhoDFq/dAJRtXjvZpuRRkYozqOp+9mf/cc18vNz7AoUrqkPssiBgOWUHa
3LR7UIhQYJRinPCWPL1IwC/Za7G/ocSTM8v2WL7Led76FKeVjpm4NwviFbTmRkiKrDV6N8iChwLD
PQ2rtebCmxWNC5H4s27Km7taHurqIPr4LefdnWqEkcOesHvmovH5UaVVFcP2VpX/j34BUVu3Pdyr
xLykDN3UCmnjMMcc9D/Y65N6qObkNIYfWkccBUTYtBsqqMrXO+cvEc6EbL8etgqp03lUGXCD8rtW
ATFyTxJjXzJq6SrvkhmDfKQORK5d2rfAkX8yTe9JTqa20/3eO3LpWSxsSdHWi7TG0nKP8GeKTPfO
laUEVLpWw+YI8u7TImPKLmgu4gOs3LNGGdnK6zrTCwCtmxPke1ALlrVEc34psiiNJYHXO7Ds6PoR
Qypn5P9830PBDSHoSbyS4NbxruNDga09HskshJk8hSjh8mxZcwrFMF39vdbBejIVwNLCRJINXIcB
YzrZQJQq6hI2cJ2BqaQi1dF8MgRXp+5kg/6eJLTRljyRhvZf659svQYfG74GPPyoBKGbZa2NJhsc
kbrNkkAE23dAl8flmArOe+0PFf+22hdwE1BcMirZKr353Wuyhh7QxaN41E9HcvPo5+tkcTO8lULT
dahPXP3RluEbJkaoVrX+o7hKT+wQHfakcYKimapzr8g2O1A4h24XiengLnFcg7N5tqpx5vG+/UGl
7rzWhKd4NwdARPddEEUGVftrIRMWeRjN3jXBGMzEp9J1DeIwTZF8N13hIX5rrRiBAgdJ0rF1kMSp
AP4tpdo09gqoAgZ/WCuAxsOnR0gcalpX/aTDHvK7KWX7oUqjCWj/cWhDfEtL2Goy3MbRl2N+Sj3t
N3Rh5tLIYWv0HgzkWz9ocBY6v6/il5bP8+nfYrRfXXMbdYLxj+gpVTzG7Sd1Iw3ow5fRhYD5mSzL
d+kJhtnIm6tzHGYdSZpdb4vKQqsfg3TVVU3nHknNcFdvlU5xuMmPoSQDGeQV/vbs8tLZDdV7sjvJ
/cKJMc8lkXHcJoA6267W3POz70IjABBRj/p8ikAOeXQoFzTC0N/0hU9ReCsPGP3rtMfbhrff8zWy
tPLmyN/FixULG7/7U4oJtFRbYKSupklBLUo1MEKKplM+CC/D+C6bLoDYIL8pKI7Miw8opIFgOWGd
qB1V21afPzgkuDb21x7JIeOpafLC1DwKdoHZHNi9AX6pwpp+dt0ZltY6mesAST0yq9cray7MUhep
3roKgrJxDSLrsTYrQiyO3/wHND+UXVkBeq7TQjsn/p5y02EqO5j+zEJBNBj3+0HzXp+nsbydHX++
EhdTBNcgG97YCyWJ6HuySbMvS/ANnaBut8T3qOgDQ93j156xkfNOS66SGBFAddS3qXYT7xVAKW0F
Q6jkACAMDxy9aApjmgpYjhjB4dCsRpzvuxRfkPER2gVJTz9mQgf5nIeaB0ft9gs7F97kYE8vKQZh
zlPMBE8b1sLzfM6A2Hdw+b9b26g17yxtPicOqARl1+QyN/2+oNILB/aGCu46udR5Y9+/cBm0m6tD
M/pkt/Pl+VurkvSD/6X8qDyzS/zXIJk0s8zGKJ1gfG7E9SesRqDnZaIfnSn7TX1tHAdoyFxJpuoV
n2ERtleTTqTk3Ua5TxEw4a2KDNyq5UQciNhu9HfsXYX7BQWoHYOonRoDA6XhLv+YUl83ycj902Mq
QLKYB6sRLzMLExYA2HjH7q5aE1jVAzrZe++sAhAJRKDKNVQQ8CF13N3jesSTu/k2dsge2Og+iEBQ
442QpkcaQp3RDjljR6Ww0fwZj0SALKzbkLN4q8Ju6VxvUwOMgk2N0Z3blBFw8wNJODOuusRuYSB0
Ui0tln1beUUK6+zCC2r6QKm+15ATDAUUP57yV9CCi8l7zDF4IIuvcFzuOhO9nVyoCPwcnfoHlXyb
1494cZOoll5ZEURluPzqeiSLXhUETgbkzbVhaDlnq733+EDLiBGyIFGaLtRybSmyZKWAFLgjHKHG
UKkqOCE5vmRLrwbbsA9eKK2Knh/P3hskw2JnQL0sh+xJix639Lmo4l82FgXjM8OMz5E0apE7dp2s
D0Ia0om4N2VmUVbCVec9PnOqqgmdz4llqmqPsERUAF2KyloBrPPZciWCB87SQkKeo9vOu3QcqhrB
c0jKEeLBBoAPOEAMy1s+CJXJelJM4vU9uiXYfDL2aJIQbvNHZ/J2bKVioolrnPikZLa2SM907kp8
E8UKs86UeJxZuiQcxyyhO24eUR1oiD3nkHeSTSGGYzeTklVSIV4HRSUhZ7RSijwwMKGpV/milaKA
jqOMxIrtvMNpzUfJOD94+uVU+BNfc061ofJcZaVON3pp/nZ222BoF6U3uf7/ZnOX4abYxmtzKPdu
DS+Bb3AGEvSzdj7wEeYC88rdpo6Bgfn1TSRkm8zuXPg2mJihvssucY5MfHeFq/IrznBM/1D1GsIv
g+dGCKlj6ZNhnM3kPtPn0oybaXlBrndyBwSxhgDoE77Ekvg33r0vW/77lBS0PjJmxiLBAgTA6zFf
zMlimwJqaFcFnu2/8dMYHxBlhe2eixttEmr/87IWaiELDtMssCS5gnnos7hTdPSzfJji3SkkqezE
37tJDH8DrnnktZV33rzBInLlUY/+4tDi//+nTK6aXBVp7kYQ5S+LCgLCDirvm5Q9c9GPvKxJMsgy
5ArpMSCDKoNGfCU06sI/Rf2gcu4dyq9oOWwAdf6XBmEqSB+qvxJRIy8rM9cBboFQ6PNCJVipCX8U
2HAQ7C3QK2QoQ6KVfgQ0XOziLm2TXyYLG3qcde+0GCtTz6blkMHPnu8VJ7BBOwNFBLdZmCjuRfd9
Ju9/GruYYILWndS0XxiojVht5G0EfLo756G0+OCLbVP0PviKDU9igLiePnGJjGy+CQZK9sluKL9m
VUZNughdPglL8BPNslqUx2rcFtV21LBZnuuyfl5kiyICoKXoAEIf4FOmn3rBObB7uDeqytyTIkcv
ydb5/eGy7Xd/LjlfrrsxqSoS3L/q4jzs545q/oaIVFcjcVtiYqjUdqIduTdIbSfGyvQjn64XqPg6
ZjEo5NzgfxVOGqxycvTQ8F669iXsVEfb0Nil8GLj1ajKPzydiUwjm8UcheJE4WlkM4jbJO+Yxk7p
metzD+rH32lKbKcDYI2cHAXuLq63mzGcx5Dp64ZuuzZnhlKMrGHoAgqtOXCQSyySnRXLRR5Ub91f
dJMlWVQUwuKSdaWjWrs+L5JUynGFkPpUXIV+rY6ql6sXifoImT9IadtFNsX8K4b84Md7il04P7oy
8AUaCGGWUVfQoGOyawTag10Y5ZtDm09PGC1C7C9QaOJ1IJI/mM6Jy4ojZGcDPuCBBrrnIi4ihmzC
xWE3NTE0yib7S2cajVrWOpuMpS91kVTWL2V7Dtu89Gd/0sY3qdy7gruy9xLkf9fyg0X6sp4Ag4UK
rqM19BwrI+YLHryMYtoSZhwIAUvLJmE81rX+l8wOjzBzM15aX8ht9tL5XuWJG+sA28Ntw+6JgjyV
19O6x28jmSfEdocwIM21Vx2SEnY0mb13MsJKbY/6XQFMcvg8Q7HduwXzsrZY5BMncxGixKl7Gm/J
QQp/2NBPdiGd0al1S6kPh27kDAMzeobbwXChJNVvQDidCDuabGNF11v2ZZVyJSR5UO3V/TiEzE0k
rPRYzprOvlpXRsuvrb7sbMp/kT7oKxR87Cb2cWFqsbgvQQR32VeQQ4qoxcNRkfKj0Egk/Yb7Sm7D
UAlRkyV3JP8i8nRCvW+ggfIEL/qL4esMIa86Sk3ZJdlrDULJoQc/EIHtW3mBkOOu3ieelkm+Auwq
87jvtwWk4L9prKYZQiATGNLmvUkFpgOeWwAXmelp9EEDrrnAt2WP2bcO3MTHa8CW/NMjsHRZWyKr
wiOh3JsoyBcxO2fCcEEEItU/nGCpofFDXo46L4DI+Tgw3upGW+Cn/1/+LqXztNPFXcTjuJft50Aj
+uR243igcp3LKBmiBGiAOmVBx6Bu9wIVyi7tzp4o3NV63/OeCAZmlgaY+sMKfgGo0cpG+TWgopSr
b8+v4Wz1sQ2PCzQYCUszr9OUEXUE2pOaAsvIT1fCTkwcXmdcUJC2BACACMunmm1ng2KKTbVYpKiY
u0/ewO24SXWeTN7ahE3zTNOL0mXC61fGbpQz8wkP3xV+pfL5K2ZKxyTfi0em74GuMyok+vg97IyH
b7/H2ajwsEzfYfecW3yCGUBUbMU40LV4Ka11Q9VyK1EntBqoj3Rm1XSNO2048lEOEAniuyRDA0jR
bk7dSmd1SdD/a4nFQ4XWm0KfYppToKDKASM7vJ70/+1soj+rkgq4YQWi28/nEV7IrhBjhiwQAhaV
bBnEtdTX8NPvR6sJftBVejNO0JBoHF34WnpXPus/H4DFs6AqOulYWxXfSd/JhG+B8HK/kuOwxKFJ
CFwCvmeITppSrezxazurzt+zqb2F+xpcgilrMqhTNqHBIiJpEYyHazk4eqLDsdZLQujiKHV05HpZ
HyOeThz3aXSp4G+xoy7stsjFquF/SoyFYc46YMZjGi10cVeNk/mYW4W7MIizKpJtb+KSCHLHw22l
W6s3Uy24//2r9GGQTnfbh5niajeRddT1ZHzdfnl4StXOTZqoL+5NBcm1iiPV8Rr/zmv+Q61zsvWr
juAUFTvDkvuWcABY8hpwSZY7sX4WGcGQ9PkNuYczVVLtUslxkVNAClRzPd44csZ8SlXw1uuN2ful
Mw8e4mX5OaQrr89qNvtJVdWIXDNqKeWHzydOzdrX9X0y7Na2xaQLAUGFk8vK0m5pqq8V6cImmSe/
lg6/XVrYNOhDeJEdBkJGs3yH5ru3QcKJlJhRlCjK4MsBLSVKQNdZ6linPMYAKLtxlwj1u6tV2CuZ
ZEX6JZ7hWpq13g5dOFtBECd1neinpHrNVRPBOQTnBLQEcGVh0J1wDv1Xqnmys/lv9obg7KWW/WZ+
FJUDtGWkyYyhBvnlzvoelGT362ge/7aSmcpxqTD3dL0F9qtPPr8UDFsRghte6MvEcnpxWhoQfiH2
9TxgC15wgs5wrQS9zSxlk1HLk+YySjcISJ2eNJlK0MOlGQmA0JXc9m5C2L/JlLwJO+P70hkSRpH+
hekCqDAhQf8c8COQdHBWn8IwNS1ShzyMk8MWrKlYkPpt2vkLD61tyoBqo9pYbmamY2I7NnCm+i1a
SalPwrezxfOa8Pv9C04ynIjCpsJdf8af6cqAW7hspcR9YV8yeetMgD1VdVckAB6JNdnCpM/GuMMa
Fxj8kL2WYwvoRggRJnO9jUyxlkAjU10ucy3rJJoecD/f8UnOvvW1qBl9sCSHho8Vk7dGUFAd2hl7
0FIVvSCkUDZlgtZxdxyMbQv4x7xbMh1YRhhWtcRZzfJUcCW2sdhufOofPzqKBE8bd6c97jFf8nUF
wew8m90tQm1s9YLjW45BxbSGksH6aWpO1QlUGf6qMYAyIAwccbcsnoeFaA2vamsnMQCKct64rI/r
yIBmIsyM947sw318rBuqDM+6dSCw9ACtvKTWrnt7l9Xfs/URCCfBCCMqv/w1ao3kVJt/eD3WoHAG
E9fbIQrwXzSajwZn5WOkHkCjTrV1nvclEaqRjPGLUcT6/YYV7pf3RiQIU8D0ZNE+UGAUpXeMNk07
XftemBfp2AWgrZqX1jibnoLYCEyiaFnxLwR1EAz44yylpwzo43YF7ksnEaZ6zR1F7lNNqAXTONB6
riWQJlTljh6qrDEynXYx/m09LOnkJ8Lx4bQkIpqFn68cp0m8na0q6YDsPqGSiO2fzpkA5rWi3ysN
zL1JJAZGwko6QV9XN7XmaKvDm/HarRqZFzwnb4kCoHXsmMzGTjhTjxmmxRuRcQwIKwnMwpdua7/s
Bjd86w0PsOu2runk1CvM7IjGDXV2upeOvXnCYfgJyELPRdFx7xSYGgCyGlcgzeuVXAM/rHeQ+fr/
HDAVJqAayKZaZB/SfNTuAL4L9OWjo1xYAdMDK4PRFMPXaKTENaCrp6x7wV4cISC4KVACrcer2qJ0
arPVtMaHoMXftcou0gtjKCQtj8tFtrhHQUwWHLYXxArOpjegJiqJHFbyR9MTycEqgB7LVT2ZqTMw
XqaHQtQu09ZQQZf8lmp8ZDyAnN43z6ksYp/Iz1ooWnBoze40ATXbKw1p/+Zu6POBqgP2GatkwOvE
brBfIoYNDBfUWb7hajIPYxzjhMU7eJ/SODwshQvX/jnHhalTJop9DR9cSGUy5+4qc5raq1t0uER4
rFd236+IKuIWIB8nO1lz4OPADlI5J6dAJSRA8/6N7KeG6E4N93A3L/NcyjAcwQF4CMxE6lhTmGFW
xMIuS6tVNCs5Ahx2SPPKm8mJhWDCVtfaz7WLlryfnUZc5Ug6guifhGD/VlTM6T9LjQ5OdzpfM8Nq
j1giCSbUVpWWxv0ZjFWiZlO/3SQpjX2BLd2thoJ5iwuI/lyFfPnhd7OG/ZmCdyMLsv808tbH124J
gcIA3WWi/sZCjtui4HDe4AVztLD4c1JH+rPO4bGYBZvk3CDfVeoezi7AtRH1G90CU2JaLcypXDN0
CF3juQDWpj+St6eOnP0yNYSCde8oVBqZfTY1+Sd3jcuS/MkaMUsAEv0Ml5iTAUxCIAxWrfujm21p
HhUZv+MpjftlAPO8i1OGPZC6i9z7LObQBMDHfnY9fHlKZPY3SuAxgUqhaXUIw0NkNKjg4NnBDZ+l
8hRyNDLF4sscx6AL3Ys+dqsSeckg7ue/7a5bcQMC8t9CQF4iL8fhuu3bzS3cWS4zDZiA2+zzDh9D
pvjYrzisJi6T9Qp/otsEYOzyhUIQqYJa9D7NLjF/2E149hFKo9T7d/EtATqRjCpsq8i6SJT7h8Xr
g1zJAtPqF0jnsnlbhchf37UIDzqEIL+a393348B+PFytH8VUmo8yQknwwPUbLsD4uGHDt3xfjCId
E0LtkL5K33snBmvSMtnLeE4QGHNCptxSyDMpWIj/bUs2pq/KBLwAdf+XEoxkD0PRXbvt98Il7dfX
OpVuJp6lQZwbqQpFBsqDa+LPnsfL6Dc3lKPQFanlPW62EvabmMyuxoYYe+Z8Sfmy9ZHV05M7drS6
9cmnFI7Hz/sR6+w/z8v6vGcj8vB7gv9QuxXppJr0f5p9X2j4D75gDQnI0ro9fCVPKXFISPt7gkL5
OjedoiLEVt+9zALb49KzWngHfAxS+/48K21SHpYgNTm0EFxlbLOXDJU4iKNgBDmTN6ttqte4vng+
iVVqdKJBqMA5C8aTJvZTxfoO0WZGDuTw/IS1He4RujVxBg7Iv/I+J7EhSuyHIBICOTErr1DWzm8K
EfEQQoeNht5QZTScrB8C4/bOBsQnsFTGAxebAr2/RD6RF6+/pRMpc8+tsse/jjcEC6M8nhxAyWX0
s/t5Ngd7ZtpaMqbwWhDSbvTod+x/16Pf/qQjh07cHskUyxS5O0c6GVGftWofNl02y0WALRWGBaP0
bhF1emvef6u9hAb+4x3paWEJMA0g63pDW/WW/EvGz0tfC8BS74RQ/Yf4I067VKd8eUccBTNoT5fu
BM/pgqIGCBzx4uqT/GwmPRgKapOv9si11Fkr56G2zrOdt7LSKqj7sA0sSF5K7OZ5C+3DeH6j9y4i
Qdf3jZmjxL/4oeFscAn3SzatqG3SEPTzRKyI17DkWOfyf3Z5nW/996ZkRJF7/2zvlTqvE8onsNwB
20tUnvt0C6gmSsQlk8KRwkyprpT40X98OIN0/TgCBiXudVUJ3AlCd6D5JqpBvC1I/rspKDzPpl8K
gxSv5mmxiDkTgJQMCYgO+9LNiBqfXI1cf258SzDJQR/NdkGS9YBDSxiWJB8Kd9yGF1+mmKYiNJGW
ca6hgApeJQwOhLZRCua9R2GdTyPdeX/7bK2x8N7E2Hfp3ln3oVLnoWB73UU3qNDypq+XkbTZsyaI
DUF3VcBeXsnzXPH+2Aj2jpIOuF3rr74aR/oIpPQ/hzoe7trgb8rzNUYbcZwSLGKbmWwJlXqruK7t
xHPU7bfPbRmgrlqKShHDV9G7hcTjA5YA/OBWx8zf8vWMteavfoyZmQ6sdyKU58YvIBUYmDVK19sc
ctDbrNcu+y3TA4hN4JjDOgP/0P/vE6bGA3PXD+2W/s34/MztEMUIKuOTzLxsAj3sPXGR1yQxTeYL
PZZLMe7VeuKRUyWba39REh+V3UL3QZTLxDxu2D+wOxiM1ynwY5wIaIhlDlpd7c28/9LACy6RSKCM
y3y62q8/rmEChlxnBzs1A4Cm0yGlIfBnlJ13HzsdKQpONDgoux5PquY3oRFa+QH2qPlbgFFg9Eq5
M4WO5OGisQj8TbtjnMCb180kfbacgppt6yMdaVeTn4KIGFWss2krFlg2ImGaFRQvYnMkMBDbLYgo
ixGRItaB9hPy8gMqOir1BtYAIOILnRKJHZaqHEJUMAnVaPf9fuQugTwi5NumNnW7EpG5mPdgZBXO
UFJf1sMueMkVxkjw37XWVnEPnlHry3z2BpOobSUupQ7OE/NMlixkSBmodLaklB5IPoW0rmGc4cb+
NhPRvTsKfBp51yEhngCiDE+lWwjSnMCXuytUROV1l5xEj0uuzcq5zpx5UHlSKOEZmbKsHK44Lnve
GgSDGNokowPJmfXoS/nf6oBUrl2wcTZyl2kSOR9/QwlJlRidmVz3YIbvObLBkafO0ln4oqPQ6Mro
TeSH6bHcknA2h08NrH/DzhEGOFLXbTwpx9ojylBiSHGDkeehUQHRXtg+4MI7RRAkky3ct07NTpP0
4xYYAjVyGxN5c+PUmrdW9FB5g1IlnIsqgE3kbTRlJJKEenTp+QosAVW6anrL1YUD3YArtEdd0Phu
DL9U1lseyM8FQ0cYAMyWaOD0BeVRlU8Py8l1WueOQPaxoqoqsCtYCrvU+zWzJfXrnvHiLKDBnQEC
rcYZ1lOil4NUYnWbCoCFfaQfBpr78mkLdQNpsog4jluGIX2ElEaeb3aQX/giOzAjhMN0ygI1V0qa
713N0di78+hREopoV1BPKaC9L+KRfz1+788b6oWeztsuiTWXM3IlA4o7oMSasGuvsCaFWV1Cu5zv
rKrzqRK/CE7SGEZ9+usrYVS2fFk1/XzmIyMmpLEZKyJa9hoEP3i2vSzAZHHYivVMk3jlU1k6yw9h
iIn2vam468J5YcKbiapXnTE14MPshdGi93aWUrRJ6ZP9BWGyHtDxokKxsyeB3KWM8pkRc3ScWCLg
9QKm0f6CeFfpPGERKg2aJdZ21lMOxRtH0+CA+aLfOHAleOy5TWPqEMOXQDJsU2GqzeVFydwygxgK
UE6RVB/c7fDnWZFut23cZXr69WeAJFk4FboDd7ykIeFAHqpBoB7kOm25VxuodE5JsGFzO2c4iyFk
snGy2MUb1i/528G1W/33tcu4D7ntARgXTBS1HqlvnEdfsxJJoylW3/o3DxbZ38DXxfmS/ei0NijF
OHRGlbsVzyZXUf3qI6qzv0PL+D3APUQ6lPgNQmN9GKA0FBOH9IHbnKufpGTs9USslyBjoW+USCE6
qUupRA/052Hk0ITUDGVkwCLKLC3xzR+krUhQlNiz/cTJ5Ih+RaNqGL7cGOs7a3vXqRbqiDx6Dz3Y
nk/tf5xAzVxNoFcSg4LokvyEqg2IXQUCkM04wQLrKtcHsQVgIG7zdmSrkw86jpS4tuj4ucYAjZ4G
IkTvOMN25ecpcI+uda9sjRBPCeHiHX2fE3exs7G0XmNKTxz2kB06i3FizWN9kqaQ69i3zB5rZyCr
cQNKFblyIvw+9QgGWFp8iy7EGHELdrQY3NdqvrSbPPLR8DKoB7ud/lAM7Uq/RIu8UkoMDEDVIEOU
wIG1z7Bx8GvWzrDOBm2cJF4Z/nQXPj6z8K1LwnjOGRBaRLacuXUTbKlXsFW0F8qMqRbgy64/hgzx
GrIN3kj9ljZDgwNPrGC+WRM4sNT6Kd2gDAW1yeoz87o4K0QKW4sYhCq4bMk7Z0gA/QZ+KrLpNdBV
i5bvq+mskEvtXYIP0yl+Fe3BwvAYaDnUl03PPhQDUtIcSIIhwmQbTRxiFCSxKB674tH6pdY2uqO9
UyL7VnZtRQafbWQdAWEQOyVo3jjQj8Wscw4PWPyht2nmYHhfCVMOz/2i+3HtkXze/gCT3Sb0bZ4v
xDvaUGoILOXkGwZkz9bDBMHkjiTlZLZnFYAsbvWnagvFLb8JVbr+lh/C3vECII/bwxvnKC/PkvER
fB2ROMkFhcpSk1OwIIiKdlRxlz+rDlh/7tf18+ZB+NQnX7n/ELeWmmfVR3VsHuHZnMOAs/Jp4wMZ
YkRBVyFY6cTszx4wl45IClVa5DY+BsTlRhBqFGftNzPU0VSoMtDAmuTTfjMC7JVjxF0Cd9zl631q
o35vLmAhtWeUtlSmSIxX4CDRtISAZewBLDofhDKu8rkvabwVjKEa5f4aZi5eJFIotC5ogYsRsbbg
9e/bBSSUhR0q27FgBDrvzjKvsl3iwd3MOFwgT+y1PbSpIw2Q+u94s5dpuYZCWgIP5HWcG5hdshSA
rXyPAoMg3eGRRlkuRc0xueNXtcjEIdS/bJAEpyEBiy7lbIA95lSmU44hHV7eoVzQckxRiFoA13gJ
msljAb+l7c1FKEBttVXHASaskODbeQ+sP80P4PRBrOWO/0F0UR43Yh2L/aGDfyNITu6CWCM41890
5SsqSqVwTD73cU7LMqLQd65CvXUxbiicaC3HEU/HlnEeOa3wtI410zcbfPZKixSVlm13/GB1zcWq
m6PZlr4VIExk0Q7Tr4+mfb8b70jrP77Zktomr5z/Md8n0CHqLYlLOyM10xxBWJvHy9ALEXfDqZoG
pur5yb3/SZahQTQB2K5/ZzrkV5goWpJ28oQMYBejoFshoffUgj/dlnBwqA5wwBPhTNqy1oOMsbyq
uZojNqER2/UL2Is6WLeVvGao+Ona6vCIETStw8y2HircFaGa6bLOrfKnJilLRji32q2q2ldHQx8q
u7D1MvpGIxJErR0CTKUz0BGCXkG0BUQ063qKjSu/WROOGMfRJ9E6nn1b8vsqPcxStnR83HQmGpf0
thbInVGt2B8jb2VoNqQK/nfYAoAXbPDfNlwUzY8O9IYSmaZSkkzWktA3psuZMw8Jf9qbJu+F6ycs
rFONNWzghok4YantvzvLuMWf1yzdv7ZMKC3ZXHBSmKxFNF56Uq2S7clu+miL5o/wyhZ5nQZzdg+v
MW8DszSmUUHH32N7NCb9FbajL4P52qfa0zv5t/v6QyJY+hlX0KYXlRo9doo8/EnkJ0IWV9xle8sL
6qqXdKN/236ih5K82ya8blTWRhHnfhsYdQIWZoOUu0D2H8jWXpcq6JJYqlObC6B2ivDrtHtzxehP
PLb2nKyo3naoYeKt87ix2Z8f1gGILXx9qw3wEjQTaTPcHio2pp9Y9iq1k1MY5/GbzrXRXtuT1+7m
z7KwaM3kyEWEfR98VzABoXnG3YWwTo0A6+K5pi6YyG1ALMA/aqXHfkheA0XRvof1gob8N1XvgpZ+
p0zDGVVpSz4QWVsZnDjGjPdBCYBj9Lx3czvKkcb4XgwPZ8ghRO4vDu3QeKbOiqqgLfnlo0S1vRt+
sC/Q0UB7cun4A5k9cWy/WQACDFAvVmaBG3iavoHTFjifyE8rx5koazmkzYxrTvjxA2gsjXO3e4zN
qxke+YcftEjWAsPWNaN0nWiRAShhnru9LMpE/XnKQdGeVT75+FIo0MKuA9SdQqGqQBfeYcuQveTv
a3+CxeFkI/SLJCpBuiZinKbT4cNKzwTbZ6Hv0/JgACGY862ZJYJZizU2sm3nyY1YyqwGgKCuzoaw
lz8D0XjGKWoh4yXu5VecrEoPbmonqkVW+9kJTezdCHxD1qkYKh28zqlOg9vluhF/m7H1thmUCfAO
ab06wczRxygaxmGbvLXer8kNIlRTTr6BJhpd5ZzeGLB55ZyvDqNgUoTXhruSc9Zn8pWo2zafSayi
fdcUeiVolNqBNw/nboJc5qytRSl93FdWPQNIeReMgLH4sEtwV5ZGSVuQMLWoStUtoTwnsZ4R82/M
tgB9qazGNOnWxR7EkMrdqZSF6AtPrzMlQL51GEoD4S43AY9EIbF8pJl+AdTEqMs5eflcyPVaFIh8
4grdqX6moIZCET/powT+Qo6C1M374noHYyD5syVfzpj5HCyRxdFataLUlbKcYdI9vJo6JcA0VAkS
cDiG7n/3ozEh+vqzc1ozzU2E7tvIRxoppYW8FgveUzHvIk5bkTmKRFaY4xIu02HAnc5z8Uy6Qllo
2ICxrs+iKgjPhpU/t05sg66X6PtCql2H4aTtJb4Q6l5+Vg7LuQLTh6zCWiS6EbH+JAEOgHCxe7I3
D7Psms9xhl8aChBb6FvWPRX5AZZzUPnmKC3m7ifNvVa/htBaZ2tpqaeci2Kk3WGHk7JCwzu1IbIH
6jZrTrSsiS8x1kxISCUmFYi0pxJ40NPSRWdsKK6OBP/fvqMEwkxS/aN1WybB2t/NmYGkYqvuhJI0
iNtsji5DT5uQV8ECZLuQsQhgBikDqscGBcWFl6djKryHjKa/KYOeJP8sCSitxDMYjzobE1Zp9jAX
PwKRwQQkYzG9hpr5zCVgIefQJ+bIVV/kJIrD1SeVTiLwdKP0CncfOVLxuHJLvUxJBC/pdCZyxENg
aYoYu2lr1Na9FZQHNQ+rv3/ozkNgqjlqiZknc9CcZ8Y8EmoljXA49vQ7ai17JInhPRqeTJKjVESi
NDxFKlPpf9lEYL+AUX0TUexxg47gfWHzxoDAOlYH5gAeVz/bDoy9G9gUu7za3LX+UVOdM10DyjOQ
Xe/Jo/LhPUjrBzSLnrA5YHtQ8L/ORLMoqZkBldlHB4e7b7gcXd0Thulmv3CWiscvqV5prroqrLAJ
QjKffJyrHgMz8qy4MBH1u7ZOH5ggmkFBeoISFGT19UGp53c8i4MWGhVQzVevj8RYw4WfAQ+x4NFS
pz/iNwIYSulbFca5GHwSmCu3YAkowe/kW7+v8g9eG5Neck6uRjTJTmcF9MTwApYI6INXtuhVj0ru
fV7470D5C0qIq/VdOq8mS1hfPI4pXFplfsJ+UP6E+y0yBycQHQXYzv16MSNsDiMtW9RF6jmL6X4/
7/WnijCeJnPE8QIG7CjpioGWqtHj6BnPQqy7qFjUmRAm5oTrYgQA4DCBpm20Qrg0rs64s/z5OqWG
4c4ZW6k8Ux04fiEDbSsnit6+zFOusxIN8Cb/TtrbN3WOEhWQ5JJfsLqXDmohLwFAlLwYkVIPYNdt
EAxvKh6MT4FLZmm67cyt+/d7KJtxlfF06WEwJPuODeZ+cogp9k7aY0ctvEkwPbDr/jI1cRVcnJM1
bCDnpHeu0Dy6DA2Nh36lPBzOyCsZqUSsdeMFtjTxaFLuBw6QgG7NRo1U4Mor8wrVUwoWSoJjdzFZ
LogO0mpKXKL7hitmDG0FbtwlCN+rGtY/w7HU7NUm9WJM+NDaSSQoB5ULbmYINCKSzZcP8JvISY1N
IrmqwgieVBlRJb3oLIrI9mKxBh8qLIUkkdenLzax6WnemsBvTIQqQ1GYImtbf4uN46qIr23oVswu
ayeLUh9qP5+Mufw7prcSUQFLlbp4xbhW9uZXmJ8UMSmJrQ2xh9eJRvr5GKhl60R0Rw9cAHuLOHzQ
3NmIwkXvbXaiLH9DT5FUQ5AOiWhpQNtmQxWeCP9e5q52lqKAexxL4EMVREl7EIHbAoW8UkI2tDvs
nGME0A7Os4ifhpJZMgKuF3bW4xpoZck4vszGAms/XYNK5oePvv10sDrJ8V9enDljKFjf66e4qdpH
JMM1tzPVAp6ZzlkR0Z6N12b/1f7mmZZuTpXyIvv0hhWHPIOJh3uOdOeHzBPxaCDD32VsmyUBTrwq
4QCc05Vv7etW0wHgUsBil8iXBtKUnV/7mNYnBp48x34Y7vcI3hPT65UB1b7kcNKAsjXCBZmjKWQ3
Y7MWyFkLZfCQjIIz8neuKS1nTG5+r9/RzQ0MJIO6W9k6dkMYngolsIp82/NTqxPRCMqSyc6AI4ub
pZBLhQSOFQtv6tFeX9kxfIm+FXxnBz9pFZ/mVMDmguJkssQFgiefA8i3pAcyc1HtNXHqdaEQNDs4
UcIl+usUKsIU+kj+jEh4XtUdN3d6szxbgzke4arm1sK0n6btIWXc0Tf9IQzCW4gkB8n34fiSLzB2
nGFJsW8xnfIUYgRJtK0ZbmIfvPE+sQ4XtRk6EhWO/tlqAJh8BSOSckw48bhuK9Oo014Jx/LAehk3
xwqkQ8gN3aXPhhuNSyytXI9FIdNk/8yBY8TnVRFkLXAqgaYRpCAGh+oF+JXYySE7cb6DXqHoMKdN
FuEvgCakeNDswCF187JxNQfzaNYD98bX0U9nRC890HwtW7Jj27T8Ys28iH4V76dZdYWBUhMVpCOh
M6NBO+eOsh/m65TiKTtc8bNcy+t/tkorRUTLNtW/aRJjL0dJY7oDkFM9POPgB192nGEfDs23Oklt
RxRBBeMyFLrsI3AF4KdZB8jb+jGJvGolAQlDPETYl09058a7eB3z7dfAQPuSjTxmvZoz6rcbYNrr
JOm9uuz3epzrcu4y2+OawYxZDOm8w597N060HR0zn5QtniGfccmv+V84JCpJZnUoZG75LF69xGm+
WPnJCgtp0+H4wqom9MznzwlO7DCjQyTYkVNyopnpK7p+6abXkeqx8qfpWo4LiUErgL9TLLM2pAIl
szL+NPsDf/1FrNlYfp+cKlTZroDmZWvErUktHJsixj23JZibXnsalt/F7W1x1rezmZv1eHKg+Wc9
hwtQ+F6XmxsPosP16wvZhin7P4nWNQXyLiaH04pR72d5M8JKrZqh2onkVd8gaDS0PwQZaMwFWhrg
dfbeGYI6CWF98KjL7MXCQgPkd+SxX9KZU6D1yvHrnW1OQdyddENC2Hpfz4+Y9FTBhQLyDoPCLLd8
oHOm0nBi51XaXsXUSINLx0sbQH++58zJMG3cf0QzkgFTGvRiC6mA15Ao0NVUzEdkeOpni6URXl4J
/BopOPaUczFUX5ahEfdXvkKj9sZuTZS1xqcepkSdf1qxBB2f4vWVsu2E0me7jf7unNpuX18xEBDS
amOUeVsjV1e30jyAtRQEpcAIQ++ovbonEKP+gYI1QQbWLLJCa9CDwHe94qSJqPCXnVhWcQprxOja
sBnuxRjs2I59Ih3DQNy29XUFqHWg5Mr5B7Br1GXe50c5teY6jL9pBfwv1jkPj44u1LUstwm6VHS0
P/x5KjddBsTCbFKb5AYweZeVeNO4RlPr0phcRj1+Yu0AJR6R85isz/5w3EqDsNpsitjdIrQSfyB8
ZIhqIfA/IL/Gp9l+MtWWKGEjm8jh5yiLoTgqbYltUWgnzqu1eNZs0cfemeOX0ef5GJEFdDcVUdB8
2EG9JyXpqpSU6ReZxQijlMPOMAWf92XA7XS/VOpK6s3N1KqU+g+nu6/u63xi8QleyLHO9GeeG6rS
26JK7WwWWgkFrQkbraECC4/AZjaR8QnBE4ig8fJyzVY97oQA7xpB3G+HjGzwRx5bjYKDclCt5JCl
Ko/wtXZmhGpTxUrrslkQtap6qPzlnMZd+GLyBGWhXu/AH0TAK1TYrQmlqbvLAyU2s1n6lTNgWQGd
XlSagnRm+1vuPxVcppTMsQp++UQqed91sTQSEEhK32oVukNhb+v7gFz83iBXdWFQtquusoC8tP3U
I132087s2523mFdQ7TXC1HTwtDuuzCs/6LXG1mlKU+p598WIeo8QgmSlcgLcJ6mpDFy3Ic4NPOnX
zuxue2LNEu8HATuCet0217mpLnlqHb5nOKJJpWwKxrdPIhxse/alCGbLu/32lNF/pVMxvi1FDEVV
cOU3o48OtHw09zZl+fVrsAWOO2gjma6OPniVoex6C658sNNfcf/9Oh/3KfFJlY4JlMNznQDjIhy6
4BAToIi08mhm33Hlr9gBKEyVWTeiy5eSbtasYDYXzQpi0d0yGwiNDXxYT9+jbhE8Jb2PirzZtT07
TelLCHxrB3h4S6/pFoaHSh2ILBa7TEPoZqlwaOaLW+LL7BAGecMlp6XW2LxVePsUVR4DpSdWO4I8
tOUXJeMgFSoDYO9UDcxk245KoOIgGnnshNfeaMV6u548vQbdrylxfkxVmc2PRyUTKqdAM7icEc9K
Wxt3c94SqQPSqV+l0F/xxbmyQ+ph+mKrsOd85kkKtYzn02XjbMB/6vPN2uz/VVpFAddojOpX1/vy
WcUmPScPJXYkPMV+ggPom+sZNyoNKu+y6RWL6UbVbfW9tlhE+fmIdBls/BaOMgTumsHeBsPBQksK
LX5JQW9RfvJCUwjGuN1KlkYcyyYTmS2xLZcIZJoxcXDOppw4dUmkg1ILVFyKXgJ7rvNKxpQhao2s
YlaQSfIqNOJuUakTxtnS/1u7VFA8xJHa7ulBeMmIwmNXQxXTg6xXs99a4IaykDr4qaQ7epYWTcIz
o1UUxBgjb5PfTSkfgFhHEP4AQs1sqDqJbcgPQfEGJ4XWBeUNxBkk4HwE+Z2b0moKQrdtvIPTDejo
2+ytlg1iWahslLEP5huwV12QiV2HCMDHUsfj3N93CenLe4S1CG3/rdC0erdyX5c91rjT0jiVFs9J
uO1z5/yzR7jfQUXtje1wXbHDtihiU+oA4lHZp/piKaENcslOD3NSEkC3ZTJtcgG3iloGgs99mo7H
utsiLCab7b8s3Vr3WY1DWS0jC1+CP3GWmWcuaO4pXIETW+NLs3owqxsewFalAo5cVS/jNhBVOYI7
CNgLgRXdShAWYs0yQTheMVmqSQpVASfr02NUGDdNHnyPPYIkUGomQfUHHz9p/nvjNr1sGSqgpNm6
ZnuqexOYlSjuksMKfeEAxwENNJ4YGXGtQhgpE6Rhoh4WNzxKGQ8prZCb+TeRPfprzRCHD0T/o4Ps
Xp3br6imYIcy2wQyBDlZbUu+SD2z7UTOqAj2fHfC/zOXJARudVvwRkF92+OdUT1CLXKuSYA6GrUc
Z85Jz62ybs6MqcPmzIITFgMmXsPRC5lqjwceM8Xz8wH3bKp84/JObEamMRyTsTyIAZ2Dv7ajYNzd
OaZcO5fzN9KZkcLWoVjrue6FqegjoqEPJUq2fobeE7BLrJNXLfwnMsKWa2tzO/DljoiuhkEJcpGu
3quUYbBuxawEBEi7/7SzvAmJ0FIWe7XF7C0IY1aRfUz5kxLgNxbp9NVkNvUB03TaH2D++zED02pZ
/pwzjvRgUO43ibHDJZtMtnvyqG3pL9ISzSv7ZROMb/I4mh2v3Jmdjzu/Fv5XXq166Cq0jW1PgcKX
PEauT9K+6a5NXGuN6yZeE0nWz8SNFiSJE5GiYOhtrV7P/gyZZiRlOwPymdInD8vSxw/udMbYNKhm
2umRUjHuH9Wjfs+B3sqlLBRdXYB0rc2Vt2Rj/2DPOclndk9OA2XWNHeBXeIK0MD3RQ18nNUNbe1X
ff5l5MUToWXj2eEKnYgFnusRZuPEfTD93iof9CExQEUWV5AUdIazlaVSManqzEejXFFMipi0Sx+v
+AASgHcBxofb5eTUpqMV25FuAFBnwmCHU6ERsOm5Ke7nkaApYXH3G06ub2Qyr3qISc/5sBjxh6wN
HOCB+Ryje117cvAhK+hhsuvyFkfmvmPoiojTUl3CGV/Bj6UYQrla66K2MfSZ6NRzggHRnW8JLW4i
8Fx0wo5bq6WCAfAgS+GxoygUXWwlPaxM56ImLlIymRaX32DVo8kP2UTxCGl7LVfYe1J6V6lWniIp
BG9Qeo6EeR8vMxaP65BaRNwIoLDh4/l4CnKm930UcOU1IE7aWQijqq96RXcK12wjibQEig4jRaeI
5qIOhKyJi9AQzNCASb4yQ+T1oStUNaN6bFPTWTnJp6ZH611CeKiDj9DvdVYvi+OCpyHMUW9+zEKA
K/X+30r4HBT+DBV2mZNoN/Mx44aTFUqdZnKMWzahBHCzG9BrmwyRRBC0ytOlEwovSlYwKp77gtCT
lpJYD/AnlKd8g63B6fpUcZDhEks4JpfglQ+rgsaCUjecWxPgIFn3wiV1PkUZVQu9YbtM0QY1+C6L
mvMSEl22A34Pu8l1jp2PjWos87e84hYuD+Ud6Kxc4hEHz2W2XyZde7MzyddZx9Ak8zJL97+G9IgO
PcyDDekRrx7WQWxmIlDIh7ksZj9FR1CAYUNJx4uldXv6BMAhahntaeHGPtdEUkli9cZPThq/phYX
wt9CyCDJqGZQAE/ThlTRGELt14+sOs1y99ms7WMi/i0X0UwP9ZUZM/CjVuzmVcQc8gSRKZv63y1Z
1/xaCPXwXVNEbYZJqY6fXB0Ay52bSi0vo8yLqGpSIS7evpJfeVKVVuUWaJxo+8vpja3AIK42t8pZ
/EsPF5jUOuJccwMnN4n5sD+I3eLdXn3/7QO7O5LDntOgRJdRLkE+k0hLIdMNkzsVQEo/sYbuifOd
k2DkenWn7x34wd276cIFjQL242UWQp/yczdNprnbLXJhrZ3h0/cJvYUOtMnAqIlPqfMgYXdY2d7W
Styr90v0AfL+3rPwjkOtlVkKAnzZFzXgHTXxAi12jPLwfLB//0E0tsC/QzVP01r4q/7yxjyPsgZC
h/v4tFcNw1sW6Nrsa7h5zTYnrCNNKDgAwRyWhmHphBwfPj6PFDBAuuS0cra0HRDGE//aGYrTkTlu
g0IU1bcuFzgJmAG/6tdCABXPiB4+JbvmzqcNnGZLhP3RRJJINhuORGxr4OC8xyOAHJk9AgEbhGpH
sLgUTCDQ1nkkWN8oiOflKOHgC4DbrTF4yKe5H9GnCVAB15TjjPYDH/mW/WGC3rPwruX9yZf9T6t3
4qUVaaGQzrlsapwtFF+udbg+/06l64IGLWjJaB8CJCoY12s4Z6kLGfwwcSgvJgYcP30v6YmQb0ky
TXxE+a9M38CCJ+74KlV438DxLYKs//r/5Kg2OHPOeTiKVpsmczDPDtFiZ44oGSIZzK8vP3y0Vogw
1cCC8pZxGpwVNBSZNFstp7NdimS+azF2uq6ac46kjww6/ajZRfV35aNeHGng+SblxE8/Gw+rDfUs
xLESaw87Spic0mX+xCZoBejuMtqWicBtZx7AQocXJrGhg8zssEphzD5QGO4wv+ubWtt8ECFAbqVu
H3hlPNjvFPSt/Cz/V9Xq5Ma8Utj+L0JDD2+ATTxs5wI5DZ423owvGENF3LxQw3JvO6NjltiDXNt0
HThTNSYlD2cXZALTVrCdPx9zoTL18rb+e4HntGHh+1gMMvvzdbjcz3lKPlLvb38N7XYghA/TGGfz
9UTdV7qwYnP9m/ayEhQx0i8IBUyqoPPfT5crVZWK29c/G0IvrKBO5Z0IgnHjzNHfKG6/i7gLsIQw
RWAI7KwLRjdycFWhoeKUqVCLm149CWgBOFBt5EuHutrSm1ibb3d+0nbbj1Y60wwLyG+VQzOZgwh+
qAGnxakd+pCrsxceYtLx6dQts1VjcBp7uaOCxVBoM3lRmugo47Frqd4/au1qF35sQOhTj+KbBHFH
4wTo4mSqaW5EBczhfXj49piT85V0kJBmLpFxRI2StEL9wAmOGlIN29VeEBfijAP6P8u75Ab5/tmX
fkJZYi7XyOwVMo3UXRiWs4BSRHtlMM9PWj20eCLlOGC3nN+o25uuzyCT/SjzHiUnrqn0gF423kF/
5JUo0WLwlujgxgFbbZBHCpNIsByTBNDoNBSw1K2OKSPL+1NXSaXtW+rp4xEn2BjJohj0Rqjb/9C0
ZVLugCa3UEYu0qx7ddEDn4R3I9jdCbXuzUOWwVzCh2GZkH1H1ZAmh1nHIjfu7EZQ38LZbiX0xQo1
Oi1IVZdKH9YRLsT0kZh+U0pTUZhjdshaSBW0QHFOfHWHZ9XAnhq8/T43JuSDpn2afUTTYBbdmPWW
zKL4Lbj5fBFqmOQd9Hd6wS2vZahH+nnPT9fjF2cQz+tMoPDYXj7t+ZCTBgqKximc7SNXrUviSdp+
81sRfXyCYOay+lLokS2gypgWqt6EduAo+ZCAac435IViZ3Wize0JorwZN92EBpoBUVg6mJz880h8
i/m9MO3JWBiB4EmDH22iftR/xK67MBphBaMwqdC/HKsXRO9+mTrXWnQbwQ+qEUz9hcbEtTOOVOKN
QSY1hGFP35QKx9gqB0JfguIHP80H920m2ZPkkYt42t3mk1Uomjjf+hJWeiYTBx8ToYfqhU9glUlG
NNfzuSAsZM/G3zSlormTwz1NHkAfUB0P02kfi9YQFtkNwJtvIaXHareNY3eUz/nxbT/1WyzMN1JP
e+OVlKw3RB9qtC/fq6M2TvMns1TkDa0Mfe5PZTbCtx3jgF5QgTmHxrFBgYaRcMgPw7X9Sk1wH5t/
+ez2zyuk0SqjdqpRBq7wP90TXNRmQmKfQkeUpy3s0kC5m5H5qfLqBeDBOy6yN5cYcaBBB6fROoeG
6xVKuyzxNdowmj0s6E8XE9bIVSAFb+zktM2k0t8Eim8udtONdk0TJFsXWaoR5k0EXD6aVia2p8Ch
epGcaH97tLGzx5L4/tAIFKadiFHjlwXNdLW0uTg1tCxqgTcq44LjDJb3QcUcopJyDxe7yXBa4h7g
uP/TRdEn2flglMAec4sOHCEeBGx1EGAR6Y+fXHLIV/QyLx8BJIj5rjYLP1tfNcHhMwm4ZqZldgw1
na1vt+p/Qt2nh9oXCcsfAaIn8VaWl3vsVfZDw9S1M78eenENivstLAslWrFXEcsBufcX90fkNRJV
FTK4oL6/ES1LAXRDNRdB0G0zEPbJNK1pdSTNXoiBCL4XGAnZG9ISW3tny8WFWPCSr0QkLIHIoHBE
gLVsm5TQQzAnekl4YAKTeDJEEUL9jVdo9s8idBTtoNfp1jhn2iUVB8Mfw8dxZjo7ANuzzh4MXzL/
wUjur/FtUkW7ai7jqAJDyQSzK1uSDI+A93ixu+QC94MXts2Ec80kZyDk7WD0AtWgzoPTdZyddJ3P
K40duyauBgTMbc2gOfuL5KbtWVtL8VL4HOtYlYGWiqrPeMC9kkMnk19F+j3EjPBR7Bl0B6Uxh0O0
FMvky/+CUoWNbqOMv3CLQB5HnZr+xCi9OH1c3l70javgot/TkTKId2CzpVW4kmBEABhPzZa7x4+g
wHRzmNewN6/Tb6D1A53790Y+fSqMOjV7UtSzgNSdr9GaIL1vW5U5jaWK8cS22xOV6eyAFLi90Y70
Dc2GmAy0uU13jufgEqYdkG5Cv+DuZq848AvKuyW9fSVJQWPyRpgIz1RwC4kOiNlNGlSyr32R7eb5
/0y+UH623SAW77t41/+E+f1BAImyazoBdsk+5cmx3UCzNerLcac4ILIi6LPBTQyTsygF5AZDK8ZV
OQ1AyNRdzUjNPyA6eE/QxhKT0LvuuBustgOxjGFQSbI6cz8pa6ZLdZWHYq7svTNfg5n3bRlgBCfC
i7X3aXNUgJZSdZiViMaKNCXs7jKpb7/ZNIG1CKk8OYQIWlYUEYLePOlLZD6v0GgwYLKIjx5Pqhcp
dwWEOTul86FZHI3TdZgMPTGBxrQYgzyYYfE/Z/07kw5ckW8tyMNSvfA5p2K7WcSUYh6stTqUKRAO
27wAh9MnmzG37ttt0+CnHdulC3PbLKMjjJgGbmLPqJeungonSgc3j3J0PplQ1Uy7FzRepyHT+tOE
AGJHPmGM8Dl7/f+TWc3phKTwLtPsBIXNFd4132W6+SFB6GZzimBXarmwzALqumYmm0OxpBgOluJc
is9XAL1hmyss9E1SEAplFibhWcuUgQZ9Dr9IqmPN+5j+3zbzZD6w80QN/j5EKnX4u6wnQ7DiDVyS
/KhKupOVh8+diWMK92aPXiJEVThMHikGaTUTC19+tN5GFlua9C/XqsUuoDKJxv6MccbWxbLi56gL
HwiiPFQZloveCE/HuGz/H9AtqiqPZZyxp9UeWJqGfYyIXVIvIszb/ZSXl34rhKFzIvbk7b54SHp2
30cJneBm5kn3sGZtu2b5c7NY5qjsHk4mkmcqKQhq2zRjXt5vnpPdCUd1Jfezljp7GSPN5Y9pmrkE
SwLwji0sW0UKOgtoeS14bczAB0J1O4VkeWBvUnCREsCsFFdQrWwkUr4GGb7DIzjDcc6X69VZx+7Y
YRP94Ab0rtkFOXPENIKM9zz5Q8REEAYxMn2U4Tma6iBAvccJUFFTiioNof6auBQiP+VpBH/kVWZf
j7bPc4ghU+XD0UQqMcca57FRGVe5hQ7Us3hhnjfeeFcnEwsmtAFeMio/NY8B1xvl/NJ3Y28jgDuq
9p1lwBrXaNhVFf9hVDUUFkhdumGi6d9GvGmTBeVHhBXlTrKMLLbonpnatW5PvlwQSlKd/UMNpjU8
45eYZpFpuii2QIyn/cO4wF4pPn+XhNiHp9J3/YjLQ5Cx+YlYuOlFjvs+nGDFyTKKwPhCfRd0FB59
DWWpJVGJou9kGaa5G+93PjAg55geGOEl9HJ59kEJNFbtRZ+0K7B2Ebij29SOcmqeXCTLQu2gjfgI
N1IzRKzIoKmroS8KjxRUh/2O/bunt4GX/6vByntffhEu+yV6ac7sfLYQfuOnUSSKuy3Tqeqlf/vM
i+MGpt7j4stpuk7USaofLb34UoTTsiYsdSUEHIO/oXcdEoMLidktWaNQ9f6NgM0iSmSOZ2OhVAqF
nRJ345wbUykMo+7zL3ElpcOLij5SGcJtpNqEsjvxcsExxonK2V1qt8hujsKcZaYJs1iGe6p1gyjj
eRhNOTNc0LpPbPTvfcaOnVWgLrVFZyStgQ3SeIygRWju5w8ZWfzfQa/Z92gc18bYbet6ASON3BlI
3gd9EoMLZH6YKabwvX9vh5gUbC0fYoJ2n5IJn7hojqXPp9a4XoC6w/0yRGWFw67R9QChoeoyqvtl
rxdpC08hPI3Wkxs09zoJFRFIwWtNKkoZ8lwEpqi+wB5ZWxQPTK9lihWHPL0kiMqMvFvc0+SFd5Qh
Str85tT/K54JwtYse9Wbmf2o39whDTMeGTWOFWjjSUaZpWGHYweYo7RzyAYlQMC5vErvLfXgrd7S
Vy80OsdgmLvDbMwGENSFQ4XFwSImNY928gfioCPtJ97XNFMxJAIEc89YfTcQuzKUPr8FtK+oCm55
cFSXkOb6xiZPYyeqsXPsb9Go/16QP1zKYBsjFuzFMIXWnpeFE34g56+246IrBso8hLngWAlt3v5x
mr67qxkrj730DYb4jLlU+qMdRTk11Tpg1L0K8fVgSwiur6p/bq3obHHa4WkVRIrdQXbzkNKuL+zH
IJWRyL9fB/mgqriTeEgf70zyJ+4mAnbcSD/SgoigEHcSi48QHR5fIB+U9UcKxb3j2Dtws86eSel4
2ch0KNgHqkCmpjvWxK9/MaC9+SW2gUEUxnd5esw0fkEac392RHev1cvGxOtDqs2lHQ78Dg1Dk8bM
AlJJ3e8mseDRraXpr6JDayn443P/pkONcVsoWAl1EfrM8EkXbJK+i1iAM0DV2SBzh/dmJYDzXMnM
YjA94K+33cohSkLOcZios45bVD4RMxZo0n/318ui2T+5PjqCDgNtMrhvuEGHvOAEDT6mM9mRDtgQ
6lnXIdDR63EWOKd0rvakv60s7WatpbiBa0NzQ8r5C4XJ6D6dpVmptHSRgVFtoI9Gpe6fn+xLz1qI
gtwc6ZE7vQhH6MGuDao50SHauPJ6qQFNkFUqTIr67u+B4EwSH3wKtNLfa2yOylwDJFwXV3nCdbPG
ESgI+K+F7/HNA//eLfuuv5gqidXRls+B9CM7evR1eQtIKllbuFAacWQQwJfPigG1u7uT1dBLYpSt
h3P8GUTKLJK8abw0207tB/E4psawzf17m2wsJdnv1QWTcEnVzXNXr7FyGN6vmVjfDQ0a8jfMkQ9b
0lg20Us2yAF/S3RA4qcLYauYRgaPtapiGEXE2xlUiugDI1j310gY8341ACaXylnYFVsSY/KJv4/H
z3KQTHkyHPJT+cnLBVtNiO3IgsFXMG8NucEbGqoL7hvJc12Rx8DBEQM0S6gp4kHodLApwxwHr2uZ
3aGpzQkoLjCtKSz+WEirOi/x4xVKzEKnFGUCmI/+plkfaTbpFqq6etEWsw9g+IJHTMQLgC60L0Mc
NHM2dwW3kwqj+2tN/sQC3rBD5y33nkxvVojDYClafS+lZa3m2d7CVLIq6hNbX+sVMoYtn82TELF6
LxY/TzjYkZu5i/ae/qdCllq7g6IQ4Mmgv2KC+Oi11AOzN7Nd0V4aRYbE1HzHm3ZzcWrYZVutGo7b
SDDRLX9QP3jx9GbpJOMruDszQ66yk32mBkCHPNHw2tSgP7jRvY7MUmHwAcYH2E1/zadxm0cH1B74
zRUX6v5p6YBRkjSnT6QJX+hVuPkalf0ekwHXrsTFijPYC1cZchbtg5RuQEt7EUmwidNMsDhcfgSd
/w5WrptjpsKTfv9SQNykmcbQsosJF9PYzBBGLF2fGhOGwftGLR7QWmSWpCA3J7WLeR/jNFLL0w7Z
YNuN/4U2tkhUAoYFNlAt6zA4eAjHQXMYClH5Bzki9MXwBBJ49tkI8A+kDxN25PQF6whOS45iPyeg
e762xeGz+5csNW9k+TH1yhiQW3Hm3fqZeb+VaPj6BIQQcb7zxMzvuyQizDpVjCkJd0fkygtGf6wi
uDM0t1kXPsZsg0uLft8wvgPeC2UXhh+/a7djMiw9m2BjjvWvekB/EktLgfMKFBFjNmEh03nx7CJ/
LezW1bNnJf6B6y9ZDp5LHLPZA6K+WIzetfjaunG9PTc0/DEW6U8KlsBuG79rHJFD3+2TLKlPysaW
j4tgajqEflERkpp20L5l+IP7C743OJCZxdnD11uwnffMQu3Hwt9k1+v7YQOnBaTPskD/oeKNR8eA
C+v3V44+MLH9UQ6d/EkL1Yip+kn0Yc3CUbZiG40XFVHkJkrW6tvTQCMfnrbDa/dhgJaoBzay4Zlc
lOdvlBRHuuKjR5Se1s+RInInCvgVzqRHefU4eKXv5wUz6gjarcN3V7v3k9aR2I5qatQBK0e9RxKG
vpmxo3I6Q84mZkDpRvNFkGWEegH04Kp8/2822PV9bTn7rEQUphlE5i8cucDzJbXs144rxSKId10y
GAYpp2yOcYlDbtJ0/rSaF2GrY3/IQzWUr9qcKAJGUsvNSW/tMJp/Gr6SQ7k/9ujx5pyIfDRr296L
mZUuINlgxpJhCUNEC070vNXKDVA7POReReYkoO6LvfAnemC3GkKMaxEtq7qDcJInpr5pCPp3q6wz
4O5Q0hVnYzmoW8d/ywTCyKErNX3VVS/ux50ZR8aZX2qQkyQfCbD4T216fhGLVTG9ly6jCr9Ro+wn
1gvnl9qiNTVpuyZ+KlaAsaBRWrza/huhwAAzXP71ZlPd5JIuePRu2o+Zvob4ImoBuvZgYctATDu1
5C/4hjQAHAVhmp+90NMYcB13BvAB5rqCqWCx29u1H0taJjaxc41YFCBF73oX5e97EaljcnmFZNlB
vUfCBtFJYf0MXd4CIqeY5oOYWmL89ruNHnKswDFZ9RWHqOTQ+4iJrjzRvqQR4I63tK+y+Qsn2c2a
aBmVAD0wv08iQKsjbFF5yEuyt8agoVm7PPiP+9J5lzkkcY8WGvctN+l8a8ltDhpnyf8mhAihpnEG
2l8mDVFSlpGU0AeqdTTYQLw6EumaQKQl9lbayjUnvR70IKODMjD5Pzr2+XyxJpI6FLDzOvSFi4sJ
CGxFPeWK3e+4i4bJg2wQ8W72LLI5xFbkv4paj38QVHEVtpv0YORdsy3CK+7OYRRW7Q1jJSUaJq5w
dP7dZvErytnb7El2DQziQGJsWJU9wj+3sKZlYpLHTJ3YqclNwTzeyZObGrc1L8aDd1vnnE2aokRc
2N5WTdKd6IJ1GTSw28W333KrLo7YitShzmQixE+MYfK60WeTWAN5IwimZ2qQgIayKIHUBdV0bYI3
yqH7cXzMQYtSgVCOdBOT0M8gVRhdljClUyhdz90ZJ1XnODv3krsYlNK7BCfdZKGW+RyyAIdzuV6i
zsgzYTSs+J5uHm9k4xXAfKobSXVvCIp8LKXqxFw2YPFgo2OPK0IYASzm3kE4ALT3Do2zJkSEYcjl
/wnds05CjqUNccwVERfV1ghUNJ4mwFbjSZJjiO8YmgBQIntNZrpdvuORGwpUmx/E0fSZEU7zRbb9
zM3Nh95drBTV7VeClLUFqJNcvvDaxHF6eOQK3MhdH90uet6CEukd5wa6SF1lyZ72ZsKEifla7V0L
MYexYT6SsHex+Xb2bgeeM2fdmmYzlusdMa6XpxqdW1hCB9bN0UWtyeJ9UfRX/DoEc31UTns+etv1
lbtsrtoXStsmeXXBEQ00Sx+Qi4WLn5RQ6HEsmtpJK+uKmMYdItEXjLNhM26GSlUlz+Y1Nuin5TQu
4g4Pddt4e6gQtmwUMCSYfFpgHhnmFSeSwc6EaPglBnZzLFoYps5p/sFcSMBfTe7yBRLETWwFLEv/
9vh9mc1RG0vQfCeyeVd063vBD9ZXkbYMFHnnBFvpp31zM6h9PERA1EKt+vNoK52zayJmxUlxhwCT
e5ZaW7ExY7nzsQYuIoD3wK8KV6/OhyI2FCudu/kTPZk+KmenoEpn8d7tYoaswhvf31aL87dfX0xU
1w0kGEt6apDoeKfhxxRdRvHov7Ap5glW3n/KCt147kVfuoTZmcZcrWB8Z1WuCQ024WYLSzhlIihl
mulqykvFnjXdrs85/eiZ5PDC+6rcPeOHrDJgFVVro8Gfj1Mc/9uTCQ4WkLkpz1MotfI5mieJgY9e
YogJpuo3PLcJCzi78cqpzDQf+pn4bkNXXiefFcxhFqlMDmDyuNEFz0CChPcUoxL9Y9rIXKOTwTkk
t5hXuxhhOg0dVk++RFFYHvhjxrqon1dagGpztXTDOjSXVhBrkoLE1hBHFRof7or2O3z77HSvatUe
VpaAW0NtDcVQTQoBxwi0LNJImgiwoHDWioSZlOe4nL8s/jII1wZyYuL9cZE9aLkxHb7jNWyTZnAo
YzD239a3LN5aQ+ovVYHjGDF7k33TcqxfR+ZvkPCsUQ/IKn7JfYSUJxVkJc0E4zSKe2PrY3QTscer
1ABgWYjnssWkQWudUN7e3KHkMkHNpVWgPBlFD6vyyr/a3VGMwjwTj6xuHpGrVST6hMFuQy2w2P42
0LYNF2pfW1wDVUAl4TT4asx127ZzTUjRCP1uKk0nR/QI0ZnBvqVeJ8gimzCRfK4nYFxrLuObqYP5
pTQ0EHnjC/xFlwsxiB7HquAuMl3tzOUtGKuVHYOUU7dMsKTePohw9FRy4XXj/eV4mtfDtlxZEh0+
/Y/DJfK4KJilLk8fuRkbCNdIi5eDrGdLycX60iFL2AhHqyrpCduQ/vZRmXJoW8pJ9ATkOWWBadV0
DWIcPjebP4Pc3C0hrX2JOfwIgXCt9idQN/MmZ0RSL0oyFrf8TIcKUa3fFU1LK2pO3uGziQp8utsU
vz9slgne2M2dO1Sv5xzDGeBW9UBVb8ekySrNjBeA9fqwFjdy9Rx9kSNggpTp35uGFQIA2W4Ryjkj
ukVHX20yG30P7ZzRk0abXpz5nng554PRFgKkdPwlYPZ0Wx0OMBkzhvNcii55J9Vj2SLTk73bUVFa
HJjjCe3QIPtEV0Ij2d6RIPbAbgYEXfusO7Ohm9DAJjqRXxX4iNUtcDs6HtbMvdBnDzKAs0fUgLl2
k3KZYZNPQTzqgW9JFXatYbSyVeMqmfS8JWKH60sPIMBWGUSmKiu4KpLclpssHwyiWVefXZPOS/ET
Ok6t1j3XDmv9737PideGAZsKskbJyXr2Y/blW2lCEgJWCeqgEbQBUHsJt3BpHJf0ZSTorgAVQU5w
AojnNbCKv+5WReKHEiGxyNdGUgsNdRM90CUrLrF9wuq1+cym8JclUVsfVQvZdRR5OT87775lL1zm
VYUi8HQVoFzGOJa/0bxJ355Zf143wXvDj1lVH1fhxrSei4Hp1wZXKtaqN3KvnCrQ6xthMlfX0BVs
XiAmf8LW8M1na3EPBiykxWN+vbjh+MQBwdgpiOLpitJWmr1VpBDH6PEkHI0S9ii2dVFXhgpTwmgk
Bkd/AW1HJihD5bp+23Ul3SWCRw7pQJ9l7iOfgWevNbwCeP5b2l4jz7mIcj754HUmCaH9bhQDsBP5
pglnUt0TXlJ7osH6EYd9+oxTs10Zh9tviMQ3rhRASdpRO/S4Qyd1BT5fI3fG0winzkrkXgJnTdZa
qSHtHiFHOCaQ8+wzlybWMC8p+ddO7h9riAMM83oTDqQFekb9Iwr31sIackzZYLq2yp5443erCs0R
i7JmNUEvsSLg2QeodhtGm/V6fEwQzvU0DPOW3Wu5kljhtJ9QaFW3OZzk88kQOTzEiIKRk/k8HY1M
AAe8kBQDJRERoMl/VRPr85OAGWbeHBuGiPjn4HstkWhOWyDslmQT3lqK/6O6N2dMcM534/TPUSaT
w3kuMZ+lYv0gsK1wf8I1VbriosJAG0N2FrLkxrXEJFHbKoAnmpRT/bdKi6kAPyJxm0sPEDrx2sOg
kxH9Zdrh6wSNsJLpReAybRNZ/znMZMS2tF+ifvdguZ7O90gP6Wrcjrow4Vr34EvwzeJAB+1dDpAO
JHjbl1ZmtwUSdyYYRrWsVmloBRfUarSOoQEXQV8YHaUDeK3acdTNYyB5yuJ671XEsgyDzWj5IjcT
J5F7TE1O5VxuwP0NUffdVsUye+zeWuUJWTUlSVkCgJEiHvqF4rY0vQUOT/H4CX3rouzaSz6eHQ94
6qHpBwpguerspFbvHF5BEaqPRLx6CnkHK9rYpKASvk6neq2n+yR/Q5RAwN0abAdZZIHP7Ii0Yp2q
8vfd0wA6tCud1dzDUV6lbM5UiIQloFMYPU8U/q5rV3Esc5qnsgERfBlGFnpJ6Ij6OFesC6v6EhG9
d/X2FN0oejD4pMwi9RJOU0luzWDVcESBUcuWJhJrK/luN4Ny8zJQcVkQv57bKKBBh9ASVrl34nJ5
25Mz/A0wbsO/whg6ki8HNj6pN9C1T/35+sKLYoBEYIO4Sx6jNYbtcwRKu21gwnRPj7+hAa+LezJj
EPfWyQuZu/iGqsgyNpsnfofWQuQF3IZbph1kY0ZxZNuNmM+Cbwk50rBwhGq9eR+5SX7GUw+h/+Mm
X0sXuMYF2jBSt19FCG4G7A7jLNy+c7xT+HG8cM6UimNSr6UtO21q+WWW/X/zEV8Okrz2QoAjC2qM
u3LG5ERvUiZTV/s7BRQi44/Cz7HBRWQkHrhDktbfDf9yE0fGWXZXtmkH1rjzUnThNs4b2zdYDLNK
MtBHr8yy3h5ZVMfXvpJKZKQc4HYtlwi/kwZYoSdvjlhDeM2gG/YveeaLF03hSmJJVAXsVYv0PozN
oQI6L5YsI66sD4MIlnXwjPpjU+EWyOUb49qr4jojyBK+SYUdoEDC2sW5U6AopRkgSPc/RX6QWMal
wRJgarcGLXoMisNSaVsCJeM2iNLn1rE+NSV4aVxjleF2Hep+sVVB26m8p3jqstVH6ch/Y0Y3gLT2
CUGsaNp0IwHUQnsGBrZQ9ICBQx5Owr89Ru4elSVehIRQy1Vkn3mdeIc/9hdpuYvUzFe1FW2oj91d
1dT3KUb/QG26CMC8C/ErPSWN7oUpMwIOaDaeUTxMSnH/zlURsrwGNHw9Z2WgHgflSKrpwSzOOkEF
gSmD8oHNEqmok+aYxNVszNJgKjHsO5oI3q6CtOoWtkIIWyWZneeqdBNtMUGB0XJvSYtQYYheOltq
bCCiOklnLGmth231UnYnOizwH/yJ9AL6EaSK20ydhBjRiOQkLVbthLA1p5QHPCQnLSU1+CFGpKkD
r9PT41YQfATDTrL7tmMKC7rqVQ2tXvXvFVyTYXa3j0BPw97/p52b5ID9qV4LEVjsu1K5e8Gsjntr
bKbeCYF7xP4fXr85dbo7arHNNJOl6V5ISZ5Po4fPvti2FPRQB1r7bYCPEQDiC6R1syYZDPk5fkvi
5GlHxMwDNtNDSO3ELhbZ8Oyoq3Zxr91VnaQDD5+xyrZNOELC8Js4b01iVwjO78SjkzD91RGnTJCP
lkZeeBLEe47O/OPAm6WLQdnFAjTQuMWU0kUIHbVcnvhljq65aoQnZI5PEORMQzkJxhSLb4gPWlA2
/VzQArqeKixki0Hg0cvwoeaJCoBIbS5l5K5mw05Iaa0ccfJAsKTSlgxvgCZsn4UsSF4Izvs0u+G/
th/eqIead14K5RIq93jF65OgKyFvy3XJ4cSuNmdyqYF48D2lhbv5rzRWZ8M+nGak27HRlovqu/mj
endXP7crxjGm/tv3ON7sPOZsejMaENkkEKRkVniN2tmL92XPDl/ifh2C6GYlIkhmrWsE4Ln6Eh1k
dG9RS0/ehwxAZWdPvcL/OT/MSl4Kq9FKI5c1hCT2aTsa9oe0ERGyiJkfKTDosbPgl4wESyuESiuq
Ki5n6sICIsAklkZqORUM5TA8LZfoJCNUS8DYan+x585NseSLlov5i9opq/XT3hu0Vv728RExw4u1
8iUJQ36ECQX1UnfFQbJZhXxEn/gsxeKkNH0N1tyeHa4Zx52wdAneu3JDALh3QS/OKgWhZJ50Vj16
rvWlbjNL5S4QmF6PhVZCfcqtfA/XOuLIT2NXFz8PXJTeMmUbpscqpUMEN70v0Yq6UQwBdIw7tqi9
Xg1K3jE1BTOQrYiGLlXO3YODWFF8C544uN8JT/ewhgvj+Li7itIQIDIQZNZrkWYxdV0FNpWyTsLK
PyATv9v/X2n+0/HagIvS4oGWxa7XnfbS83XMvxVFHzFbChAYcRqaMuZc2K9cthb17WSDF3KKuemK
Tvizl/48LdXamEW+t/54/f8g3G2epC/MoW+T1nlWsvDD5uHrqdg1Ea8RixeQLvBGTShkkeVIlsGn
dL/DqXrgIY8jck1kwlktkfBklNWiUb4AAq7kDQRG102xRffgS08MNK0CP4yYB7S4OZ+Kqg6IIuFn
1PmIlRh2UkOnXN86nPTlfBZsMeLudqVxhYUhvgXJb52XNrEFvXLmUbuOt8+Pq51WLrFVR/Cj5sNw
OyOsbr75wwz3jjB/7743W9V5m9Akh+5zJB1pF5mR0tMsyynGnCrx2iSYOpBFcRtHcD+LqCmbXeBr
wchfQvfek9zr/UP7cBJ9sAptJWOh0RQv5hSkjt7BxQFMjwYFt1NEondNxGyOQOx66R9qLdP/f410
eqqk0R5inyzGS/VtIROpdopwE3RxFHj+dUi9Yg00KFZvXiQZISGAECkyHOfjKFo747wmjmB4ZDtZ
15SWWCuw/lBjPVnBCmQN/uVlPVjkfZm96gZPNPwK3EaSMFIFncWU4lats4aGuMsehL1zBx2PfEQC
riN221kzyVdBlyyqdiKUZfe2g0Be0/CbKPiTamB6N1hE95tDK7KaEA+2sOZIy/WlBOY4iqqIKh/l
WdStXq8WAEafypuzz5JhgL1h7xh4oaG1OViaiL88Qsy+N3QYzWDWrc9Ng/Ju2/7bwgTaZCn2QjjU
zlxknFzjiTLjD9uHUYm2Gomen054slQ6xHO4b/RWbUPfKz2XaJ+OOY8TjS26y6E4hsW2FVpWP2d1
MNa34gpKp38KjKwPxC5VqHB1JiveoOL2V49SmxkmwZ15n1mBiTvKhHFz1C5IttzldgjucRdroEnx
gkVoB6eHdvN+UhRvgQU98Dn0v/DpFDKLMm1HNDqjTPUSmZIF8rtM2keTPyJGxxYQP55k4csI2oYj
SncHf+uFVdrEycEuYvl8cjAOLchM+alF/mXsz0epOJ4JUfof1l2CNysFygUawyR9+WZatSISx3mH
YThi2TBYBW7nkEUibt9yYqRd6R3BgTHHepjM6JThe4l+1e0GTqKlgEI+PXuAZE9sOIvL+bV32n4c
u+C2wOUvNh7pVNhSMjgkP8U80I402I8JTzdPanybLjmLAs2WmVlmdRH81EkmC7T8RLT6NhRRDKTv
Qb4jXOYeFCF5v35AHEcW+VjnqX2zYJDldYy0bkv2FMXTfTXwSJMkGRMNmqoZh/L/yqdJzq2yuTwW
CiKnmm4MnfCeqrxWC4Rg9lXabmOHAo1FWFzT0x5mSBf4dujgy5vKBKbHBBrkHUADSpAX+y7NyCbl
y62hSKGpN3x4q0jBUVBtcoU9+ECPl1Go4teHU3bd1HNo3FxI+4klc/qcyfO5TxEzuCb0jg/utJWi
ksNZkFIYd1x1rTLFjN2QqJ6Fd2h5lDssWk8PO6HrBT9ufJufx466W9vsVPgn8WtSkzcMuTVZ+l21
6/WTldkcJuYbyR8AFxuy4hzvet/IgkTwbtcv3KWqIrArd5vxWp2VaXK8FnxDwt7JLXmvI5KAT330
2ce/uVzxBsNL6RQ/tAZA5VF1Cg3CYKh6eo2FjS23mix5hF+aBKL29wuxSlZ02CncJTpc0FE27Gi5
Ej89MP+4dzYjSilX1nnZQbDrOMx0dN4dJSD84SXP3AXO53AmjlNm4iu+kpD8+2FrJ7roQIYeo1Ru
8XvS7j7JoMGQVrwnS/nrU85zIIFvnL2tRfzwF0Z5KHgW4HB4D3bB0l8bN9/kQH0oOTPyLrKhoorq
dh0GiSXvzCBCjtaF0tdc8xkMw9jzzvvtSyQGTo2eo87RnaEcxSseGPhh6MQRaYtUbrR4PvtFFYeL
SWoRLITqt/lOjvl9qG6Jp8zSx4Ao895lTfiTPo0d/D6jnNOvgKP3YBzWw18w0piSuWdcAXP2PHbQ
gUoMqzFL8Yq/SvaCB5BWDrlOav2yoJCwQ8fxfFxPHsC5PCQTN2sNmkupGB9maqA0s46VRvsl4aC+
wbySrukCrvgLW72k2ccjhh/Lhei85BEaobg3QhzwhJb+Qhau9rJDitjxcI8VPcf0nauovxGcKYjT
dZHm9ZKR400nc8BpSoKXX/tfheymc0CA6cZ89rcPOyRmxcKvTYITzaNUf1yreeF2GneQn1+w0T9i
ixD0+JYWaZWT+UbyrPqdywXHRj0OzXtIbr3uryvbVzX2RQuDVdvwHy9q7rrIGEy3kOHjbHynDdfc
pDwM7K5LY1J4ovCbHvAzn87O3zhgBOCiLoleoz5rjvqc2m/quYGRd4+fZfnrNiOGq056yWvJFzi/
ROd5OI1su2Fha/5GJC/Le4oHxm8oivAV8mrJft41qVKHXxmj6Sh8QQjqnGA5xQ7tg0kGHfDcB4vT
KCb50gj2yniosqsntz1yCiCevKTybDoqz8b9j9fExlWh6luUuiayBdLGr3LVje5I9COsMqIAzrFw
HH/P2MtxfmDOp/O0+Yz8gY1KEtpvjbMIzG/iLdkmzNbkjBpw01BnbJrzrgycjNkhFb9COfTazTHN
JXlosQDsO093eeLZQ6IZmyaSctcs1TpwjJn0Wd0+w0W7WrgOX/gdFbWeGt04WTnldhuu7ywXzaug
WTgkiLzPhaHJvQ7nWMoO9KYhUCb6fGcqJoQCpcsmrkYLVOOyFa9wN8ZVSHPl6fqD4jUgnxii+UAU
5TsV97dXVvKsIjwrbWjmXLTOXwMTVXwzrAUDIJW3vkk5HtUTgR7RdCPmTREAVOxgdGxFpYpGLr/U
8WCTYK8xerFDavyq9sQ5d44llqiEBtO5xrLMOgvsxGxEDbOxK9pMF4E2NH3Z4neJAs9fn6ZWLLy2
qMIE4RltmlJoqot9GP1kmsFOtHfvVm/SBAg4FjSNrvIwpADtya80oSmCShO8NLUC6dQ9pNfhLdgQ
g1TmKwamsf8w/hqY6GM2SVojyJ/VlBF7PkBWWmUJu5Wp6bVhZ/E7GEBgYD3JyARSm6Gwlw08E7ZD
nohZx0W8FTLZwIQeocAKmO4FC7uy1h2XOI/HRAGmVvatzQ5bHiGdcIqq76c1T3BlXYfkPIcIkP69
UjGH1oVdsNCDQ6uG8OwyulvjfBcFfNvVQvXtOsO1e0t/mdKL1kQ+i/bgE4voKxs+BkGvyPc/2vZH
CNMTHMqH6/cPaY2arX+fSH3cejKtdsN6miVgs6L8yqPhFjydm+B5Q3PfvJqVCfw9nbMqaZ5CULrJ
+RHQdlaX6fbIvb0ruN068Vxxg0lp3UKYE8AUKqX9+DLQNHf73y8t0dLAGspaRrDNo76W7U6M4gn0
jnxhrYgyvXaHAMB7QuyGHp8ItBvPiA10W21AegzYIp4zI2koKC8+5JyXUhGvKHRwIl9rA2liMHK+
D0PwgX9W4g2lX6sGml1JyjKtiz2DfwAbl6L09uRu/EpAqRqiUGOt7RyCqrlkgwFFw+v44YFs+Mf+
6+VyqBOKIxtbXta331+RACOOfko2SXp41qq9GvhGOXqt3D5exwnuHfI0/Go/iQWBFY4RMvx7ZSdy
5FNJ6jpF4xt6vJWDba4ky722DnMIH0zh8P4S19KbarX78w68W0q7VPeDqVBbhGufBoUKdYk/cTZH
30y1KeNz9rGkL6r4NI5EVqURBQCcYIpyk2Yrhterwo5JpX8nbb0GZTLGFtjiv7fcXI905V6D+Yxi
+eKYfG4640rcviZ1gSJRJiecp2ReFDFhkhaw0Fy5guZEk64qjJhJzg14MH3nBAAOXv9C3sxYbhec
Znw8xssc23M2knswFcwbNf0uw/nATZSO7saWRK7KQsDzOiiDzvclTLKgV4PJlcNc+aIc+o3FQu58
Ba9SiYD69Z0MTr5mA2NaSdT+6HjcfprSnWpYx1byizyho7NHDbueZ6n7oyEX2H3s9olcewN2bGd3
qRhk9gZJBOFL9o5Zo/MdcKKeyKdEN76t6CMp9mFTsoeriacNbaGFSk+0JcNRM4gSdcQXxsQjfWAu
7SGQ3mEP2Rjs72BgifcmVP04EYdFVLiHayz3G7ImYgWvn8h6mcxdnX1B8bcdapuVgxITmbTmbnVW
zLHsFuDj3KqkFnb0IfYT1W+l19e8JbSE1nQx9lt/bF8AsI+7lCabNhQE+5/I+aENcLhVnaErzL5m
Oltj7NRSQLCgRBh5Lkk79tvpZBFkyvO3MOOknY6gMgfbAL972h4DqNO/+sYVErt9pOjYt4eO4vCu
2VATtAY2xxtdqom/ljJluPxAswypQccCoDwi0Aub4GUMpND+tL9h5/Pxg+hD1yGn7ZHZX4Ud65M3
a9MI8lgeVE0YdZGTa1xy62O1wMkZrkgQEKtuYFDtNnsX57VLu2tjCpTW015yo+9sfDCxe1xDm5jn
bdtK7yoyU29PE+ZWSuJGvMHyAWWRtnz4VtknZmfQWonNNITSVVTk7wq0eiimaXVW08xLGw4Y+pdb
QSK5Ei5MRg4s67e8m/lVtYTi6xdiC28mrYF4AM3wbk74rGMUnOOUHbd3WAVSOvdzRhqVQo2SDRCZ
DEudK+YR3oFBqLwBdVRRDP/ZYXy7NNTEMDvN+xz/yC3m4WrpLgmyGQGFMtheBbf9h9Xa9TA4iJQ/
mR/P8Avcengccxla/lVE51liv1B5qvXLeUA3zDUhP4nFut3z6hSIMMohoWmbrq1/49dUaAnXznEl
l51/2M/K2n4cLfilJtP9HZaSitrY0bYEIL4aLlkHnvRzWE2LFDFCcb4PCqh/XbZaFaH9WqHloTqA
Q7n7DInXTwqpjFCZtlnrQ1pvmRqeS3AcaOYKQJjN/rL1wIclZ+0RL7Y7hoVXrgxNTGKyJ0RhQRy6
TyO9VTdVDR8vhdVl03OrSvC2vIds/gQvm7269fRT8kPvPqnsN7qI7+m0S/DDdRpsjNQ7l6lHESV9
Yyco9LxfgWld9ibmaJkDoIRhruCJYtQJTZkNl0lGXNABS11UrdzbWPiimT7iL6G7L3aO2qKxjrSI
RpdcjBkUCVZfuARb+a1UuUEQgX8K9E0z6fSUydhi/RPb9iS1qzQvhysHLeSzkDQ28O8jQ6CJsAUk
ag+Ogcf4kOGvdXVkvy1I9pBmbTEC/LDmS9vMnrvBU6dJ8GWu2Y+z3ET+EzajFJcXNlm1lZC8CK3O
GNd6Slh5MAAWnGw6JDyU1BQibW1+4SABsX62iCIu2B4vXFrSvgGXTyuFx+EgTUPvKPvZl5eRmddB
c8r3LHChUqR7KFS4EBtadlKIz0fFluxEaLXdZCS3KtiBzKkjIpLQlIau+eiD4OBvXNWDpR9O9KNA
1SxxyfpH6rPG3G9pBb8jVdw4S0T3BArx4/q2cpCDAwigf2eSU5UXfjgtXaUTcgu68YMKsmun0C0c
JKcLXjFodeBUTj8nO10oeMl5jQ52Jy355kzPjcgt2PMf869wVHpOwdNMFXE2SDbr81FC3gP6yRyX
xgLH+cmc1As0ycyrCEtcB/vAzXqik8ZeizJF11PevSmcD+8l95GdIolCv2+DloDXUaQzdFeB5y9y
D9f1JAiDnueEZisGtnBCwEDWRle0QpQdlO45X/WxChx6Q47T0BdSXMJUZ4daDjep7D95b+I1v1uV
z24z24vQhR2lkcTZQutx1OnJpNG+fMkxduKi96zb9PnS4+X1o5DZ+yMR7SUfpgtfqEitxUReFUOz
nv4Zgq4bW173O9U1guqIJvZ9Qwdu/ZZibDCpTyWEEbJxRqGXsjw7qd57LeREpGm3PdS31rDaZYle
L8ev+KOyunwJMFSb7RGCTYnheo5KK+dw3iGipTu0xN94iTbAwmsxY3JXv1k2z7K36SXeIn0FV6kZ
bdrgVYhifBEzHayrIxeUa+0N5Z26MW1uyXHaqc6vdM1kQUvz1/biHAAbar88aOR2k4dj9DrE6WGu
CTffx1DIOiRio1oXKpnKlOB1rijRMUOAUqOnaAxCoL5fdmjArq0eo0yUoX5tSCkIjoiTkh5YV7i5
pXYjGSFZOMExEyPuozZn5btqlHFbYolJenuzIVPCEPpXxxeQrS+Ewh31efRQHr0L+wi4Af18i4D+
dp+vgU26Ztcv11YK10FqPeaf7K/clIAzB51IkLxEzHTNDtjeX49jz0fBVU8CxeRUsvxlZJHIN4nU
DWa1bIDDIfeJE3uTm3wW0kREUNVwt9KzHQNGIFXmqJZeFI/ECwweAc8JOZvlpQzND/by+z59xhkA
FO4xQaCFa/CygE6eRPN1UGgFbV+zOySdar2wLGlEDCnMN5jfFWV1Qv0PmGvQk1Yn7/ant9ZXhF/G
ShaUbMh5aDyU+uyZBeIM4WL8U8Dxi+rIyR16rBD7+lGuDWFo6GGa3CAwXQQdkgj9QZHVIVuOHR1n
0yOi45fRXbyEgPzKUIDCCg+tc7D4mAx8sNIRSAlN2eKbl16URI6wHIVPS71PfjWNQpIo3CSPp9dx
+/QIRgDGtwYl9Js0SMf1XU5hY+c6WYqQMidUAuXk5qMxmxqte09C85Z2XJ5oYzJoXME3K0ptaT27
epRhK8SHU2Eke1H+BOxxtRpvOy1JOiwLmx22ruZLGCnw6X5Luy7a3MxFIGSZ+iynNEbHN6+PYxVo
bbGjZehbwXgMtgspV4h64yCMw3S2+T38OGFPLeqN1BtvPMxufMKUbK/jbWqNDO/iUZRdnRtQWdmL
RQl/biX0kqNpdAEzEgBEasGyOoAHh/ivoOaAgWB7GC7kQ73SAPsLDC8TvxaEooE0r72UQfOmvRz/
9C9ZLYphvQZhZ6/HzSLl7ZBfl47gmh51yViLu0yWQntNpSlPUOirzka1rc5Ihbx0GI5TeSgbbfR3
mJfwFqliAg34x7QKv5f3ADLSBRWK24IwzvRehrgIuvpQL5Xd3u1K/xcLNL+uti6zo2hrK7BvAkK2
rtEN/yffOmO6Kh6KWomKuoGWYCoPYVnWjWX/6IJ3RlhLnwba2a1nBYJS99ISwmE0RQnSLm73le+R
jI1j0kmPCRgjP4PAeNQzcIg0v4iPebQd+uOKPpPYUA606m3uvV9+2WnHqNShYm4THrINzu91G42Y
wjKHBTHdYhGrgpvC5anRyo9elg7uwDXosYyGi50TI961NhiVakn89Uayesa48K90OmUq5sU2k3vr
97U8xUFLNihg8EC0fV83KHCH4xR9UAEsr9eVeoURtZ63EH0ryp4GZX55BivEzBk7e4H7eg2FFgJY
rHYqxjGFkLiHa3OZiBhv0naicvRqqQPQIYgCG6gfZz6d1weFn6KWMUut8ytQtkgfRRIAXiM0DeOQ
iEjns9tgWBhjHgMnmKHffxT7YZjLBHPZcGI7XP8NRAwr5bjkojRf5/K2QQ/dRhpR2kgC3BT5aruo
0IGYJ0IYKIOmg40aPduQjbhUJLBcnczjptRDtrKvCi7kWjq+7kav/5UaYMHtoJQeB+5Jjo/FA4LJ
eInQvJ4aRs30/EOtnBEJBGb/VEJj/0CQiuOI7PniC+l+dRaC5fF5je8mwIMD6NAssrc1Xf+M+t1y
iqC129IaecGv6WW06FktSF9JduV2mHuVqZyMwYUKICedcAA93FG1X25V0YfPFaZXX7BSqZwu0EcV
8G6mj+NdWatDOU7yzv8DXbLTMf4H72XFuS2CnoAN3Y2ZX6gZEgKc8Ra2TfEBR5zPilD+QanzVF1E
dX01lnWro8AqDHLCWZ+2dzlfYIN+PeyUQdXruwHK4gqDEp0ICWK5sdN4KZQ7rIKB4x+chAhOaNRj
7DE1cBys//LVhb73E5wPdtPcrJGcN4mgHESXq6eka6hpDX3FFNdG/K/8yxqlgNvz/AhvtwogEVa7
OVeChCMWZHXkTAlrL9cy8PP8z8t3xbyMtwQenGYAIG3k7xbnd1h4lyEuy2IuK+7vszg8GBm+Mp0n
jagyO5/uPPaUPVKEJghBn4lmZ56VGVSqLFuyggACFnytKjW/1SzYnp59TIjRmpoRSysdUdPS9oFz
lXOREuPDOKOw4nZmBMvmLU24ltEgOupBnRxEivfsFvDvoTpYxw7BXz2X7NYVcADX/u6OQmivgQZJ
qx4YpEdeVP7ewJ2XfZQiCsW/N1AS9eb/BOdgtdMsQacZPTdUgM2BoxrMzNI6DC9AwiPbP37P7OhI
IezNnWIgcS62ZGuNkYaReOjTNbM/+YpNnTNqa70u4o7omUb6K2vVP0dxHlpJP2u9frOCUQ3Zthyq
mcVh3TLGwX01M1UDMYslIx2DAmfJWsORvmVTp/EqQVoVqUYwuesN51QjhEsZE5yq9EvehtrCAAZO
oASueoE5R/i/sg40LwnlCVr9x1NfB6+34oltEH+SFhgQeEuOB4F3TrL+GvePFj/Ki6OrdUIOHBZm
eW2GuDjmu4+iV4tDPkzHhAjWW3GpdgYg/ugMFDLJHciqhoinny3jErTkri/7Ne5vIpcHAHZDk24U
HH4QlPUkyC3UOkN9RZ7jz2TfRrcZRlfK/RabiDVyDA9BicPt332LbY7LGJaDkXDKpvKMMtTVTT9E
p54R1EygIDzgWVWSEzdhjKGDjITboOnQI/QQ15PU0aTU4YXW3xoKGskL83qXuWwe5n/GOW740hK7
SKf4zXPBJsh8a1Oktf6FOq0psYxzgysWqgHyfAbwC6AIBeq5UxscpAWaqsOd13j0TJhYIuuZV0hT
4k1ZNMJpCzp+FrCF0N/RvETZY1EefTT3nwa14OsehGZoYBk0+FiXTb3c29sT4G2e1JYxLNCDln2/
faaEkk4e2qKXgvLDp8c8Ph0fECRhpyccZHWJfj+JRmvXJ75OvqXLpBKbRXYCRaxMPbW7mffI/yw0
zFaM2tBrV7lKeKoW+WPYoD5C+9Va031nPvlTtlFgh64wo7uF1G66Hclf8gnMgGarVZuR8+e9cyDB
HceW1yDKx7F9CuR55HrnCg2RvLRHuGebogS8CiQi0ps0A4BtoynihDLvajkvTRKFcMaldEi85t2U
LylNtRssPwSPeFE2/r3PIFFVTkbUVomjitv9mh/eIq0kvffHYxGPFA/47DMme0P/DhEPTH993nWn
DFvUDuWuaWbU8gPNE1ov8jPNUUaP3TgwcTylVQwyOFXMcHdMb7jLMjjrVokoXqQrNj+1HRI/3esO
nK2/JnSyjE/oebU8rD9y8YfFs5xPz/T2IpMrmr1SwvU9bPrnvynWqNbvaGMxpY2wyIVEH6Rtp6+q
9YKYCjnii3wEU64Oeemuk1KvbcSKxXgseVbsm90MAlDiodnlGQ4PZPit0kgaL5MgH3G7KErdlj0u
CS6GdSgyW0ciw2D+8S9ZFBs2B7mM0LVXJ8woKdp97ss0XzAGOJqJXDOC5S//K8w51aOgKq/6jNph
OPbcQAmTW9d9x4n41P2Wq/PYiUZiQBSutTFnpFojSlBoB97UiiJFbqf0yAHjuI1bC2YJZjE1AgNn
EcFKGDhRs6Bg0WTAhpP4WviemHbYB3q6wiNc4NVWkZojgG0uq3eUZfVjzUkw3c4qsKUu4b7/wBDw
CZtMCPSHvnsXIvTnDYhdQvGZgEoeif7L00fpGV8ftS0559ypEkjjUd78EMl4vYUBJVQ7hyi8jZk4
q8nGBufS7ZJdybfT9hwrjFlmdxzFNVTiJBN4XQO5ZOZhmQ0Xw5OGrdNtdL0AG76ntuoyc7LQbcnu
TlhUB4sOwqb/t6zhwtdvCT8xFUkE7Sv2TIiBfTg+/2xUS2ydDwQ7FyNND73LcUMc6qgS2625Wahk
EHoVCYJC1RTNfPagQNeSBeZcsPFCwPD1ccLC6NbawzlMpdqUwWdbnMDEKVjog3+hZoL48DAc/v09
RzgURZ7kW98ctoBv2Ij/dNou/iirk3z6qEoiyIqx1GgNM2Z+7amy6PqqEn4GiGnYHM9pViBMr3aN
/hRVG5sxhhPVYi3G6S8co8V8Udrimmx7teHvTTunlaykhcE/tIWwGnsPyOUxVPCMRJpZZIer6GG4
FFvpOY3dLQUkLnNeBAw5YtiQBdfskDrPtV7vmuw1Fz4w83LRAg5gfgSVvINkt7MNWjkMqa27uf9Y
sqLejeBIqqH2aSsTIqQ2HvEQsapOMKly4EiXFySEt4ZeiIRNhg73xWPhPc5EQYcpZnFWxsms1/P8
TwPRQhRO8HAJEfEpZBVM0q0GcztLR+/z6QMvwvTJpvskF1eZQu8gxp8mhbB2zFYExyekkJMGR6zN
DcXpnNYdlwtZtt12a7CLbCtkPVZdNaLmXn7sEIxTcDfyPdRlIvh9beaveo0mvKNvi0mXWPj/K2mv
ixQq/SwuO9ju8t4pxVbYSVmEK0VfaXEyMsYi1LkDiIsyQCNeytTHb9ndvYvRPPGl7dBzrWmu8v/s
CjQNCUiY6xtazXDTAyWNZaRJetSnl7xFawijc58kDgeLsGyrkd7p6t/QEF0g7mPp1M/j/cwOCvV+
chYAHNwDPqIN9BBZ9H3yJzW//w8PGh3J6/73gD+WkMRj+EzrP7SDJEoNzKVMluC4Wt5TYH3oPtA4
sUs2xn72abHk7tKoZlASeabNRDWhrFvIuJz6hPuYs+tgnBnMz8lsUzL55S5pmy3ew9CC5GIqeYn3
xdyn5Taq+pB02eAyxwTvhloW2b+YGKBGycSHJsODVUKUVvS6oIVv4vYPNL7rqRTfTEF8AfAZ4WdI
d3lUlknMLkKgTFzA1P4LbPyYDeNCLk1m9PBlNmH3P0bQCa7IXrI8KSz9Bqu6NlacX76hRzSe/rAW
qHKOPzhnDObdZ0gwJc8B3X7ZCwP4LTKpocKpRMqnAlqcts4znWAP2RQB8bI75cxCz65rL7iJueRm
RKk0gmiWXeP1mLQyOjNZcGjfw5qAOFVQpCsMgm1Uel514OhTaLUd+gW/d1sjju09flwDXC0nRZ48
OLbBTuU5bXow0bfsHeCdwRQ7rvALntS4ny3i/tseKnIzZxp2ziPKCxEz8QANz6paObMClWdEWaAl
lCzsMHrkXkDPhmtky2ov1L0J4PlvaDxxF+JysOVJRaf0JA6o1gQLAqXX6+zewqPovHATE5keTnDW
KkzwJlgqnJLk4nipPK+kGkI2Nzvc1QMI0CT3RDf3AGz36vPHrKks9JWcNECa4sbreKAe1oNCb0hy
NdrAv4ngGz9XQD1CdX+tx2C1H0hffsei3M+ElDQMIXEPk33nQnuovi0JHHWaSWU2wPXfRC0vRPlS
Ob25uO3JT6TLjqzyB+tKJRPqHjILkgzwdVnGvY1UDXQ6zaHGF4qkrCPmywM9yJTupNQwCfQkgmBM
Fq6wub5HXfFW8oksUW1Ggtmil1drvHbBMKPnC2m+G3KJuL5cRmZQt3O6XjJgTpVuNPIw6qmd7k7I
CGlEzncxtPmJSGlhHUYhXmgcVFeajJQeTifAkA+/vd6vH5oln6wQEHl8lzqQ2Py6S1EOvSgFKi+y
JXDYMhVdw0UpvZOu8VQL8Jhc82U1CHVYxSeMyP/7ObByNz2FsXmU1/xPaJ/4GjRuKoVkaI3SXiZM
lbL4I28n5Ntanj10Z5siQD+ffXon2cBVaNkhe+EmcY+HyDDz/BtcNEjU5gTlWHVJ8Hky0e/vgZLL
mh3CQnBBs8/T3UT/G58d/qf8p/pX3bfaVdPuZnRi+I+clwxR8H9trbQFyPPliJ/UM2DLoP61Zf/8
LcapyaY5K5j9EQjxJQTTcuHVo4t9oocXRv9dIRwqueykCKpqiskXLLgccwOega0tDP+INOPc5XWZ
sBO3FGpq2TJOk2mgHbvqFn1csapGhgcZtci4oGYutuylHw0gFXyk6DrtpDNswvXhMjqlBKaxLzuU
VZ7eVU9kuPxnu8rKgA2YBDpDWyQoO5jvhnMUe/70Kl9u3eHoT/aF+1fNUbI7vrqj7aHWnwqZXBbC
IOBKw/JGkppS8FznsUihmhLSxpb5mabF+178R3d/ihS2jhMpRWU74JNCq5Fz95LtPPAxAUVxQD7F
wCaBeXk2Do2e4iToMIEOvBjEQGrlZR0X8Nv4VrB/pIA8gxphGEBWr54qt6W6AEACiqtdMyvj9iWk
ZQyB8xfblQQLL5ABfWRJne5MUwv/StR7Pw0yGHR5olKLtYTiC8hNwNDeg4QlirLwdiQrB5ta095d
zYGJL9A/L+i3kkjvin6bXmOZ7JjnQ/cJZRzNYWYr5YXJ0MxbS0C4k7S6L5C0nXRaFLBUOwYPEY8g
/srjIGCcYPV56q33el1gQsCS/7VjIEyPTrXJTwh22D6OFbdTxMDNhNKAGAIwst+1IRUDK4Uys+ZU
pWIBHuogmLU+OmO6WNXLYtdJmxTtC5bIBdmNJTDhiPaFLUs7aITHLTblKDS0WnenrYPY6e+0AbUB
ewZ22HBm6Zi+7GWDQLXIIRdArKBtMTBgRQ0QQSx657gt39TMNZ+jSsRER/zEWscT9nGWsoHZSrhu
qDXt8tVNN3ONR0iEOyft8n3sqbM8QlVNcowaLp/dvl4dAzQqI6AIrHgKxjZ8/XAF2PgoyF5mXkcq
0Nj98zjtvC34JU6zajZrPcL+lQ8QcMFjsMqScVTt9ZJojIeHXozLai+VnUiPoHaSxLKz4Dcgq1b8
/3lml2KpxNLhDreb3OzZq/evwJM6N607mGx06JmOm/GVyR2igawQfUpcfF9+sQ2ap+PaoSSNL/cV
WRLLkqajCKbZJsibGTwuyvhOTCABeSoTii/jW7QcZNWYIeHiAHmgR9lW6+BiNjnrt29Ww4ASaHOu
chVlMQiMIBqtOchlGqvqtKuGAP+vyuiKIHhKfTx0X6MufV+jOVZM2k85DJpyxxlbL3dOjfkbJoow
j9aZbHUPbN7Q1dTXDSkofmshlzaR9bwgXdH5+3tSW01TrYJYPcpOJUdS06sAxIdJc+zooK5uOX/u
88Z4Y03x/z1AhFR08x2QLN8Bx5/I+1bGbXc/TjtXSycBpS3/V4alYcCinVP6wHrNHyPYqoZunn0t
/yDTWo/eQIBJedj8CbjRpNHmgDy9uC/DIRjTs2ibdQWh5QjJfSm2iPd1r6RH5E60OHuw1pfn0eq2
ttxW4SYbZ2f7R5J8Xi/UoAeHQM0ZfD1b9yz1i5xXq4TIM49GqpAp1Rx97WnOrwHrOPViZj43gbei
ZNao9v6UQErQvw/uDSJlm2h7rbzpOl6KDaKSAQokuz99kZwIMl4/2G47cmGphbxgzgEyIr76rWIC
2eg6uL8kR0KfLnsc1mSi4uxtRYVEcPRRgFPJd1Vx0P9Ll4DcRAYRqR1NGPKLIEAqfTkbfvPQriPq
Uwmof90PLRmKa0KOshNE/QWHaNDLSe0TR+5Z33V2KZWXLgMaC6bEmc56xJUSm7ZBo+a9pr/VKjz+
Uf1Exu+tsdBS93rvc4Nf9H0PuGxOfZwWo24kwHxmWbwkBsbygO+gDfcSBr8bw51aG2bGDZ6rVyiM
0goDui/lEQZlmZqPqkHRjNDwAbrf4DifqI+fMpRGKunsNOGX1EiLZt6rKUsDUeWbH8ZPFc666QA+
ffoX6pUP/yfntf31h7ZJgKSZ44CTgCZu80/w8YZAGQCEs1+k0Pk7caIvgGcz3qk2MEtnxvS4VLIc
Q1qSpOwsWW21QDtp9/X1ZEZ/ivgfrkYrm78xirPTZ+j+ZMNF8Jm3u36g14R45yCrg3rVZ9ZJJDNS
nCYOJrPd/dI5x9EKsSCDelQNDUxtob1VyiBkJpIGK/TDihXvD3g+Qgbz3P1lb2/URvNNd13csDL+
DzJvtVAsxrzkTAruxHomUddONjxDPYXQaR27no4XxqHDCHy3HsqQEPsrFjrJwkyl1MYThKqZgAP2
kPgeGt8jMkDSmeuVJShFcBc8q6AUs42TSia662/c3r1lFnGgzZuWlS78kKGYz8RbRLw0dPIdO7pK
aq/pjb20pePGNz8yQEh9Vl8BrFcTSUMb01uHqPd8d6INGRH0vq77tLDjFoIg/S1XQq+EjyCSVRSe
BPKEAvJGOBZBSFfEDNuJH3xdwLJeHLkYj5HfJWMjk+fdNRMKSEy+S61ZLmgRqD+7YgBEmVjXL7Fw
Koo9PJHbPM6cWmvzHlTxKiCi2WVWPHoodLOSbN/eOf0SxVfd7eh9EDUbx+eknFoiof1o7HMAJtKa
jbeSSaTfXhvOHTl0r9iFK4tqlLw3l2zsdPxkYiy1uzWRM+0UNY7kx826VxzS6iS9JGKQZqzVxoHO
T2fBv9d0Wli1m2zMlx26fVxbnplEgl8fsBgcvuPL9Mw8ZPQCL6B8QjzzJnmKW8ICuszyQuFsqdgZ
/Yc0iZaN7eg5BiD1//sBCufHn4ylgs7ufPejFntGCwgYjO+4RQ7J6s9Q4tJvNxSIWt0fKgRekSAA
whwFOs+tkG4sDZeBfqcTEo3Fn+QJH1k+LUfU1Qp7Qr/zLgePOJb+HsQBNZ6w2+imhzcPyAtNFJuR
G3lIthrtFcO7Bh2oNGrRvcn3TTFsWQgPV6okOfqdInTgRxADCH0uAa2g7Q9V2BcXysNQbo0Js69Q
pqPDoeDR0bB14AoctqS9bUgsHokBkhcjbHPboTu1WiialMncl78CIXrAob94VaC7Tjc7jV0ClIZL
UL+11jwOINQhfoBoBW2VUvr2fFwW5oBjAr//+Nd2tAv/beXgxbhZbAnaDyCemF+5y4Qjgpy40JaQ
OpC4RRW5j2RqTN9PbcrBXs7IzRrdPfJD/wqQKQkVZ5VHBsjC0vsRzRn3AzUIL54sBIQDQqjgPQoh
ht11O5ieV26EslzfuySJuy8S5frdl+Lw0nAfApQd9tuXyK4LwbV2Kh5352y+zUkwdMINq3B6aC88
RJlVioU9U4qtLQRgYdysPLY32MzRTCEOCh7HJmol3I9gqCDYshU/PsaH7YW5mCuh3UXfhk8c7E7K
WlW6RsubCe0eMht16Xf4eekPCC7sFXtiWFO1c1B3oombVh27fAvHTft45UV3U/sd/weiqjpaBrAn
xWXlfd4P2Dkk9gnQ1sNDoG+iWl2htfq3SFApKRzzGLaCQ12Jm6GH0YpwoMRAyuEw8Bop+UW8EDD2
g01NdKg0/d7vSU9zNia37lhRw5sxqBa/HxyLYZWpQHTwGKPkvHIt5EsZUSo/95W5Y4az2g/4TZy7
+/H5T3Yw7cYOw6dVOEfyESj5rzi6p0ZjfwPF+spowe3nDF/bpoj2PboLaK107F9bliDRIOrVANUL
4jKfjdHksj/zcRMqgCXjHOHZCCnsXicIDV+1HmpF0DRxeGQa2bjp/kb6r4vpaZJBZD52lOdSSRzw
innbwMNn7ik+DyVzXKdA71RerDDfE/bEEYRMQWx3MhPIcpH17I1StZovJq9k2vCbQfJoh58LW1qG
38gKDdSm4+PqXF2NvhcCtdp9BYBQQ+t8oVyeRu594EhBa2yFqjLTupoQsLXaU0i22xBPq18wDGWV
jow6648/cxDYWSGi9/zS7tPKd1ikfpeaPjjoZrAgTTLTqvMAezjFNjDHxeZUE+CIfR8Tg8ku7oT4
yzzewqF5cHDVIEKyT+IabHbL2sN00kQV0Ea0OKS0u58hQMp2/+UjVX1v+0GLmftcOX1tl/ig1zBO
OWWo1ARaR7V+tM06vjDUpdt8DHQfc4OKJwTPeJtkela2yb9Y7PMRIuuNIZwwv73x/5ShfE2gAVus
i8MgER/fpYEwrIoYwU1TOWWH35GvlKo+esUybx/Tzw0dScKLZxFR4sdRbzTY3YpEAlKhQqwE2q72
s589hb3ioTv7LStAcgsXC0/4ouLeyGgZOK9K3a+fRKysArPnB5gm2yrA0nE0eyzbQWyFzGWq+mMY
A01i3g3MOlvDSKE4Y04yACBfhOwVZNwgHsGQo2/6ZQluH4hm76anr508WzQNxrfW3Gm7KRdaTuv2
Z+5R2iP9OjOWznJBOxRrHrK+lTwYJIzJKEVEIb9v8vlbUWwEtppi7UaDsyjRbgxieafS04whm0uo
pxkk5ZJ5Eos8qBppEnhFIx/Jjoqm+00ImU5o7XijLNH0qN4aKq/n0dnsUVQNI/2Jvqa/DJ8eT7dl
pDuJU02bcEAVy6wx6eACDfej2DuEOYwZaqREsIOdlFCLqz/i+Ke0QktZukXMbLZXzdulTBMYYxVa
+0DvvWR5Sc1cn/zBeIQCLVvmbV/so7XDaV3aNJgzWuizSiYfevMxICVARQM8utgW4UoeDIw0LJgy
6fam9wpOKSCWAkc2ATSr9tqk+y1UYCjXUIxXwwv1YjnQboeJmCzdiNhoGhAB1R8u5SZ/pRzR42gp
jShAVclD6HorZzamtvu+jvPsgzqYmHpq77uwAD869gmKeI405MFLyBXXv+zRXp2M0HXEFyFwcW2c
jKq++KVPdae9kenu1UDsMT7Vys5ocTAWPZbcBvNMzQ40G0dAjXhGrIlj+BOmw+k9Q0+uhn4/751T
EcYYdctfVAinXv4zqX1lkC9c7mSsxEprpWa2Fakocz15ETL+0c5Lb0yQM0EeOk7QjSnvQCABKAfP
KflAQPQAph6h1tjV0cjt7QoD2sqDXViA06vS57UeYxxFF3dWGHSJX6YhtYDunN/LMNfPivcPoBve
Iuq1QGgNsE1Ne/pvkOvx27zUf0o6oC5HyQtUvv+9zIr4wDE3ivACkA7cgOk+iECoNP25vpuLthQP
kOM7eGIYxEaHknOne9BSGjb3fZ6HjBkkTjY4hlmzVUhlwzqRJyG4ftaW65xGQDhYLPQcACyPkJs/
EwbSiQgR47ppe3YbtOCwpiBJYjYipMlpBluIxQzx8g6i3K62gwhKoa5tEdh7GciP+LUk9fzwgSE4
d2zUnjZ+zY+cgSmafTuKu6I7NuF6wNNZKwM8wl87DXLopC1nu47I4zLVxQmBIffvPnJ3rTfI4mqo
ZlXPqEc/y+5BG05TrVRqDS/QukyActgmhxf9TE7bHJlPp5NPaloCC8f5ikkVH+wPs9/VehVCdu4c
sqMpb66XXem4/KumNySMj8ENSCUL21T+uoX/gRwaZPdUCIhSO5MBqu7v+nHmSmR8VXaviHaKOEBU
Nxmeo0yisyqndNG+BXLLA7nz8beb/I0rKWIHQEVZJPvrJAHojwEJZWfhESfRJ/q8dc6+S2f948Q4
U0TYe61S17+6DyMaxiWXjxnPTsn4NRojiVlhW2rGUnT6pO+39a+PeJ73sxCwzDYdUuXlsIu9vbku
5nLqDJ+B6mJ9Cj1G9gqvqMzJ6o9JXOCNncbqjghsBSsEtXorNgfSenkhicJ2//IIzq+j1wjcHzjZ
3efGzB2xKB9AnFqwb2GPCegbRGMUxa1tU1FhYz6CrU38S6S0tGt5blOu/cLXYs1PeU6mwhq7rxGB
l21uDX1fuSE9D2XsxP3f5ncPXKXy6s3f2sXe3FjVpQ2iVqB39ewFJ0aib6IzFo5zYQrhUTFLRGhR
PqgnebRY07ro6YbWuH22vLwcRPVIRF9pNZ1DlHIyeUPc9rXfScEc9T2UkikUldOukQVojrUWANn1
64En1N+102U4wokcrnFM4L2AH0qu+89ioZgohg89xBXA+D5YEXnQJw3QlqoPuHCTp4NM09JwsFRI
KWhSQmoUs6PXcY8AG8sCnk9j18im/MGC3xFUrfGDV78VN+ItoEJwfx1ifWrvE/6T3zJsPj9Hdc4Y
S2Sv7rKs0Gt4G2/48bg383UzdUQNftNHTd3siKlxYZb8yN6uSPZeRTWMlM5wQK1RfcV7sfOLZAAh
vDgKfR/cBmhfEKVy132XB158SkBwLf+Q2Ol3x0Ot4hFQWuMFpB7Jtpyb42nDFEF+1SA2/JjQ6YwP
hQV996FHZrz2/14/r3+T8BUfejEGBX0BHvnKb3GzfkyH+8Hwuf62fIH7dYcvgDViVXnLkFWLtHMw
EPMY+0HCsqj4BrYhJwAc4ufd/7k2UQxN1V5ERkjTKpAZUjzdO9T+6c7U90xYa4fhEZ0jIyMDrY4K
gYo1d3Sp7Jtag5lvVmCRU0pb5XflFHGR4EhiP83qvmmkw0vRLJFHD7VeQFHH5hyoywlcEidtUiVB
4/95LzWZkmFEb7XZL5neHd0xqhpzKmMCtAGM9PN8QUAR4h4eJGnC2iO1x37/L5v69/rHlDzUV345
F7nmEijlturIBBzI/v8Cixz2hA4+/UTs1JTzYIY94XRY+zBHbp2z7bCs1YorFE/piRoNbd7Oq9SP
Cy1303Q3NKrjuwDu4ZW0PZEGVSEBjD97hvNkxy4vxfCcyFDrbtubzLEAxfbZM4kCZZY4/jD6AJLJ
1hI4v3TV9NS+1uGtX9DTZ4kw6u2PkZTmPbWnpUJIVUMmbWYViuXxVUF9p2AAOEwdk3mA43NZ3aHt
dEGwvnPpZEuiR7vTLF5G7oaqnlLR98vEcaniia1bEdPqKz0LoAV4wD5VhteDTquyPHhSvSMDNUbJ
RuFSj+4kfj7UAMlUB5s7RwBB2nQDMPXI5ZIyHWjDAIoAkzWFWGOorfujYOzTlYIUIFxV18vAnzxd
rBU4TJECUoTeS30U1iZsn846tVxaa6JJ3qfipYviR+Y39SOHn/byIT7tupgtDhy14KdVTLjQtoza
OMIqNfChEsdumw2uQDv4nOV0V+twT2/4+d5asFg7dI3HSDsaKtNghYvDeGozzRNYn35Np8Cd69k2
EwKwcvUB8DGOjyEwOTOl3GQ3hgIa0N0CVZx8KNOm/w8Kbffa2OqKBaEzek3Yn5XlM7n2o8eDShug
PSGPEFvw8EjGMmnkgrzLF8PdmUC3kTqubB7Ki9A+c1rBc2t0uerGgA8xyB2FBt6EsHh7UZSI5Il1
iXdYRVRHNIrz6P7fKVKnTSgyfIL9yeG0fdMJ3lV0hrX0aVelp/Tp18SkWPmUQJB9epADYHdO2z6s
myseVFudQcoBqwWk2aLMI7fDeVHGDoTxuDAh+HhpPVx9oFhIIcDYlg4QDqRknreupjgniLdWRIzR
U6ZTwKgdX+2KrdvJNhp9BPYjHvSOST0Hgrhcn7RhlNhCHqAJAFUY1MsK9UBMf/c/7v+Agd+SFMJU
gBHTQb4gOiuLqYT6dBr1H6GfEGBRdKr34jQ6SXLOUKkTEr+R0PMwKl6IBvqBglMqOTEAt+Ih0QFE
GTyS3/REVE5x9CrVuIYA/7r1psBh6RCsEJuflcfER2ZKGLJm/EFZl/i4uz/5CSzIUaz+CKQl/4Q4
mHL2VAT+2K+F0B3RIe+FVEIsKrJJsAi1X3aOblGtSAB+JU4zl/+tdgFHh9HwYVPBynoJSbst1z4+
cppZoq8RlVL4DwJayJ81oeO7vNIJmIVhtHKDwWzlJ3ko3QCS6dKkv/mTRAsGUeh+VO1ePgotZEv6
ETxs8md22BiuEwILX5RDJ8ZUY/MDv2t20qJXyznwhdLpsipYn27F+Uc+aB0UrU4h4yWXgHFJdTqJ
Le1c1BjaOC/P1hBWxd/Un3QGOoj+7OCWOoulpLcV41WGS+KhwLP7PZp2aIY3e67AixHf4Ejc97wC
p6NYfE1lnmcFffLLaTA4HsFc6/DfLJsRoOaeDvtno1dkNZa/CcRNOTTngWQMt2t2cMXhGzSayYuL
3KFG8M33C8UEpFL1i0n1QRBerzKTFvxpX0pVPpYPT2Q21A+V8yVpC/chjMsUEhH5Nt8AMq+3VMwF
q9nnS8juxmDGV0Nwj3PVPFRlOfIBaRoEP5QfdkHPggz7plx+auF09wB56jLYv2hBOHfRYEowSXml
f55T+WqKZQzI6E+CWJpgtQiakZGT1q+n3ae0hG/37NlYARhUTJsa7l4fsxfSimMYyvVDbambnPhR
IkCOAjtQ/7vUCFDRFJXqjTRichAL5uWGseszL4SdbsiKWEYyfueWPqowDBSiVKfhF94xYHCz33US
rpCLHkXs4DlEb0Ot6086bUg9K3bcOHI5rZnh7S3QxpND02NQIs3cs/WTtI4HE1pGdCZouWoPvGFW
m6rwFV6WUdJSnOBxbvgHZ0X2gMYvkP085NAleHfmxElntEm5ttZ05oaER/EItA57NVP/baIG4jCf
fiy/n/a9hYPYfgiOXcUfG7SI0R8V+oFz/xBjwypU0Q4l9VQNn5MUbPtU7OpdWWRwfl6AkUb/Dsa/
hdnXLQXvf5HcfXiv0n4Die/XMd7GwMiLEGF/S0paRwvUn75HnBWH9sFmlR1M4yVGa4SKWIGoD5n1
X56t0m0FnRLlf0CY4rjUE+yctaRGFBwHIQwzPOPWNI0svzAcOfBPkg+yL0eS0gNGHCo6m7nW+hrX
gsLi32bqpJmAoOLxSRGRdVwH6fZNKfhivSU/aC/NXHOHc+m5oM2Ox+i2F9j6mLhJNk7BjLqHpZzX
YneUoe9qsDT10chft1qRtkjgiTfeTbsUyGqArefifLBRVvBB0GhcqYt2XliV8fDzl00JYYsEDLAj
UiCtktfq5W7iSd+6hgM5ZQj+MYanDwAzsj976uYzrXGKERsM8uOJ9J+6ZISV2+7+gAS/NLuCqgm3
WhYNgF4hVPE1NIJYOpuV7syavC3U4HkKFXeJg9MrB7fD+feAok89OAjjkcY2bJGJCSuA2btZD+VH
GmmQYrqJTOGygMQr8MxdWs4VPRgVfqHGx3VShNN4I6HJt4MKrWwmnNDK/35T4GepqB7anEi2i458
+O9qKCqU4KmGAHQjhhpEBAyz1VLQJyTqgJHjIil67oE+SE2oATIqeAwTwJU8ClGSxuCYZmgDDaxG
XafpIVDTz7Sz7nV0zPjM1KjGwxHuDvaEDBi1aAxkcw2d4l1vC7vBHWDaflemMRu311vXTgGTcQ+l
+YNiUY8DM83GqBhxO3rn30twZMNXfm0SgeibRje3N7VT6naHJg3P11r3Vyk4WTzQX0l9KcC9TriP
ZabKeX/8BaW72rsAra7scD5ssqIs0zZHaQ2PRIFWarz30RowLywJwgTTzsGauFa4BeMfHNKaHtvv
eU1yvyjOHw8vuKPyTU91tz/2ksJCMfV03PBTaLjZmG8hKz/os2T22Fx9QIJucLYMV9lvkhLVQyFH
LusL8UUEqRVQSavjHuSr9JpOwgcX7nlP+ffBtfiiVd0Jk4xTUNOp922Z9Aen6oiYqnTywsGtzcw0
nBncbexvkFhU+JG+yAzNhh7AN5afSgMYAAFJJHj8jjx8zMm7DoT1Hixw3Ch3pFiNr6zPiFbO8Dy0
BBbD5DqTYAS729xt9auzDmE6HDmVbkXxCqdxC/S99HD0UOIn+OlxExYSQ1zVgGfy+c1H0GO7FHtk
azvE3UsHPSW91dZUzaHnwY59fkm5GEVwvUaoKeyjWixYBYoR3GKQ2Zm0FrELOQtgrVUQoE1OKIk1
XFJ5Uo2EdhDNTHw2EFP9cx+dbnQWWFBi3zZSBOcUFjgeKRJh22M9N+7VExGPhLVPAw0t3r7A5cyK
wam/SZD/M2lDae42orn0/P095TnvTytUpnrXpTnR45Hv2kvTPTSBgsRTY6eT6CnZO1VPHMPt+lme
SrmuXzkHL+q2Wm3z94Ap3er03YJ2Wf0DG25r+SMiZtMZXlmX8/1S6Zq1wYATNiFbcez+c5l9ohUK
+zU5eOh8WwRWzn4uumuu+wmBf+BL2Ti2EqdJpjLPST0Yf9y8x0TENWZICOla13aYYjV7huzFu1nv
5iryjDv6NhZkAQxD7V2auXfmhhlPmQnskArlKIVQCxDEa5s1tV45CAkETB2/ntpamtCYwu6lfD5M
n7L/mGRg4zrWN53tRyirVaosX75XeygGuyxTyJrk+hBATeiraaiwLjK6Bw3q/kL2BlZj/DzhHXRr
ptJy9gsNyK+AvKV7wYaTKWGLIm1LRy2N5fq6630mnK/qdW57mswo/EUdBx/4lQXoDC8KBinhqKDd
vaoP/y9meohCk/m8uu6+xrMWUxubi7IgwOgccRtbgoYW0goc/PAU0mYitznk2rUXpRoB686DZhJ+
MAqNKhpRNyHLVgk8027Oqp2bOL96L6MIgrvUCLnvcbZcAqFbNQfg6ozGEdJYu6DtkbMhwGZZxVAj
ful/i4fT0yHDmP4Jbn662+uVN7S+djN9iw5am6yfkc114zCn77iO00DJv++IjHE/lsImhF7wSw9w
qGv2uWUY83GjoaaIHsIcMUx0ETLhI0dnR+ca1ppRI3oza6Z+le6ZNh9hWXlqAynYhregzeb+phxa
P50Tamp8hbRIesLAC3Ga5+6GR6RtmU6Tx+LQEYWH2BjhaFi16Z+1A/rudJ0HmRCNKg8ydr8wDIkG
aZYlRaNBjUIO8IRsHYQ8soR5O3FFow+75LQbNucuFSekMzIAwSYFe05Sg/47DFvBviLkDQW9guKU
g1uwIAfccqHWVLwUQnRgMtgC7fUAVGNn3zc1jRtdohsdlizKitkgEXsnNJy90NB52jOE8q3cLcxH
kQ3gzooged9obH79NvSC0/bgi2rvAqjKagI2dMsebC4cJIhJQO3bJot4EMuyWEN5GnO0313ZnFdF
nfDexDvEOtxUtuYe3sSyxHzU2JGQR0ZPHeP19Rp3/YOnSTQKPGjmHIlNSjmndWDqOOVsHWRAgYbi
m+sQ/kvnVCPP/EnB0wpyvOayMi8P+FJ0gUiEnoZjE6R420SEnAch60We1Boar97cII5ZQiTkEMR8
96ce4YYe+Yxr+0ERTbxJ3cOtyQS+92YrmAIMkGPvGp4q6dY6Ex2J/7MErwZIQ/nN+oEo2GNLymSn
5JTiK80Mvi8AXIVtd+YjqzAWsGfGL+8C+IwkqM3OcHy+Yfnwf/9YQWIY31XRm8mIucQe8FiC5xLH
PqwLZ52kxwdVDc+CHgXhv/lrAZn2ft/heeJtMM6C/W5dSqtYeolAFfwjlw1ffy5/ztQItJD7lJjB
o+NsBYvFKEAYXuZFQzwvFuAEA05IkyyEvay0U2tXWw+YxOvDjb4Ge65Df0N0kcLLukUq/VNc7plY
D+jvppszyCO8ys6nWLb3uZcXkimkLhXnlVdETejrN1dpa2MN6aeVXx5eYhkC/wVbfF58v9YSP+1b
d6bEhC701RJallgrvJGvf0sFMbopoelIaUuZsUsglMwX4bMOxcd6jWd29Mi0XEMHxwmh+IL/RNn5
M9x48XkrtFXxKRlAXHvuUdnXIby+iK8YZ5qedoXy4p+EK8+BAfZTf6/t/HYcVQZSO9QBgF7OSXAM
QAxwWmisEFkwowWumxJdjYnDmIla5+g60esSbz/jaRbRsVUPdZrEut8apenmzEcrCr/gOPwm1Abc
BEW02ZLAxvkA+9Nb9KRAJuoBVfucP6NcJAmHi1IXNPElraAvMIhECpQ3YWyZqPyjaq5shJqaLpWG
B853JADJ9/olJcFUahoYFHPMi2XiX8fuWCbCiMzfVNtLc19WFjKz9zv/3vYztdAZN9zfCifMnvM/
pyhFaVGk1UWPHOsWIJKQNmffOvbscoow8SkIPR5wWL331HY+WbCwEJL00bDZmYa0COUJY2YM/Hp2
d4k/s5aZFPNlObtyJwNIQRNdJphvldHkVT2BItLTYGdmHJFF1fAhJEdC0LV7bAvpIJgDLRKhILDF
o77VdM5X6RaIARy/aV9GQuLmVeFhf2NwV5h152xHWaEOMWNNQdOixMUhjvgHFkIYxjm2ewBbmfz+
fV2QylYpTYETnkou5HtcfNk44Cm7w/BVp3p9s9ofRUN2hNR/qWe0p6VdWlBFUWoDz97OVByv+PJF
EzelpJslEi8jM3CETe/uwYGIR25gGSIClbbgiJc7H9HxI+IwNJb1/13ku9pwLp2w5wpteMpotoC0
JSWwlWQs2ppqVbWks+tjstDw+UVSjBs1kQFTEJeqVwyNYJR3XrYBf9V/5QRCHMTQIbbGNQwJGoUz
sJrCdk6/NUaojAP1lRwdmXIN+NcX0gaHIoJFh8G6I0JmBQZkKucPCrQ09dw9DFgHjQzq3xJzQ2tu
6d22e4pOyGxEqqCH/gizjQN+SXDvNny57a0sXiOrYWy5jhsUuLj+JhORH8QAIaUWJqXjHZ/oOEIE
xffBSO4DL/wvnHInTWCebeplJNRDemD+3dXjoC0luzZ6XZKNsHqTuksABjWlHYpXdya+Vx1reXXu
UM8fotSmE39rLGXOKw5QU4aoRZ38uqbP99Ttdbo3L/xmM1XNcckfKSPgeKautOM379E1MGFWBHmc
b7+MWWlucMtMpTMZrZe+VV86XZnG6rFjX9c3+5O+QkZTMBpnvg8msaLU5cDTfGQ1Epj7QBzeAlN9
VVcgGvJobnZDRMdSsB+vg0T77QKEd7SvgRuWA6VGx7ovshbUS0Ptau7HtbnZ5o7R7djLydVleTo5
VqPvFDkuiNj/2+A0wcgEc7AVePHHCJXasxJQarn2JJk2ehBMSazgrARnjloxooaupcG0gK7S5gGg
SI5r+S1OqljzrpnrwcIR03TcufT5/tTB6if9TBWwdlWwfEb+hFNGBocFCeMxz1+EGEHdaUHw9NH2
oRFVOwJq77vwMk1HV/dZ9pu35VGtApIB2L3oE3scYDNrvlkLEXTqljwFAKrvFA1UBJHOp5YhDbfN
LvVXazW6nIgwfAX93c0Ktev4edpgF5h4O9Z6fUZLBBd4agKXEkvmIou5gAn3PGqBCpqBvzna3e6x
y70cdYhdAzRzHLmVxTwK+Ph0oGdikuKRz38b2a/Tpc38DYyQSK4snhG0bqLsTmTPcajKWNipqFd5
D0x1N5QR+2LU8dysHCPWuUBPNh6hd1M8t5i2I5zR/7CJNqbI505Vcp4VzuQT4zsbdZKB2ffd7sK7
wWDe6fb6hNHJOO9JGqQ32I8HJrbFjDk1PCaNAmbgkh2t/IzFvi53tIJfXaBCWZYKFT6mWwvDZNya
MKDsKE1wD6Y4IoToE7HFGQUSSfKlkXX1iyKTyXap0eZ2oXRnQc0HMiuhKNMY5VAImDb3arxRE1qN
QcUrWjq3ty1pq8a/zBmMPV9JnMXQGkjOF5DfiBoWf2S/JgjMhKvJ7F+Q8Sv2ReTMRHtNPkY+IijB
F4Q+X5gWlsLglt09DF0lGnFeLmZoTdk/0NT28443eLmLIKwby5WjZT3UCI6svbj+eGGu7CG5AOKf
jfYIehBE8NwP0Hk3r9ZQd0C/LpbcgGV1WDHVHf36LRF9vNqHgyAv4hWGK2cvJ5u5TZbv3DetF1NG
O1kK9lZ9GrNt5B2TJd/GW2Aa6DjeA7d5EqcBuwJYNytCdWorqMyL9vDxZCcOCzKlPjn2vsiP/5mJ
TzkOGWWKOZFbZcCPWqAFTp6sZZlS48DHdVPC2KNEJbjcB0c03LEk+xA70y8vu8DlH5/pHhVUp4Bi
1OWBIKUSzOTtdpQzIotKrXyWR/6iSWbzOkTypMjL9wkTG0u+BIX8GJdQFcdankFenni8TRM6h/V7
/FQ9A7zEkkPIxOQ7qmsye7k8YHwZA31F4bdfSVsQb3sWiSNLyI7tG2t+NlMS0k1Y7HQ/2zdzuvgO
HUN9Sq53irUjIAPF60ke/FX03VP7H4xcnXYmFyo3nSH6OBtS7egEpKCBCEx7EYv9jVE21JURwVGj
tyCCelAd5nNwJYrCaF1TtRIXZGFczm3HMO+/127Yt4mYb7fIsCB8Y/U9Vd7VnRh07h2mkvOyjG9f
oRCw7paBD9clzYbA0wLV/B+4apxdyjZ6iUSJHwFPDPtZPaiJMD0YtlhTKFVqW2F+4bEz9rZK/Xt2
SUd+m1wqZIOQr9R2pQJiSLUrXXpPuT2epRmeXDUO9m/eXvhAOvbItE8JL+7NzkeCXosTQWxbYRKX
/rgtj1TgEM4RyZb7hihKTQW1p2jOiYw8i/MnE+84e3RAzLUvJFcOpHSsYz3WsHHFWNSQ0f2dhjtm
5AZA0SEBjVyZyySgMQ1FneiDWr6SLwqAdJXYlSKcQJlN5E+I82SkXReik27fLpRlDXgOZogcoqu1
cLFOJUJs88eFjI0AaMePaZ+LAqrKlTW2aig+jznsKJeWkJyhFguXl+2ryI2ApMHS+A/FPdL8Lp5n
iKIat80ZpaBPmY2zM1lKSThq98QgXTgmc0cBaYpqAMUseHh53H6DGDLiFqBgMm15M9Waa4KYl0No
5kkNadx2knZAkhKyT0saivMRuniK3vCvKEVpBYxhG7TZYPAWtjuNHm7/JXv/dJkx7Y0YfKg74rVc
u0HTG0Dw07l3JFx8uIE5wwBPsYUjz6OviRPHlB8ZnFWkefzy42WyzCh4Ow1DC8LZFU9GOfMGWCto
s9sgunWLFAG/oSXL+Czi5URkGLNJtvO4KstAR0r5S+P8lbUxFsDafNByAAyXqkXKKEiVn4EZ+/Ks
IKpGbOB1m4wZPtUWJvPuaqZGpsy+zWpzXRUuLHEFog79dC1DYdQA1YL0gIecYAoC3jEt5AksVKlx
aCN9/m++ri39Kjr7aWc5XURzzyvmEBUw2g+bY1ECFJH3J+eUHTxxZFGuVuYau9lj9JBg6La4k6nZ
vFlyvItOSYGIkkbmyWijOKyVRADwkgZwa0JsW+39kNsQnEJVVBFiKkxxOfJOnrOjx/9nHyw2dFRI
ot/xLRmhMYnDarNC66LeIKTNr/Jahk7Oo5TbF4JL3F4XMjdCj6fxDl3cMIWHtpR0GVYhGxxjOzVK
s404vx5lBKQw7ruSsmXnvxZe43bMsDokio2xPp3XyHsyyYZw+mhPN93olqjTzKOy9GlaBCEs3zL3
C0o7gciCh/K9RdLsocK/cgZkFfX/Gc0S1ogYMJw4o+Jh3l0iEmnuCdiWD0u7bm/l5rz4IAEivWW8
VCnTnYzJAlujIDXaHZd4l71qqFf1b9AFiFdfxik3lT+qCoGZ1pin3GBhx8YJuGUS+b4deLojb6mW
goUjUauzYB5rAv4OpS0/zoe7NHO3oRyqURLjIQMjfZGTjN7HM3hBv6yG4HUtvd6Q42g9QVZycshw
Db6fHcAoJ3lOUDIXdDKnNtL76FrJmJTXHICdTRFJi83WQTzuTSfeRv7PyYXGP1MJtTUXQGr7A7d3
lpAwK0ydADnD+QkUmRYYgMiX19GjQCOAJqGEIlSwodHcMmHWLK6gd5IKc8cjfJICA3qKtMgEthLu
0XqDAFvFHGvQCLbaxRWBSemk24zeyG1zRfzxJ83IZLwrNvrOW2PQRhyQZtKyNdRDAJd4p7ZAbDIx
lzmKMlUlr1d1Dfdm0wLGsz5b1Kmnr9ednwd3LzS6VuP8ebwvquJAuTndaZUN9OjvRogn9nzTOeuF
ZQh2QC6KjtD0cx1urqTnkx41M7gOJ2QY8sbpYYmeMMbUbJUk3QDoYMdo+jNvo2bt3YMfTcPHvo1w
2MEwfIAV69EGWj7gRnqafo83nMxATaxh+I4K7SFaNeZ1ioNkLyXMYedKydcSAKGmwD5FaGameB54
OgnE7fhHHNB9wLfNxoxBPpKU/ErJK8FjgblZHr8ACJr7XOmHV+xSdCOcB8jZ97hkzpbGbgI512Gr
vfBPsfYr300MUsPAVCs9808znT/0eXwTmWWHcGGZXrcMoliAkZJU0DPzqq3trqMdYhCY1WYzFRzy
iAfVt98L0Z0d53A8YvjBy/aI5aB4rwHc+Aw6QSitSg4179wbBCegHqRI4X9ObzMttEYM+9ipVNhg
Rv0o0FpyvqXptckDKIQNMhuBDjE/Js3CwnqwUg7mCVGRuCvXsMHAkYlujxtT8qbh9tnVHrdLYU53
K4Q6axxXyzJgGIsTaGmDmsDp4ZIVTqLTGDy3OCTmIvKFB69SZSHLctHSGl72kRxjDpcLelguGfr/
qzwrW2cKyT21CqLyllLmKuuCau0qj0eU9+e8H6n1PB5COseQJ9uca5vG8Cskw6m0exLBhVYss/Xl
QKoKZONY50C6whsmLVHMZqadmWogNzSGzvqbe5AiNJicjFRPJqAF2OK183mTxnib1aZhxcKohMmP
B4YTFBNcf0hvQBGFSd7D1Ch9TvWTuevAxiUAUHE8GJmuWIuc9OfUNBDJt0Ud2Ot5UPBEefXhWHM2
wkeVW1Uvrfi1DGRvbgA/EC9LEKHw5xlOmXKrjjYGoNPZQvY/bljfU1QqYi3FNa5A57vDoMCRHzm2
UB8aGFx2QA4REx0Z1o7EfI+in06jAAuOiHCx1Eq+fEqbTjEHsvDyMS62uaRM9PJtiZApWC9tEiYT
fKKbhtGDuSL6eFrtG+eKRxRTuLWFP2AWjHoJdeFD/iRYJDolp4wxQcUlnEk/LpqANFR+YBsfzp2P
P+zNhb46Bgf2ghDPcNA/6QnGffjav03rPNQwXcx6xtbK55dKR0Z5hjqLVXKYyPuA8KwZl1GjkB7g
HQitdX1Mbw8G/k0S2NaqICxmF2quaAFul/I+J04bTtt5C5XACpLkui7yfmqcKCtTQYaJLnKIfTNV
CMR8Iob6l5wAXRpToGFNx4rtESZdrH+4Sq9V/M53bv3w27SHHp0KcgJHjppgxIcItKcCNm8KUZxf
i8vpzVUqm1YhJ+S5QsfF96+OajY+sx2IEvQ6vaYdJVMucvmV/hpnaCC43OFNNlsHzcfBkvrnNQ9q
5rC06UZGTgkc3CvX9CP0RyqP3iQLpRYtRquRPUloIkkMfxVlItaQ0zMuV+UWeri6NnID8mqh+7T+
an1i5dau//ryxjX7ibgIAAQ5ACNDcc/bCi/4exvu2aHBjdx8S1wvOamyLzTQQRjKag620b1LoVHe
mf3m4YQxdUINyysgpyAxxUg7/Vqi9XGG5croRwBf6gKgGKLR/+uQGfRW0f8Ui50BbV2DQFhQRedI
XILinMD3Nuke5O2oPDJAohKGsNdtpHNT12C+eE3T+CE4BYlSfMC0GaAkg4O/WIfa4Tjs8bQR7VkK
DgOb9zjmBEw7Z+wYStQRRbk62xGp+KxqImjJGjIp/s9KDsBAPbGyyxoMErI2JZKM9Dw4ps0RDRpB
nouvbquqvVIiWJ/T16AuJbghBwGQkfG+d7odkn4P7KYrjH8DBylH5vqqKtebvE1cXjCssYkohoyM
vPY4MfZnaf7s0PKUQhNvL5cW8iuNhXQ+LO6ME3TcmE0RMAqv/5GgduGxfBjtdd5D2464P5NYgF5c
CeDRwkS2rytuH4DAqrkll9JPTMQ0pZXN0M/4IyKvf0/amwPFFawPyYLS+KWNzypu4S9QS8BghyDC
FnJylFplDzWGq8AysofsNBr+/H6oq5otskAfqJW1+jH5HEqCfYPNlA64LYZQjrPTnZuB90svbl0X
c6cxBiaTApPxqh101c3PGIUdru09VcY3i97x6+5T0S19LXU6zwLIIucbPagWeYPYZ5Fb1BlhUsao
nclj4YUAi9ugaCKillTYYYIoQrVayY6NNQVVGz48Ps03Etyw4KI8A1VKvo8t6wajPgdayk7Wv1Tx
G960SCJeVfFWwN6B9zvqTH2hlQT205JZi7O9u6tzslprWyw0CYPWtKcXTUMx6di67L2+3oaZU++G
WguBv+YP5rwxlX3O1HxTbW5gB/8a3wWGz5yl1UjSOmRoy9ttM0x0ehVIGe+hBDHbLVrsIYi/amN6
LYBUxSCeuQOWjSi/ILzNXmaV/HeGQ8CKliKGqgS4wR+KFD5PLtRDajh7tF19cdT/f2kYPKf5m4Wy
h5XHiynnzo6omhMX4kZEBMWKwh5tz6DWoX7sd19y1pbDxaE6kqWU0UHiv5Fel0+tn5+ha+g4rFmU
BUV26WhGMD/N30f87nv+EAzrBEPnD5r2sFS/7H4affIfUuP+09/QS2y6QoXz+HZSL9c2R1JPzHUy
8H8KGwh4KzTs8B4qqg0w4Kxoj6X+AwnxWJp8DnT59zBn5NEDsryFf8d4pMkfcImaC3mgmxbE5Zua
0+MJSGbUFC+st+Zr98OlE8vIsmv0gmuq9yS6FMUgS7W3/v6gqUzC5mActcv3eYCROliauaZPIvpP
M5xfbKArObgAx3R4+tOVqtRk9KmCwWwUXPwSML5enhWgE6m2c1wywsEU87IYnZJEp+X7oeZTlAMf
FM7apIBrW0dOmxzfsUZtxVBRNKhi5WjGiMTboiRvitu8BBtwl6uJ7kYCwl77FNTQdCc78a7SLDmG
z4/b2QVrC4LmDPMWm+fx37LfIWdv1NvygBjEU1jEyO1ZXG/dK7yGBSJKU7uq0FY4hKUIawt7h8Ba
aI/9xn+3fCrcE4GZjKHlu+ijYNkq84BVF8wLHo053RITG7aOdk742oY7C+VSeqrX9DfCJJu+fX1l
6iVfyvcoMnVF4xlhcGBidKlWjjnyFnu+0VvlTgHDNOKUtoXB0DTeLu1tUbpA6YXHH6yAZ5gcXFll
3hp0M7BWRP4V2dujpYi8wT5cUjGka7Fqv/W+aZ9BdyPAk2/yTZmFaohDXVOE5HxL4wARYw5Xd3nb
6dXl3Vk4VpoZ+0F03aMnySslTMtCgSfLFyiWP3CJ4qBfc59//iq17fbLOT1btJzPlca2K4P7DojN
91JviN3A3gx4JlBb9pjfGnO6E7yEBD33GSifjdzsnkRVODjd93tzNXDqJpXG+cdCRFulNF7ih8ae
vB4pK25MgIyw1wo0enKLPHr8+/enLNpNVTEMai7N9+0VN1HgWferzL6v7R3+By4JaLjdo3s52I86
1YmCiI5ftFopqogWiJd3lGKC59XHMv/xEHTBXxTQbwAaY+loBIRiWVl/yYqCKeKbSp5fURmedaSN
qdknlWNins4lxoyF9UgXOFDZEz302KxIV022FBNmMOzqxxOv+pclfohpHpC0cr1Bx/mKPbHhOFRi
jJvDrAooWK/dOBEXzP77otQzte9rDE7zjJkpW9e/Tp8Bru+AjIuucydCZopm4OE1ZGb3GfDodL90
qXELWcLbOl3oTeIdDAl6bPDlL5Zg33pGYI7TG/LvSGdBjQykNit68vmS90YJPJFD9YR7hvVIFGTy
wLLstlei0tDOWdIM1kCGQBKvYVQ4FS0StsPy3UEOMhS6Lpm8SZ9yg7jJDz53jx4Ed4Z40ZdLiZSY
l3bL9ZCCAxv5iSJybFlelw+bN2L/KPImbJP6xRAlJ+SmcXS+e+G1jZ530AwvS+HGPOVu/wfZjjYe
A+PVqeMqzKo9sspmi+IUj0T+m1njCft+uarcl3sUWWRb0GrRLRgCA8IMBIXsY/VWe21mDeFKZcrr
4nLP2ZxVWbsi9NzBjVSITEzpebijq+kWbYQzb7ISftXVMuTJDvlvtoX6DDN200k8ReN09faT6+Bt
jZq1eTSZgTA+IJ5C0ZiLj+YfKApbeOSIvgMnnvQIl1eSK+9AFNu5NrxCMeZ14e/q4Galr9fXMGNP
pRyL8KiUW1gSLooRQOIKew/T+dtj4ogZmFeaMwsPpOOQkc/3Nyt1VyrtWzYGarBjeC3ePQ7cB7F9
uHHsfSkmZW+nCNTLzaTILbqrr5rflkuhidpKGh2/Jp+yCGsilj9r9Hbg7Cq3Yi0VSZ+s2R/RdH4T
21XnO1ITyrulPnuDQrL8KOknCS8z2SVLbm+QyOZKFEtkE0nCt7fe2/QuTe7gMQ+sU/8gv7Q+yrP1
/cl/rhvv8mY10mWl3TXVEXm85kBYIX4TSAnUg3dVbqG0GGiZ7T2FbRPXjI02zrQdMj9Dv6KM6vpN
C1DMgVoxcaH11EIYSYwyWR7hj6wsKOt7Im6bsTwn/9d9Y8XMgkXK915jrEXE2xLO5Dfp3iI5x8px
FaX+CiRHS87h0RNBMmokthCWDjslfQmkzDYkICXkxpKxQDRzVavFpp6B5UMXXY6ZJhF0jETx3jQk
zJZDatKSLmx2jyaiQBqJTNBeQB1beUelHaOS/D8VfpVMvMvEjjEK5r2zHEXxZxHbtp5wcdlnokgU
RBSQJ3sn7IVZCCnly0UmhumzJtJp+anBNmDHE2UyUNFLIHbmxjHjJfQSDYE6kNLbWVdoJjnmFEUl
K1q/vzqTNrZRW3mEfkBKW+50vYVDiaqR84kbFqCiUI5vPOPWedr0S4lYFsMrbd/SlEhTS1k8y0cf
uXZ2jDn9gl6L++E5QX3R/BHgamF3IFNQXuPwo5W05Mjl8QaG71lpvrVXd4ysGFDCbKOJYnWaLbY9
diA7nXfCE/F3Em2TK8CDIczlnlwxtrr/IqjaAMTm3ZNHwfQFeOf8f9nLSXt3qE3bVOesBLY43TAN
RebVshb1nZyrHO9b3mXSOOtfZjG/f6HHobtTSkMSFFWY/MHs6ai+CXqQTIenQpiHdyy/ZNaSDAHz
Xfja8EVGjyoT1a+AaLEaTGj5HcJd3q32vQ7V7zKhadvuM8QkcOt/Bmh0nIqIqnKsMyC9+6BxBolT
MJCLkf3b3BG+r6qjzwes6T36T5X+Ae253KZFeIhk+JBMWpwFZAbCo2r+pf5QXehoTC4p61wUOv06
fxyReMgn2SgJI4svA1leTBErpJguP+xPfQvw47h40ykkqSOGg1CKQoQPegZDC67c8ZGZsCC1C8oX
/iQcF4Hj61xIZ8ec4KnZAogXXRZIFjet4HhQNqqbD/kFfadFo0EdGeU8RPQOSk2tqFuBlud6T/l/
uYTP73QncBzD+NL2Nx6sMJTn0UtcpC7GidIkTOIxidFpoQVAnR/+xiN0+y9BCC305iUIBWvxttzc
qhR+dsiraNjwU1wZTfTGBbDBqLL+XR9GIKyIWOA2boAMLqIf7DQ5/UXa3yVbKMeOtBhoJyWDhi6F
5SrMaNQ6cL3lBnsojskxqzPlkwMhZcu7ytbosEGLNsPGT1Q4w63Q1OnvFd5jU6G7vYURCVH62n9R
VwQ1WIbL17wQJj5y2rk0KPUx0/gcJNjRqRxi50YkMqRX+k+EeUeDblC0rt4wuXTk+uAKkYw755Ue
vNu4OdeL44P1tuQwWno5/qugKlguIG1UrWTu8vCqo3Bxivze0UlbfOVh2ezstPQUZukroGguWDR9
sn1qWuVDNGL9jAtX3U1X6Mnvao0p5oSBjm6lcZCcz2tT7whYIV2fFviQc3F27vnpXHxCaoatSQMQ
nImbeW8kf8pr9Uvfy+iF161HxhL/2TzhThLd5g9NIBH4fA5WPgg9KfVb1Xayqhk4jLMmKKk3inkD
ZXWh/rqEo3zjaTaUf55FfQRUvWWCj7rrASLx2r2EStiwWNRSYARuSmZp4Chnee3w5xFzKil9NE4q
LYTutb5vFJ0foiZ5vKSTqVwfxWb5u9hbXTXpdBadVtvO8q/VwpIL61Ej+UuvPLhXrgX3xrhgc5m6
Tj8JDGynpzviJ6yTQd7KoJ3jypTGKYyYnvmmUUEvg6kN7fgb2IFODUY6XDD5/GGtYA7HL7zcnaSu
4izyl382JA8iwAV0nLHqH9jmx2O/bGmUl1yDOhGTKJ78H95TR1CHr97FhHPZuIAeGOD6TmAPplut
vLZiHthe0wRTam7zZxhjdh1ONAr9W1pPX2JiBZAirq3kX3CpyStDkpvynHyQ9jQZrVeX37UB9BrW
ZZeigLkoc9CxqUIEJASsZ2wuwyvMdYjA0G3eLyNef64R0AhRNKbPvmF3IKjBkdadf5fdvdzUoN5c
qPqpOXOwFmeLGvXaFOA5jIqLMs4icIaHZAtyDv1tisLh0gvVIxW+dfW88gs0CFnEkJf3AAO2UJTv
gtAlNDuO76ktoiv1bOxwdJN1L65qey8iMCtlH5NMHpgT1l2RK6rRJkXwCt7D9fEi+UnLf5Oz5r2c
5EC5YuwlHfYWzwk7KqzZc6XBw6aFP1AS1DDwcCxM69szDl3L4HSRksQIRNIHGiizyvUWM8IPYCx6
2TiYQL3FFgOhnCqhXvIag2n3LMh2IC5uSH0tHfMxsORcW59KtAWn2S99wL8WRtb5U4LTN2ym3lFS
HChPVJodXpYbmf306+r220P8H0caZLP4A+XLHqfpNXdNQqz/o6vnvPhwARXpFXfjPy7OnNVj6g64
q3ihE8BnEgr4gG7XhWoLGL4m4TMshkgYmucwAoUoRP57o0TXvA7FT3fexvcN3gznRWNLioFCk6ln
UShcdYdqYrBX1EgFQtwESY2kFaInY5ZyUx+tJmoFJXZvm03krH90POW9MRZE+NE10tXYT7WGeE/A
5+jM6EaCYo3aUZjqO9UWle8xAXAvnu1zU7q49w/s6Cfr7JHZigzd6oWaMEAE4fyJk1ysXTfRW8+m
acFKNuCFBR4ahu+rcLfKkUCe8X8+FpeHc+CY82B0EpkCv6Axr7KQMHw0tAk/O3w93nHxZkk46/0h
rNVOP+lDaaRNjTLb0HPeTWtnC4zY74TghytJS68heDgq7ZBuo/ypHYGJzREm2n9Nunja9lQHzBSW
anTA1/bqFEkouxoopjCsnoanr6+lE+9dVlYQK3Ib5/Hu/baArGpO/3AAJwYGydsf2vXBEMz6OVft
J8p3EBEBl3JI9gJY6Vp1UrKeVkLmX3ga8cx7LIDkE+LwhdhuRjWqhAXTx8/ueqPryMdSwu++gxhR
+K5/FzznBFeoo/aeBOAg7bCdVBL/lFJcNy4YrXFwK0CSr6/kBaK2lDFl2wp26Kl4+nBtQ+G6hy8i
xM6Z0gEmaerFDi9wI5Nh4q1tfykselrXwKoa0BajL9gJBZAntg5qeUs2udx4A4ckMa1d2wFeBcJI
HBKta7d0z/tWFQW2TbpDdgtoqlzz0zesIJF35iVbbXaX33UEwApU7ipAYeBNHRDF+IRsKImNAso3
wZku1Xz64k8c+yS08GKOAG8am40qRQmuXbJswRKLhbOOg9so3EzouDfITSqrbum61H92ahIcQd6g
Sk6NTXtYj/UKzIu8F81lHcwx9wnCNWQvU9KlGj2zrRgQrCkuQdZ4pOSGwh0cS89EHIkK3nqhCpHt
VjeFeOJPO+fthBdTf1TCGj/98sIf03Fysa6DbppCyXLqeVePqzeDd2RuCqN8A2ai9lLWz4MJ3VLQ
dK6zkN+4/b1AZvn6DUjWplIg66f/v1XFidKn1L9JhqfEvDjVOUqp0ALjCa0y0CLHNbdyW04lloQj
M2ndta3+aEcwszZvPsW3J1N0FCjIf3kBPbDOIkb30W9H88QhGb/g1jA1dsiPfsg1IYInEysBjzYh
hP96NWHQ1bBoqCsURwshgQZX
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n328_3;
wire n334_3;
wire n1283_5;
wire n514_4;
wire n552_3;
wire n493_24;
wire n315_4;
wire ff_wait_8;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n265_10;
wire n258_10;
wire n496_17;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n10_4;
wire n813_6;
wire n813_7;
wire n200_7;
wire n249_4;
wire n334_4;
wire n514_5;
wire n514_6;
wire n552_4;
wire n220_14;
wire n226_13;
wire n226_14;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n500_12;
wire n265_11;
wire n262_11;
wire n299_7;
wire n249_6;
wire n514_7;
wire n514_8;
wire ff_write_10;
wire n217_15;
wire n217_16;
wire n262_12;
wire n217_17;
wire ff_write_12;
wire n294_9;
wire n264_13;
wire n299_9;
wire n223_14;
wire n217_19;
wire n220_17;
wire n813_9;
wire n260_13;
wire n249_8;
wire n262_14;
wire n302_5;
wire n214_16;
wire n220_19;
wire n217_21;
wire n497_15;
wire n334_7;
wire n409_8;
wire ff_sdr_address_9_7;
wire n54_8;
wire ff_write_14;
wire n260_16;
wire ff_main_timer_12_8;
wire n820_10;
wire n288_9;
wire ff_main_timer_1_12;
wire n411_12;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_4) 
);
defparam n10_s0.INIT=8'h40;
  LUT4 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n200_7) 
);
defparam n200_s3.INIT=16'h1000;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer[13]),
    .I2(n249_4),
    .I3(n249_8) 
);
defparam n249_s0.INIT=16'h1000;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n328_s0.INIT=8'hB0;
  LUT2 n334_s0 (
    .F(n334_3),
    .I0(n334_4),
    .I1(n334_7) 
);
defparam n334_s0.INIT=4'hE;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(ff_sdr_ready),
    .I1(slot_reset_n_d) 
);
defparam n1283_s2.INIT=4'h7;
  LUT3 n514_s1 (
    .F(n514_4),
    .I0(n514_5),
    .I1(n514_6),
    .I2(ff_sdr_ready) 
);
defparam n514_s1.INIT=8'h35;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_main_state[0]),
    .I1(ff_sdr_ready),
    .I2(ff_main_state[2]),
    .I3(n552_4) 
);
defparam n552_s0.INIT=16'h4000;
  LUT3 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4) 
);
defparam n493_s20.INIT=8'h60;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(n813_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n315_s1.INIT=16'h000B;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_9) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT2 n229_s5 (
    .F(n229_9),
    .I0(n200_6),
    .I1(ff_write_12) 
);
defparam n229_s5.INIT=4'hE;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_19),
    .I1(n217_21),
    .I2(ff_main_state[3]),
    .I3(ff_write_12) 
);
defparam n217_s8.INIT=16'hFFB4;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n220_19),
    .I1(n217_19),
    .I2(n493_24),
    .I3(n220_14) 
);
defparam n220_s8.INIT=16'hFFF2;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n249_4),
    .I1(n813_9),
    .I2(n223_14),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'hCDFC;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_19),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h41F3;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n249_8),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[0]),
    .I3(n315_4) 
);
defparam n337_s6.INIT=16'h000D;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_3) 
);
defparam n499_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_19),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n226_13) 
);
defparam n214_s8.INIT=16'h00B4;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n514_5),
    .I3(n334_4) 
);
defparam n414_s5.INIT=16'h0007;
  LUT3 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n417_s5.INIT=8'h0B;
  LUT3 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n420_s5.INIT=8'h0B;
  LUT3 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n423_s5.INIT=8'h0B;
  LUT3 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n426_s5.INIT=8'h0B;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_12),
    .I2(ff_address[8]),
    .I3(n552_3) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_12),
    .I2(ff_address[6]),
    .I3(n552_3) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_12),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_12),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_12),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_12),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n260_13),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n514_5),
    .I2(n552_3) 
);
defparam n496_s10.INIT=8'hF4;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_4),
    .I1(ff_main_timer[4]),
    .I2(n265_11) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_4),
    .I1(ff_main_timer[7]),
    .I2(n294_9) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0B04;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(n260_13),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n813_s3.INIT=4'h1;
  LUT2 n813_s4 (
    .F(n813_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n813_s4.INIT=4'h4;
  LUT2 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n200_s4.INIT=4'h8;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n249_s1.INIT=16'h1000;
  LUT4 n334_s1 (
    .F(n334_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n813_6) 
);
defparam n334_s1.INIT=16'h1000;
  LUT3 n514_s2 (
    .F(n514_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n514_s2.INIT=8'h40;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n200_6),
    .I1(ff_address[15]),
    .I2(n514_7),
    .I3(n514_8) 
);
defparam n514_s3.INIT=16'h0007;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n552_s1.INIT=8'h40;
  LUT4 n220_s10 (
    .F(n220_14),
    .I0(n217_15),
    .I1(n217_16),
    .I2(n200_7),
    .I3(n220_17) 
);
defparam n220_s10.INIT=16'h1F00;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(ff_main_state[2]),
    .I1(n552_4),
    .I2(ff_write_12) 
);
defparam n226_s9.INIT=8'h74;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(n10_4),
    .I3(n315_4) 
);
defparam n226_s10.INIT=16'h001F;
  LUT3 n417_s6 (
    .F(n417_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n417_s6.INIT=8'h70;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n420_s6.INIT=8'hB0;
  LUT3 n423_s6 (
    .F(n423_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n423_s6.INIT=8'hD0;
  LUT3 n426_s6 (
    .F(n426_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n426_s6.INIT=8'hE0;
  LUT2 n500_s7 (
    .F(n500_12),
    .I0(ff_sdr_ready),
    .I1(n200_6) 
);
defparam n500_s7.INIT=4'h8;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT2 n262_s5 (
    .F(n262_11),
    .I0(n265_11),
    .I1(n262_12) 
);
defparam n262_s5.INIT=4'h8;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT4 n249_s3 (
    .F(n249_6),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam n249_s3.INIT=16'h0001;
  LUT4 n514_s4 (
    .F(n514_7),
    .I0(n552_4),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(O_sdram_addr_d_5) 
);
defparam n514_s4.INIT=16'hD700;
  LUT4 n514_s5 (
    .F(n514_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_address[7]),
    .I3(n552_4) 
);
defparam n514_s5.INIT=16'h4000;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'hBD;
  LUT2 n217_s11 (
    .F(n217_15),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state) 
);
defparam n217_s11.INIT=4'h8;
  LUT4 n217_s12 (
    .F(n217_16),
    .I0(n265_11),
    .I1(n262_12),
    .I2(n249_6),
    .I3(n217_17) 
);
defparam n217_s12.INIT=16'h8000;
  LUT4 n262_s6 (
    .F(n262_12),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer[7]) 
);
defparam n262_s6.INIT=16'h0001;
  LUT3 n217_s13 (
    .F(n217_17),
    .I0(ff_sdr_ready),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[13]) 
);
defparam n217_s13.INIT=8'h01;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n813_7) 
);
defparam ff_write_s6.INIT=16'h4200;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer[6]),
    .I1(n265_11),
    .I2(ff_main_timer[4]),
    .I3(ff_main_timer[5]) 
);
defparam n294_s3.INIT=16'h0004;
  LUT4 n264_s6 (
    .F(n264_13),
    .I0(n265_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n264_s6.INIT=16'hFD02;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT4 n223_s9 (
    .F(n223_14),
    .I0(n217_16),
    .I1(ff_sdr_ready),
    .I2(ff_do_main_state),
    .I3(ff_main_state[0]) 
);
defparam n223_s9.INIT=16'hEA00;
  LUT3 n217_s14 (
    .F(n217_19),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state),
    .I2(n217_16) 
);
defparam n217_s14.INIT=8'h07;
  LUT4 n220_s12 (
    .F(n220_17),
    .I0(ff_write_10),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n220_s12.INIT=16'hEF00;
  LUT4 n813_s5 (
    .F(n813_9),
    .I0(ff_main_state[0]),
    .I1(n813_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n813_s5.INIT=16'h0800;
  LUT4 n260_s6 (
    .F(n260_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(n265_11),
    .I3(n262_12) 
);
defparam n260_s6.INIT=16'h1000;
  LUT4 n249_s4 (
    .F(n249_8),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12),
    .I3(n249_6) 
);
defparam n249_s4.INIT=16'h4000;
  LUT3 n262_s7 (
    .F(n262_14),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12) 
);
defparam n262_s7.INIT=8'h6A;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s1.INIT=8'h10;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n220_s13 (
    .F(n220_19),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n220_s13.INIT=8'h40;
  LUT3 n217_s15 (
    .F(n217_21),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s15.INIT=8'h80;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n334_s3 (
    .F(n334_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n334_s3.INIT=16'h0002;
  LUT4 n409_s2 (
    .F(n409_8),
    .I0(n334_3),
    .I1(n514_5),
    .I2(ff_sdr_ready),
    .I3(n200_6) 
);
defparam n409_s2.INIT=16'h0111;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'h60FF;
  LUT4 n54_s2 (
    .F(n54_8),
    .I0(w_sdram_write),
    .I1(ff_main_state[2]),
    .I2(w_sdram_valid),
    .I3(n10_4) 
);
defparam n54_s2.INIT=16'h2000;
  LUT4 ff_write_s7 (
    .F(ff_write_14),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_4),
    .I3(ff_write_12) 
);
defparam ff_write_s7.INIT=16'hFF40;
  LUT4 n260_s8 (
    .F(n260_16),
    .I0(ff_main_timer[13]),
    .I1(n249_8),
    .I2(n260_13),
    .I3(ff_main_timer[10]) 
);
defparam n260_s8.INIT=16'h4FB0;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(n249_8) 
);
defparam ff_main_timer_12_s3.INIT=4'hB;
  LUT4 n820_s4 (
    .F(n820_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_wait),
    .I2(ff_write),
    .I3(n813_9) 
);
defparam n820_s4.INIT=16'h0F88;
  LUT3 n288_s3 (
    .F(n288_9),
    .I0(n249_8),
    .I1(n315_4),
    .I2(ff_main_timer[13]) 
);
defparam n288_s3.INIT=8'h10;
  LUT3 ff_main_timer_1_s5 (
    .F(ff_main_timer_1_12),
    .I0(ff_main_timer[13]),
    .I1(n315_4),
    .I2(n249_8) 
);
defparam ff_main_timer_1_s5.INIT=8'hEF;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n334_4),
    .I1(n334_7),
    .I2(n552_3) 
);
defparam n411_s6.INIT=8'h01;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_8),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_14),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_16),
    .CLK(O_sdram_clk_d),
    .RESET(n315_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_10),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_5) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire clk42m;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire n217_6;
wire ws2812_led_d;
wire w_bus_vdp_rdata_en;
wire n218_6;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .n218_6(n218_6),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .n217_6(n217_6),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp u_v9958 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
