<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon May  6 17:45:53 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="versal" DEVICE="xcvp1202" NAME="versal_ibert" PACKAGE="vsva2785" SPEEDGRADE="-2MHP"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_1_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_1" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_1_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_1" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_1_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_1" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_1_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_1" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_2_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_2" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_2_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_2" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_2_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_2" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_2_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_2" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_3_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_3" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_3_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_3" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_3_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_3" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_3_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_3" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_4_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_4" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_4_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_4" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_4_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_4" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_4_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_4" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_5_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_5" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_5_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_5" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_5_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_5" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_5_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_5" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_6_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_6" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_6_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_6" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_6_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_6" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_6_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_6" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_7_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_7" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_7_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_7" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_7_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_7" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_7_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base_7" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_base" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_IB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_3" PORT="IBUFDS_GTME5_IB"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_3" PORT="IBUFDS_GTME5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_IB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_4" PORT="IBUFDS_GTME5_IB"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_4" PORT="IBUFDS_GTME5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_IB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_5" PORT="IBUFDS_GTME5_IB"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_5" PORT="IBUFDS_GTME5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_IB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_6" PORT="IBUFDS_GTME5_IB"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_6" PORT="IBUFDS_GTME5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_IB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_7" PORT="IBUFDS_GTME5_IB"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_7" PORT="IBUFDS_GTME5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_1" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_1" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" LEFT="0" NAME="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock" NAME="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock" NAME="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_1_GT_Serial" NAME="GT_Serial_1" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_1_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_1_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_1_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_1_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock" NAME="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_2_GT_Serial" NAME="GT_Serial_2" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_2_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_2_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_2_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_2_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock" NAME="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_3_GT_Serial" NAME="GT_Serial_3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_3_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_3_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_3_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_3_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock" NAME="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_4_GT_Serial" NAME="GT_Serial_4" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_4_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_4_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_4_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_4_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock" NAME="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_5_GT_Serial" NAME="GT_Serial_5" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_5_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_5_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_5_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_5_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock" NAME="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_6_GT_Serial" NAME="GT_Serial_6" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_6_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_6_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_6_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_6_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock" NAME="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gt_quad_base_7_GT_Serial" NAME="GT_Serial_7" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_7_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_7_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_7_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_7_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTM_REFCLK_X0Y0" HWVERSION="1.1" INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTM_REFCLK_X0Y2" HWVERSION="1.1" INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTM_REFCLK_X0Y4" HWVERSION="1.1" INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTM_REFCLK_X0Y6" HWVERSION="1.1" INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTM_REFCLK_X0Y8" HWVERSION="1.1" INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTYP_REFCLK_X0Y12" HWVERSION="1.1" INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTYP_REFCLK_X1Y0" HWVERSION="1.1" INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bridge_refclkGTYP_REFCLK_X1Y2" HWVERSION="1.1" INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="0"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="IP_PRESET" VALUE="None"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="IP_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="IP_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="urlp_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_clrb_leaf_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt" HWVERSION="1.0" INSTANCE="bufg_gt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_1" HWVERSION="1.0" INSTANCE="bufg_gt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_1_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_10" HWVERSION="1.0" INSTANCE="bufg_gt_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_10_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_5_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_11" HWVERSION="1.0" INSTANCE="bufg_gt_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_11_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_5_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_12" HWVERSION="1.0" INSTANCE="bufg_gt_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_12_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_6_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_13" HWVERSION="1.0" INSTANCE="bufg_gt_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_13_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_6_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_14" HWVERSION="1.0" INSTANCE="bufg_gt_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_14_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_7_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_15" HWVERSION="1.0" INSTANCE="bufg_gt_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_15_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_7_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_2" HWVERSION="1.0" INSTANCE="bufg_gt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_2_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_1_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_3" HWVERSION="1.0" INSTANCE="bufg_gt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_3_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_1_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_4" HWVERSION="1.0" INSTANCE="bufg_gt_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_4_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_2_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_5" HWVERSION="1.0" INSTANCE="bufg_gt_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_5_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="322266000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="322266000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_2_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_6" HWVERSION="1.0" INSTANCE="bufg_gt_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_6_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_3_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_7" HWVERSION="1.0" INSTANCE="bufg_gt_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_7_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_3_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_8" HWVERSION="1.0" INSTANCE="bufg_gt_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_8_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_4_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/bufg_gt_9" HWVERSION="1.0" INSTANCE="bufg_gt_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_bufg_gt_9_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="332031000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="332031000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_base_4_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base" HWVERSION="1.1" INSTANCE="gt_quad_base" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="true"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base {/gt_quad_base versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base {/gt_quad_base versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX0.0 /gt_quad_base/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX1.1 /gt_quad_base/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX2.2 /gt_quad_base/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX3.3 /gt_quad_base/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX0.0 /gt_quad_base/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX1.1 /gt_quad_base/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX2.2 /gt_quad_base/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch0_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch1_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch2_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch3_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X0Y12_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipenorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipenorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipesouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipesouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rcalenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="txpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X0Y12_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT0_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch0_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch0_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch0_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch0_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch0_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch0_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch0_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch0_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT1_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch1_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch1_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch1_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch1_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch1_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch1_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch1_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch1_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT2_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch2_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch2_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch2_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch2_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch2_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch2_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch2_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch2_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT3_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch3_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch3_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch3_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch3_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch3_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch3_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch3_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch3_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthin"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthout"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthin"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthout"/>
            <PORTMAP LOGICAL="TXPINORTHIN" PHYSICAL="txpinorthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthout"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthin"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthout"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthin"/>
            <PORTMAP LOGICAL="txpinorthin" PHYSICAL="txpinorthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="rcalenb" PHYSICAL="rcalenb"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_1" HWVERSION="1.1" INSTANCE="gt_quad_base_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="true"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_1/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX0.0 /gt_quad_base_1/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX1.1 /gt_quad_base_1/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX2.2 /gt_quad_base_1/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX3.3 /gt_quad_base_1/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX0.0 /gt_quad_base_1/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX1.1 /gt_quad_base_1/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX2.2 /gt_quad_base_1/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_1_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch0_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_1_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_1_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch1_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch2_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch3_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_2_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_2" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_3_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_3" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_1_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipenorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipenorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipesouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipesouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rcalenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_1_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_1_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_1_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_1_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="txpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y0_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT0_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch0_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch0_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch0_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch0_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch0_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch0_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch0_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch0_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT1_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch1_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch1_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch1_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch1_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch1_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch1_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch1_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch1_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT2_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch2_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch2_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch2_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch2_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch2_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch2_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch2_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch2_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT3_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch3_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch3_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch3_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch3_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch3_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch3_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch3_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch3_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthin"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthout"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthin"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthout"/>
            <PORTMAP LOGICAL="TXPINORTHIN" PHYSICAL="txpinorthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthout"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthin"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthout"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthin"/>
            <PORTMAP LOGICAL="txpinorthin" PHYSICAL="txpinorthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="rcalenb" PHYSICAL="rcalenb"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_1_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_2" HWVERSION="1.1" INSTANCE="gt_quad_base_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="true"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_2 {/gt_quad_base_2 versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_2 {/gt_quad_base_2 versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_2/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX0.0 /gt_quad_base_2/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX1.1 /gt_quad_base_2/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX2.2 /gt_quad_base_2/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX3.3 /gt_quad_base_2/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX0.0 /gt_quad_base_2/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX1.1 /gt_quad_base_2/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX2.2 /gt_quad_base_2/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_2_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_2" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch0_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_2_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_2_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch1_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch2_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch3_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrbmcdrreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyterealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanbondseq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanisaligned" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxchanrealign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcominitdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcommadet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomsasdet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcomwakedet" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxeqtraining" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxfinealigndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxgearboxslip" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmlfinealignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxoobreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxosintdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxslide" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsliderdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxtermination" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_4_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_4" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxvalid" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_tx10gstat" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txcomfinish" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcominit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomsas" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txcomwake" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdapicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdetectrx" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdlyalignprog" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txdlyalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txelecidle" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchaindone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmldchainreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txoneszeros" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpausedelayalign" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphaligndone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphalignoutrsvd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphalignreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlypd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphdlyreset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphdlyresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphsetinitdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphsetinitreq" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txphshift180" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txphshift180done" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodeovrden" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpicodereset" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpippmen" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txswing" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txsyncallin" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txsyncdone" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTYP_REFCLK_X1Y2_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_5_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_5" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_xpipe5_pipeline_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_2_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_2" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipenorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipenorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipesouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipesouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rcalenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_2_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_2_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_2_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_2_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="txpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTYP}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTYP_REFCLK_X1Y2_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTYP REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT0_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch0_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch0_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch0_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch0_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch0_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch0_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch0_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch0_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT1_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch1_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch1_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch1_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch1_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch1_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch1_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch1_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch1_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT2_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch2_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch2_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch2_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch2_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch2_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch2_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch2_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch2_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT3_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch3_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch3_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch3_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch3_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch3_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch3_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch3_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch3_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthin"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthout"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthin"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthout"/>
            <PORTMAP LOGICAL="TXPINORTHIN" PHYSICAL="txpinorthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthout"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthin"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthout"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthin"/>
            <PORTMAP LOGICAL="txpinorthin" PHYSICAL="txpinorthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="rcalenb" PHYSICAL="rcalenb"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_2_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_3" HWVERSION="1.1" INSTANCE="gt_quad_base_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_3 {/gt_quad_base_3 versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_3 {/gt_quad_base_3 versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_3/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX0.0 /gt_quad_base_3/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX1.1 /gt_quad_base_3/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX2.2 /gt_quad_base_3/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX3.3 /gt_quad_base_3/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX0.0 /gt_quad_base_3/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX1.1 /gt_quad_base_3/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX2.2 /gt_quad_base_3/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_3_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 332.031 CH0_TXOUTCLK 332.031 CH1_RXOUTCLK 332.031 CH1_TXOUTCLK 332.031 CH2_RXOUTCLK 332.031 CH2_TXOUTCLK 332.031 CH3_RXOUTCLK 332.031 CH3_TXOUTCLK 332.031"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_3" PORT="IBUFDS_GTME5_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_3_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_3_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_6_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_6" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_7_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_7" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_3_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_3" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m0_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m1_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m2_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m3_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_3_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_3_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s0_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s1_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s3_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_3_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_3_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch0_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m0_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m0_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m0_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m0_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s0_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s0_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s0_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s0_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch1_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m1_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m1_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m1_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m1_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s1_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s1_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s1_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s1_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch2_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m2_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m2_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m2_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m2_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s2_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s2_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s2_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s2_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch3_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m3_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m3_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m3_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m3_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s3_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s3_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s3_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s3_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y0_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_3_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_4" HWVERSION="1.1" INSTANCE="gt_quad_base_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_4 {/gt_quad_base_4 versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_4 {/gt_quad_base_4 versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_4/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX0.0 /gt_quad_base_4/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX1.1 /gt_quad_base_4/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX2.2 /gt_quad_base_4/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX3.3 /gt_quad_base_4/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX0.0 /gt_quad_base_4/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX1.1 /gt_quad_base_4/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX2.2 /gt_quad_base_4/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_4_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 332.031 CH0_TXOUTCLK 332.031 CH1_RXOUTCLK 332.031 CH1_TXOUTCLK 332.031 CH2_RXOUTCLK 332.031 CH2_TXOUTCLK 332.031 CH3_RXOUTCLK 332.031 CH3_TXOUTCLK 332.031"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_4" PORT="IBUFDS_GTME5_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_4_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_4_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_8_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_8" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y2_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_9_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_9" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_4_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_4" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m0_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m1_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m2_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m3_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_4_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_4_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s0_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s1_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s3_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_4_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_4_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch0_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m0_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m0_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m0_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m0_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s0_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s0_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s0_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s0_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch1_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m1_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m1_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m1_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m1_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s1_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s1_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s1_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s1_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch2_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m2_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m2_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m2_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m2_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s2_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s2_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s2_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s2_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch3_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m3_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m3_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m3_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m3_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s3_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s3_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s3_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s3_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y2_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_4_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_5" HWVERSION="1.1" INSTANCE="gt_quad_base_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_5 {/gt_quad_base_5 versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_5 {/gt_quad_base_5 versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_5/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX0.0 /gt_quad_base_5/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX1.1 /gt_quad_base_5/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX2.2 /gt_quad_base_5/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX3.3 /gt_quad_base_5/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX0.0 /gt_quad_base_5/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX1.1 /gt_quad_base_5/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX2.2 /gt_quad_base_5/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_5_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 332.031 CH0_TXOUTCLK 332.031 CH1_RXOUTCLK 332.031 CH1_TXOUTCLK 332.031 CH2_RXOUTCLK 332.031 CH2_TXOUTCLK 332.031 CH3_RXOUTCLK 332.031 CH3_TXOUTCLK 332.031"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_5" PORT="IBUFDS_GTME5_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_5_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_5_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_10_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_10" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y4_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_11_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_11" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_5_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_5" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m0_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m1_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m2_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m3_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_5_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_5_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s0_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s1_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s3_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_5_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_5_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch0_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m0_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m0_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m0_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m0_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s0_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s0_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s0_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s0_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch1_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m1_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m1_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m1_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m1_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s1_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s1_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s1_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s1_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch2_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m2_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m2_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m2_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m2_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s2_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s2_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s2_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s2_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch3_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m3_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m3_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m3_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m3_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s3_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s3_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s3_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s3_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y4_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_5_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_6" HWVERSION="1.1" INSTANCE="gt_quad_base_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_6 {/gt_quad_base_6 versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_6 {/gt_quad_base_6 versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_6/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX0.0 /gt_quad_base_6/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX1.1 /gt_quad_base_6/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX2.2 /gt_quad_base_6/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX3.3 /gt_quad_base_6/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX0.0 /gt_quad_base_6/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX1.1 /gt_quad_base_6/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX2.2 /gt_quad_base_6/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_6_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 332.031 CH0_TXOUTCLK 332.031 CH1_RXOUTCLK 332.031 CH1_TXOUTCLK 332.031 CH2_RXOUTCLK 332.031 CH2_TXOUTCLK 332.031 CH3_RXOUTCLK 332.031 CH3_TXOUTCLK 332.031"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_6" PORT="IBUFDS_GTME5_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_6_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_6_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_12_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_12" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y6_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_13_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_13" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_6_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_6" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m0_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m1_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m2_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m3_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_6_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_6_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s0_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s1_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s3_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_6_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_6_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch0_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m0_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m0_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m0_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m0_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s0_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s0_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s0_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s0_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch1_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m1_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m1_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m1_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m1_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s1_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s1_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s1_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s1_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch2_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m2_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m2_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m2_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m2_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s2_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s2_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s2_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s2_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch3_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m3_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m3_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m3_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m3_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s3_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s3_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s3_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s3_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y6_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_6_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad_base_7" HWVERSION="1.1" INSTANCE="gt_quad_base_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="false"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad_base_7 {/gt_quad_base_7 versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad_base_7 {/gt_quad_base_7 versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="124.998749"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad_base_7/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX0.0 /gt_quad_base_7/TX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX1.1 /gt_quad_base_7/TX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX2.2 /gt_quad_base_7/TX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX3.3 /gt_quad_base_7/RX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX0.0 /gt_quad_base_7/RX1_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX1.1 /gt_quad_base_7/RX2_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX2.2 /gt_quad_base_7/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_gt_quad_base_7_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTM"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 332.031 CH0_TXOUTCLK 332.031 CH1_RXOUTCLK 332.031 CH1_TXOUTCLK 332.031 CH2_RXOUTCLK 332.031 CH2_TXOUTCLK 332.031 CH3_RXOUTCLK 332.031 CH3_TXOUTCLK 332.031"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_7" PORT="IBUFDS_GTME5_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124998749" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_7_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_base_7_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch2_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_14_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_14" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor2" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprecursor2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch3_txprecursor3" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprecursor3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprecursor3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="bridge_refclkGTM_REFCLK_X0Y8_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="bufg_gt_15_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bufg_gt_15" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="coestatusdebug" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ctrlrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_base_7_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_7" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m0_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m1_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m2_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m3_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_7_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_7_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s0_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s0_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s1_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s1_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s1_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s2_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s2_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s3_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s3_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s3_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_7_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="GT_Serial_7_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="coestatusdebug" PHYSICAL="coestatusdebug"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch0_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m0_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m0_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m0_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m0_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s0_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s0_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s0_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s0_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch1_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m1_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m1_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m1_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m1_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s1_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s1_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s1_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s1_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch2_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m2_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m2_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m2_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m2_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s2_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s2_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s2_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s2_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="ch3_refdebugout"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="m_axis_tdata" PHYSICAL="m3_axis_tdata"/>
            <PORTMAP LOGICAL="m_axis_tlast" PHYSICAL="m3_axis_tlast"/>
            <PORTMAP LOGICAL="m_axis_tready" PHYSICAL="m3_axis_tready"/>
            <PORTMAP LOGICAL="m_axis_tvalid" PHYSICAL="m3_axis_tvalid"/>
            <PORTMAP LOGICAL="s_axis_tdata" PHYSICAL="s3_axis_tdata"/>
            <PORTMAP LOGICAL="s_axis_tlast" PHYSICAL="s3_axis_tlast"/>
            <PORTMAP LOGICAL="s_axis_tready" PHYSICAL="s3_axis_tready"/>
            <PORTMAP LOGICAL="s_axis_tvalid" PHYSICAL="s3_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch0_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch0_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch1_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch1_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch2_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch2_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTM}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprecursor2" PHYSICAL="ch3_txprecursor2"/>
            <PORTMAP LOGICAL="ch_txprecursor3" PHYSICAL="ch3_txprecursor3"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bridge_refclkGTM_REFCLK_X0Y8_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="false"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTM REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_base_7_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp" HWVERSION="2.0" INSTANCE="urlp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_1" HWVERSION="2.0" INSTANCE="urlp_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_2" HWVERSION="2.0" INSTANCE="urlp_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_3" HWVERSION="2.0" INSTANCE="urlp_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_4" HWVERSION="2.0" INSTANCE="urlp_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_4_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_5" HWVERSION="2.0" INSTANCE="urlp_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_5_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_5" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_6" HWVERSION="2.0" INSTANCE="urlp_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_6_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_6" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/urlp_7" HWVERSION="2.0" INSTANCE="urlp_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_urlp_7_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_7_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlcp_7" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="urlp_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf" HWVERSION="2.2" INSTANCE="util_ds_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_CEB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_1" HWVERSION="2.2" INSTANCE="util_ds_buf_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_1_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_CEB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_2" HWVERSION="2.2" INSTANCE="util_ds_buf_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_2_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_CEB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_3" HWVERSION="2.2" INSTANCE="util_ds_buf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufds_gtme5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_3_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_CEB" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_IB" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_IB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUFDS_GTME5_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUFDS_GTME5_ODIV2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock" NAME="CLK_IN_D1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUFDS_GTME5_IB"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUFDS_GTME5_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_4" HWVERSION="2.2" INSTANCE="util_ds_buf_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufds_gtme5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_4_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_CEB" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_IB" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_IB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUFDS_GTME5_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_4_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUFDS_GTME5_ODIV2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock" NAME="CLK_IN_D1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUFDS_GTME5_IB"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUFDS_GTME5_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_5" HWVERSION="2.2" INSTANCE="util_ds_buf_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufds_gtme5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_5_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_CEB" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_IB" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_IB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUFDS_GTME5_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_5_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUFDS_GTME5_ODIV2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock" NAME="CLK_IN_D1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUFDS_GTME5_IB"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUFDS_GTME5_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_6" HWVERSION="2.2" INSTANCE="util_ds_buf_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufds_gtme5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_6_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_CEB" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_IB" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_IB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUFDS_GTME5_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_6_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUFDS_GTME5_ODIV2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock" NAME="CLK_IN_D1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUFDS_GTME5_IB"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUFDS_GTME5_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_7" HWVERSION="2.2" INSTANCE="util_ds_buf_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufds_gtme5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_util_ds_buf_7_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_CEB" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUFDS_GTME5_IB" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_IB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_ibert_imp" PORT="bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" LEFT="0" NAME="IBUFDS_GTME5_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_7_IBUFDS_GTME5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="GT_REFCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IBUFDS_GTME5_ODIV2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock" NAME="CLK_IN_D1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUFDS_GTME5_IB"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUFDS_GTME5_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="versal_ibert_versal_cips_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/versal_cips_0" HARDIP="TRUE" HWVERSION="3.4" INSTANCE="versal_cips_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="versal_ibert_versal_cips_0_0" VLNV="xilinx.com:ip:versal_cips:3.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_4;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_MODES None"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 10.0 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_4K_VF_EN 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 1049.989502 CPM_AUX0_REF_CTRL_DIVISOR0 1 CPM_AUX0_REF_CTRL_FREQMHZ 1100 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 104.998947 CPM_AUX1_REF_CTRL_DIVISOR0 10 CPM_AUX1_REF_CTRL_FREQMHZ 110 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM0_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_ECAM1_BASE_ADDRR_L 0xE0000000 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ0_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_H 0x00000007 CPM_AXI_SLV_MULTQ1_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA0_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA0_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA1_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA1_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_CCIX_GUI_EN 0 CPM_CCIX_HOOD_MODE_0 0 CPM_CCIX_HOOD_MODE_1 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_10 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_11 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_12 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_13 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_14 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_15 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_8 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_9 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_10 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_11 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_12 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_13 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_14 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_15 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_8 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_9 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_10 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_11 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_12 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_13 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_14 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_15 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_8 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_9 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_10 0 CPM_CCIX_RSVRD_MEMORY_REGION_11 0 CPM_CCIX_RSVRD_MEMORY_REGION_12 0 CPM_CCIX_RSVRD_MEMORY_REGION_13 0 CPM_CCIX_RSVRD_MEMORY_REGION_14 0 CPM_CCIX_RSVRD_MEMORY_REGION_15 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_REGION_8 0 CPM_CCIX_RSVRD_MEMORY_REGION_9 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_10 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_11 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_12 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_13 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_14 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_15 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_8 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_9 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_0 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_1 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_10 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_11 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_12 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_13 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_14 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_15 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_2 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_3 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_4 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_5 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_6 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_7 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_8 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_9 16GB CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_0 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_1 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_10 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_11 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_12 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_13 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_14 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_15 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_2 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_3 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_4 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_5 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_6 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_8 0 CPM_CCIX_RSVRD_MEMORY_SIZE_OVERWR_EN_9 0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_10 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_11 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_12 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_13 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_14 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_15 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_8 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_9 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 1049.989502 CPM_CORE_REF_CTRL_DIVISOR0 1 CPM_CORE_REF_CTRL_FREQMHZ 1100 CPM_CPLL_CTRL_FBDIV 126 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_CXS0_MODE CHI_AXI CPM_CXS1_MODE CHI_AXI CPM_DBG_REF_CTRL_ACT_FREQMHZ 524.994751 CPM_DBG_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_FREQMHZ 550 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_FUNCTIONAL_MODE_XDMA_EN 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 7 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ALL_VFS 64 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_0_L 0xE0000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_H 0x00000006 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_H 0x00000080 CPM_PCIE0_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE0_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CC_STRADDLE_SIZE None CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_CQ_STRADDLE_SIZE None CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DPLL_INT_DIVOUT 2 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN3 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 2 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MAX_LINK_SPEED 8.0_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PCIE_REGION_0_EN 0 CPM_PCIE0_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_0_SIZE 4 CPM_PCIE0_PCIE_REGION_1_EN 0 CPM_PCIE0_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_1_SIZE 4 CPM_PCIE0_PCIE_REGION_2_EN 0 CPM_PCIE0_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE0_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE0_PCIE_REGION_2_SIZE 4 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 1 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF10_BAR0_64BIT 0 CPM_PCIE0_PF10_BAR0_ENABLED 0 CPM_PCIE0_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR0_TYPE Memory CPM_PCIE0_PF10_BAR1_64BIT 0 CPM_PCIE0_PF10_BAR1_ENABLED 0 CPM_PCIE0_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR1_TYPE Memory CPM_PCIE0_PF10_BAR2_64BIT 0 CPM_PCIE0_PF10_BAR2_ENABLED 0 CPM_PCIE0_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR2_TYPE Memory CPM_PCIE0_PF10_BAR3_64BIT 0 CPM_PCIE0_PF10_BAR3_ENABLED 0 CPM_PCIE0_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR3_TYPE Memory CPM_PCIE0_PF10_BAR4_64BIT 0 CPM_PCIE0_PF10_BAR4_ENABLED 0 CPM_PCIE0_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR4_TYPE Memory CPM_PCIE0_PF10_BAR5_64BIT 0 CPM_PCIE0_PF10_BAR5_ENABLED 0 CPM_PCIE0_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF10_BAR5_TYPE Memory CPM_PCIE0_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF10_BASE_CLASS_VALUE 05 CPM_PCIE0_PF10_CAPABILITY_POINTER 80 CPM_PCIE0_PF10_CFG_DEV_ID 0 CPM_PCIE0_PF10_CFG_REV_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_ID 0 CPM_PCIE0_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF10_CLASS_CODE 0x058000 CPM_PCIE0_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF10_INTERFACE_VALUE 00 CPM_PCIE0_PF10_INTERRUPT_PIN NONE CPM_PCIE0_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF10_MSIX_ENABLED 1 CPM_PCIE0_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF10_MSI_ENABLED 0 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF10_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF10_SRIOV_CAP_VER 1 CPM_PCIE0_PF10_SRIOV_FIRST_VF_OFFSET 34 CPM_PCIE0_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE0_PF10_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF10_SUB_CLASS_VALUE 80 CPM_PCIE0_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF10_VEND_ID 10EE CPM_PCIE0_PF11_BAR0_64BIT 0 CPM_PCIE0_PF11_BAR0_ENABLED 0 CPM_PCIE0_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR0_TYPE Memory CPM_PCIE0_PF11_BAR1_64BIT 0 CPM_PCIE0_PF11_BAR1_ENABLED 0 CPM_PCIE0_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR1_TYPE Memory CPM_PCIE0_PF11_BAR2_64BIT 0 CPM_PCIE0_PF11_BAR2_ENABLED 0 CPM_PCIE0_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR2_TYPE Memory CPM_PCIE0_PF11_BAR3_64BIT 0 CPM_PCIE0_PF11_BAR3_ENABLED 0 CPM_PCIE0_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR3_TYPE Memory CPM_PCIE0_PF11_BAR4_64BIT 0 CPM_PCIE0_PF11_BAR4_ENABLED 0 CPM_PCIE0_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR4_TYPE Memory CPM_PCIE0_PF11_BAR5_64BIT 0 CPM_PCIE0_PF11_BAR5_ENABLED 0 CPM_PCIE0_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF11_BAR5_TYPE Memory CPM_PCIE0_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF11_BASE_CLASS_VALUE 05 CPM_PCIE0_PF11_CAPABILITY_POINTER 80 CPM_PCIE0_PF11_CFG_DEV_ID 0 CPM_PCIE0_PF11_CFG_REV_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_ID 0 CPM_PCIE0_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF11_CLASS_CODE 0x058000 CPM_PCIE0_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF11_INTERFACE_VALUE 00 CPM_PCIE0_PF11_INTERRUPT_PIN NONE CPM_PCIE0_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF11_MSIX_ENABLED 1 CPM_PCIE0_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF11_MSI_ENABLED 0 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF11_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF11_SRIOV_CAP_VER 1 CPM_PCIE0_PF11_SRIOV_FIRST_VF_OFFSET 37 CPM_PCIE0_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE0_PF11_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF11_SUB_CLASS_VALUE 80 CPM_PCIE0_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF11_VEND_ID 10EE CPM_PCIE0_PF12_BAR0_64BIT 0 CPM_PCIE0_PF12_BAR0_ENABLED 0 CPM_PCIE0_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR0_TYPE Memory CPM_PCIE0_PF12_BAR1_64BIT 0 CPM_PCIE0_PF12_BAR1_ENABLED 0 CPM_PCIE0_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR1_TYPE Memory CPM_PCIE0_PF12_BAR2_64BIT 0 CPM_PCIE0_PF12_BAR2_ENABLED 0 CPM_PCIE0_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR2_TYPE Memory CPM_PCIE0_PF12_BAR3_64BIT 0 CPM_PCIE0_PF12_BAR3_ENABLED 0 CPM_PCIE0_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR3_TYPE Memory CPM_PCIE0_PF12_BAR4_64BIT 0 CPM_PCIE0_PF12_BAR4_ENABLED 0 CPM_PCIE0_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR4_TYPE Memory CPM_PCIE0_PF12_BAR5_64BIT 0 CPM_PCIE0_PF12_BAR5_ENABLED 0 CPM_PCIE0_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF12_BAR5_TYPE Memory CPM_PCIE0_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF12_BASE_CLASS_VALUE 05 CPM_PCIE0_PF12_CAPABILITY_POINTER 80 CPM_PCIE0_PF12_CFG_DEV_ID 0 CPM_PCIE0_PF12_CFG_REV_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_ID 0 CPM_PCIE0_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF12_CLASS_CODE 0x058000 CPM_PCIE0_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF12_INTERFACE_VALUE 00 CPM_PCIE0_PF12_INTERRUPT_PIN NONE CPM_PCIE0_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF12_MSIX_ENABLED 1 CPM_PCIE0_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF12_MSI_ENABLED 0 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF12_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF12_SRIOV_CAP_VER 1 CPM_PCIE0_PF12_SRIOV_FIRST_VF_OFFSET 40 CPM_PCIE0_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE0_PF12_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF12_SUB_CLASS_VALUE 80 CPM_PCIE0_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF12_VEND_ID 10EE CPM_PCIE0_PF13_BAR0_64BIT 0 CPM_PCIE0_PF13_BAR0_ENABLED 0 CPM_PCIE0_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR0_TYPE Memory CPM_PCIE0_PF13_BAR1_64BIT 0 CPM_PCIE0_PF13_BAR1_ENABLED 0 CPM_PCIE0_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR1_TYPE Memory CPM_PCIE0_PF13_BAR2_64BIT 0 CPM_PCIE0_PF13_BAR2_ENABLED 0 CPM_PCIE0_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR2_TYPE Memory CPM_PCIE0_PF13_BAR3_64BIT 0 CPM_PCIE0_PF13_BAR3_ENABLED 0 CPM_PCIE0_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR3_TYPE Memory CPM_PCIE0_PF13_BAR4_64BIT 0 CPM_PCIE0_PF13_BAR4_ENABLED 0 CPM_PCIE0_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR4_TYPE Memory CPM_PCIE0_PF13_BAR5_64BIT 0 CPM_PCIE0_PF13_BAR5_ENABLED 0 CPM_PCIE0_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF13_BAR5_TYPE Memory CPM_PCIE0_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF13_BASE_CLASS_VALUE 05 CPM_PCIE0_PF13_CAPABILITY_POINTER 80 CPM_PCIE0_PF13_CFG_DEV_ID 0 CPM_PCIE0_PF13_CFG_REV_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_ID 0 CPM_PCIE0_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF13_CLASS_CODE 0x058000 CPM_PCIE0_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF13_INTERFACE_VALUE 00 CPM_PCIE0_PF13_INTERRUPT_PIN NONE CPM_PCIE0_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF13_MSIX_ENABLED 1 CPM_PCIE0_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF13_MSI_ENABLED 0 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF13_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF13_SRIOV_CAP_VER 1 CPM_PCIE0_PF13_SRIOV_FIRST_VF_OFFSET 43 CPM_PCIE0_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE0_PF13_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF13_SUB_CLASS_VALUE 80 CPM_PCIE0_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF13_VEND_ID 10EE CPM_PCIE0_PF14_BAR0_64BIT 0 CPM_PCIE0_PF14_BAR0_ENABLED 0 CPM_PCIE0_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR0_TYPE Memory CPM_PCIE0_PF14_BAR1_64BIT 0 CPM_PCIE0_PF14_BAR1_ENABLED 0 CPM_PCIE0_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR1_TYPE Memory CPM_PCIE0_PF14_BAR2_64BIT 0 CPM_PCIE0_PF14_BAR2_ENABLED 0 CPM_PCIE0_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR2_TYPE Memory CPM_PCIE0_PF14_BAR3_64BIT 0 CPM_PCIE0_PF14_BAR3_ENABLED 0 CPM_PCIE0_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR3_TYPE Memory CPM_PCIE0_PF14_BAR4_64BIT 0 CPM_PCIE0_PF14_BAR4_ENABLED 0 CPM_PCIE0_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR4_TYPE Memory CPM_PCIE0_PF14_BAR5_64BIT 0 CPM_PCIE0_PF14_BAR5_ENABLED 0 CPM_PCIE0_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF14_BAR5_TYPE Memory CPM_PCIE0_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF14_BASE_CLASS_VALUE 05 CPM_PCIE0_PF14_CAPABILITY_POINTER 80 CPM_PCIE0_PF14_CFG_DEV_ID 0 CPM_PCIE0_PF14_CFG_REV_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_ID 0 CPM_PCIE0_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF14_CLASS_CODE 0x058000 CPM_PCIE0_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF14_INTERFACE_VALUE 00 CPM_PCIE0_PF14_INTERRUPT_PIN NONE CPM_PCIE0_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF14_MSIX_ENABLED 1 CPM_PCIE0_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF14_MSI_ENABLED 0 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF14_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF14_SRIOV_CAP_VER 1 CPM_PCIE0_PF14_SRIOV_FIRST_VF_OFFSET 46 CPM_PCIE0_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE0_PF14_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF14_SUB_CLASS_VALUE 80 CPM_PCIE0_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF14_VEND_ID 10EE CPM_PCIE0_PF15_BAR0_64BIT 0 CPM_PCIE0_PF15_BAR0_ENABLED 0 CPM_PCIE0_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR0_TYPE Memory CPM_PCIE0_PF15_BAR1_64BIT 0 CPM_PCIE0_PF15_BAR1_ENABLED 0 CPM_PCIE0_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR1_TYPE Memory CPM_PCIE0_PF15_BAR2_64BIT 0 CPM_PCIE0_PF15_BAR2_ENABLED 0 CPM_PCIE0_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR2_TYPE Memory CPM_PCIE0_PF15_BAR3_64BIT 0 CPM_PCIE0_PF15_BAR3_ENABLED 0 CPM_PCIE0_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR3_TYPE Memory CPM_PCIE0_PF15_BAR4_64BIT 0 CPM_PCIE0_PF15_BAR4_ENABLED 0 CPM_PCIE0_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR4_TYPE Memory CPM_PCIE0_PF15_BAR5_64BIT 0 CPM_PCIE0_PF15_BAR5_ENABLED 0 CPM_PCIE0_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF15_BAR5_TYPE Memory CPM_PCIE0_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF15_BASE_CLASS_VALUE 05 CPM_PCIE0_PF15_CAPABILITY_POINTER 80 CPM_PCIE0_PF15_CFG_DEV_ID 0 CPM_PCIE0_PF15_CFG_REV_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_ID 0 CPM_PCIE0_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF15_CLASS_CODE 0x058000 CPM_PCIE0_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF15_INTERFACE_VALUE 00 CPM_PCIE0_PF15_INTERRUPT_PIN NONE CPM_PCIE0_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF15_MSIX_ENABLED 1 CPM_PCIE0_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF15_MSI_ENABLED 0 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF15_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF15_SRIOV_CAP_VER 1 CPM_PCIE0_PF15_SRIOV_FIRST_VF_OFFSET 49 CPM_PCIE0_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE0_PF15_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF15_SUB_CLASS_VALUE 80 CPM_PCIE0_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF15_VEND_ID 10EE CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 1 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 1 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 1 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF4_BAR0_64BIT 0 CPM_PCIE0_PF4_BAR0_ENABLED 0 CPM_PCIE0_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR0_TYPE Memory CPM_PCIE0_PF4_BAR1_64BIT 0 CPM_PCIE0_PF4_BAR1_ENABLED 0 CPM_PCIE0_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR1_TYPE Memory CPM_PCIE0_PF4_BAR2_64BIT 0 CPM_PCIE0_PF4_BAR2_ENABLED 0 CPM_PCIE0_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR2_TYPE Memory CPM_PCIE0_PF4_BAR3_64BIT 0 CPM_PCIE0_PF4_BAR3_ENABLED 0 CPM_PCIE0_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR3_TYPE Memory CPM_PCIE0_PF4_BAR4_64BIT 0 CPM_PCIE0_PF4_BAR4_ENABLED 0 CPM_PCIE0_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR4_TYPE Memory CPM_PCIE0_PF4_BAR5_64BIT 0 CPM_PCIE0_PF4_BAR5_ENABLED 0 CPM_PCIE0_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF4_BAR5_TYPE Memory CPM_PCIE0_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF4_BASE_CLASS_VALUE 05 CPM_PCIE0_PF4_CAPABILITY_POINTER 80 CPM_PCIE0_PF4_CFG_DEV_ID 0 CPM_PCIE0_PF4_CFG_REV_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_ID 0 CPM_PCIE0_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF4_CLASS_CODE 0x058000 CPM_PCIE0_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF4_INTERFACE_VALUE 00 CPM_PCIE0_PF4_INTERRUPT_PIN NONE CPM_PCIE0_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF4_MSIX_ENABLED 1 CPM_PCIE0_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF4_MSI_ENABLED 0 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF4_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF4_SRIOV_CAP_VER 1 CPM_PCIE0_PF4_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE0_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE0_PF4_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF4_SUB_CLASS_VALUE 80 CPM_PCIE0_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF4_VEND_ID 10EE CPM_PCIE0_PF5_BAR0_64BIT 0 CPM_PCIE0_PF5_BAR0_ENABLED 0 CPM_PCIE0_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR0_TYPE Memory CPM_PCIE0_PF5_BAR1_64BIT 0 CPM_PCIE0_PF5_BAR1_ENABLED 0 CPM_PCIE0_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR1_TYPE Memory CPM_PCIE0_PF5_BAR2_64BIT 0 CPM_PCIE0_PF5_BAR2_ENABLED 0 CPM_PCIE0_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR2_TYPE Memory CPM_PCIE0_PF5_BAR3_64BIT 0 CPM_PCIE0_PF5_BAR3_ENABLED 0 CPM_PCIE0_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR3_TYPE Memory CPM_PCIE0_PF5_BAR4_64BIT 0 CPM_PCIE0_PF5_BAR4_ENABLED 0 CPM_PCIE0_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR4_TYPE Memory CPM_PCIE0_PF5_BAR5_64BIT 0 CPM_PCIE0_PF5_BAR5_ENABLED 0 CPM_PCIE0_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF5_BAR5_TYPE Memory CPM_PCIE0_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF5_BASE_CLASS_VALUE 05 CPM_PCIE0_PF5_CAPABILITY_POINTER 80 CPM_PCIE0_PF5_CFG_DEV_ID 0 CPM_PCIE0_PF5_CFG_REV_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_ID 0 CPM_PCIE0_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF5_CLASS_CODE 0x058000 CPM_PCIE0_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF5_INTERFACE_VALUE 00 CPM_PCIE0_PF5_INTERRUPT_PIN NONE CPM_PCIE0_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF5_MSIX_ENABLED 1 CPM_PCIE0_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF5_MSI_ENABLED 0 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF5_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF5_SRIOV_CAP_VER 1 CPM_PCIE0_PF5_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE0_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE0_PF5_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF5_SUB_CLASS_VALUE 80 CPM_PCIE0_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF5_VEND_ID 10EE CPM_PCIE0_PF6_BAR0_64BIT 0 CPM_PCIE0_PF6_BAR0_ENABLED 0 CPM_PCIE0_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR0_TYPE Memory CPM_PCIE0_PF6_BAR1_64BIT 0 CPM_PCIE0_PF6_BAR1_ENABLED 0 CPM_PCIE0_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR1_TYPE Memory CPM_PCIE0_PF6_BAR2_64BIT 0 CPM_PCIE0_PF6_BAR2_ENABLED 0 CPM_PCIE0_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR2_TYPE Memory CPM_PCIE0_PF6_BAR3_64BIT 0 CPM_PCIE0_PF6_BAR3_ENABLED 0 CPM_PCIE0_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR3_TYPE Memory CPM_PCIE0_PF6_BAR4_64BIT 0 CPM_PCIE0_PF6_BAR4_ENABLED 0 CPM_PCIE0_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR4_TYPE Memory CPM_PCIE0_PF6_BAR5_64BIT 0 CPM_PCIE0_PF6_BAR5_ENABLED 0 CPM_PCIE0_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF6_BAR5_TYPE Memory CPM_PCIE0_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF6_BASE_CLASS_VALUE 05 CPM_PCIE0_PF6_CAPABILITY_POINTER 80 CPM_PCIE0_PF6_CFG_DEV_ID 0 CPM_PCIE0_PF6_CFG_REV_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_ID 0 CPM_PCIE0_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF6_CLASS_CODE 0x058000 CPM_PCIE0_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF6_INTERFACE_VALUE 00 CPM_PCIE0_PF6_INTERRUPT_PIN NONE CPM_PCIE0_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF6_MSIX_ENABLED 1 CPM_PCIE0_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF6_MSI_ENABLED 0 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF6_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF6_SRIOV_CAP_VER 1 CPM_PCIE0_PF6_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE0_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE0_PF6_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF6_SUB_CLASS_VALUE 80 CPM_PCIE0_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF6_VEND_ID 10EE CPM_PCIE0_PF7_BAR0_64BIT 0 CPM_PCIE0_PF7_BAR0_ENABLED 0 CPM_PCIE0_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR0_TYPE Memory CPM_PCIE0_PF7_BAR1_64BIT 0 CPM_PCIE0_PF7_BAR1_ENABLED 0 CPM_PCIE0_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR1_TYPE Memory CPM_PCIE0_PF7_BAR2_64BIT 0 CPM_PCIE0_PF7_BAR2_ENABLED 0 CPM_PCIE0_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR2_TYPE Memory CPM_PCIE0_PF7_BAR3_64BIT 0 CPM_PCIE0_PF7_BAR3_ENABLED 0 CPM_PCIE0_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR3_TYPE Memory CPM_PCIE0_PF7_BAR4_64BIT 0 CPM_PCIE0_PF7_BAR4_ENABLED 0 CPM_PCIE0_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR4_TYPE Memory CPM_PCIE0_PF7_BAR5_64BIT 0 CPM_PCIE0_PF7_BAR5_ENABLED 0 CPM_PCIE0_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF7_BAR5_TYPE Memory CPM_PCIE0_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF7_BASE_CLASS_VALUE 05 CPM_PCIE0_PF7_CAPABILITY_POINTER 80 CPM_PCIE0_PF7_CFG_DEV_ID 0 CPM_PCIE0_PF7_CFG_REV_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_ID 0 CPM_PCIE0_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF7_CLASS_CODE 0x058000 CPM_PCIE0_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF7_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF7_INTERFACE_VALUE 00 CPM_PCIE0_PF7_INTERRUPT_PIN NONE CPM_PCIE0_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF7_MSIX_ENABLED 1 CPM_PCIE0_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF7_MSI_ENABLED 0 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF7_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF7_SRIOV_CAP_VER 1 CPM_PCIE0_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE0_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE0_PF7_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF7_SUB_CLASS_VALUE 80 CPM_PCIE0_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF7_VEND_ID 10EE CPM_PCIE0_PF8_BAR0_64BIT 0 CPM_PCIE0_PF8_BAR0_ENABLED 0 CPM_PCIE0_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR0_TYPE Memory CPM_PCIE0_PF8_BAR1_64BIT 0 CPM_PCIE0_PF8_BAR1_ENABLED 0 CPM_PCIE0_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR1_TYPE Memory CPM_PCIE0_PF8_BAR2_64BIT 0 CPM_PCIE0_PF8_BAR2_ENABLED 0 CPM_PCIE0_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR2_TYPE Memory CPM_PCIE0_PF8_BAR3_64BIT 0 CPM_PCIE0_PF8_BAR3_ENABLED 0 CPM_PCIE0_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR3_TYPE Memory CPM_PCIE0_PF8_BAR4_64BIT 0 CPM_PCIE0_PF8_BAR4_ENABLED 0 CPM_PCIE0_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR4_TYPE Memory CPM_PCIE0_PF8_BAR5_64BIT 0 CPM_PCIE0_PF8_BAR5_ENABLED 0 CPM_PCIE0_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF8_BAR5_TYPE Memory CPM_PCIE0_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF8_BASE_CLASS_VALUE 05 CPM_PCIE0_PF8_CAPABILITY_POINTER 80 CPM_PCIE0_PF8_CFG_DEV_ID 0 CPM_PCIE0_PF8_CFG_REV_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_ID 0 CPM_PCIE0_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF8_CLASS_CODE 0x058000 CPM_PCIE0_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF8_INTERFACE_VALUE 00 CPM_PCIE0_PF8_INTERRUPT_PIN NONE CPM_PCIE0_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF8_MSIX_ENABLED 1 CPM_PCIE0_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF8_MSI_ENABLED 0 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF8_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF8_SRIOV_CAP_VER 1 CPM_PCIE0_PF8_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE0_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE0_PF8_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF8_SUB_CLASS_VALUE 80 CPM_PCIE0_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF8_VEND_ID 10EE CPM_PCIE0_PF9_BAR0_64BIT 0 CPM_PCIE0_PF9_BAR0_ENABLED 0 CPM_PCIE0_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR0_TYPE Memory CPM_PCIE0_PF9_BAR1_64BIT 0 CPM_PCIE0_PF9_BAR1_ENABLED 0 CPM_PCIE0_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR1_TYPE Memory CPM_PCIE0_PF9_BAR2_64BIT 0 CPM_PCIE0_PF9_BAR2_ENABLED 0 CPM_PCIE0_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR2_TYPE Memory CPM_PCIE0_PF9_BAR3_64BIT 0 CPM_PCIE0_PF9_BAR3_ENABLED 0 CPM_PCIE0_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR3_TYPE Memory CPM_PCIE0_PF9_BAR4_64BIT 0 CPM_PCIE0_PF9_BAR4_ENABLED 0 CPM_PCIE0_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR4_TYPE Memory CPM_PCIE0_PF9_BAR5_64BIT 0 CPM_PCIE0_PF9_BAR5_ENABLED 0 CPM_PCIE0_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF9_BAR5_TYPE Memory CPM_PCIE0_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF9_BASE_CLASS_VALUE 05 CPM_PCIE0_PF9_CAPABILITY_POINTER 80 CPM_PCIE0_PF9_CFG_DEV_ID 0 CPM_PCIE0_PF9_CFG_REV_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_ID 0 CPM_PCIE0_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE0_PF9_CLASS_CODE 0x058000 CPM_PCIE0_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF9_INTERFACE_VALUE 00 CPM_PCIE0_PF9_INTERRUPT_PIN NONE CPM_PCIE0_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF9_MSIX_ENABLED 1 CPM_PCIE0_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF9_MSI_ENABLED 0 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE0_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF9_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF9_SRIOV_CAP_VER 1 CPM_PCIE0_PF9_SRIOV_FIRST_VF_OFFSET 31 CPM_PCIE0_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE0_PF9_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF9_SUB_CLASS_VALUE 80 CPM_PCIE0_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF9_VEND_ID 10EE CPM_PCIE0_PFx_MSI_ENABLED 16 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_FABDEMUX_OPT 0 CPM_PCIE0_QDMA_MULTQ_MAX 4095 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_RC_STRADDLE_SIZE None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_RQ_STRADDLE_SIZE None CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TOTAL_WINDOWS 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 250_MHz CPM_PCIE0_USER_CLK_FREQ 500_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG10_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG10_MSIX_ENABLED 0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG11_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG11_MSIX_ENABLED 0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG12_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG12_MSIX_ENABLED 0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG13_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG13_MSIX_ENABLED 0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG14_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG14_MSIX_ENABLED 0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG15_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG15_MSIX_ENABLED 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG4_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG4_MSIX_ENABLED 0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG5_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG5_MSIX_ENABLED 0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG6_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG6_MSIX_ENABLED 0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG7_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG7_MSIX_ENABLED 0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG8_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG8_MSIX_ENABLED 0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG9_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_VFG9_MSIX_ENABLED 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ALL_VFS 64 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_H 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_0_L 0xE8000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_H 0x00000007 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_1_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_H 0x000000A0 CPM_PCIE1_AXIBAR2PCIE_BASEADDR_2_L 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_0 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_1 0x00000000 CPM_PCIE1_AXIBAR2PCIE_FIELDS_2 0x00000000 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CC_STRADDLE_SIZE None CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE1_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CQ_STRADDLE_SIZE None CPM_PCIE1_DMA_DATA_WIDTH 256bits CPM_PCIE1_DMA_ENABLE_SECURE 0 CPM_PCIE1_DMA_INTF AXI4 CPM_PCIE1_DMA_MASK 256bits CPM_PCIE1_DMA_METERING_ENABLE 1 CPM_PCIE1_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE1_DMA_ROOT_PORT 0 CPM_PCIE1_DPLL_INT_DIVOUT 2 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_CFG_SPACE_MODE None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN2 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 2 CPM_PCIE1_MAILBOX_ENABLE 0 CPM_PCIE1_MAX_LINK_SPEED 8.0_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE1_MODES None CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE1_MSI_X_OPTIONS MSI-X_External CPM_PCIE1_NUM_USR_IRQ 1 CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PCIE_REGION_0_EN 0 CPM_PCIE1_PCIE_REGION_0_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_0_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_0_SIZE 4 CPM_PCIE1_PCIE_REGION_1_EN 0 CPM_PCIE1_PCIE_REGION_1_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_1_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_1_SIZE 4 CPM_PCIE1_PCIE_REGION_2_EN 0 CPM_PCIE1_PCIE_REGION_2_NUM_WINDOW 0 CPM_PCIE1_PCIE_REGION_2_SCALE Kilobytes CPM_PCIE1_PCIE_REGION_2_SIZE 4 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR0_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR1_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR1_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR1_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR1_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR2_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR2_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR3_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR3_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR3_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR3_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR4_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR4_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR4_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_64BIT 0 CPM_PCIE1_PF0_BAR5_BRIDGE_AXCACHE 1 CPM_PCIE1_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR5_BRIDGE_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE1_PF0_BAR5_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF0_BAR5_XDMA_AXCACHE 1 CPM_PCIE1_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF0_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_XDMA_64BIT 0 CPM_PCIE1_PF0_XDMA_ENABLED 0 CPM_PCIE1_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_XDMA_SCALE Kilobytes CPM_PCIE1_PF0_XDMA_SIZE 128 CPM_PCIE1_PF10_BAR0_64BIT 0 CPM_PCIE1_PF10_BAR0_ENABLED 0 CPM_PCIE1_PF10_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR0_TYPE Memory CPM_PCIE1_PF10_BAR1_64BIT 0 CPM_PCIE1_PF10_BAR1_ENABLED 0 CPM_PCIE1_PF10_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR1_TYPE Memory CPM_PCIE1_PF10_BAR2_64BIT 0 CPM_PCIE1_PF10_BAR2_ENABLED 0 CPM_PCIE1_PF10_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR2_TYPE Memory CPM_PCIE1_PF10_BAR3_64BIT 0 CPM_PCIE1_PF10_BAR3_ENABLED 0 CPM_PCIE1_PF10_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR3_TYPE Memory CPM_PCIE1_PF10_BAR4_64BIT 0 CPM_PCIE1_PF10_BAR4_ENABLED 0 CPM_PCIE1_PF10_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR4_TYPE Memory CPM_PCIE1_PF10_BAR5_64BIT 0 CPM_PCIE1_PF10_BAR5_ENABLED 0 CPM_PCIE1_PF10_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF10_BAR5_TYPE Memory CPM_PCIE1_PF10_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF10_BASE_CLASS_VALUE 05 CPM_PCIE1_PF10_CAPABILITY_POINTER 80 CPM_PCIE1_PF10_CFG_DEV_ID 0 CPM_PCIE1_PF10_CFG_REV_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_ID 0 CPM_PCIE1_PF10_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF10_CLASS_CODE 0x058000 CPM_PCIE1_PF10_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF10_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF10_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF10_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF10_INTERFACE_VALUE 00 CPM_PCIE1_PF10_INTERRUPT_PIN NONE CPM_PCIE1_PF10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF10_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF10_MSIX_ENABLED 1 CPM_PCIE1_PF10_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF10_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF10_MSI_ENABLED 0 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF10_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF10_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF10_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF10_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF10_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF10_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF10_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF10_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF10_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF10_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF10_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF10_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF10_SRIOV_CAP_VER 1 CPM_PCIE1_PF10_SRIOV_FIRST_VF_OFFSET 34 CPM_PCIE1_PF10_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF10_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF10_SRIOV_VF_DEVICE_ID CA3F CPM_PCIE1_PF10_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF10_SUB_CLASS_VALUE 80 CPM_PCIE1_PF10_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF10_VEND_ID 10EE CPM_PCIE1_PF11_BAR0_64BIT 0 CPM_PCIE1_PF11_BAR0_ENABLED 0 CPM_PCIE1_PF11_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR0_TYPE Memory CPM_PCIE1_PF11_BAR1_64BIT 0 CPM_PCIE1_PF11_BAR1_ENABLED 0 CPM_PCIE1_PF11_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR1_TYPE Memory CPM_PCIE1_PF11_BAR2_64BIT 0 CPM_PCIE1_PF11_BAR2_ENABLED 0 CPM_PCIE1_PF11_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR2_TYPE Memory CPM_PCIE1_PF11_BAR3_64BIT 0 CPM_PCIE1_PF11_BAR3_ENABLED 0 CPM_PCIE1_PF11_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR3_TYPE Memory CPM_PCIE1_PF11_BAR4_64BIT 0 CPM_PCIE1_PF11_BAR4_ENABLED 0 CPM_PCIE1_PF11_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR4_TYPE Memory CPM_PCIE1_PF11_BAR5_64BIT 0 CPM_PCIE1_PF11_BAR5_ENABLED 0 CPM_PCIE1_PF11_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF11_BAR5_TYPE Memory CPM_PCIE1_PF11_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF11_BASE_CLASS_VALUE 05 CPM_PCIE1_PF11_CAPABILITY_POINTER 80 CPM_PCIE1_PF11_CFG_DEV_ID 0 CPM_PCIE1_PF11_CFG_REV_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_ID 0 CPM_PCIE1_PF11_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF11_CLASS_CODE 0x058000 CPM_PCIE1_PF11_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF11_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF11_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF11_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF11_INTERFACE_VALUE 00 CPM_PCIE1_PF11_INTERRUPT_PIN NONE CPM_PCIE1_PF11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF11_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF11_MSIX_ENABLED 1 CPM_PCIE1_PF11_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF11_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF11_MSI_ENABLED 0 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF11_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF11_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF11_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF11_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF11_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF11_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF11_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF11_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF11_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF11_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF11_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF11_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF11_SRIOV_CAP_VER 1 CPM_PCIE1_PF11_SRIOV_FIRST_VF_OFFSET 37 CPM_PCIE1_PF11_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF11_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF11_SRIOV_VF_DEVICE_ID CB3F CPM_PCIE1_PF11_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF11_SUB_CLASS_VALUE 80 CPM_PCIE1_PF11_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF11_VEND_ID 10EE CPM_PCIE1_PF12_BAR0_64BIT 0 CPM_PCIE1_PF12_BAR0_ENABLED 0 CPM_PCIE1_PF12_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR0_TYPE Memory CPM_PCIE1_PF12_BAR1_64BIT 0 CPM_PCIE1_PF12_BAR1_ENABLED 0 CPM_PCIE1_PF12_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR1_TYPE Memory CPM_PCIE1_PF12_BAR2_64BIT 0 CPM_PCIE1_PF12_BAR2_ENABLED 0 CPM_PCIE1_PF12_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR2_TYPE Memory CPM_PCIE1_PF12_BAR3_64BIT 0 CPM_PCIE1_PF12_BAR3_ENABLED 0 CPM_PCIE1_PF12_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR3_TYPE Memory CPM_PCIE1_PF12_BAR4_64BIT 0 CPM_PCIE1_PF12_BAR4_ENABLED 0 CPM_PCIE1_PF12_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR4_TYPE Memory CPM_PCIE1_PF12_BAR5_64BIT 0 CPM_PCIE1_PF12_BAR5_ENABLED 0 CPM_PCIE1_PF12_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF12_BAR5_TYPE Memory CPM_PCIE1_PF12_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF12_BASE_CLASS_VALUE 05 CPM_PCIE1_PF12_CAPABILITY_POINTER 80 CPM_PCIE1_PF12_CFG_DEV_ID 0 CPM_PCIE1_PF12_CFG_REV_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_ID 0 CPM_PCIE1_PF12_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF12_CLASS_CODE 0x058000 CPM_PCIE1_PF12_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF12_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF12_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF12_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF12_INTERFACE_VALUE 00 CPM_PCIE1_PF12_INTERRUPT_PIN NONE CPM_PCIE1_PF12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF12_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF12_MSIX_ENABLED 1 CPM_PCIE1_PF12_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF12_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF12_MSI_ENABLED 0 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF12_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF12_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF12_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF12_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF12_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF12_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF12_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF12_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF12_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF12_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF12_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF12_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF12_SRIOV_CAP_VER 1 CPM_PCIE1_PF12_SRIOV_FIRST_VF_OFFSET 40 CPM_PCIE1_PF12_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF12_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF12_SRIOV_VF_DEVICE_ID CC3F CPM_PCIE1_PF12_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF12_SUB_CLASS_VALUE 80 CPM_PCIE1_PF12_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF12_VEND_ID 10EE CPM_PCIE1_PF13_BAR0_64BIT 0 CPM_PCIE1_PF13_BAR0_ENABLED 0 CPM_PCIE1_PF13_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR0_TYPE Memory CPM_PCIE1_PF13_BAR1_64BIT 0 CPM_PCIE1_PF13_BAR1_ENABLED 0 CPM_PCIE1_PF13_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR1_TYPE Memory CPM_PCIE1_PF13_BAR2_64BIT 0 CPM_PCIE1_PF13_BAR2_ENABLED 0 CPM_PCIE1_PF13_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR2_TYPE Memory CPM_PCIE1_PF13_BAR3_64BIT 0 CPM_PCIE1_PF13_BAR3_ENABLED 0 CPM_PCIE1_PF13_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR3_TYPE Memory CPM_PCIE1_PF13_BAR4_64BIT 0 CPM_PCIE1_PF13_BAR4_ENABLED 0 CPM_PCIE1_PF13_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR4_TYPE Memory CPM_PCIE1_PF13_BAR5_64BIT 0 CPM_PCIE1_PF13_BAR5_ENABLED 0 CPM_PCIE1_PF13_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF13_BAR5_TYPE Memory CPM_PCIE1_PF13_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF13_BASE_CLASS_VALUE 05 CPM_PCIE1_PF13_CAPABILITY_POINTER 80 CPM_PCIE1_PF13_CFG_DEV_ID 0 CPM_PCIE1_PF13_CFG_REV_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_ID 0 CPM_PCIE1_PF13_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF13_CLASS_CODE 0x058000 CPM_PCIE1_PF13_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF13_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF13_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF13_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF13_INTERFACE_VALUE 00 CPM_PCIE1_PF13_INTERRUPT_PIN NONE CPM_PCIE1_PF13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF13_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF13_MSIX_ENABLED 1 CPM_PCIE1_PF13_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF13_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF13_MSI_ENABLED 0 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF13_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF13_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF13_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF13_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF13_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF13_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF13_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF13_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF13_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF13_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF13_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF13_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF13_SRIOV_CAP_VER 1 CPM_PCIE1_PF13_SRIOV_FIRST_VF_OFFSET 43 CPM_PCIE1_PF13_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF13_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF13_SRIOV_VF_DEVICE_ID CD3F CPM_PCIE1_PF13_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF13_SUB_CLASS_VALUE 80 CPM_PCIE1_PF13_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF13_VEND_ID 10EE CPM_PCIE1_PF14_BAR0_64BIT 0 CPM_PCIE1_PF14_BAR0_ENABLED 0 CPM_PCIE1_PF14_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR0_TYPE Memory CPM_PCIE1_PF14_BAR1_64BIT 0 CPM_PCIE1_PF14_BAR1_ENABLED 0 CPM_PCIE1_PF14_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR1_TYPE Memory CPM_PCIE1_PF14_BAR2_64BIT 0 CPM_PCIE1_PF14_BAR2_ENABLED 0 CPM_PCIE1_PF14_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR2_TYPE Memory CPM_PCIE1_PF14_BAR3_64BIT 0 CPM_PCIE1_PF14_BAR3_ENABLED 0 CPM_PCIE1_PF14_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR3_TYPE Memory CPM_PCIE1_PF14_BAR4_64BIT 0 CPM_PCIE1_PF14_BAR4_ENABLED 0 CPM_PCIE1_PF14_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR4_TYPE Memory CPM_PCIE1_PF14_BAR5_64BIT 0 CPM_PCIE1_PF14_BAR5_ENABLED 0 CPM_PCIE1_PF14_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF14_BAR5_TYPE Memory CPM_PCIE1_PF14_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF14_BASE_CLASS_VALUE 05 CPM_PCIE1_PF14_CAPABILITY_POINTER 80 CPM_PCIE1_PF14_CFG_DEV_ID 0 CPM_PCIE1_PF14_CFG_REV_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_ID 0 CPM_PCIE1_PF14_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF14_CLASS_CODE 0x058000 CPM_PCIE1_PF14_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF14_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF14_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF14_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF14_INTERFACE_VALUE 00 CPM_PCIE1_PF14_INTERRUPT_PIN NONE CPM_PCIE1_PF14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF14_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF14_MSIX_ENABLED 1 CPM_PCIE1_PF14_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF14_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF14_MSI_ENABLED 0 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF14_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF14_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF14_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF14_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF14_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF14_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF14_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF14_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF14_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF14_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF14_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF14_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF14_SRIOV_CAP_VER 1 CPM_PCIE1_PF14_SRIOV_FIRST_VF_OFFSET 46 CPM_PCIE1_PF14_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF14_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF14_SRIOV_VF_DEVICE_ID CE3F CPM_PCIE1_PF14_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF14_SUB_CLASS_VALUE 80 CPM_PCIE1_PF14_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF14_VEND_ID 10EE CPM_PCIE1_PF15_BAR0_64BIT 0 CPM_PCIE1_PF15_BAR0_ENABLED 0 CPM_PCIE1_PF15_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR0_TYPE Memory CPM_PCIE1_PF15_BAR1_64BIT 0 CPM_PCIE1_PF15_BAR1_ENABLED 0 CPM_PCIE1_PF15_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR1_TYPE Memory CPM_PCIE1_PF15_BAR2_64BIT 0 CPM_PCIE1_PF15_BAR2_ENABLED 0 CPM_PCIE1_PF15_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR2_TYPE Memory CPM_PCIE1_PF15_BAR3_64BIT 0 CPM_PCIE1_PF15_BAR3_ENABLED 0 CPM_PCIE1_PF15_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR3_TYPE Memory CPM_PCIE1_PF15_BAR4_64BIT 0 CPM_PCIE1_PF15_BAR4_ENABLED 0 CPM_PCIE1_PF15_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR4_TYPE Memory CPM_PCIE1_PF15_BAR5_64BIT 0 CPM_PCIE1_PF15_BAR5_ENABLED 0 CPM_PCIE1_PF15_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF15_BAR5_TYPE Memory CPM_PCIE1_PF15_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF15_BASE_CLASS_VALUE 05 CPM_PCIE1_PF15_CAPABILITY_POINTER 80 CPM_PCIE1_PF15_CFG_DEV_ID 0 CPM_PCIE1_PF15_CFG_REV_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_ID 0 CPM_PCIE1_PF15_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF15_CLASS_CODE 0x058000 CPM_PCIE1_PF15_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF15_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF15_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF15_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF15_INTERFACE_VALUE 00 CPM_PCIE1_PF15_INTERRUPT_PIN NONE CPM_PCIE1_PF15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF15_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF15_MSIX_ENABLED 1 CPM_PCIE1_PF15_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF15_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF15_MSI_ENABLED 0 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF15_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF15_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF15_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF15_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF15_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF15_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF15_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF15_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF15_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF15_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF15_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF15_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF15_SRIOV_CAP_VER 1 CPM_PCIE1_PF15_SRIOV_FIRST_VF_OFFSET 49 CPM_PCIE1_PF15_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF15_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF15_SRIOV_VF_DEVICE_ID CF3F CPM_PCIE1_PF15_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF15_SUB_CLASS_VALUE 80 CPM_PCIE1_PF15_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF15_VEND_ID 10EE CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_ENABLED 0 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 4 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR1_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR3_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR4_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF1_BAR5_XDMA_AXCACHE 1 CPM_PCIE1_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF1_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF1_XDMA_64BIT 0 CPM_PCIE1_PF1_XDMA_ENABLED 0 CPM_PCIE1_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_XDMA_SCALE Kilobytes CPM_PCIE1_PF1_XDMA_SIZE 128 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_ENABLED 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 4 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR1_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR2_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR3_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR4_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF2_BAR5_XDMA_AXCACHE 1 CPM_PCIE1_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF2_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF2_XDMA_64BIT 0 CPM_PCIE1_PF2_XDMA_ENABLED 0 CPM_PCIE1_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF2_XDMA_SCALE Kilobytes CPM_PCIE1_PF2_XDMA_SIZE 128 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_ENABLED 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 4 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR0_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR0_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR1_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR1_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR2_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR2_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR3_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR3_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR4_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR4_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE1_PF3_BAR5_XDMA_AXCACHE 1 CPM_PCIE1_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE1_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE1_PF3_BAR5_XDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PF3_XDMA_64BIT 0 CPM_PCIE1_PF3_XDMA_ENABLED 0 CPM_PCIE1_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE1_PF3_XDMA_SCALE Kilobytes CPM_PCIE1_PF3_XDMA_SIZE 128 CPM_PCIE1_PF4_BAR0_64BIT 0 CPM_PCIE1_PF4_BAR0_ENABLED 0 CPM_PCIE1_PF4_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR0_TYPE Memory CPM_PCIE1_PF4_BAR1_64BIT 0 CPM_PCIE1_PF4_BAR1_ENABLED 0 CPM_PCIE1_PF4_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR1_TYPE Memory CPM_PCIE1_PF4_BAR2_64BIT 0 CPM_PCIE1_PF4_BAR2_ENABLED 0 CPM_PCIE1_PF4_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR2_TYPE Memory CPM_PCIE1_PF4_BAR3_64BIT 0 CPM_PCIE1_PF4_BAR3_ENABLED 0 CPM_PCIE1_PF4_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR3_TYPE Memory CPM_PCIE1_PF4_BAR4_64BIT 0 CPM_PCIE1_PF4_BAR4_ENABLED 0 CPM_PCIE1_PF4_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR4_TYPE Memory CPM_PCIE1_PF4_BAR5_64BIT 0 CPM_PCIE1_PF4_BAR5_ENABLED 0 CPM_PCIE1_PF4_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF4_BAR5_TYPE Memory CPM_PCIE1_PF4_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF4_BASE_CLASS_VALUE 05 CPM_PCIE1_PF4_CAPABILITY_POINTER 80 CPM_PCIE1_PF4_CFG_DEV_ID 0 CPM_PCIE1_PF4_CFG_REV_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_ID 0 CPM_PCIE1_PF4_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF4_CLASS_CODE 0x058000 CPM_PCIE1_PF4_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF4_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF4_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF4_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF4_INTERFACE_VALUE 00 CPM_PCIE1_PF4_INTERRUPT_PIN NONE CPM_PCIE1_PF4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF4_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF4_MSIX_ENABLED 1 CPM_PCIE1_PF4_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF4_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF4_MSI_ENABLED 0 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF4_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF4_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF4_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF4_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF4_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF4_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF4_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF4_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF4_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF4_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF4_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF4_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF4_SRIOV_CAP_VER 1 CPM_PCIE1_PF4_SRIOV_FIRST_VF_OFFSET 16 CPM_PCIE1_PF4_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF4_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF4_SRIOV_VF_DEVICE_ID C43F CPM_PCIE1_PF4_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF4_SUB_CLASS_VALUE 80 CPM_PCIE1_PF4_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF4_VEND_ID 10EE CPM_PCIE1_PF5_BAR0_64BIT 0 CPM_PCIE1_PF5_BAR0_ENABLED 0 CPM_PCIE1_PF5_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR0_TYPE Memory CPM_PCIE1_PF5_BAR1_64BIT 0 CPM_PCIE1_PF5_BAR1_ENABLED 0 CPM_PCIE1_PF5_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR1_TYPE Memory CPM_PCIE1_PF5_BAR2_64BIT 0 CPM_PCIE1_PF5_BAR2_ENABLED 0 CPM_PCIE1_PF5_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR2_TYPE Memory CPM_PCIE1_PF5_BAR3_64BIT 0 CPM_PCIE1_PF5_BAR3_ENABLED 0 CPM_PCIE1_PF5_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR3_TYPE Memory CPM_PCIE1_PF5_BAR4_64BIT 0 CPM_PCIE1_PF5_BAR4_ENABLED 0 CPM_PCIE1_PF5_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR4_TYPE Memory CPM_PCIE1_PF5_BAR5_64BIT 0 CPM_PCIE1_PF5_BAR5_ENABLED 0 CPM_PCIE1_PF5_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF5_BAR5_TYPE Memory CPM_PCIE1_PF5_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF5_BASE_CLASS_VALUE 05 CPM_PCIE1_PF5_CAPABILITY_POINTER 80 CPM_PCIE1_PF5_CFG_DEV_ID 0 CPM_PCIE1_PF5_CFG_REV_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_ID 0 CPM_PCIE1_PF5_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF5_CLASS_CODE 0x058000 CPM_PCIE1_PF5_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF5_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF5_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF5_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF5_INTERFACE_VALUE 00 CPM_PCIE1_PF5_INTERRUPT_PIN NONE CPM_PCIE1_PF5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF5_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF5_MSIX_ENABLED 1 CPM_PCIE1_PF5_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF5_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF5_MSI_ENABLED 0 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF5_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF5_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF5_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF5_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF5_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF5_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF5_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF5_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF5_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF5_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF5_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF5_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF5_SRIOV_CAP_VER 1 CPM_PCIE1_PF5_SRIOV_FIRST_VF_OFFSET 19 CPM_PCIE1_PF5_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF5_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF5_SRIOV_VF_DEVICE_ID C53F CPM_PCIE1_PF5_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF5_SUB_CLASS_VALUE 80 CPM_PCIE1_PF5_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF5_VEND_ID 10EE CPM_PCIE1_PF6_BAR0_64BIT 0 CPM_PCIE1_PF6_BAR0_ENABLED 0 CPM_PCIE1_PF6_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR0_TYPE Memory CPM_PCIE1_PF6_BAR1_64BIT 0 CPM_PCIE1_PF6_BAR1_ENABLED 0 CPM_PCIE1_PF6_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR1_TYPE Memory CPM_PCIE1_PF6_BAR2_64BIT 0 CPM_PCIE1_PF6_BAR2_ENABLED 0 CPM_PCIE1_PF6_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR2_TYPE Memory CPM_PCIE1_PF6_BAR3_64BIT 0 CPM_PCIE1_PF6_BAR3_ENABLED 0 CPM_PCIE1_PF6_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR3_TYPE Memory CPM_PCIE1_PF6_BAR4_64BIT 0 CPM_PCIE1_PF6_BAR4_ENABLED 0 CPM_PCIE1_PF6_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR4_TYPE Memory CPM_PCIE1_PF6_BAR5_64BIT 0 CPM_PCIE1_PF6_BAR5_ENABLED 0 CPM_PCIE1_PF6_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF6_BAR5_TYPE Memory CPM_PCIE1_PF6_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF6_BASE_CLASS_VALUE 05 CPM_PCIE1_PF6_CAPABILITY_POINTER 80 CPM_PCIE1_PF6_CFG_DEV_ID 0 CPM_PCIE1_PF6_CFG_REV_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_ID 0 CPM_PCIE1_PF6_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF6_CLASS_CODE 0x058000 CPM_PCIE1_PF6_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF6_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF6_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF6_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF6_INTERFACE_VALUE 00 CPM_PCIE1_PF6_INTERRUPT_PIN NONE CPM_PCIE1_PF6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF6_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF6_MSIX_ENABLED 1 CPM_PCIE1_PF6_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF6_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF6_MSI_ENABLED 0 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF6_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF6_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF6_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF6_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF6_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF6_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF6_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF6_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF6_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF6_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF6_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF6_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF6_SRIOV_CAP_VER 1 CPM_PCIE1_PF6_SRIOV_FIRST_VF_OFFSET 22 CPM_PCIE1_PF6_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF6_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF6_SRIOV_VF_DEVICE_ID C63F CPM_PCIE1_PF6_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF6_SUB_CLASS_VALUE 80 CPM_PCIE1_PF6_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF6_VEND_ID 10EE CPM_PCIE1_PF7_BAR0_64BIT 0 CPM_PCIE1_PF7_BAR0_ENABLED 0 CPM_PCIE1_PF7_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR0_TYPE Memory CPM_PCIE1_PF7_BAR1_64BIT 0 CPM_PCIE1_PF7_BAR1_ENABLED 0 CPM_PCIE1_PF7_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR1_TYPE Memory CPM_PCIE1_PF7_BAR2_64BIT 0 CPM_PCIE1_PF7_BAR2_ENABLED 0 CPM_PCIE1_PF7_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR2_TYPE Memory CPM_PCIE1_PF7_BAR3_64BIT 0 CPM_PCIE1_PF7_BAR3_ENABLED 0 CPM_PCIE1_PF7_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR3_TYPE Memory CPM_PCIE1_PF7_BAR4_64BIT 0 CPM_PCIE1_PF7_BAR4_ENABLED 0 CPM_PCIE1_PF7_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR4_TYPE Memory CPM_PCIE1_PF7_BAR5_64BIT 0 CPM_PCIE1_PF7_BAR5_ENABLED 0 CPM_PCIE1_PF7_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF7_BAR5_TYPE Memory CPM_PCIE1_PF7_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF7_BASE_CLASS_VALUE 05 CPM_PCIE1_PF7_CAPABILITY_POINTER 80 CPM_PCIE1_PF7_CFG_DEV_ID 0 CPM_PCIE1_PF7_CFG_REV_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_ID 0 CPM_PCIE1_PF7_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF7_CLASS_CODE 0x058000 CPM_PCIE1_PF7_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF7_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF7_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF7_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF7_INTERFACE_VALUE 00 CPM_PCIE1_PF7_INTERRUPT_PIN NONE CPM_PCIE1_PF7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF7_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF7_MSIX_ENABLED 1 CPM_PCIE1_PF7_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF7_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF7_MSI_ENABLED 0 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF7_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF7_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF7_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF7_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF7_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF7_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF7_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF7_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF7_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF7_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF7_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF7_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF7_SRIOV_CAP_VER 1 CPM_PCIE1_PF7_SRIOV_FIRST_VF_OFFSET 25 CPM_PCIE1_PF7_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF7_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF7_SRIOV_VF_DEVICE_ID C73F CPM_PCIE1_PF7_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF7_SUB_CLASS_VALUE 80 CPM_PCIE1_PF7_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF7_VEND_ID 10EE CPM_PCIE1_PF8_BAR0_64BIT 0 CPM_PCIE1_PF8_BAR0_ENABLED 0 CPM_PCIE1_PF8_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR0_TYPE Memory CPM_PCIE1_PF8_BAR1_64BIT 0 CPM_PCIE1_PF8_BAR1_ENABLED 0 CPM_PCIE1_PF8_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR1_TYPE Memory CPM_PCIE1_PF8_BAR2_64BIT 0 CPM_PCIE1_PF8_BAR2_ENABLED 0 CPM_PCIE1_PF8_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR2_TYPE Memory CPM_PCIE1_PF8_BAR3_64BIT 0 CPM_PCIE1_PF8_BAR3_ENABLED 0 CPM_PCIE1_PF8_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR3_TYPE Memory CPM_PCIE1_PF8_BAR4_64BIT 0 CPM_PCIE1_PF8_BAR4_ENABLED 0 CPM_PCIE1_PF8_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR4_TYPE Memory CPM_PCIE1_PF8_BAR5_64BIT 0 CPM_PCIE1_PF8_BAR5_ENABLED 0 CPM_PCIE1_PF8_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF8_BAR5_TYPE Memory CPM_PCIE1_PF8_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF8_BASE_CLASS_VALUE 05 CPM_PCIE1_PF8_CAPABILITY_POINTER 80 CPM_PCIE1_PF8_CFG_DEV_ID 0 CPM_PCIE1_PF8_CFG_REV_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_ID 0 CPM_PCIE1_PF8_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF8_CLASS_CODE 0x058000 CPM_PCIE1_PF8_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF8_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF8_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF8_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF8_INTERFACE_VALUE 00 CPM_PCIE1_PF8_INTERRUPT_PIN NONE CPM_PCIE1_PF8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF8_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF8_MSIX_ENABLED 1 CPM_PCIE1_PF8_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF8_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF8_MSI_ENABLED 0 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF8_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF8_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF8_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF8_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF8_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF8_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF8_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF8_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF8_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF8_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF8_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF8_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF8_SRIOV_CAP_VER 1 CPM_PCIE1_PF8_SRIOV_FIRST_VF_OFFSET 28 CPM_PCIE1_PF8_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF8_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF8_SRIOV_VF_DEVICE_ID C83F CPM_PCIE1_PF8_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF8_SUB_CLASS_VALUE 80 CPM_PCIE1_PF8_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF8_VEND_ID 10EE CPM_PCIE1_PF9_BAR0_64BIT 0 CPM_PCIE1_PF9_BAR0_ENABLED 0 CPM_PCIE1_PF9_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR0_TYPE Memory CPM_PCIE1_PF9_BAR1_64BIT 0 CPM_PCIE1_PF9_BAR1_ENABLED 0 CPM_PCIE1_PF9_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR1_TYPE Memory CPM_PCIE1_PF9_BAR2_64BIT 0 CPM_PCIE1_PF9_BAR2_ENABLED 0 CPM_PCIE1_PF9_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR2_TYPE Memory CPM_PCIE1_PF9_BAR3_64BIT 0 CPM_PCIE1_PF9_BAR3_ENABLED 0 CPM_PCIE1_PF9_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR3_TYPE Memory CPM_PCIE1_PF9_BAR4_64BIT 0 CPM_PCIE1_PF9_BAR4_ENABLED 0 CPM_PCIE1_PF9_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR4_TYPE Memory CPM_PCIE1_PF9_BAR5_64BIT 0 CPM_PCIE1_PF9_BAR5_ENABLED 0 CPM_PCIE1_PF9_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_AXCACHE 1 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF9_BAR5_TYPE Memory CPM_PCIE1_PF9_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF9_BASE_CLASS_VALUE 05 CPM_PCIE1_PF9_CAPABILITY_POINTER 80 CPM_PCIE1_PF9_CFG_DEV_ID 0 CPM_PCIE1_PF9_CFG_REV_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_ID 0 CPM_PCIE1_PF9_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF9_CLASS_CODE 0x058000 CPM_PCIE1_PF9_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE1_PF9_EXPANSION_ROM_QDMA_STEERING CPM_PCIE_NOC_0 CPM_PCIE1_PF9_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF9_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF9_INTERFACE_VALUE 00 CPM_PCIE1_PF9_INTERRUPT_PIN NONE CPM_PCIE1_PF9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF9_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF9_MSIX_ENABLED 1 CPM_PCIE1_PF9_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF9_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF9_MSI_ENABLED 0 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_EXPANSION_ROM_QDMA 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE1_PF9_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE1_PF9_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF9_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR1_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR2_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR3_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR4_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF9_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF9_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF9_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF9_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF9_SRIOV_BAR5_SIZE 2 CPM_PCIE1_PF9_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF9_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF9_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF9_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF9_SRIOV_CAP_VER 1 CPM_PCIE1_PF9_SRIOV_FIRST_VF_OFFSET 31 CPM_PCIE1_PF9_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF9_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF9_SRIOV_VF_DEVICE_ID C93F CPM_PCIE1_PF9_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF9_SUB_CLASS_VALUE 80 CPM_PCIE1_PF9_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF9_VEND_ID 10EE CPM_PCIE1_PFx_MSI_ENABLED 16 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_QDMA_FABDEMUX_OPT 0 CPM_PCIE1_QDMA_MULTQ_MAX 4095 CPM_PCIE1_QDMA_PARITY_SETTINGS None CPM_PCIE1_RC_STRADDLE_SIZE None CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_RQ_STRADDLE_SIZE None CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TOTAL_WINDOWS 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Enabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT 64bit_Enabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 500_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 156.25_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 156.25_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG0_MSIX_ENABLED 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG10_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG10_MSIX_ENABLED 0 CPM_PCIE1_VFG11_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG11_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG11_MSIX_ENABLED 0 CPM_PCIE1_VFG12_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG12_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG12_MSIX_ENABLED 0 CPM_PCIE1_VFG13_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG13_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG13_MSIX_ENABLED 0 CPM_PCIE1_VFG14_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG14_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG14_MSIX_ENABLED 0 CPM_PCIE1_VFG15_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG15_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG15_MSIX_ENABLED 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG1_MSIX_ENABLED 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG2_MSIX_ENABLED 0 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG3_MSIX_ENABLED 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG4_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG4_MSIX_ENABLED 0 CPM_PCIE1_VFG5_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG5_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG5_MSIX_ENABLED 0 CPM_PCIE1_VFG6_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG6_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG6_MSIX_ENABLED 0 CPM_PCIE1_VFG7_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG7_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG7_MSIX_ENABLED 0 CPM_PCIE1_VFG8_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG8_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG8_MSIX_ENABLED 0 CPM_PCIE1_VFG9_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG9_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG9_MSIX_ENABLED 0 CPM_PCIE1_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE1_XDMA_AXI_ID_WIDTH 2 CPM_PCIE1_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE1_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE1_XDMA_EDGE_INTERRUPT 0 CPM_PCIE1_XDMA_IRQ 1 CPM_PCIE1_XDMA_PARITY_SETTINGS None CPM_PCIE1_XDMA_RNUM_CHNL 1 CPM_PCIE1_XDMA_RNUM_RIDS 2 CPM_PCIE1_XDMA_STS_PORTS 0 CPM_PCIE1_XDMA_WNUM_CHNL 1 CPM_PCIE1_XDMA_WNUM_RIDS 2 CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PERIPHERAL_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 0 CPM_PIPE_LOOPBACK_EN 0 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 0 CPM_PRESET Custom CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_REQ_AGENTS_1_L2_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_SRIOV_DMA_BAR_SIZE 256 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Enabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT 64bit_Enabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XILINX_RP_XILINX_EP 0 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_3_RSVD 0 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFCLK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_versal_cips_0_0"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="0"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="CLOCK_MODE Custom DESIGN_MODE 0 PMC_CRP_PL0_REF_CTRL_FREQMHZ 125 PS_BOARD_INTERFACE Custom PS_NUM_FABRIC_RESETS 0 PS_USE_PMCPL_CLK0 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 0 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CORE_SUBSYSTEM_LOAD 10 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 399.996002 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.334 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.332001 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.332 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 124.998749 PMC_CRP_PL0_REF_CTRL_DIVISOR0 8 PMC_CRP_PL0_REF_CTRL_FREQMHZ 125 PMC_CRP_PL0_REF_CTRL_SRCSEL NPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 350 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 350 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 350 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 2 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS ############################################################################# PMC_MIO_TREE_SIGNALS ############################################################################# PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_SPEED_MODE {default speed} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_SPEED_MODE {default speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 2 PS_A72_LOAD 90 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1649.983521 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1650 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 99 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 1 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL RPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 4 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.991760 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 950 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL APLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 625 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 799.992004 PS_CRL_CPU_R5_CTRL_DIVISOR0 1 PS_CRL_CPU_R5_CTRL_FREQMHZ 800 PS_CRL_CPU_R5_CTRL_SRCSEL RPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 2 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL RPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 2 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL RPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 10 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL RPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 10 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL RPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 5 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL RPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 4 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 700 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 2 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL RPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 96 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 6 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 90 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 90 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 0 PS_OCM_ACTIVE_BLOCKS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 0}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 2 PS_R5_LOAD 90 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 2 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 0 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_102} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_102} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_102} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTYP_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_712} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTM_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 64 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTM_AVTT-GTM_AVTT_202,GTM_AVTT_203,GTM_AVTT_204,GTM_AVTT_205,GTM_AVTT_206#GTYP_AVTT-GTYP_AVTT_102,GTYP_AVTT_103,GTYP_AVTT_104,GTYP_AVTT_105,GTYP_AVTT_106,GTYP_AVTT_200,GTYP_AVTT_201#VCC-GTM_AVCC_202,GTM_AVCC_203,GTM_AVCC_204,GTM_AVCC_205,GTM_AVCC_206,GTYP_AVCC_102,GTYP_AVCC_103,GTYP_AVCC_104,GTYP_AVCC_105,GTYP_AVCC_106,GTYP_AVCC_200,GTYP_AVCC_201#VCCAUX-GTM_AVCCAUX_202,GTM_AVCCAUX_203,GTM_AVCCAUX_204,GTM_AVCCAUX_205,GTM_AVCCAUX_206,GTYP_AVCCAUX_102,GTYP_AVCCAUX_103,GTYP_AVCCAUX_104,GTYP_AVCCAUX_105,GTYP_AVCCAUX_106,GTYP_AVCCAUX_200,GTYP_AVCCAUX_201#VCCO-VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711,VCCO_712|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="124998749" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X0Y12" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y0" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTYP_REFCLK_X1Y2" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y0" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y2" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y4" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y6" PORT="apb3clk"/>
            <CONNECTION INSTANCE="bridge_refclkGTM_REFCLK_X0Y8" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="apb3clk"/>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="apb3clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant" HWVERSION="1.1" INSTANCE="xlconstant" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlconstant_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_3" PORT="IBUFDS_GTME5_CEB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_4" PORT="IBUFDS_GTME5_CEB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_5" PORT="IBUFDS_GTME5_CEB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_3" HWVERSION="1.1" INSTANCE="xlconstant_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlconstant_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_6" PORT="IBUFDS_GTME5_CEB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_4" HWVERSION="1.1" INSTANCE="xlconstant_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlconstant_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_7" PORT="IBUFDS_GTME5_CEB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp" HWVERSION="2.1" INSTANCE="xlcp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_1" HWVERSION="2.1" INSTANCE="xlcp_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_1_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_1" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_2" HWVERSION="2.1" INSTANCE="xlcp_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_2_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_2" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_3" HWVERSION="2.1" INSTANCE="xlcp_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_3_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_3" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_4" HWVERSION="2.1" INSTANCE="xlcp_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_4_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_4" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_5" HWVERSION="2.1" INSTANCE="xlcp_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_5_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_5" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_5_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_6" HWVERSION="2.1" INSTANCE="xlcp_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_6_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_6" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_6_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlcp_7" HWVERSION="2.1" INSTANCE="xlcp_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="versal_ibert_xlcp_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_base_7_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_base_7" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlcp_7_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="urlp_7" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
