/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[85] ? celloutsig_0_2z[0] : celloutsig_0_0z[10];
  assign celloutsig_1_5z = in_data[163] ? celloutsig_1_0z : celloutsig_1_4z;
  assign celloutsig_0_17z = ~(celloutsig_0_4z | celloutsig_0_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[142] | ~(in_data[151]);
  assign celloutsig_1_16z = { in_data[164:163], celloutsig_1_2z } + { celloutsig_1_8z[6:5], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z[8:5], celloutsig_1_9z, celloutsig_1_4z } > { celloutsig_1_11z[7], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_0z && celloutsig_0_2z[14:0];
  assign celloutsig_0_1z = { in_data[60:58], celloutsig_0_0z } && { celloutsig_0_0z[14:12], celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_3z = in_data[124:110] % { 1'h1, in_data[174:167], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z } * celloutsig_1_3z[14:7];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_15z } * { in_data[75:71], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[32:14] * { celloutsig_0_0z[8:5], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_7z ? in_data[153:146] : { celloutsig_1_3z[6:1], celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_5z = celloutsig_0_2z[17:14] != { celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } != { in_data[51:45], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_16z[5:1], celloutsig_0_11z } != in_data[58:53];
  assign celloutsig_0_4z = { in_data[94:88], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } !== { celloutsig_0_0z[9:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[5:1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z } !== { celloutsig_0_2z[15:12], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, in_data[132:125] };
  assign celloutsig_0_0z = in_data[87:73] >> in_data[75:61];
  assign celloutsig_0_10z = { in_data[63:57], celloutsig_0_9z } ~^ in_data[49:42];
  assign celloutsig_0_8z = ~((celloutsig_0_2z[7] & celloutsig_0_0z[13]) | in_data[68]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_15z = celloutsig_0_10z[4:2];
  assign celloutsig_1_19z = ~((celloutsig_1_8z[6] & in_data[151]) | (celloutsig_1_1z & celloutsig_1_3z[11]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
