/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "SSC0" of TriCore TC1796B (18 SFRs) */

#ifndef _HAVE_TRICORE_SSC0_ADDRESSES_H_
#define _HAVE_TRICORE_SSC0_ADDRESSES_H_

#define SSC0_CLC_ADDR         0xF0100100     /* "SSC0 Clock Control Register" */
#define SSC0_PISEL_ADDR       0xF0100104     /* "SSC0 Port Input Select Register" */
#define SSC0_ID_ADDR          0xF0100108     /* "SSC0 Module Identification Register" */
#define SSC0_FDR_ADDR         0xF010010C     /* "SSC0 Fractional Divider Register" */
#define SSC0_CON_ADDR         0xF0100110     /* "SSC0 Control Register" */
#define SSC0_BR_ADDR          0xF0100114     /* "SSC0 Baud Rate Timer Reload Register" */
#define SSC0_SSOC_ADDR        0xF0100118     /* "SSC0 Slave Select Output Control Register" */
#define SSC0_SSOTC_ADDR       0xF010011C     /* "SSC0 Slave Select Output Timing Control Register" */
#define SSC0_TB_ADDR          0xF0100120     /* "SSC0 Transmit Buffer Register" */
#define SSC0_RB_ADDR          0xF0100124     /* "SSC0 Receive Buffer Register" */
#define SSC0_STAT_ADDR        0xF0100128     /* "SSC0 Status Register" */
#define SSC0_EFM_ADDR         0xF010012C     /* "SSC0 Error Flag Modification Register" */
#define SSC0_RXFCON_ADDR      0xF0100130     /* "SSC0 Receive FIFO Control Register" */
#define SSC0_TXFCON_ADDR      0xF0100134     /* "SSC0 Transmit FIFO Control Register" */
#define SSC0_FSTAT_ADDR       0xF0100138     /* "SSC0 FIFO Status Register" */
#define SSC0_TSRC_ADDR        0xF01001F4     /* "SSC0 Transmit Interrupt Service Request Control Register" */
#define SSC0_RSRC_ADDR        0xF01001F8     /* "SSC0 Receive Interrupt Service Request Control Register" */
#define SSC0_ESRC_ADDR        0xF01001FC     /* "SSC0 Error Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSC0_ADDRESSES_H_ (block "SSC0") */


