(module CONN_SATA_MOLEX_0674901220 (layer F.Cu) (tedit 6195B4FE)
  (fp_text reference REF** (at 0 11) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value CONN_SATA_MOLEX_0674901220 (at 0 9.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -6.5 8.4) (end 6.5 8.4) (layer Dwgs.User) (width 0.12))
  (fp_text user "PCB EDGE" (at 0 8) (layer Dwgs.User)
    (effects (font (size 0.5 0.5) (thickness 0.05)))
  )
  (pad ~ thru_hole rect (at -6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
  (pad ~ thru_hole rect (at 6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
  (pad 7 smd rect (at -3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 0 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at 2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd rect (at 3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask))
  (model :share:Molex/SATA/674901220.stp
    (offset (xyz -0.5 -2.5 2))
    (scale (xyz 1 1 1))
    (rotate (xyz 90 0 180))
  )
)
