$date
	Sun Oct 23 08:04:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#576539
b111 !
1"
#576542
b111 &
b111 %
1$
#576543
0"
#576546
b10110 &
b10110 %
#576550
b1011 &
b1011 %
#576554
b100010 &
b100010 %
#576558
b10001 &
b10001 %
#576562
b110100 &
b110100 %
#576566
b11010 &
b11010 %
#576570
b1101 &
b1101 %
#576574
b101000 &
b101000 %
#576578
b10100 &
b10100 %
#576582
b1010 &
b1010 %
#576586
b101 &
b101 %
#576590
b10000 &
b10000 %
#576594
b1000 &
b1000 %
#576598
b100 &
b100 %
#576602
b10 &
b10 %
#576606
b1 &
1#
b1 %
#576610
b0 &
b0 %
0#
0$
#1557980
b11000 !
1"
#1557982
b11000 &
b11000 %
1$
#1557983
0"
#1557986
b1100 &
b1100 %
#1557990
b110 &
b110 %
#1557994
b11 &
b11 %
#1557998
b1010 &
b1010 %
#1558002
b101 &
b101 %
#1558006
b10000 &
b10000 %
#1558010
b1000 &
b1000 %
#1558014
b100 &
b100 %
#1558018
b10 &
b10 %
#1558022
b1 &
1#
b1 %
#1558026
b0 &
b0 %
0#
0$
#2607931
b1100 !
1"
#2607934
b1100 &
b1100 %
1$
#2607935
0"
#2607938
b110 &
b110 %
#2607942
b11 &
b11 %
#2607946
b1010 &
b1010 %
#2607950
b101 &
b101 %
#2607954
b10000 &
b10000 %
#2607958
b1000 &
b1000 %
#2607962
b100 &
b100 %
#2607966
b10 &
b10 %
#2607970
b1 &
b1 %
1#
#2607974
b0 &
0#
b0 %
0$
#4500012
