#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c6bb2feb00 .scope module, "caminho" "caminho" 2 4;
 .timescale 0 0;
v0x55c6bb3a2030_0 .net "ALUOp", 1 0, v0x55c6bb39bbd0_0;  1 drivers
v0x55c6bb3a2140_0 .net "ALUScr", 0 0, v0x55c6bb39bcd0_0;  1 drivers
v0x55c6bb3a2230_0 .net "ALUcontrol", 3 0, v0x55c6bb39bd90_0;  1 drivers
v0x55c6bb3a2320_0 .net "ALUresult", 11 0, v0x55c6bb39e760_0;  1 drivers
v0x55c6bb3a23c0_0 .net "Branch", 0 0, v0x55c6bb39be50_0;  1 drivers
v0x55c6bb3a24b0_0 .net/s "ImmGen", 11 0, v0x55c6bb39bf10_0;  1 drivers
v0x55c6bb3a2570_0 .net "MemRead", 0 0, v0x55c6bb39c040_0;  1 drivers
v0x55c6bb3a2610_0 .net "MemWrite", 0 0, v0x55c6bb39c100_0;  1 drivers
v0x55c6bb3a26b0_0 .net "Memoria_entrada", 383 0, L_0x55c6bb378770;  1 drivers
v0x55c6bb3a27e0_0 .net "Memoria_saida", 383 0, v0x55c6bb39daa0_0;  1 drivers
v0x55c6bb3a28b0_0 .net "MemtoReg", 0 0, v0x55c6bb39c1c0_0;  1 drivers
v0x55c6bb3a2950_0 .net "REG", 0 0, v0x55c6bb39fb50_0;  1 drivers
v0x55c6bb3a2a40_0 .net "RegWrite", 0 0, v0x55c6bb39c280_0;  1 drivers
v0x55c6bb3a2b30_0 .net "Registers_entrada", 383 0, L_0x55c6bb301550;  1 drivers
v0x55c6bb3a2bd0_0 .net "Registers_saida", 383 0, v0x55c6bb39fdc0_0;  1 drivers
v0x55c6bb3a2c70_0 .net "WriteMem", 11 0, v0x55c6bb39fe60_0;  1 drivers
v0x55c6bb3a2d60_0 .net "Writedata", 11 0, v0x55c6bb39dd30_0;  1 drivers
v0x55c6bb3a2f60_0 .net "alu", 0 0, v0x55c6bb39eac0_0;  1 drivers
v0x55c6bb3a3050_0 .var "clock", 0 0;
v0x55c6bb3a30f0_0 .net "control", 0 0, v0x55c6bb39c3e0_0;  1 drivers
v0x55c6bb3a31e0_0 .net "data1", 11 0, v0x55c6bb3a00d0_0;  1 drivers
v0x55c6bb3a32f0_0 .net "data2", 11 0, v0x55c6bb3a01a0_0;  1 drivers
v0x55c6bb3a3400_0 .net "instrucao", 31 0, v0x55c6bb39cf80_0;  1 drivers
v0x55c6bb3a34c0_0 .net "line", 0 0, v0x55c6bb39ecc0_0;  1 drivers
v0x55c6bb3a35b0_0 .net "linha", 11 0, v0x55c6bb39b140_0;  1 drivers
L_0x7f7f743c3018 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x55c6bb3a3670_0 .net "max", 7 0, L_0x7f7f743c3018;  1 drivers
v0x55c6bb3a3730_0 .net "mem", 0 0, v0x55c6bb39dfe0_0;  1 drivers
v0x55c6bb3a37d0_0 .var "ok1", 0 0;
v0x55c6bb3a3870_0 .var "ok2", 0 0;
v0x55c6bb3a3910_0 .net "opcode", 6 0, v0x55c6bb39b220_0;  1 drivers
v0x55c6bb3a3a00_0 .net "rd", 4 0, v0x55c6bb39b350_0;  1 drivers
v0x55c6bb3a3af0_0 .var "reset", 0 0;
v0x55c6bb3a3c20_0 .net "rs1", 4 0, v0x55c6bb39b4f0_0;  1 drivers
v0x55c6bb3a3ed0_0 .net "rs2", 4 0, v0x55c6bb39b5d0_0;  1 drivers
v0x55c6bb3a3fe0_0 .net "sum", 11 0, v0x55c6bb39eec0_0;  1 drivers
S_0x55c6bb2fec80 .scope module, "comp" "PC" 2 56, 3 48 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "line"
    .port_info 3 /INPUT 12 "sum"
    .port_info 4 /INPUT 32 "instrucao"
    .port_info 5 /OUTPUT 12 "linha"
    .port_info 6 /OUTPUT 5 "rd"
    .port_info 7 /OUTPUT 5 "rs1"
    .port_info 8 /OUTPUT 5 "rs2"
    .port_info 9 /OUTPUT 7 "opcode"
v0x55c6bb31c250_0 .net "clock", 0 0, v0x55c6bb3a3050_0;  1 drivers
v0x55c6bb39afc0_0 .net "instrucao", 31 0, v0x55c6bb39cf80_0;  alias, 1 drivers
v0x55c6bb39b0a0_0 .net "line", 0 0, v0x55c6bb39ecc0_0;  alias, 1 drivers
v0x55c6bb39b140_0 .var "linha", 11 0;
v0x55c6bb39b220_0 .var "opcode", 6 0;
v0x55c6bb39b350_0 .var "rd", 4 0;
v0x55c6bb39b430_0 .net "reset", 0 0, v0x55c6bb3a3af0_0;  1 drivers
v0x55c6bb39b4f0_0 .var "rs1", 4 0;
v0x55c6bb39b5d0_0 .var "rs2", 4 0;
v0x55c6bb39b6b0_0 .net "sum", 11 0, v0x55c6bb39eec0_0;  alias, 1 drivers
E_0x55c6bb3163f0 .event edge, v0x55c6bb39afc0_0;
E_0x55c6bb316810/0 .event negedge, v0x55c6bb31c250_0;
E_0x55c6bb316810/1 .event posedge, v0x55c6bb39b430_0;
E_0x55c6bb316810 .event/or E_0x55c6bb316810/0, E_0x55c6bb316810/1;
S_0x55c6bb39b8d0 .scope module, "controle" "Control" 2 70, 3 83 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao"
    .port_info 1 /INPUT 7 "opcode"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUScr"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 4 "ALUcontrol"
    .port_info 11 /OUTPUT 12 "ImmGen"
    .port_info 12 /OUTPUT 1 "control"
v0x55c6bb39bbd0_0 .var "ALUOp", 1 0;
v0x55c6bb39bcd0_0 .var "ALUScr", 0 0;
v0x55c6bb39bd90_0 .var "ALUcontrol", 3 0;
v0x55c6bb39be50_0 .var "Branch", 0 0;
v0x55c6bb39bf10_0 .var/s "ImmGen", 11 0;
v0x55c6bb39c040_0 .var "MemRead", 0 0;
v0x55c6bb39c100_0 .var "MemWrite", 0 0;
v0x55c6bb39c1c0_0 .var "MemtoReg", 0 0;
v0x55c6bb39c280_0 .var "RegWrite", 0 0;
v0x55c6bb39c340_0 .net "clock", 0 0, v0x55c6bb3a3050_0;  alias, 1 drivers
v0x55c6bb39c3e0_0 .var "control", 0 0;
v0x55c6bb39c480_0 .var "funct3", 2 0;
v0x55c6bb39c560_0 .net "instrucao", 31 0, v0x55c6bb39cf80_0;  alias, 1 drivers
v0x55c6bb39c620_0 .net "opcode", 6 0, v0x55c6bb39b220_0;  alias, 1 drivers
v0x55c6bb39c6f0_0 .var "opcodefield", 9 0;
E_0x55c6bb3182a0 .event posedge, v0x55c6bb31c250_0;
S_0x55c6bb39c950 .scope module, "instru" "instructions" 2 45, 3 2 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 12 "linha"
    .port_info 3 /INOUT 8 "max"
    .port_info 4 /INPUT 384 "Registers"
    .port_info 5 /INPUT 384 "Memoria"
    .port_info 6 /OUTPUT 32 "instrucao"
v0x55c6bb39cba0_0 .net "Memoria", 383 0, v0x55c6bb39daa0_0;  alias, 1 drivers
v0x55c6bb39ccb0_0 .net "Registers", 383 0, v0x55c6bb39fdc0_0;  alias, 1 drivers
v0x55c6bb39cda0_0 .net "clock", 0 0, v0x55c6bb3a3050_0;  alias, 1 drivers
v0x55c6bb39cec0_0 .var/i "i", 31 0;
v0x55c6bb39cf80_0 .var "instrucao", 31 0;
v0x55c6bb39d0e0 .array "instructions", 0 8, 31 0;
v0x55c6bb39d1a0_0 .net "linha", 11 0, v0x55c6bb39b140_0;  alias, 1 drivers
v0x55c6bb39d260_0 .net "max", 7 0, L_0x7f7f743c3018;  alias, 1 drivers
v0x55c6bb39d320_0 .net "reset", 0 0, v0x55c6bb3a3af0_0;  alias, 1 drivers
E_0x55c6bb317fb0 .event negedge, v0x55c6bb31c250_0;
E_0x55c6bb37da00 .event edge, v0x55c6bb39b140_0;
E_0x55c6bb39cb40 .event posedge, v0x55c6bb39b430_0;
S_0x55c6bb39d550 .scope module, "m" "Memory" 2 127, 3 318 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite"
    .port_info 1 /INPUT 1 "MemRead"
    .port_info 2 /INPUT 1 "MemtoReg"
    .port_info 3 /INPUT 1 "alu"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 12 "ALUresult"
    .port_info 6 /INOUT 384 "Memoria_entrada"
    .port_info 7 /INPUT 12 "WriteMem"
    .port_info 8 /OUTPUT 384 "Memoria_saida"
    .port_info 9 /OUTPUT 12 "Writedata"
    .port_info 10 /OUTPUT 1 "mem"
L_0x55c6bb378770 .functor BUFZ 384, v0x55c6bb39daa0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55c6bb39d710_0 .net "ALUresult", 11 0, v0x55c6bb39e760_0;  alias, 1 drivers
v0x55c6bb39d810_0 .net "MemRead", 0 0, v0x55c6bb39c040_0;  alias, 1 drivers
v0x55c6bb39d8d0_0 .net "MemWrite", 0 0, v0x55c6bb39c100_0;  alias, 1 drivers
v0x55c6bb39d9d0_0 .net "Memoria_entrada", 383 0, L_0x55c6bb378770;  alias, 1 drivers
v0x55c6bb39daa0_0 .var "Memoria_saida", 383 0;
v0x55c6bb39dbc0_0 .net "MemtoReg", 0 0, v0x55c6bb39c1c0_0;  alias, 1 drivers
v0x55c6bb39dc90_0 .net "WriteMem", 11 0, v0x55c6bb39fe60_0;  alias, 1 drivers
v0x55c6bb39dd30_0 .var "Writedata", 11 0;
v0x55c6bb39ddd0_0 .net "alu", 0 0, v0x55c6bb39eac0_0;  alias, 1 drivers
v0x55c6bb39df00_0 .var/i "i", 31 0;
v0x55c6bb39dfe0_0 .var "mem", 0 0;
v0x55c6bb39e0a0_0 .var "novo_result", 11 0;
v0x55c6bb39e180_0 .net "reset", 0 0, v0x55c6bb3a3af0_0;  alias, 1 drivers
E_0x55c6bb317790 .event posedge, v0x55c6bb39b430_0, v0x55c6bb39ddd0_0;
S_0x55c6bb39e380 .scope module, "operacao" "ALU" 2 112, 3 267 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data1"
    .port_info 1 /INPUT 12 "data2"
    .port_info 2 /INPUT 4 "ALUcontrol"
    .port_info 3 /INPUT 12 "ImmGen"
    .port_info 4 /INPUT 1 "REG"
    .port_info 5 /INPUT 1 "Branch"
    .port_info 6 /INPUT 12 "linha"
    .port_info 7 /OUTPUT 12 "ALUresult"
    .port_info 8 /OUTPUT 12 "sum"
    .port_info 9 /OUTPUT 1 "line"
    .port_info 10 /OUTPUT 1 "alu"
v0x55c6bb39e680_0 .net "ALUcontrol", 3 0, v0x55c6bb39bd90_0;  alias, 1 drivers
v0x55c6bb39e760_0 .var "ALUresult", 11 0;
v0x55c6bb39e800_0 .net "Branch", 0 0, v0x55c6bb39be50_0;  alias, 1 drivers
v0x55c6bb39e900_0 .net "ImmGen", 11 0, v0x55c6bb39bf10_0;  alias, 1 drivers
v0x55c6bb39e9d0_0 .net "REG", 0 0, v0x55c6bb39fb50_0;  alias, 1 drivers
v0x55c6bb39eac0_0 .var "alu", 0 0;
v0x55c6bb39eb60_0 .net "data1", 11 0, v0x55c6bb3a00d0_0;  alias, 1 drivers
v0x55c6bb39ec00_0 .net "data2", 11 0, v0x55c6bb3a01a0_0;  alias, 1 drivers
v0x55c6bb39ecc0_0 .var "line", 0 0;
v0x55c6bb39ee20_0 .net "linha", 11 0, v0x55c6bb39b140_0;  alias, 1 drivers
v0x55c6bb39eec0_0 .var "sum", 11 0;
E_0x55c6bb39e5a0 .event posedge, v0x55c6bb39ddd0_0;
E_0x55c6bb39e620 .event posedge, v0x55c6bb39e9d0_0;
S_0x55c6bb39f0c0 .scope module, "registers" "Registradores" 2 87, 3 203 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd"
    .port_info 1 /INPUT 5 "rs1"
    .port_info 2 /INPUT 5 "rs2"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 1 "MemRead"
    .port_info 6 /INPUT 1 "Branch"
    .port_info 7 /INPUT 1 "reset"
    .port_info 8 /INPUT 12 "Writedata"
    .port_info 9 /INPUT 1 "ALUScr"
    .port_info 10 /INPUT 12 "ImmGen"
    .port_info 11 /INPUT 12 "ALUresult"
    .port_info 12 /INPUT 1 "control"
    .port_info 13 /INPUT 1 "mem"
    .port_info 14 /INOUT 384 "Registers_entrada"
    .port_info 15 /OUTPUT 384 "Registers_saida"
    .port_info 16 /OUTPUT 12 "data1"
    .port_info 17 /OUTPUT 12 "data2"
    .port_info 18 /OUTPUT 1 "REG"
    .port_info 19 /OUTPUT 12 "WriteMem"
L_0x55c6bb301550 .functor BUFZ 384, v0x55c6bb39fdc0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55c6bb39f560_0 .net "ALUScr", 0 0, v0x55c6bb39bcd0_0;  alias, 1 drivers
v0x55c6bb39f650_0 .net "ALUresult", 11 0, v0x55c6bb39e760_0;  alias, 1 drivers
v0x55c6bb39f740_0 .net "Branch", 0 0, v0x55c6bb39be50_0;  alias, 1 drivers
v0x55c6bb39f830_0 .net "ImmGen", 11 0, v0x55c6bb39bf10_0;  alias, 1 drivers
v0x55c6bb39f920_0 .net "MemRead", 0 0, v0x55c6bb39c040_0;  alias, 1 drivers
v0x55c6bb39fa60_0 .net "MemWrite", 0 0, v0x55c6bb39c100_0;  alias, 1 drivers
v0x55c6bb39fb50_0 .var "REG", 0 0;
v0x55c6bb39fbf0_0 .net "RegWrite", 0 0, v0x55c6bb39c280_0;  alias, 1 drivers
v0x55c6bb39fc90_0 .net "Registers_entrada", 383 0, L_0x55c6bb301550;  alias, 1 drivers
v0x55c6bb39fdc0_0 .var "Registers_saida", 383 0;
v0x55c6bb39fe60_0 .var "WriteMem", 11 0;
v0x55c6bb39ff30_0 .net "Writedata", 11 0, v0x55c6bb39dd30_0;  alias, 1 drivers
v0x55c6bb3a0000_0 .net "control", 0 0, v0x55c6bb39c3e0_0;  alias, 1 drivers
v0x55c6bb3a00d0_0 .var "data1", 11 0;
v0x55c6bb3a01a0_0 .var "data2", 11 0;
v0x55c6bb3a0270_0 .var/i "i", 31 0;
v0x55c6bb3a0310_0 .net "mem", 0 0, v0x55c6bb39dfe0_0;  alias, 1 drivers
v0x55c6bb3a04f0_0 .net "rd", 4 0, v0x55c6bb39b350_0;  alias, 1 drivers
v0x55c6bb3a05c0_0 .net "reset", 0 0, v0x55c6bb3a3af0_0;  alias, 1 drivers
v0x55c6bb3a0660_0 .net "rs1", 4 0, v0x55c6bb39b4f0_0;  alias, 1 drivers
v0x55c6bb3a0730_0 .net "rs2", 4 0, v0x55c6bb39b5d0_0;  alias, 1 drivers
E_0x55c6bb39f480 .event posedge, v0x55c6bb39c3e0_0;
E_0x55c6bb39f500 .event posedge, v0x55c6bb39b430_0, v0x55c6bb39dfe0_0;
S_0x55c6bb3a0a40 .scope module, "ssc" "SevenSegmentConverter" 2 143, 4 1 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "number"
    .port_info 1 /OUTPUT 7 "segments1"
    .port_info 2 /OUTPUT 7 "segments2"
v0x55c6bb3a0cb0_0 .net "number", 11 0, v0x55c6bb39b140_0;  alias, 1 drivers
v0x55c6bb3a0d90_0 .var "segments1", 6 0;
v0x55c6bb3a0e70_0 .var "segments2", 6 0;
E_0x55c6bb3a0c30 .event edge, v0x55c6bb39b140_0, v0x55c6bb3a0d90_0, v0x55c6bb3a0e70_0;
S_0x55c6bb3a0fe0 .scope module, "ssc1" "SevenSegmentConverter2" 2 149, 4 55 0, S_0x55c6bb2feb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r"
    .port_info 1 /INPUT 1 "m"
    .port_info 2 /INPUT 384 "number1"
    .port_info 3 /INPUT 384 "number2"
    .port_info 4 /OUTPUT 7 "segments1"
    .port_info 5 /OUTPUT 7 "segments2"
    .port_info 6 /OUTPUT 7 "display1"
    .port_info 7 /OUTPUT 7 "display2"
    .port_info 8 /OUTPUT 7 "display3"
    .port_info 9 /OUTPUT 7 "display4"
    .port_info 10 /OUTPUT 2 "led"
v0x55c6bb3a1320_0 .var "display1", 6 0;
v0x55c6bb3a1420_0 .var "display2", 6 0;
v0x55c6bb3a1500_0 .var "display3", 6 0;
v0x55c6bb3a15f0_0 .var "display4", 6 0;
v0x55c6bb3a16d0_0 .var/i "i", 31 0;
v0x55c6bb3a1800_0 .var "led", 1 0;
v0x55c6bb3a18e0_0 .net "m", 0 0, v0x55c6bb3a3870_0;  1 drivers
v0x55c6bb3a19a0_0 .net "number1", 383 0, v0x55c6bb39fdc0_0;  alias, 1 drivers
v0x55c6bb3a1a90_0 .net "number2", 383 0, v0x55c6bb39daa0_0;  alias, 1 drivers
v0x55c6bb3a1b30_0 .net "r", 0 0, v0x55c6bb3a37d0_0;  1 drivers
v0x55c6bb3a1bf0_0 .var "segments1", 6 0;
v0x55c6bb3a1cd0_0 .var "segments2", 6 0;
v0x55c6bb3a1db0_0 .var "valor", 383 0;
E_0x55c6bb3a12c0 .event posedge, v0x55c6bb3a18e0_0, v0x55c6bb3a1b30_0;
    .scope S_0x55c6bb39c950;
T_0 ;
    %wait E_0x55c6bb39cb40;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 327939, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 1079050803, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 6452275, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 8642835, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 4457267, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 4269936355, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 4543795, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %pushi/vec4 8716323, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6bb39d0e0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c6bb39c950;
T_1 ;
    %wait E_0x55c6bb37da00;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c6bb39d1a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c6bb39d1a0_0;
    %load/vec4 v0x55c6bb39d260_0;
    %pad/u 12;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c6bb39d1a0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c6bb39d0e0, 4;
    %assign/vec4 v0x55c6bb39cf80_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c6bb39c950;
T_2 ;
    %wait E_0x55c6bb317fb0;
    %vpi_call 3 36 "$display", "\012\011********* Registradores **********\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6bb39cec0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55c6bb39cec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55c6bb39ccb0_0;
    %load/vec4 v0x55c6bb39cec0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %vpi_call 3 38 "$display", "\011Registers %d: %d", v0x55c6bb39cec0_0, S<0,vec4,u12> {1 0 0};
    %load/vec4 v0x55c6bb39cec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6bb39cec0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 3 40 "$display", "\012\011********* Mem\303\263ria **********\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6bb39cec0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55c6bb39cec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x55c6bb39cba0_0;
    %load/vec4 v0x55c6bb39cec0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %vpi_call 3 42 "$display", "\011Memoria %d: %d", v0x55c6bb39cec0_0, S<0,vec4,u12> {1 0 0};
    %load/vec4 v0x55c6bb39cec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6bb39cec0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c6bb2fec80;
T_3 ;
    %wait E_0x55c6bb316810;
    %load/vec4 v0x55c6bb39b430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c6bb39b140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c6bb39b0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55c6bb39b6b0_0;
    %assign/vec4 v0x55c6bb39b140_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55c6bb39b140_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55c6bb39b140_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c6bb2fec80;
T_4 ;
    %wait E_0x55c6bb3163f0;
    %load/vec4 v0x55c6bb39afc0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x55c6bb39b220_0, 0;
    %load/vec4 v0x55c6bb39afc0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x55c6bb39b350_0, 0;
    %load/vec4 v0x55c6bb39afc0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x55c6bb39b4f0_0, 0;
    %load/vec4 v0x55c6bb39afc0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x55c6bb39b5d0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c6bb39b8d0;
T_5 ;
    %wait E_0x55c6bb3182a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c3e0_0, 0, 1;
    %load/vec4 v0x55c6bb39c620_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c6bb39bbd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39be50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c280_0, 0, 1;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c6bb39c620_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c6bb39bbd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39be50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c280_0, 0, 1;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55c6bb39c620_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c6bb39bbd0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39bcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c280_0, 0, 1;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %load/vec4 v0x55c6bb39bf10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55c6bb39c620_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x55c6bb39c6f0_0, 0, 10;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6bb39c6f0_0, 0, 10;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c6bb39bbd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c280_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %load/vec4 v0x55c6bb39c6f0_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55c6bb39c6f0_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55c6bb39c6f0_0;
    %cmpi/e 7, 0, 10;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x55c6bb39c6f0_0;
    %cmpi/e 6, 0, 10;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x55c6bb39c6f0_0;
    %cmpi/e 5, 0, 10;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
T_5.16 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55c6bb39c620_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c6bb39c480_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c6bb39bbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c280_0, 0, 1;
    %load/vec4 v0x55c6bb39c560_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55c6bb39bf10_0, 0, 12;
    %load/vec4 v0x55c6bb39c480_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x55c6bb39c480_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c6bb39bd90_0, 0, 4;
T_5.22 ;
T_5.21 ;
T_5.18 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39c3e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c6bb39f0c0;
T_6 ;
    %wait E_0x55c6bb39f500;
    %load/vec4 v0x55c6bb3a05c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6bb3a0270_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55c6bb3a0270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x55c6bb3a0270_0;
    %pad/s 12;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55c6bb3a0270_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55c6bb39fdc0_0, 4, 5;
    %load/vec4 v0x55c6bb3a0270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6bb3a0270_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c6bb39fbf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x55c6bb39f920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x55c6bb39ff30_0;
    %load/vec4 v0x55c6bb3a04f0_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %ix/vec4 4;
    %store/vec4 v0x55c6bb39fdc0_0, 4, 12;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55c6bb39f650_0;
    %load/vec4 v0x55c6bb3a04f0_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %ix/vec4 4;
    %store/vec4 v0x55c6bb39fdc0_0, 4, 12;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c6bb39f0c0;
T_7 ;
    %wait E_0x55c6bb39f480;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6bb39fb50_0, 0;
    %load/vec4 v0x55c6bb39fc90_0;
    %load/vec4 v0x55c6bb3a0660_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %part/u 12;
    %assign/vec4 v0x55c6bb3a00d0_0, 0;
    %load/vec4 v0x55c6bb39f560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55c6bb39f920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55c6bb39f830_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 12;
    %assign/vec4 v0x55c6bb3a01a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c6bb39f740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x55c6bb39fc90_0;
    %load/vec4 v0x55c6bb3a0730_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %part/u 12;
    %assign/vec4 v0x55c6bb3a01a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c6bb39f830_0;
    %store/vec4 v0x55c6bb3a01a0_0, 0, 12;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c6bb39fc90_0;
    %load/vec4 v0x55c6bb3a0730_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %part/u 12;
    %assign/vec4 v0x55c6bb3a01a0_0, 0;
T_7.1 ;
    %load/vec4 v0x55c6bb39fa60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x55c6bb39fc90_0;
    %load/vec4 v0x55c6bb3a0730_0;
    %pad/u 9;
    %muli 12, 0, 9;
    %part/u 12;
    %assign/vec4 v0x55c6bb39fe60_0, 0;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6bb39fb50_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c6bb39e380;
T_8 ;
    %wait E_0x55c6bb39e620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb39eac0_0, 0, 1;
    %load/vec4 v0x55c6bb39e680_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55c6bb39eb60_0;
    %load/vec4 v0x55c6bb39ec00_0;
    %and;
    %store/vec4 v0x55c6bb39e760_0, 0, 12;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c6bb39e680_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55c6bb39eb60_0;
    %load/vec4 v0x55c6bb39ec00_0;
    %or;
    %store/vec4 v0x55c6bb39e760_0, 0, 12;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c6bb39e680_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55c6bb39eb60_0;
    %load/vec4 v0x55c6bb39ec00_0;
    %add;
    %store/vec4 v0x55c6bb39e760_0, 0, 12;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55c6bb39e680_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55c6bb39eb60_0;
    %load/vec4 v0x55c6bb39ec00_0;
    %sub;
    %store/vec4 v0x55c6bb39e760_0, 0, 12;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55c6bb39e680_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55c6bb39eb60_0;
    %ix/getv 4, v0x55c6bb39ec00_0;
    %shiftr 4;
    %store/vec4 v0x55c6bb39e760_0, 0, 12;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb39eac0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c6bb39e380;
T_9 ;
    %wait E_0x55c6bb39e5a0;
    %load/vec4 v0x55c6bb39ee20_0;
    %load/vec4 v0x55c6bb39e900_0;
    %add;
    %assign/vec4 v0x55c6bb39eec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6bb39ecc0_0, 0;
    %load/vec4 v0x55c6bb39e800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c6bb39e760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6bb39ecc0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c6bb39d550;
T_10 ;
    %wait E_0x55c6bb317790;
    %load/vec4 v0x55c6bb39e180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6bb39df00_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55c6bb39df00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0x55c6bb39df00_0;
    %pad/s 12;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55c6bb39df00_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55c6bb39daa0_0, 4, 5;
    %load/vec4 v0x55c6bb39df00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6bb39df00_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6bb39dfe0_0, 0;
    %load/vec4 v0x55c6bb39d8d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x55c6bb39d710_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 12;
    %store/vec4 v0x55c6bb39e0a0_0, 0, 12;
    %load/vec4 v0x55c6bb39dc90_0;
    %load/vec4 v0x55c6bb39e0a0_0;
    %pad/u 16;
    %muli 12, 0, 16;
    %ix/vec4 4;
    %store/vec4 v0x55c6bb39daa0_0, 4, 12;
T_10.4 ;
    %load/vec4 v0x55c6bb39dbc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c6bb39d810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55c6bb39d9d0_0;
    %load/vec4 v0x55c6bb39d710_0;
    %pad/u 16;
    %muli 12, 0, 16;
    %part/u 12;
    %assign/vec4 v0x55c6bb39dd30_0, 0;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6bb39dfe0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c6bb3a0a40;
T_11 ;
    %wait E_0x55c6bb3a0c30;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c6bb3a0cb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c6bb3a0cb0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55c6bb3a0cb0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.2 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a0cb0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.14 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.15 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.16 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.17 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.18 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.19 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.20 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.21 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.22 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.23 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
    %vpi_call 4 35 "$display", "\012\011---- Instru\303\247\303\243o: %0d ----", v0x55c6bb3a0cb0_0 {0 0 0};
    %vpi_call 4 36 "$display", "----------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 4 37 "$display", "|   %b   |   %b   |", &PV<v0x55c6bb3a0d90_0, 0, 1>, &PV<v0x55c6bb3a0e70_0, 0, 1> {0 0 0};
    %vpi_call 4 38 "$display", "| %b   %b | %b   %b |", &PV<v0x55c6bb3a0d90_0, 5, 1>, &PV<v0x55c6bb3a0d90_0, 1, 1>, &PV<v0x55c6bb3a0e70_0, 5, 1>, &PV<v0x55c6bb3a0e70_0, 1, 1> {0 0 0};
    %vpi_call 4 39 "$display", "|   %b   |   %b   |", &PV<v0x55c6bb3a0d90_0, 6, 1>, &PV<v0x55c6bb3a0e70_0, 6, 1> {0 0 0};
    %vpi_call 4 40 "$display", "| %b   %b | %b   %b |", &PV<v0x55c6bb3a0d90_0, 4, 1>, &PV<v0x55c6bb3a0d90_0, 2, 1>, &PV<v0x55c6bb3a0e70_0, 4, 1>, &PV<v0x55c6bb3a0e70_0, 2, 1> {0 0 0};
    %vpi_call 4 41 "$display", "|   %b   |   %b   |", &PV<v0x55c6bb3a0d90_0, 3, 1>, &PV<v0x55c6bb3a0e70_0, 3, 1> {0 0 0};
    %vpi_call 4 42 "$display", "----------------------------------------------------------------------------------" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a0d90_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a0e70_0, 0, 7;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c6bb3a0fe0;
T_12 ;
    %wait E_0x55c6bb3a12c0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz  T_12.0, 5;
    %load/vec4 v0x55c6bb3a16d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c6bb3a16d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c6bb3a16d0_0, 0;
T_12.1 ;
    %load/vec4 v0x55c6bb3a1b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x55c6bb3a19a0_0;
    %assign/vec4 v0x55c6bb3a1db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c6bb3a1800_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55c6bb3a18e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55c6bb3a1a90_0;
    %assign/vec4 v0x55c6bb3a1db0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c6bb3a1800_0, 0;
T_12.4 ;
T_12.3 ;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.6 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.7 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.8 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.10 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.11 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.12 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.15 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a1bf0_0, 0, 7;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.18 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.19 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.20 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.21 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.22 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.23 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.24 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.25 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.26 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.27 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a1cd0_0, 0, 7;
    %jmp T_12.29;
T_12.29 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.30 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.31 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.32 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.33 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.34 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.35 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.36 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.37 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.38 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.39 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a1320_0, 0, 7;
    %jmp T_12.41;
T_12.41 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.50, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.51, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.42 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.43 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.44 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.45 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.46 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.47 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.48 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.49 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.50 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.51 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a1420_0, 0, 7;
    %jmp T_12.53;
T_12.53 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.57, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.61, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.62, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.63, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.54 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.55 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.56 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.57 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.58 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.59 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.60 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.61 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.62 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.63 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a1500_0, 0, 7;
    %jmp T_12.65;
T_12.65 ;
    %pop/vec4 1;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.70, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.72, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.73, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.74, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.75, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.66 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.67 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.68 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.69 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.70 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.71 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.72 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.73 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.74 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.75 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x55c6bb3a15f0_0, 0, 7;
    %jmp T_12.77;
T_12.77 ;
    %pop/vec4 1;
    %vpi_call 4 165 "$display", "LED %d", v0x55c6bb3a1800_0 {0 0 0};
    %load/vec4 v0x55c6bb3a16d0_0;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %load/vec4 v0x55c6bb3a1db0_0;
    %load/vec4 v0x55c6bb3a16d0_0;
    %pad/s 36;
    %muli 12, 0, 36;
    %part/s 12;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %vpi_call 4 166 "$display", "| %0d | %0d |             | %0d | %0d | %0d | %0d |", S<5,vec4,s32>, S<4,vec4,s32>, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {6 0 0};
    %vpi_call 4 167 "$display", "----------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 4 168 "$display", "|   %b   |   %b   |     |   %b   |   %b   | |   %b   |   %b   |", &PV<v0x55c6bb3a1bf0_0, 0, 1>, &PV<v0x55c6bb3a1cd0_0, 0, 1>, &PV<v0x55c6bb3a1320_0, 0, 1>, &PV<v0x55c6bb3a1420_0, 0, 1>, &PV<v0x55c6bb3a1500_0, 0, 1>, &PV<v0x55c6bb3a15f0_0, 0, 1> {0 0 0};
    %vpi_call 4 169 "$display", "| %b   %b | %b   %b |     | %b   %b | %b   %b | | %b   %b | %b   %b |", &PV<v0x55c6bb3a1bf0_0, 5, 1>, &PV<v0x55c6bb3a1bf0_0, 1, 1>, &PV<v0x55c6bb3a1cd0_0, 5, 1>, &PV<v0x55c6bb3a1cd0_0, 1, 1>, &PV<v0x55c6bb3a1320_0, 5, 1>, &PV<v0x55c6bb3a1320_0, 1, 1>, &PV<v0x55c6bb3a1420_0, 5, 1>, &PV<v0x55c6bb3a1420_0, 1, 1>, &PV<v0x55c6bb3a1500_0, 5, 1>, &PV<v0x55c6bb3a1500_0, 1, 1>, &PV<v0x55c6bb3a15f0_0, 5, 1>, &PV<v0x55c6bb3a15f0_0, 1, 1> {0 0 0};
    %vpi_call 4 170 "$display", "|   %b   |   %b   |     |   %b   |   %b   | |   %b   |   %b   |", &PV<v0x55c6bb3a1bf0_0, 6, 1>, &PV<v0x55c6bb3a1cd0_0, 6, 1>, &PV<v0x55c6bb3a1320_0, 6, 1>, &PV<v0x55c6bb3a1420_0, 6, 1>, &PV<v0x55c6bb3a1500_0, 6, 1>, &PV<v0x55c6bb3a15f0_0, 6, 1> {0 0 0};
    %vpi_call 4 171 "$display", "| %b   %b | %b   %b |     | %b   %b | %b   %b | | %b   %b | %b   %b |", &PV<v0x55c6bb3a1bf0_0, 4, 1>, &PV<v0x55c6bb3a1bf0_0, 2, 1>, &PV<v0x55c6bb3a1cd0_0, 4, 1>, &PV<v0x55c6bb3a1cd0_0, 2, 1>, &PV<v0x55c6bb3a1320_0, 4, 1>, &PV<v0x55c6bb3a1320_0, 2, 1>, &PV<v0x55c6bb3a1420_0, 4, 1>, &PV<v0x55c6bb3a1420_0, 2, 1>, &PV<v0x55c6bb3a1500_0, 4, 1>, &PV<v0x55c6bb3a1500_0, 2, 1>, &PV<v0x55c6bb3a15f0_0, 4, 1>, &PV<v0x55c6bb3a15f0_0, 2, 1> {0 0 0};
    %vpi_call 4 172 "$display", "|   %b   |   %b   |     |   %b   |   %b   | |   %b   |   %b   |", &PV<v0x55c6bb3a1bf0_0, 3, 1>, &PV<v0x55c6bb3a1cd0_0, 3, 1>, &PV<v0x55c6bb3a1320_0, 3, 1>, &PV<v0x55c6bb3a1420_0, 3, 1>, &PV<v0x55c6bb3a1500_0, 3, 1>, &PV<v0x55c6bb3a15f0_0, 3, 1> {0 0 0};
    %vpi_call 4 173 "$display", "----------------------------------------------------------------------------------" {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c6bb2feb00;
T_13 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb3a3af0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb3a3af0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6bb3a3050_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v0x55c6bb3a3050_0;
    %inv;
    %store/vec4 v0x55c6bb3a3050_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %delay 20, 0;
    %vpi_call 2 168 "$display", "\012\011--------------------- REGISTRADORES ---------------------------" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb3a37d0_0, 0, 1;
    %pushi/vec4 63, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v0x55c6bb3a37d0_0;
    %inv;
    %store/vec4 v0x55c6bb3a37d0_0, 0, 1;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6bb3a3870_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 172 "$display", "\012\011--------------------- MEM\303\223RIA ------------------------" {0 0 0};
    %pushi/vec4 64, 0, 32;
T_13.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v0x55c6bb3a3870_0;
    %inv;
    %store/vec4 v0x55c6bb3a3870_0, 0, 1;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %delay 5, 0;
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "./caminho_dados.sv";
    "./Display.sv";
