
---------- Begin Simulation Statistics ----------
final_tick                               161475222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714972                       # Number of bytes of host memory used
host_op_rate                                   280195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   357.61                       # Real time elapsed on the host
host_tick_rate                              451545318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161475                       # Number of seconds simulated
sim_ticks                                161475222000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.614752                       # CPI: cycles per instruction
system.cpu.discardedOps                        197474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28696043                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619290                       # IPC: instructions per cycle
system.cpu.numCycles                        161475222                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132779179                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       595500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1193645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11139                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397401                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642750                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83179                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112912                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110703                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895452                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66042                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             686                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                294                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              392                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51507594                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51507594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51508085                       # number of overall hits
system.cpu.dcache.overall_hits::total        51508085                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643194                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       651122                       # number of overall misses
system.cpu.dcache.overall_misses::total        651122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36834986000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36834986000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36834986000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36834986000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52150788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52150788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012483                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57268.858229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57268.858229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56571.558018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56571.558018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       102824                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3085                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.330308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       505615                       # number of writebacks
system.cpu.dcache.writebacks::total            505615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53713                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53713                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       589481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       589481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       597404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       597404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33965904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33965904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34791225999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34791225999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57620.014894                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57620.014894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58237.350267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58237.350267                       # average overall mshr miss latency
system.cpu.dcache.replacements                 595359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40856299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40856299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14935284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14935284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41173733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41173733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47050.045049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47050.045049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       316680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       316680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14264844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14264844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45044.979159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45044.979159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10651295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10651295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21899702000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21899702000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67226.491896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67226.491896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19701060000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19701060000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72217.697149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72217.697149                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          491                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           491                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7928                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7928                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941680                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941680                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7923                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7923                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825321999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825321999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.941086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.941086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104167.865581                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104167.865581                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.678141                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52105564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            597407                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.219540                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.678141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52756690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52756690                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703695                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555035                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057102                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235496                       # number of overall hits
system.cpu.icache.overall_hits::total        10235496                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71330000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71330000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71330000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71330000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96653.116531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96653.116531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96653.116531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96653.116531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu.icache.writebacks::total               140                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69854000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69854000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94653.116531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94653.116531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94653.116531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94653.116531                       # average overall mshr miss latency
system.cpu.icache.replacements                    140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235496                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96653.116531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96653.116531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94653.116531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94653.116531                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.513621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13870.235772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.513621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.242438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.242438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          598                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291992                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10236972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10236972                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 161475222000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   73                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               356244                       # number of demand (read+write) hits
system.l2.demand_hits::total                   356317                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  73                       # number of overall hits
system.l2.overall_hits::.cpu.data              356244                       # number of overall hits
system.l2.overall_hits::total                  356317                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             241164                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241829                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            241164                       # number of overall misses
system.l2.overall_misses::total                241829                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25390822000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25456889000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66067000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25390822000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25456889000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           597408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               598146                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          597408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              598146                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.901084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.403684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404298                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.901084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.403684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404298                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99348.872180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105284.462026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105268.139884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99348.872180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105284.462026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105268.139884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152501                       # number of writebacks
system.l2.writebacks::total                    152501                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        241159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       241159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241824                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20567251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20620018000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20567251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20620018000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.901084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.403676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.901084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.403676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79348.872180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85285.023574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85268.699550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79348.872180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85285.023574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85268.699550                       # average overall mshr miss latency
system.l2.replacements                         231285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       505615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           505615                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       505615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       505615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          133                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              133                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          133                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          133                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4675                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4675                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121199                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16287061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16287061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.555771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107412.475022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107412.475022                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13254461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13254461000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.555771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87412.606921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87412.606921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66067000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66067000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.901084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99348.872180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99348.872180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.901084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.901084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79348.872180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79348.872180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        235045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            235045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9103761000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9103761000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       324578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        324578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.275844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.275844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101680.508863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101680.508863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7312790000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7312790000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.275829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81681.596819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81681.596819                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16129.397202                       # Cycle average of tags in use
system.l2.tags.total_refs                     1188601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    247669                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.799151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     319.498979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.746139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15789.152083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2634233                       # Number of tag accesses
system.l2.tags.data_accesses                  2634233                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009230734250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              666153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152501                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241823                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152501                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    444                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241823                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.861674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.859390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.393007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8901     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.18%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           60      0.67%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.966726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.935129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4724     52.57%     52.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.25%     53.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3888     43.27%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              251      2.79%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15476672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9760064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     95.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  161475035000                       # Total gap between requests
system.mem_ctrls.avgGap                     409498.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15405696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9757632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 263569.849744501349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95405944.077290073037                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60428045.115181818604                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       241158                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152501                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18627750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8164658250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3830729629000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28011.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33856.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25119373.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15434112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15476672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9760064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9760064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       241158                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241823                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       263570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95581922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         95845491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       263570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       263570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60443106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60443106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60443106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       263570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95581922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156288598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241379                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152463                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9293                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3657429750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1206895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8183286000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15152.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33902.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140296                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90539                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       163002                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.633489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.687070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.670051                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       119248     73.16%     73.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19803     12.15%     85.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5148      3.16%     88.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1529      0.94%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9123      5.60%     95.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          731      0.45%     95.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          530      0.33%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          517      0.32%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6373      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       163002                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15448256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9757632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               95.669514                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.428045                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       589614060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       313368330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      861048300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     398708820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12746404320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37136083680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30733993920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82779221430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.643490                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  79504963750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5391880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  76578378250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       574255920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       305224260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      862397760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     397148040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12746404320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37767593520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30202196160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82855219980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.114142                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78121019250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5391880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  77962322750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152501                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72320                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151630                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       708467                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 708467                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25236736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25236736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241823                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1076648000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1311397250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            325316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       658116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       324578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1790174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1791790                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        56192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70593408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70649600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          231285                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9760064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           829431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117129                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 817928     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11491      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             829431                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 161475222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2205155000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2214000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1792225995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
