git clone --depth 1 --no-tags https://github.com/ducminhnguyen123/verilog_viterbi.git f:/verilog_sva_gh_scraper/data/full_repos/520799197
git clone --depth 1 --no-tags https://github.com/govind04/16-bit-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/520880461
git clone --depth 1 --no-tags https://github.com/omarzalah/Counter-up-and-down-for-5-bits.git f:/verilog_sva_gh_scraper/data/full_repos/521650041
git clone --depth 1 --no-tags https://github.com/nelagamy/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/522691107
git clone --depth 1 --no-tags https://github.com/Peng-ju-Zhang/HDLbits_practice.git f:/verilog_sva_gh_scraper/data/full_repos/522577892
git clone --depth 1 --no-tags https://github.com/tryyang2001/EE2026-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/521181867
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/WashingMachine-controlUnit.git f:/verilog_sva_gh_scraper/data/full_repos/522338518
git clone --depth 1 --no-tags https://github.com/glunkad/N-Bit-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/522019127
git clone --depth 1 --no-tags https://github.com/newyear2580/107_2_ComputerOrganization_Midterm.git f:/verilog_sva_gh_scraper/data/full_repos/522138236
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/sky130_sram_test.git f:/verilog_sva_gh_scraper/data/full_repos/522284161
git clone --depth 1 --no-tags https://github.com/mattvenn/wokwi_inverters.git f:/verilog_sva_gh_scraper/data/full_repos/522849429
git clone --depth 1 --no-tags https://github.com/Parziwal27/Traffic-Light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/518902849
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AtharvRasal.git f:/verilog_sva_gh_scraper/data/full_repos/518814637
git clone --depth 1 --no-tags https://github.com/ymhagargi/IIITB_CarPS.git f:/verilog_sva_gh_scraper/data/full_repos/523673767
git clone --depth 1 --no-tags https://github.com/mkiesinger/AES-Encryption-Module.git f:/verilog_sva_gh_scraper/data/full_repos/523492216
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/524525151
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencer.git f:/verilog_sva_gh_scraper/data/full_repos/524532083
git clone --depth 1 --no-tags https://github.com/Rajib-IITB/Brent-Kung-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/523739343
git clone --depth 1 --no-tags https://github.com/sh-mohammadi/registered_superalu.git f:/verilog_sva_gh_scraper/data/full_repos/524012526
git clone --depth 1 --no-tags https://github.com/dessotti1/projeto_SD.git f:/verilog_sva_gh_scraper/data/full_repos/519309743
git clone --depth 1 --no-tags https://github.com/XiaBin520/RV-Core.git f:/verilog_sva_gh_scraper/data/full_repos/519428637
git clone --depth 1 --no-tags https://github.com/CHESS-mission/Clyde_IP_dev.git f:/verilog_sva_gh_scraper/data/full_repos/519589505
git clone --depth 1 --no-tags https://github.com/MostafaMahmoud54/Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/522692078
git clone --depth 1 --no-tags https://github.com/pritishsh/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/524061421
git clone --depth 1 --no-tags https://github.com/batnas/test_analog_mow.git f:/verilog_sva_gh_scraper/data/full_repos/522597574
git clone --depth 1 --no-tags https://github.com/Vishalcode9/iiitb_Johnson_counter.git f:/verilog_sva_gh_scraper/data/full_repos/523405860
git clone --depth 1 --no-tags https://github.com/SashiniLiyanage/verilog-8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/523566830
git clone --depth 1 --no-tags https://github.com/m-s-dhanush/RC.git f:/verilog_sva_gh_scraper/data/full_repos/523696791
git clone --depth 1 --no-tags https://github.com/Gyanendra17/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/524303598
git clone --depth 1 --no-tags https://github.com/vanBassum/TangNano9k.git f:/verilog_sva_gh_scraper/data/full_repos/521662675
git clone --depth 1 --no-tags https://github.com/hypnotic2402/iiitb_aclock.git f:/verilog_sva_gh_scraper/data/full_repos/521229113
git clone --depth 1 --no-tags https://github.com/Surbhi2712/Verilog-BCD-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/521226469
git clone --depth 1 --no-tags https://github.com/Nisha-B-Rajput/iiitb_alu.git f:/verilog_sva_gh_scraper/data/full_repos/521256677
git clone --depth 1 --no-tags https://github.com/lorenaol/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/518807008
git clone --depth 1 --no-tags https://github.com/gednyengs/gcd_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/518886209
git clone --depth 1 --no-tags https://github.com/matteusgui/aad-p5.git f:/verilog_sva_gh_scraper/data/full_repos/520124827
git clone --depth 1 --no-tags https://github.com/hassanelsman/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/519942809
git clone --depth 1 --no-tags https://github.com/leeshy-tech/Digital_Circuit_Experiments_fan.git f:/verilog_sva_gh_scraper/data/full_repos/519785134
git clone --depth 1 --no-tags https://github.com/doorvant/CPU-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/519117323
git clone --depth 1 --no-tags https://github.com/Sairamakula1999/Floating_Point_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/520525280
git clone --depth 1 --no-tags https://github.com/Herring-UGACSEE-4290-F22/Labs.git f:/verilog_sva_gh_scraper/data/full_repos/520499530
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/Verilog_convolution.git f:/verilog_sva_gh_scraper/data/full_repos/522260902
git clone --depth 1 --no-tags https://github.com/vijaybharath99/IEEE-754-Floating-Point-Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/520491731
git clone --depth 1 --no-tags https://github.com/swstrathman/repodepot.git f:/verilog_sva_gh_scraper/data/full_repos/522346582
git clone --depth 1 --no-tags https://github.com/aamodbk/iiitb_aclock.git f:/verilog_sva_gh_scraper/data/full_repos/523259030
git clone --depth 1 --no-tags https://github.com/passant5/caravel_user_project_example.git f:/verilog_sva_gh_scraper/data/full_repos/518824108
git clone --depth 1 --no-tags https://github.com/DebanganaMukherjee/iiitb_usr.git f:/verilog_sva_gh_scraper/data/full_repos/521972572
git clone --depth 1 --no-tags https://github.com/funnylir/blue-whale.git f:/verilog_sva_gh_scraper/data/full_repos/521198108
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/UART-Interface-UART-TX-UART-RX-.git f:/verilog_sva_gh_scraper/data/full_repos/521484309
git clone --depth 1 --no-tags https://github.com/jrfreyes/hexto7seg.git f:/verilog_sva_gh_scraper/data/full_repos/521565546
git clone --depth 1 --no-tags https://github.com/Euge908/CPF3-Softcore-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/520395832
git clone --depth 1 --no-tags https://github.com/PE-611/SPI_TX_MASTER_CYCLONE_IV.git f:/verilog_sva_gh_scraper/data/full_repos/520606402
git clone --depth 1 --no-tags https://github.com/RAbh-inav/Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/520610592
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/519820871
git clone --depth 1 --no-tags https://github.com/birdx-007/MIPS_pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/519759804
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/519695048
git clone --depth 1 --no-tags https://github.com/sreenya24/Y-86-processor.git f:/verilog_sva_gh_scraper/data/full_repos/519322485
git clone --depth 1 --no-tags https://github.com/v-sekar/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/519316445
git clone --depth 1 --no-tags https://github.com/subha-ratno/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/519337734
git clone --depth 1 --no-tags https://github.com/CyanGuo/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/521536007
git clone --depth 1 --no-tags https://github.com/carvalhosamuel/GrapeForCKTs.git f:/verilog_sva_gh_scraper/data/full_repos/521287529
git clone --depth 1 --no-tags https://github.com/ClarkBrun/NN_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/521654382
git clone --depth 1 --no-tags https://github.com/adi-anirudh/UART-RX-TX.git f:/verilog_sva_gh_scraper/data/full_repos/521863425
git clone --depth 1 --no-tags https://github.com/dogeMayichuan/PoorGuy-s_GrahpicCard.git f:/verilog_sva_gh_scraper/data/full_repos/522088966
git clone --depth 1 --no-tags https://github.com/Gagan163264/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/522169565
git clone --depth 1 --no-tags https://github.com/matin-yousefzade/ARM-CPU-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/524433508
git clone --depth 1 --no-tags https://github.com/LoesterFranco/Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/518875511
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/UART.git f:/verilog_sva_gh_scraper/data/full_repos/518792333
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/clock-divider.git f:/verilog_sva_gh_scraper/data/full_repos/521048485
git clone --depth 1 --no-tags https://github.com/HemanthVeeramalla/Linux_Basics.git f:/verilog_sva_gh_scraper/data/full_repos/520839410
git clone --depth 1 --no-tags https://github.com/stanley108/openlane-stdcell-n-charecterization.git f:/verilog_sva_gh_scraper/data/full_repos/522598154
git clone --depth 1 --no-tags https://github.com/Naderatef10/washing-machine_final.git f:/verilog_sva_gh_scraper/data/full_repos/522631055
git clone --depth 1 --no-tags https://github.com/connor1048/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/523910116
git clone --depth 1 --no-tags https://github.com/Bianca66/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/520019544
git clone --depth 1 --no-tags https://github.com/RanChenRivai/cpu_camp_TO.git f:/verilog_sva_gh_scraper/data/full_repos/519946906
git clone --depth 1 --no-tags https://github.com/MadejSzymon/ddio_de10standard.git f:/verilog_sva_gh_scraper/data/full_repos/523072801
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/stop-watch-on-Nexys-A7-FPGA-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/522812855
git clone --depth 1 --no-tags https://github.com/fenggang233/HDLBits_verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/524313626
git clone --depth 1 --no-tags https://github.com/FlyCode-ZX/Graduation_design.git f:/verilog_sva_gh_scraper/data/full_repos/524323687
git clone --depth 1 --no-tags https://github.com/Asmita-Zjigyasu/iiitb_riscv32im5.git f:/verilog_sva_gh_scraper/data/full_repos/523319968
git clone --depth 1 --no-tags https://github.com/Rajib-IITB/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/523737735
git clone --depth 1 --no-tags https://github.com/flatline-cz/renderer.git f:/verilog_sva_gh_scraper/data/full_repos/519759825
git clone --depth 1 --no-tags https://github.com/hassanelsman/Linear-Feedback-Shift-Register-LSFR-.git f:/verilog_sva_gh_scraper/data/full_repos/519941354
git clone --depth 1 --no-tags https://github.com/AyaRedaOsman/UART_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/519378990
git clone --depth 1 --no-tags https://github.com/coderalai/some-module-of-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/520460161
git clone --depth 1 --no-tags https://github.com/bbttko/PicoRV-StepFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/520038878
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/upDownCount.git f:/verilog_sva_gh_scraper/data/full_repos/520086453
git clone --depth 1 --no-tags https://github.com/ofirm57/Processor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/521181107
git clone --depth 1 --no-tags https://github.com/Surbhi2712/Verilog-Carry-Look-Ahead.git f:/verilog_sva_gh_scraper/data/full_repos/521228520
git clone --depth 1 --no-tags https://github.com/jianghaoyu-1030/verilog_repository_self.git f:/verilog_sva_gh_scraper/data/full_repos/520763382
git clone --depth 1 --no-tags https://github.com/guanzetong/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/521429058
git clone --depth 1 --no-tags https://github.com/doronshamgar/dsp1.git f:/verilog_sva_gh_scraper/data/full_repos/524210322
git clone --depth 1 --no-tags https://github.com/yimelon1/cndes_start.git f:/verilog_sva_gh_scraper/data/full_repos/522515159
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/523703216
git clone --depth 1 --no-tags https://github.com/EnesErcin/Image_Preprocessing_wFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/524073646
git clone --depth 1 --no-tags https://github.com/sh-mohammadi/CSA_adder.git f:/verilog_sva_gh_scraper/data/full_repos/524051183
git clone --depth 1 --no-tags https://github.com/sifanlight/wlan_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/521947091
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Design-and-Synthesize-a-Full-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/524526896
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/Combinational-SequentialCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/524512051
git clone --depth 1 --no-tags https://github.com/romantitovmephi/Crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/524483576
