{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "/BNC+",
      "class": "TODO",
      "pads": [
        {
          "Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm pad 1": {
            "abs_pos": [130.81, 107.95]
          }
        },
        {
          "Connector_Coaxial:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 1": {
            "abs_pos": [119.38, 95.25]
          }
        },
        {
          "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 1": {
            "abs_pos": [125.73, 104.14]
          }
        },
        {
          "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm pad 1": {
            "abs_pos": [115.78, 108.585]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [121.285, 106.89],
            "end": [121.285, 103.505],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [121.285, 103.505],
            "end": [123.19, 101.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [123.19, 101.6],
            "end": [124.46, 101.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [124.46, 101.6],
            "end": [125.73, 102.87],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [125.73, 102.87],
            "end": [125.73, 104.14],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [127, 104.14],
            "end": [130.81, 107.95],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [125.73, 104.14],
            "end": [127, 104.14],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [124.46, 101.6],
            "end": [123.19, 100.33],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [120.88, 95.25],
            "end": [123.19, 97.56],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [119.38, 95.25],
            "end": [120.88, 95.25],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [123.19, 97.56],
            "end": [123.19, 100.33],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(C1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-5-2_Window pad 2": {
            "abs_pos": [154.94000000000003, 97.79]
          }
        },
        {
          "Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm pad 2": {
            "abs_pos": [135.81, 107.95]
          }
        },
        {
          "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 2": {
            "abs_pos": [135.89000000000001, 104.14]
          }
        },
        {
          "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm pad 2": {
            "abs_pos": [115.78, 109.85499999999999]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [120.015, 106.89],
            "end": [120.015, 108.585],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [120.015, 108.585],
            "end": [121.92, 110.49],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [128.27, 110.49],
            "end": [127, 111.76],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [121.92, 110.49],
            "end": [128.27, 110.49],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [129.54, 110.49],
            "end": [130.81, 111.76],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [129.54, 110.49],
            "end": [138.43, 110.49],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [128.27, 110.49],
            "end": [129.54, 110.49],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [130.81, 112.95],
            "end": [130.81, 111.76],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [127, 111.76],
            "end": [125.73, 113.03],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [125.73, 114.3],
            "end": [125.73, 113.03],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [149.86, 102.87],
            "end": [146.05, 102.87],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [146.05, 102.87],
            "end": [138.43, 110.49],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "GNDREF",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-5-2_Window pad 1": {
            "abs_pos": [149.86, 97.79]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 5": {
            "abs_pos": [110.52, 109.03]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [106.7325, 109.115]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [111.7075, 109.115]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [105.845, 111.69]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [112.595, 111.69]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [108.07, 111.69]
          }
        },
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 6": {
            "abs_pos": [110.77, 111.69]
          }
        },
        {
          "Connector_Coaxial:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [114.3, 90.17]
          }
        },
        {
          "Connector_Coaxial:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [124.46, 90.17]
          }
        },
        {
          "Connector_Coaxial:BNC_Amphenol_B6252HB-NPP3G-50_Horizontal pad 2": {
            "abs_pos": [116.83999999999999, 95.25]
          }
        },
        {
          "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm pad 3": {
            "abs_pos": [115.78, 111.125]
          }
        },
        {
          "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm pad 4": {
            "abs_pos": [115.78, 112.395]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [110.68, 112.8925],
            "end": [110.595, 112.9775],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [110.68, 111.79],
            "end": [110.68, 112.8925],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "+5V",
      "class": "TODO",
      "pads": [
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 1": {
            "abs_pos": [107.92, 109.03]
          }
        },
        {
          "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm pad 8": {
            "abs_pos": [122.97999999999999, 108.585]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [121.285, 113.29],
            "end": [121.285, 114.09],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [110.68, 109.19],
            "end": [117.185, 109.19],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [117.185, 109.19],
            "end": [121.285, 113.29],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(J1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 2": {
            "abs_pos": [108.57, 109.03]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(J1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 3": {
            "abs_pos": [109.22, 109.03]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "Net-(J1-Pad4)",
      "class": "TODO",
      "pads": [
        {
          "Connector_USB:USB_Micro-B_Molex_47346-0001 pad 4": {
            "abs_pos": [109.87, 109.03]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm at [119.38, 110.49, 270]": "pad 5 smd roundrect at [3.6, 1.905] has error 706: key \"net\" not found"
    },
    {
      "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm at [119.38, 110.49, 270]": "pad 6 smd roundrect at [3.6, 0.635] has error 707: key \"net\" not found"
    },
    {
      "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm at [119.38, 110.49, 270]": "pad 7 smd roundrect at [3.6, -0.635] has error 708: key \"net\" not found"
    }
  ]
}