<!-- Compiled by morty-0.9.0 / 2025-09-09 06:25:28.749248351 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">mem_stream_to_banks_detailed</a></h1>
<div class="docblock">
<p>Split memory access over multiple parallel banks, where each bank has its own req/gnt</p>
<p>request and valid response direction.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AddrWidth" class="impl"><code class="in-band"><a href="#parameter.AddrWidth">AddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Input address width.</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band"><a href="#parameter.DataWidth">DataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Input data width, must be a power of two.</p>
</div><h3 id="parameter.WUserWidth" class="impl"><code class="in-band"><a href="#parameter.WUserWidth">WUserWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Request sideband width.</p>
</div><h3 id="parameter.RUserWidth" class="impl"><code class="in-band"><a href="#parameter.RUserWidth">RUserWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Response sideband width.</p>
</div><h3 id="parameter.NumBanks" class="impl"><code class="in-band"><a href="#parameter.NumBanks">NumBanks</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of banks at output, must evenly divide <code>DataWidth</code>.</p>
</div><h3 id="parameter.HideStrb" class="impl"><code class="in-band"><a href="#parameter.HideStrb">HideStrb</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Remove transactions that have zero strobe</p>
</div><h3 id="parameter.MaxTrans" class="impl"><code class="in-band"><a href="#parameter.MaxTrans">MaxTrans</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of outstanding transactions</p>
</div><h3 id="parameter.OutFifoDepth" class="impl"><code class="in-band"><a href="#parameter.OutFifoDepth">OutFifoDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Request FIFO depth</p>
</div><h3 id="parameter.wuser_t" class="impl"><code class="in-band"><a href="#parameter.wuser_t">wuser_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Request sideband type.</p>
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band"><a href="#parameter.addr_t">addr_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Address type.</p>
</div><h3 id="parameter.inp_data_t" class="impl"><code class="in-band"><a href="#parameter.inp_data_t">inp_data_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Input data type.</p>
</div><h3 id="parameter.inp_strb_t" class="impl"><code class="in-band"><a href="#parameter.inp_strb_t">inp_strb_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Input write strobe type.</p>
</div><h3 id="parameter.inp_ruser_t" class="impl"><code class="in-band"><a href="#parameter.inp_ruser_t">inp_ruser_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Input response sideband type.</p>
</div><h3 id="parameter.oup_data_t" class="impl"><code class="in-band"><a href="#parameter.oup_data_t">oup_data_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Output data type.</p>
</div><h3 id="parameter.oup_strb_t" class="impl"><code class="in-band"><a href="#parameter.oup_strb_t">oup_strb_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Output write strobe type.</p>
</div><h3 id="parameter.oup_ruser_t" class="impl"><code class="in-band"><a href="#parameter.oup_ruser_t">oup_ruser_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override! Output response sideband type.</p>
</div><h3 id="parameter.DataBytes" class="impl"><code class="in-band"><a href="#parameter.DataBytes">DataBytes</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.BitsPerBank" class="impl"><code class="in-band"><a href="#parameter.BitsPerBank">BitsPerBank</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.BytesPerBank" class="impl"><code class="in-band"><a href="#parameter.BytesPerBank">BytesPerBank</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock input.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low.</p>
</div><h3 id="port.req_i" class="impl"><code class="in-band"><a href="#port.req_i">req_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Memory request to split, request is valid.</p>
</div><h3 id="port.gnt_o" class="impl"><code class="in-band"><a href="#port.gnt_o">gnt_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Memory request to split, request can be granted.</p>
</div><h3 id="port.addr_i" class="impl"><code class="in-band"><a href="#port.addr_i">addr_i</a><span class="type-annotation">: input  addr_t</span></code></h3><div class="docblock">
<p>Memory request to split, request address, byte-wise.</p>
</div><h3 id="port.wdata_i" class="impl"><code class="in-band"><a href="#port.wdata_i">wdata_i</a><span class="type-annotation">: input  inp_data_t</span></code></h3><div class="docblock">
<p>Memory request to split, request write data.</p>
</div><h3 id="port.strb_i" class="impl"><code class="in-band"><a href="#port.strb_i">strb_i</a><span class="type-annotation">: input  inp_strb_t</span></code></h3><div class="docblock">
<p>Memory request to split, request write strobe.</p>
</div><h3 id="port.wuser_i" class="impl"><code class="in-band"><a href="#port.wuser_i">wuser_i</a><span class="type-annotation">: input  wuser_t</span></code></h3><div class="docblock">
<p>Memory request to split, request sideband.</p>
</div><h3 id="port.we_i" class="impl"><code class="in-band"><a href="#port.we_i">we_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Memory request to split, request write enable, active high.</p>
</div><h3 id="port.rvalid_o" class="impl"><code class="in-band"><a href="#port.rvalid_o">rvalid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Memory request to split, response is valid. Required for read and write requests</p>
</div><h3 id="port.rready_i" class="impl"><code class="in-band"><a href="#port.rready_i">rready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Memory request to split, response ready input. Tie to 1â€™b1 if unused.</p>
</div><h3 id="port.rdata_o" class="impl"><code class="in-band"><a href="#port.rdata_o">rdata_o</a><span class="type-annotation">: output inp_data_t</span></code></h3><div class="docblock">
<p>Memory request to split, response read data.</p>
</div><h3 id="port.ruser_o" class="impl"><code class="in-band"><a href="#port.ruser_o">ruser_o</a><span class="type-annotation">: output inp_ruser_t</span></code></h3><div class="docblock">
<p>Memory request to split, response sideband.</p>
</div><h3 id="port.bank_req_o" class="impl"><code class="in-band"><a href="#port.bank_req_o">bank_req_o</a><span class="type-annotation">: output logic       [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request is valid.</p>
</div><h3 id="port.bank_gnt_i" class="impl"><code class="in-band"><a href="#port.bank_gnt_i">bank_gnt_i</a><span class="type-annotation">: input  logic       [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request can be granted.</p>
</div><h3 id="port.bank_addr_o" class="impl"><code class="in-band"><a href="#port.bank_addr_o">bank_addr_o</a><span class="type-annotation">: output addr_t      [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request address, byte-wise. Will be different for each bank.</p>
</div><h3 id="port.bank_wdata_o" class="impl"><code class="in-band"><a href="#port.bank_wdata_o">bank_wdata_o</a><span class="type-annotation">: output oup_data_t  [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request write data.</p>
</div><h3 id="port.bank_strb_o" class="impl"><code class="in-band"><a href="#port.bank_strb_o">bank_strb_o</a><span class="type-annotation">: output oup_strb_t  [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request write strobe.</p>
</div><h3 id="port.bank_wuser_o" class="impl"><code class="in-band"><a href="#port.bank_wuser_o">bank_wuser_o</a><span class="type-annotation">: output wuser_t     [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request sideband.</p>
</div><h3 id="port.bank_we_o" class="impl"><code class="in-band"><a href="#port.bank_we_o">bank_we_o</a><span class="type-annotation">: output logic       [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, request write enable, active high.</p>
</div><h3 id="port.bank_rvalid_i" class="impl"><code class="in-band"><a href="#port.bank_rvalid_i">bank_rvalid_i</a><span class="type-annotation">: input  logic       [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, response is valid. Required for read and write requests</p>
</div><h3 id="port.bank_rdata_i" class="impl"><code class="in-band"><a href="#port.bank_rdata_i">bank_rdata_i</a><span class="type-annotation">: input  oup_data_t  [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, response read data.</p>
</div><h3 id="port.bank_ruser_i" class="impl"><code class="in-band"><a href="#port.bank_ruser_i">bank_ruser_i</a><span class="type-annotation">: input  oup_ruser_t [NumBanks-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request, response sideband.</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.req_t.html">req_t</a></td><td></td></tr><tr><td><a class="type" href="type.cnt_t.html">cnt_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.cnt_d" class="impl"><code class="in-band"><a href="#signal.cnt_d">cnt_d</a><span class="type-annotation">: cnt_t</span></code></h3><div class="docblock">
</div><h3 id="signal.cnt_q" class="impl"><code class="in-band"><a href="#signal.cnt_q">cnt_q</a><span class="type-annotation">: cnt_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
