I 000046 55 5926          1551836852543 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551836852544 2019.03.05 20:47:32)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 27742d23767027302374647d732023212222712173)
	(_coverage d)
	(_ent
		(_time 1551836852540)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 71(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_implicit)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
			)
		)
	)
	(_inst MUX1 0 72(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_implicit)
			(_port
				((CLK_1)(CLK_1))
				((KEY)(KEY))
				((SW)(SW))
				((CLK)(CLK))
			)
		)
	)
	(_inst CPU 0 73(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Mem_Bus_in)(Mem_Bus_in))
				((CS)(CS))
				((WE)(WE))
				((LEDstate)(LEDstate))
				((ADDR)(ADDR))
				((Mem_Bus_out)(Mem_Bus_out))
			)
		)
	)
	(_inst MEM 0 74(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_implicit)
			(_port
				((CS)(CS))
				((WE)(WE))
				((Clk)(Clk))
				((ADDR)(ADDR))
				((Mem_Bus_in)(Mem_Bus_in))
				((Mem_Bus_out)(Mem_Bus_out))
			)
		)
	)
	(_inst H2S 0 75(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_implicit)
			(_port
				((sw9)(sw9))
				((sw21)(sw21))
				((ADDR)(ADDR))
				((Mem_Bus_in)(Mem_Bus_in))
				((Mem_Bus_out)(Mem_Bus_out))
				((h0)(h0))
				((h1)(h1))
				((h2)(h2))
				((h3)(h3))
				((h4)(h4))
				((h5)(h5))
			)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__77(_arch 1 0 77(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__78(_arch 2 0 78(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000049 55 2415          1551836852599 dataflow
(_unit VHDL(hextosevensegment 0 5(dataflow 0 19))
	(_version vde)
	(_time 1551836852600 2019.03.05 20:47:32)
	(_source(\./../src/hexToSevenSegment.vhd\))
	(_parameters dbg tan)
	(_code 65366465653339726461233e376360626363606330)
	(_coverage d)
	(_ent
		(_time 1551836852597)
	)
	(_object
		(_port(_int sw9 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sw21 0 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 1 0 8(_ent(_in))))
		(_port(_int Mem_Bus_in 1 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int h0 2 0 11(_ent(_out))))
		(_port(_int h1 2 0 12(_ent(_out))))
		(_port(_int h2 2 0 13(_ent(_out))))
		(_port(_int h3 2 0 14(_ent(_out))))
		(_port(_int h4 2 0 15(_ent(_out))))
		(_port(_int h5 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 21(_array -1((_to i 0 i 6)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 6 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4))(_read(11(d_19_16))(11(d_23_20))(11(d_27_24))(11(d_31_28))(11(d_3_0))(11(d_7_4))(11(d_11_8))(11(d_15_12))))))
		)
		(_subprogram
			(_int hexToSegments 1 0 20(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33751811 197379)
		(33686018 197379)
		(33751810 197122)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33686019 131842)
		(50529026 131586)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 6058          1551836852657 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551836852658 2019.03.05 20:47:32)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 94c7c99b95c39482cb9186cfcc92c0929192c092c2)
	(_coverage d)
	(_ent
		(_time 1551836852655)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 521)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000010000010010000000100010"\))((_string \"00000000001000100010100000100100"\))((_string \"00000000001000100011000000100101"\))((_string \"00000000001000100011100000101010"\))((_string \"00000000000000100100000100000000"\))((_string \"00000000000000010100100001000010"\))((_string \"00010000001000100000000000000001"\))((_string \"10001100000010100000000000000100"\))((_string \"00010100011000100000000000000001"\))((_string \"00110000001000010000000000000000"\))((_string \"00001000000000000000000000010000"\))((_string \"00110000010000100000000000000000"\))((_string \"00000000010000000000000000001000"\))((_string \"00110000011000110000000000000000"\))((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))((_string \"00000000001000100000000000011001"\))((_string \"00000000000000000101100000010010"\))((_string \"00000000011000100000000000011011"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000000000000110100000010000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 132(_arch(_uni))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(5))(_sens(7)(0)(1)))))
			(line__138(_arch 1 0 138(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(6)(0)(1)(3(d_6_0))(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000050 55 7499          1551836852687 structure
(_unit VHDL(mips 0 5(structure 0 15))
	(_version vde)
	(_time 1551836852688 2019.03.05 20:47:32)
	(_source(\./../src/MIPS.vhd\))
	(_parameters dbg tan)
	(_code c3909e96c99597d4919487999bc4c3c4c0c597c5ca)
	(_coverage d)
	(_ent
		(_time 1551836852679)
	)
	(_comp
		(REG
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RegW -1 0 18(_ent (_in))))
				(_port(_int DR 2 0 19(_ent (_in))))
				(_port(_int SR1 2 0 19(_ent (_in))))
				(_port(_int SR2 2 0 19(_ent (_in))))
				(_port(_int Reg_In 3 0 20(_ent (_in))))
				(_port(_int ReadReg1 3 0 21(_ent (_out))))
				(_port(_int ReadReg2 3 0 21(_ent (_out))))
			)
		)
		(stateToLEDR
			(_object
				(_port(_int state 4 0 24(_ent (_in))))
				(_port(_int LEDstate 5 0 25(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RegW)(RegW))
				((DR)(DR))
				((SR1)(SR1))
				((SR2)(SR2))
				((Reg_In)(Reg_In))
				((ReadReg1)(ReadReg1))
				((ReadReg2)(ReadReg2))
			)
		)
	)
	(_inst S2L 0 68(_comp stateToLEDR)
		(_port
			((state)(state))
			((LEDstate)(LEDstate))
		)
		(_use(_implicit)
			(_port
				((state)(state))
				((LEDstate)(LEDstate))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Mem_Bus_in 0 0 7(_ent(_in))))
		(_port(_int CS -1 0 8(_ent(_out))))
		(_port(_int WE -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 9(_ent(_out))))
		(_port(_int ADDR 0 0 10(_ent(_out))))
		(_port(_int Mem_Bus_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 24(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int Operation 0 27(_enum1 and1 or1 add sub slt shr shl jr mult multu div divu mfhi mflo (_to i 0 i 13))))
		(_sig(_int Op 6 0 28(_arch(_uni((i 0))))))
		(_sig(_int OpSave 6 0 28(_arch(_uni((i 0))))))
		(_type(_int Instr_Format 0 29(_enum1 r i j (_to i 0 i 2))))
		(_sig(_int Format 7 0 30(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instr 8 0 31(_arch(_uni))))
		(_sig(_int Imm_Ext 8 0 31(_arch(_uni))))
		(_sig(_int PC 8 0 32(_arch(_uni))))
		(_sig(_int nPC 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg1 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg2 8 0 32(_arch(_uni))))
		(_sig(_int Reg_In 8 0 32(_arch(_uni))))
		(_sig(_int ALU_InA 8 0 33(_arch(_uni))))
		(_sig(_int ALU_InB 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result_Save 8 0 34(_arch(_uni))))
		(_type(_int ~UNSIGNED{63~downto~0}~13 0 35(_array -1((_dto i 63 i 0)))))
		(_sig(_int Regs_64 9 0 35(_arch(_uni))))
		(_sig(_int ALUorMEM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int RegW -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int FetchDorI -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int Writing -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM_Save -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ALUorMEM_Save -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{4~downto~0}~135 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int DR 10 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~136 0 39(_scalar (_to i 0 i 4))))
		(_sig(_int State 11 0 39(_arch(_uni((i 0))))))
		(_sig(_int nState 11 0 39(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_cnst(_int addi 12 0 40(_arch(_string \"001000"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1((_dto i 5 i 0)))))
		(_cnst(_int andi 13 0 41(_arch(_string \"001100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ori 14 0 42(_arch(_string \"001101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1((_dto i 5 i 0)))))
		(_cnst(_int lw 15 0 43(_arch(_string \"100011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1((_dto i 5 i 0)))))
		(_cnst(_int sw 16 0 44(_arch(_string \"101011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1((_dto i 5 i 0)))))
		(_cnst(_int beq 17 0 45(_arch(_string \"000100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1((_dto i 5 i 0)))))
		(_cnst(_int bne 18 0 46(_arch(_string \"000101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1((_dto i 5 i 0)))))
		(_cnst(_int jump 19 0 47(_arch(_string \"000010"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_alias opcode 20 0 49(_arch(11(d_31_26)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR1 21 0 50(_arch(11(d_25_21)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR2 22 0 51(_arch(11(d_20_16)))))
		(_type(_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1((_dto i 5 i 0)))))
		(_sig(_alias F_Code 23 0 52(_arch(11(d_5_0)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_alias NumShift 24 0 53(_arch(11(d_10_6)))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_alias ImmField 25 0 54(_arch(11(d_15_0)))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(12))(_sens(11(15))(11(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment(_trgt(30))(_sens(10)(11(d_20_16))(11(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment(_alias((ALU_InA)(ReadReg1)))(_trgt(18))(_sens(15)))))
			(line__62(_arch 3 0 62(_assignment(_trgt(19))(_sens(12)(16)(28)))))
			(line__63(_arch 4 0 63(_assignment(_trgt(17))(_sens(2)(21)(29)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(10))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment(_alias((Mem_Bus_out)(ReadReg2)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_trgt(6))(_sens(13)(21)(25)))))
			(line__70(_arch 8 0 70(_prcs(_simple)(_trgt(3)(4)(8)(14)(20)(22(d_31_0))(22(d_63_32))(22)(23)(24)(25)(26)(27)(32))(_sens(8)(10)(11)(12)(13)(18)(19)(31)(33)(36))(_mon)(_read(9)(22(d_31_0))(22(d_63_32))(37)))))
			(line__152(_arch 9 0 152(_prcs(_simple)(_trgt(9)(11)(13)(21)(28)(29)(31))(_sens(0))(_read(1)(2)(8)(14)(20)(23)(27)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 514)
		(33751810 770)
		(33751810 515)
		(33751810 771)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000045 55 3089          1551836852734 test
(_unit VHDL(mips_testbench 0 5(test 0 8))
	(_version vde)
	(_time 1551836852735 2019.03.05 20:47:32)
	(_source(\./../src/MIPS_Testbench.vhd\))
	(_parameters dbg tan)
	(_code f2a1afa2f9a4a6e5f2a5b4a9a7f4f7f5f1f5f6f4f0)
	(_coverage d)
	(_ent
		(_time 1551836852724)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int CLK -1 0 10(_ent (_in))))
				(_port(_int RST -1 0 10(_ent (_in))))
				(_port(_int Mem_Bus_in 0 0 11(_ent (_in))))
				(_port(_int CS -1 0 12(_ent (_out))))
				(_port(_int WE -1 0 12(_ent (_out))))
				(_port(_int ADDR 0 0 13(_ent (_out))))
				(_port(_int Mem_Bus_out 0 0 14(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 17(_ent (_in))))
				(_port(_int WE -1 0 17(_ent (_in))))
				(_port(_int Clk -1 0 17(_ent (_in))))
				(_port(_int ADDR 1 0 18(_ent (_in))))
				(_port(_int Mem_Bus_in 1 0 19(_ent (_in))))
				(_port(_int Mem_Bus_out 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 37(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Mem_Bus_in)(Mem_Bus_in))
				((CS)(CS))
				((WE)(WE))
				((LEDstate)(_open))
				((ADDR)(ADDR))
				((Mem_Bus_out)(Mem_Bus_out))
			)
		)
	)
	(_inst MEM 0 38(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int N -2 0 23(_arch((i 127)))))
		(_sig(_int CS -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int WE -1 0 33(_arch(_uni((i 2)))(_event))))
		(_sig(_int CLK -1 0 33(_arch(_uni((i 2)))(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int Mem_Bus_in 2 0 34(_arch(_uni))))
		(_sig(_int Mem_Bus_out 2 0 34(_arch(_uni))))
		(_sig(_int Address 2 0 34(_arch(_uni))))
		(_sig(_int AddressTB 2 0 34(_arch(_uni))))
		(_sig(_int Address_Mux 2 0 34(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int init -1 0 35(_arch(_uni))))
		(_sig(_int WE_Mux -1 0 35(_arch(_uni))))
		(_sig(_int CS_Mux -1 0 35(_arch(_uni))))
		(_sig(_int WE_TB -1 0 35(_arch(_uni))))
		(_sig(_int CS_TB -1 0 35(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(2)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(7))(_sens(5)(6)(9)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(10))(_sens(1)(9)(12)))))
			(line__43(_arch 3 0 43(_assignment(_trgt(11))(_sens(0)(9)(13)))))
			(line__45(_arch 4 0 45(_prcs(_trgt(8)(9))(_sens(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . test 5 -1)
)
I 000051 55 679           1551836852758 behavioral
(_unit VHDL(mux 0 5(behavioral 0 12))
	(_version vde)
	(_time 1551836852759 2019.03.05 20:47:32)
	(_source(\./../src/MUX.vhd\))
	(_parameters dbg tan)
	(_code 0152040605575d175553145a580755060406090755)
	(_coverage d)
	(_ent
		(_time 1551836852756)
	)
	(_object
		(_port(_int CLK_1 -1 0 6(_ent(_in))))
		(_port(_int KEY -1 0 7(_ent(_in))))
		(_port(_int SW -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000044 55 1078          1551836852798 rtl
(_unit VHDL(pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551836852799 2019.03.05 20:47:32)
	(_source(\./../src/pll.vhd\))
	(_parameters dbg tan)
	(_code 21737025737626362327627b232621277227722621)
	(_coverage d)
	(_ent
		(_time 1551836852796)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pll_inst 0 31(_comp pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_implicit)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(locked))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000046 55 5268          1551836852986 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551836852987 2019.03.05 20:47:32)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code ecbfbebfe9bbecfbe8bfafb6b8ebe8eae9e9baeab8)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 71(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_implicit)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
			)
		)
	)
	(_inst MUX1 0 72(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 73(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 74(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 75(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__77(_arch 1 0 77(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__78(_arch 2 0 78(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000062 55 312           1551836874440 $root 0000000000463 3
ªU    ªU      Ï  Aô Ã«µ ª¯×œÉTÑŽùò<¨<ÿª}UéôCr{IZ$\ Kó–ô8%¸Žíe~HßbÞ‡°g¤ÝiPPbÌò2<z`hñ %Õãò]G®a–ôú'ÇØêc;ökfAGÒþ¾Up{¨:lvw¹\lb;“÷¦cPB5TÂûOsH¹ã¬&j)|€Wµ3çG{C &áã¼î“'½¹º•¹âîfž<c{° XåX!9Gcalû¿']eJ¹³*C³Lâ 	Ç–‘ýºÇ)·H.æ–sý÷#8ˆV
[‘ùÅpê[ZQßcÎP±áD,+íª7v3ŸÆí$¦Û-0^!Ÿ*9]&iZ+}Ì¸¥J+Öqº$@ÔÆauqUªUªI 000049 55 3724          1551836874464 pll_0002
(_unit VERILOG 6.3579.6.768 (pll_0002 0 2(pll_0002 0 2))
	(_version vde)
	(_time 1551836874371 2019.03.05 20:47:54)
	(_source (\./../src/pll_0002.v\ VERILOG (\./../src/pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 6b6f3e6b6a3c6c7e386d7b343a686b68696c6b6d38)
	(_ent
		(_time 1551836874371)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"1.171875 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . pll_0002 3 -1)

)
I 000051 55 1432          1551836875753 Behavioral
(_unit VHDL(reg 0 5(behavioral 0 13))
	(_version vde)
	(_time 1551836875754 2019.03.05 20:47:55)
	(_source(\./../src/REG.vhd\))
	(_parameters dbg tan)
	(_code d9dad88bd58e8aceda8ecc838fdedbdfdcdfdededb)
	(_coverage d)
	(_ent
		(_time 1551836875750)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RegW -1 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int DR 0 0 8(_ent(_in))))
		(_port(_int SR1 0 0 8(_ent(_in))))
		(_port(_int SR2 0 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Reg_In 1 0 9(_ent(_in))))
		(_port(_int ReadReg1 1 0 10(_ent(_out))))
		(_port(_int ReadReg2 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAM 0 14(_array 2((_to i 0 i 31)))))
		(_sig(_int Regs 3 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(5)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1234          1551836875779 dataflow
(_unit VHDL(statetoledr 0 5(dataflow 0 10))
	(_version vde)
	(_time 1551836875780 2019.03.05 20:47:55)
	(_source(\./../src/stateToLEDR.vhd\))
	(_parameters dbg tan)
	(_code e9eae9bbe4bebcfeecbcfcb2bcefbfefbaefecefed)
	(_coverage d)
	(_ent
		(_time 1551836875777)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~4~12 0 6(_scalar (_to i 0 i 4))))
		(_port(_int state 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~131 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_subprogram
			(_int stateToLEDs 1 0 11(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
	)
	(_model . dataflow 2 -1)
)
I 000046 55 5297          1551837014436 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551837014437 2019.03.05 20:50:14)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 89898b87d6de899e8ddacad3dd8e8d8f8c8cdf8fdd)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 71(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 72(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 73(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 74(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 75(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__77(_arch 1 0 77(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__78(_arch 2 0 78(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000044 55 1083          1551837058517 rtl
(_unit VHDL(pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551837058518 2019.03.05 20:50:58)
	(_source(\./../src/pll.vhd\))
	(_parameters dbg tan)
	(_code c7c093929390c0d0c5c1849dc5c0c7c194c194c0c7)
	(_coverage d)
	(_ent
		(_time 1551836852795)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pll_inst 0 31(_comp pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 7255          1551837058548 structure
(_unit VHDL(mips 0 5(structure 0 15))
	(_version vde)
	(_time 1551837058549 2019.03.05 20:50:58)
	(_source(\./../src/MIPS.vhd\))
	(_parameters dbg tan)
	(_code e6e0e6b5e9b0b2f1b4b1a2bcbee1e6e1e5e0b2e0ef)
	(_coverage d)
	(_ent
		(_time 1551836852678)
	)
	(_comp
		(REG
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RegW -1 0 18(_ent (_in))))
				(_port(_int DR 2 0 19(_ent (_in))))
				(_port(_int SR1 2 0 19(_ent (_in))))
				(_port(_int SR2 2 0 19(_ent (_in))))
				(_port(_int Reg_In 3 0 20(_ent (_in))))
				(_port(_int ReadReg1 3 0 21(_ent (_out))))
				(_port(_int ReadReg2 3 0 21(_ent (_out))))
			)
		)
		(stateToLEDR
			(_object
				(_port(_int state 4 0 24(_ent (_in))))
				(_port(_int LEDstate 5 0 25(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use(_ent . REG)
		)
	)
	(_inst S2L 0 68(_comp stateToLEDR)
		(_port
			((state)(state))
			((LEDstate)(LEDstate))
		)
		(_use(_ent . stateToLEDR)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Mem_Bus_in 0 0 7(_ent(_in))))
		(_port(_int CS -1 0 8(_ent(_out))))
		(_port(_int WE -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 9(_ent(_out))))
		(_port(_int ADDR 0 0 10(_ent(_out))))
		(_port(_int Mem_Bus_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 24(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int Operation 0 27(_enum1 and1 or1 add sub slt shr shl jr mult multu div divu mfhi mflo (_to i 0 i 13))))
		(_sig(_int Op 6 0 28(_arch(_uni((i 0))))))
		(_sig(_int OpSave 6 0 28(_arch(_uni((i 0))))))
		(_type(_int Instr_Format 0 29(_enum1 r i j (_to i 0 i 2))))
		(_sig(_int Format 7 0 30(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instr 8 0 31(_arch(_uni))))
		(_sig(_int Imm_Ext 8 0 31(_arch(_uni))))
		(_sig(_int PC 8 0 32(_arch(_uni))))
		(_sig(_int nPC 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg1 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg2 8 0 32(_arch(_uni))))
		(_sig(_int Reg_In 8 0 32(_arch(_uni))))
		(_sig(_int ALU_InA 8 0 33(_arch(_uni))))
		(_sig(_int ALU_InB 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result_Save 8 0 34(_arch(_uni))))
		(_type(_int ~UNSIGNED{63~downto~0}~13 0 35(_array -1((_dto i 63 i 0)))))
		(_sig(_int Regs_64 9 0 35(_arch(_uni))))
		(_sig(_int ALUorMEM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int RegW -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int FetchDorI -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int Writing -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM_Save -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ALUorMEM_Save -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{4~downto~0}~135 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int DR 10 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~136 0 39(_scalar (_to i 0 i 4))))
		(_sig(_int State 11 0 39(_arch(_uni((i 0))))))
		(_sig(_int nState 11 0 39(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_cnst(_int addi 12 0 40(_arch(_string \"001000"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1((_dto i 5 i 0)))))
		(_cnst(_int andi 13 0 41(_arch(_string \"001100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ori 14 0 42(_arch(_string \"001101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1((_dto i 5 i 0)))))
		(_cnst(_int lw 15 0 43(_arch(_string \"100011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1((_dto i 5 i 0)))))
		(_cnst(_int sw 16 0 44(_arch(_string \"101011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1((_dto i 5 i 0)))))
		(_cnst(_int beq 17 0 45(_arch(_string \"000100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1((_dto i 5 i 0)))))
		(_cnst(_int bne 18 0 46(_arch(_string \"000101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1((_dto i 5 i 0)))))
		(_cnst(_int jump 19 0 47(_arch(_string \"000010"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_alias opcode 20 0 49(_arch(11(d_31_26)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR1 21 0 50(_arch(11(d_25_21)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR2 22 0 51(_arch(11(d_20_16)))))
		(_type(_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1((_dto i 5 i 0)))))
		(_sig(_alias F_Code 23 0 52(_arch(11(d_5_0)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_alias NumShift 24 0 53(_arch(11(d_10_6)))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_alias ImmField 25 0 54(_arch(11(d_15_0)))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(12))(_sens(11(15))(11(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment(_trgt(30))(_sens(10)(11(d_20_16))(11(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment(_alias((ALU_InA)(ReadReg1)))(_trgt(18))(_sens(15)))))
			(line__62(_arch 3 0 62(_assignment(_trgt(19))(_sens(12)(16)(28)))))
			(line__63(_arch 4 0 63(_assignment(_trgt(17))(_sens(2)(21)(29)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(10))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment(_alias((Mem_Bus_out)(ReadReg2)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_trgt(6))(_sens(13)(21)(25)))))
			(line__70(_arch 8 0 70(_prcs(_simple)(_trgt(3)(4)(8)(14)(20)(22(d_31_0))(22(d_63_32))(22)(23)(24)(25)(26)(27)(32))(_sens(8)(10)(11)(12)(13)(18)(19)(31)(33)(36))(_mon)(_read(9)(22(d_31_0))(22(d_63_32))(37)))))
			(line__152(_arch 9 0 152(_prcs(_simple)(_trgt(9)(11)(13)(21)(28)(29)(31))(_sens(0))(_read(1)(2)(8)(14)(20)(23)(27)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 514)
		(33751810 770)
		(33751810 515)
		(33751810 771)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 679           1551837058625 behavioral
(_unit VHDL(mux 0 5(behavioral 0 12))
	(_version vde)
	(_time 1551837058626 2019.03.05 20:50:58)
	(_source(\./../src/MUX.vhd\))
	(_parameters dbg tan)
	(_code 25232420257379337177307e7c23712220222d2371)
	(_coverage d)
	(_ent
		(_time 1551836852755)
	)
	(_object
		(_port(_int CLK_1 -1 0 6(_ent(_in))))
		(_port(_int KEY -1 0 7(_ent(_in))))
		(_port(_int SW -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 2415          1551837058648 dataflow
(_unit VHDL(hextosevensegment 0 5(dataflow 0 19))
	(_version vde)
	(_time 1551837058649 2019.03.05 20:50:58)
	(_source(\./../src/hexToSevenSegment.vhd\))
	(_parameters dbg tan)
	(_code 44421946451218534540021f164241434242414211)
	(_coverage d)
	(_ent
		(_time 1551836852596)
	)
	(_object
		(_port(_int sw9 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sw21 0 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 1 0 8(_ent(_in))))
		(_port(_int Mem_Bus_in 1 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int h0 2 0 11(_ent(_out))))
		(_port(_int h1 2 0 12(_ent(_out))))
		(_port(_int h2 2 0 13(_ent(_out))))
		(_port(_int h3 2 0 14(_ent(_out))))
		(_port(_int h4 2 0 15(_ent(_out))))
		(_port(_int h5 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 21(_array -1((_to i 0 i 6)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 6 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4))(_read(11(d_19_16))(11(d_23_20))(11(d_27_24))(11(d_31_28))(11(d_3_0))(11(d_7_4))(11(d_11_8))(11(d_15_12))))))
		)
		(_subprogram
			(_int hexToSegments 1 0 20(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33751811 197379)
		(33686018 197379)
		(33751810 197122)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33686019 131842)
		(50529026 131586)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 6058          1551837058695 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551837058696 2019.03.05 20:50:58)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 73757272752473652c7661282b7527757675277525)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 521)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000010000010010000000100010"\))((_string \"00000000001000100010100000100100"\))((_string \"00000000001000100011000000100101"\))((_string \"00000000001000100011100000101010"\))((_string \"00000000000000100100000100000000"\))((_string \"00000000000000010100100001000010"\))((_string \"00010000001000100000000000000001"\))((_string \"10001100000010100000000000000100"\))((_string \"00010100011000100000000000000001"\))((_string \"00110000001000010000000000000000"\))((_string \"00001000000000000000000000010000"\))((_string \"00110000010000100000000000000000"\))((_string \"00000000010000000000000000001000"\))((_string \"00110000011000110000000000000000"\))((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))((_string \"00000000001000100000000000011001"\))((_string \"00000000000000000101100000010010"\))((_string \"00000000011000100000000000011011"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000000000000110100000010000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 132(_arch(_uni))))
		(_prcs
			(line__136(_arch 0 0 136(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__138(_arch 1 0 138(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_6_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
V 000045 55 3089          1551837058715 test
(_unit VHDL(mips_testbench 0 5(test 0 8))
	(_version vde)
	(_time 1551837058716 2019.03.05 20:50:58)
	(_source(\./../src/MIPS_Testbench.vhd\))
	(_parameters dbg tan)
	(_code 8284838c89d4d69582d5c4d9d78487858185868480)
	(_coverage d)
	(_ent
		(_time 1551836852723)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int CLK -1 0 10(_ent (_in))))
				(_port(_int RST -1 0 10(_ent (_in))))
				(_port(_int Mem_Bus_in 0 0 11(_ent (_in))))
				(_port(_int CS -1 0 12(_ent (_out))))
				(_port(_int WE -1 0 12(_ent (_out))))
				(_port(_int ADDR 0 0 13(_ent (_out))))
				(_port(_int Mem_Bus_out 0 0 14(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 17(_ent (_in))))
				(_port(_int WE -1 0 17(_ent (_in))))
				(_port(_int Clk -1 0 17(_ent (_in))))
				(_port(_int ADDR 1 0 18(_ent (_in))))
				(_port(_int Mem_Bus_in 1 0 19(_ent (_in))))
				(_port(_int Mem_Bus_out 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 37(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Mem_Bus_in)(Mem_Bus_in))
				((CS)(CS))
				((WE)(WE))
				((LEDstate)(_open))
				((ADDR)(ADDR))
				((Mem_Bus_out)(Mem_Bus_out))
			)
		)
	)
	(_inst MEM 0 38(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1((_dto i 31 i 0)))))
		(_cnst(_int N -2 0 23(_arch((i 127)))))
		(_sig(_int CS -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int WE -1 0 33(_arch(_uni((i 2)))(_event))))
		(_sig(_int CLK -1 0 33(_arch(_uni((i 2)))(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int Mem_Bus_in 2 0 34(_arch(_uni))))
		(_sig(_int Mem_Bus_out 2 0 34(_arch(_uni))))
		(_sig(_int Address 2 0 34(_arch(_uni))))
		(_sig(_int AddressTB 2 0 34(_arch(_uni))))
		(_sig(_int Address_Mux 2 0 34(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int init -1 0 35(_arch(_uni))))
		(_sig(_int WE_Mux -1 0 35(_arch(_uni))))
		(_sig(_int CS_Mux -1 0 35(_arch(_uni))))
		(_sig(_int WE_TB -1 0 35(_arch(_uni))))
		(_sig(_int CS_TB -1 0 35(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(2)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(7))(_sens(5)(6)(9)))))
			(line__42(_arch 2 0 42(_assignment(_trgt(10))(_sens(1)(9)(12)))))
			(line__43(_arch 3 0 43(_assignment(_trgt(11))(_sens(0)(9)(13)))))
			(line__45(_arch 4 0 45(_prcs(_trgt(8)(9))(_sens(2))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . test 5 -1)
)
I 000046 55 5297          1551837058736 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551837058737 2019.03.05 20:50:58)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 9294c49dc6c5928596c1d1c8c69596949797c494c6)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 71(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 72(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 73(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 74(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 75(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__77(_arch 1 0 77(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__78(_arch 2 0 78(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000062 55 312           1551837060070 $root 0000000000463 3
ªU    ªU      Ï  ¡ê÷õÕå	ï{yiõÀ9±Ï÷?’¢N§§`$åÒ=»S­£«˜û!¶

Ö9 ±ôC»Öšàa­z|N÷~½¨ùD…[ï/>¿^ÿõ8ºàŸã¦õ½F}¾õõÊl8¯\(nìÙÏH¹mž)Ã%˜ËD;^¶´_—%9_«1S{/u@~Ra¡„5îùpÍøˆ´)Â¼†©‘€V:<Ë_H¤KÐªÓhK@œàMìý2¯”*º.÷ÓcM:N'ìç§ eeW^qmö÷0©
AˆN¥úº1b,;’`e§ ±(	¸ØKÃTg%ñî—ˆ¹©ïxßÊó ž((šSèrKõÇ"JZ6ÀDç7‘\e—Œ±UªUªI 000049 55 3724          1551837060074 pll_0002
(_unit VERILOG 6.3579.6.768 (pll_0002 0 2(pll_0002 0 2))
	(_version vde)
	(_time 1551837059991 2019.03.05 20:50:59)
	(_source (\./../src/pll_0002.v\ VERILOG (\./../src/pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8482878ad3d38391d78294dbd587848786838482d7)
	(_ent
		(_time 1551837059991)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"1.171875 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . pll_0002 3 -1)

)
I 000051 55 1432          1551837060718 Behavioral
(_unit VHDL(reg 0 5(behavioral 0 13))
	(_version vde)
	(_time 1551837060719 2019.03.05 20:51:00)
	(_source(\./../src/REG.vhd\))
	(_parameters dbg tan)
	(_code 525456515505014551054708045550545754555550)
	(_coverage d)
	(_ent
		(_time 1551836875749)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RegW -1 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int DR 0 0 8(_ent(_in))))
		(_port(_int SR1 0 0 8(_ent(_in))))
		(_port(_int SR2 0 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Reg_In 1 0 9(_ent(_in))))
		(_port(_int ReadReg1 1 0 10(_ent(_out))))
		(_port(_int ReadReg2 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAM 0 14(_array 2((_to i 0 i 31)))))
		(_sig(_int Regs 3 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(5)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1234          1551837060746 dataflow
(_unit VHDL(statetoledr 0 5(dataflow 0 10))
	(_version vde)
	(_time 1551837060747 2019.03.05 20:51:00)
	(_source(\./../src/stateToLEDR.vhd\))
	(_parameters dbg tan)
	(_code 727477727425276577276729277424742174777476)
	(_coverage d)
	(_ent
		(_time 1551836875776)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~4~12 0 6(_scalar (_to i 0 i 4))))
		(_port(_int state 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~131 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_subprogram
			(_int stateToLEDs 1 0 11(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 6059          1551901330110 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551901330111 2019.03.06 14:42:10)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code b1e4e7e5b5e6b1a7eeb2a3eae9b7e5b7b4b7e5b7e7)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000010000010010000000100010"\))((_string \"00000000001000100010100000100100"\))((_string \"00000000001000100011000000100101"\))((_string \"00000000001000100011100000101010"\))((_string \"00000000000000100100000100000000"\))((_string \"00000000000000010100100001000010"\))((_string \"00010000001000100000000000000001"\))((_string \"10001100000010100000000000000100"\))((_string \"00010100011000100000000000000001"\))((_string \"00110000001000010000000000000000"\))((_string \"00001000000000000000000000010000"\))((_string \"00110000010000100000000000000000"\))((_string \"00000000010000000000000000001000"\))((_string \"00110000011000110000000000000000"\))((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))((_string \"00000000001000100000000000011001"\))((_string \"00000000000000000101100000010010"\))((_string \"00000000011000100000000000011011"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000000000000110100000010000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 133(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 133(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__139(_arch 1 0 139(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_9_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000046 55 5297          1551902039925 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551902039926 2019.03.06 14:53:59)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 656a6165363265726136263f316261636060336331)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 72(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 73(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 74(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 75(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 76(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__77(_arch 1 0 77(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__78(_arch 2 0 78(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000044 55 1083          1551903904051 rtl
(_unit VHDL(pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551903904075 2019.03.06 15:25:04)
	(_source(\./../src/pll.vhd\))
	(_parameters dbg tan)
	(_code 32353b376365352530347168303532346134613532)
	(_coverage d)
	(_ent
		(_time 1551836852795)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst pll_inst 0 31(_comp pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 7255          1551903904176 structure
(_unit VHDL(mips 0 5(structure 0 15))
	(_version vde)
	(_time 1551903904177 2019.03.06 15:25:04)
	(_source(\./../src/MIPS.vhd\))
	(_parameters dbg tan)
	(_code 9096cd9f99c6c487c2c7d4cac89790979396c49699)
	(_coverage d)
	(_ent
		(_time 1551836852678)
	)
	(_comp
		(REG
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RegW -1 0 18(_ent (_in))))
				(_port(_int DR 2 0 19(_ent (_in))))
				(_port(_int SR1 2 0 19(_ent (_in))))
				(_port(_int SR2 2 0 19(_ent (_in))))
				(_port(_int Reg_In 3 0 20(_ent (_in))))
				(_port(_int ReadReg1 3 0 21(_ent (_out))))
				(_port(_int ReadReg2 3 0 21(_ent (_out))))
			)
		)
		(stateToLEDR
			(_object
				(_port(_int state 4 0 24(_ent (_in))))
				(_port(_int LEDstate 5 0 25(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use(_ent . REG)
		)
	)
	(_inst S2L 0 68(_comp stateToLEDR)
		(_port
			((state)(state))
			((LEDstate)(LEDstate))
		)
		(_use(_ent . stateToLEDR)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Mem_Bus_in 0 0 7(_ent(_in))))
		(_port(_int CS -1 0 8(_ent(_out))))
		(_port(_int WE -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 9(_ent(_out))))
		(_port(_int ADDR 0 0 10(_ent(_out))))
		(_port(_int Mem_Bus_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 24(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int Operation 0 27(_enum1 and1 or1 add sub slt shr shl jr mult multu div divu mfhi mflo (_to i 0 i 13))))
		(_sig(_int Op 6 0 28(_arch(_uni((i 0))))))
		(_sig(_int OpSave 6 0 28(_arch(_uni((i 0))))))
		(_type(_int Instr_Format 0 29(_enum1 r i j (_to i 0 i 2))))
		(_sig(_int Format 7 0 30(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instr 8 0 31(_arch(_uni))))
		(_sig(_int Imm_Ext 8 0 31(_arch(_uni))))
		(_sig(_int PC 8 0 32(_arch(_uni))))
		(_sig(_int nPC 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg1 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg2 8 0 32(_arch(_uni))))
		(_sig(_int Reg_In 8 0 32(_arch(_uni))))
		(_sig(_int ALU_InA 8 0 33(_arch(_uni))))
		(_sig(_int ALU_InB 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result_Save 8 0 34(_arch(_uni))))
		(_type(_int ~UNSIGNED{63~downto~0}~13 0 35(_array -1((_dto i 63 i 0)))))
		(_sig(_int Regs_64 9 0 35(_arch(_uni))))
		(_sig(_int ALUorMEM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int RegW -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int FetchDorI -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int Writing -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM_Save -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ALUorMEM_Save -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{4~downto~0}~135 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int DR 10 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~136 0 39(_scalar (_to i 0 i 4))))
		(_sig(_int State 11 0 39(_arch(_uni((i 0))))))
		(_sig(_int nState 11 0 39(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_cnst(_int addi 12 0 40(_arch(_string \"001000"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1((_dto i 5 i 0)))))
		(_cnst(_int andi 13 0 41(_arch(_string \"001100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ori 14 0 42(_arch(_string \"001101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1((_dto i 5 i 0)))))
		(_cnst(_int lw 15 0 43(_arch(_string \"100011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1((_dto i 5 i 0)))))
		(_cnst(_int sw 16 0 44(_arch(_string \"101011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1((_dto i 5 i 0)))))
		(_cnst(_int beq 17 0 45(_arch(_string \"000100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1((_dto i 5 i 0)))))
		(_cnst(_int bne 18 0 46(_arch(_string \"000101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1((_dto i 5 i 0)))))
		(_cnst(_int jump 19 0 47(_arch(_string \"000010"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_alias opcode 20 0 49(_arch(11(d_31_26)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR1 21 0 50(_arch(11(d_25_21)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR2 22 0 51(_arch(11(d_20_16)))))
		(_type(_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1((_dto i 5 i 0)))))
		(_sig(_alias F_Code 23 0 52(_arch(11(d_5_0)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_alias NumShift 24 0 53(_arch(11(d_10_6)))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_alias ImmField 25 0 54(_arch(11(d_15_0)))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(12))(_sens(11(15))(11(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment(_trgt(30))(_sens(10)(11(d_20_16))(11(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment(_alias((ALU_InA)(ReadReg1)))(_trgt(18))(_sens(15)))))
			(line__62(_arch 3 0 62(_assignment(_trgt(19))(_sens(12)(16)(28)))))
			(line__63(_arch 4 0 63(_assignment(_trgt(17))(_sens(2)(21)(29)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(10))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment(_alias((Mem_Bus_out)(ReadReg2)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_trgt(6))(_sens(13)(21)(25)))))
			(line__70(_arch 8 0 70(_prcs(_simple)(_trgt(3)(4)(8)(14)(20)(22(d_31_0))(22(d_63_32))(22)(23)(24)(25)(26)(27)(32))(_sens(8)(10)(11)(12)(13)(18)(19)(31)(33)(36))(_mon)(_read(9)(22(d_31_0))(22(d_63_32))(37)))))
			(line__152(_arch 9 0 152(_prcs(_simple)(_trgt(9)(11)(13)(21)(28)(29)(31))(_sens(0))(_read(1)(2)(8)(14)(20)(23)(27)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 514)
		(33751810 770)
		(33751810 515)
		(33751810 771)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 679           1551903904345 behavioral
(_unit VHDL(mux 0 5(behavioral 0 12))
	(_version vde)
	(_time 1551903904346 2019.03.06 15:25:04)
	(_source(\./../src/MUX.vhd\))
	(_parameters dbg tan)
	(_code 3b3d3e3f6c6d672d6f692e60623d6f3c3e3c333d6f)
	(_coverage d)
	(_ent
		(_time 1551836852755)
	)
	(_object
		(_port(_int CLK_1 -1 0 6(_ent(_in))))
		(_port(_int KEY -1 0 7(_ent(_in))))
		(_port(_int SW -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 2415          1551903904508 dataflow
(_unit VHDL(hextosevensegment 0 5(dataflow 0 19))
	(_version vde)
	(_time 1551903904509 2019.03.06 15:25:04)
	(_source(\./../src/hexToSevenSegment.vhd\))
	(_parameters dbg tan)
	(_code e7e1beb4e5b1bbf0e6e3a1bcb5e1e2e0e1e1e2e1b2)
	(_coverage d)
	(_ent
		(_time 1551836852596)
	)
	(_object
		(_port(_int sw9 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sw21 0 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 1 0 8(_ent(_in))))
		(_port(_int Mem_Bus_in 1 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int h0 2 0 11(_ent(_out))))
		(_port(_int h1 2 0 12(_ent(_out))))
		(_port(_int h2 2 0 13(_ent(_out))))
		(_port(_int h3 2 0 14(_ent(_out))))
		(_port(_int h4 2 0 15(_ent(_out))))
		(_port(_int h5 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 21(_array -1((_to i 0 i 6)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 6 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4))(_read(11(d_19_16))(11(d_23_20))(11(d_27_24))(11(d_31_28))(11(d_3_0))(11(d_7_4))(11(d_11_8))(11(d_15_12))))))
		)
		(_subprogram
			(_int hexToSegments 1 0 20(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33751811 197379)
		(33686018 197379)
		(33751810 197122)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33686019 131842)
		(50529026 131586)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 6059          1551903904582 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551903904583 2019.03.06 15:25:04)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 26202022257126307925347d7e2072202320722070)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000010000010010000000100010"\))((_string \"00000000001000100010100000100100"\))((_string \"00000000001000100011000000100101"\))((_string \"00000000001000100011100000101010"\))((_string \"00000000000000100100000100000000"\))((_string \"00000000000000010100100001000010"\))((_string \"00010000001000100000000000000001"\))((_string \"10001100000010100000000000000100"\))((_string \"00010100011000100000000000000001"\))((_string \"00110000001000010000000000000000"\))((_string \"00001000000000000000000000010000"\))((_string \"00110000010000100000000000000000"\))((_string \"00000000010000000000000000001000"\))((_string \"00110000011000110000000000000000"\))((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))((_string \"00000000001000100000000000011001"\))((_string \"00000000000000000101100000010010"\))((_string \"00000000011000100000000000011011"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000000000000110100000010000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 133(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 133(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__139(_arch 1 0 139(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_9_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000046 55 5297          1551903904610 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551903904611 2019.03.06 15:25:04)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 45431447161245524043061f114241434040134311)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 74(_comp pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 75(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 76(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 77(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 78(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__79(_arch 1 0 79(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__80(_arch 2 0 80(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000062 55 312           1551903907514 $root 0000000000463 3
ªU    ªU      Ï  Ú/ü¾Äú [ë l˜Áƒ›UÌÊ]Óf6t5ßþ³BP<ØI+Z†ºàÑ<F~Ð/4v:FíŠÚà@õëñCXÃ¿U=º¢#(Eó¯è>ž´†å»ÅÃh»T4f‰µ¸HI|­F#GTvàh†(|¯{…œã˜¥ælÎO›|Ó´ÃË\dW6¹cU ej{´­‚ZF'ôœ²8ÍMSªtí^Y4êø„øŒ]rðÞ<æƒY‚KhÊ½(šê‡‡^Ç:Öá±«apPT!9Œ0õ# Ù¯®NLd@<Í¦õÝÔ™Ð(Ó¡b”Q‘ê…G\	oËøû©ä«¹KXê ƒ‡…3tÈ_gÑ#–­€CéôžïfNUªUªV 000049 55 3724          1551903907518 pll_0002
(_unit VERILOG 6.3579.6.768 (pll_0002 0 2(pll_0002 0 2))
	(_version vde)
	(_time 1551903907361 2019.03.06 15:25:07)
	(_source (\./../src/pll_0002.v\ VERILOG (\./../src/pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 13151514434414064015034c421013101114131540)
	(_ent
		(_time 1551903907361)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"1.171875 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . pll_0002 3 -1)

)
I 000051 55 1432          1551903908084 Behavioral
(_unit VHDL(reg 0 5(behavioral 0 13))
	(_version vde)
	(_time 1551903908085 2019.03.06 15:25:08)
	(_source(\./../src/REG.vhd\))
	(_parameters dbg tan)
	(_code d2d4d880d58581c5d185c78884d5d0d4d7d4d5d5d0)
	(_coverage d)
	(_ent
		(_time 1551836875749)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RegW -1 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int DR 0 0 8(_ent(_in))))
		(_port(_int SR1 0 0 8(_ent(_in))))
		(_port(_int SR2 0 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Reg_In 1 0 9(_ent(_in))))
		(_port(_int ReadReg1 1 0 10(_ent(_out))))
		(_port(_int ReadReg2 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAM 0 14(_array 2((_to i 0 i 31)))))
		(_sig(_int Regs 3 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(5)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1234          1551903908136 dataflow
(_unit VHDL(statetoledr 0 5(dataflow 0 10))
	(_version vde)
	(_time 1551903908137 2019.03.06 15:25:08)
	(_source(\./../src/stateToLEDR.vhd\))
	(_parameters dbg tan)
	(_code 10161a16144745071545054b451646164316151614)
	(_coverage d)
	(_ent
		(_time 1551836875776)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~4~12 0 6(_scalar (_to i 0 i 4))))
		(_port(_int state 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~131 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_subprogram
			(_int stateToLEDs 1 0 11(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 4955          1551912744574 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551912744575 2019.03.06 17:52:24)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 66356766653166703837743d3e6032606360326030)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 128(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__134(_arch 1 0 134(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_9_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000044 55 1118          1551913215429 rtl
(_unit VHDL(fastest_pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551913215448 2019.03.06 18:00:15)
	(_source(\./../src/fastest_pll.vhd\))
	(_parameters dbg tan)
	(_code c1c69394c19796d6c7c7d49a93c6c5c497c6c1c792)
	(_coverage d)
	(_ent
		(_time 1551913215427)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst fastest_pll_inst 0 31(_comp fastest_pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_implicit)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(locked))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000062 55 328           1551913234259 $root 0000000000521 3
ªU    ªU   0  	  Î»ÇG§r‚@}häQ[ã>¹L¦³CºãÉ..ÈÑÙŠunJ%›m:<8Ç­çaO8d»ãU çp 8û=>w0ƒ_² Ÿ9OÓÚƒU 7ðV[g¤ø‘€CqGlúÉI?=ª]îfÈG×ÿ÷SØ4Þ’»šZžÈ ¼Óýw´ ©ÃM
ïda®†\ÒçÓd=*gh» ¨êA‹Ý‡Y¼ß~Ûù“·eJDé„Þâ»'‹÷w*LÊ!dl«Ì)DG·ÌeÒØÔv-À(µÆÖ\¥@"rñkÕ—¢ˆ(ƒYý¼,þX\Ï
ï ìH×2Ø®¿.©äã/üfPÂÙì9ÎßÃ@ñšsË-Fó‰u[¬ü˜z{Þ†qxÐàgzÞ	/³úUªUªI 000057 55 3765          1551913234272 fastest_pll_0002
(_unit VERILOG 6.3579.6.768 (fastest_pll_0002 0 2(fastest_pll_0002 0 2))
	(_version vde)
	(_time 1551913234193 2019.03.06 18:00:34)
	(_source (\./../src/fastest_pll_0002.v\ VERILOG (\./../src/fastest_pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ffffffafa8a9a8e8fefceaa4adf8fbfaa9f8fff9ac)
	(_ent
		(_time 1551913234193)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"34.600000 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . fastest_pll_0002 3 -1)

)
I 000044 55 1131          1551913239266 rtl
(_unit VHDL(fastest_pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551913239267 2019.03.06 18:00:39)
	(_source(\./../src/fastest_pll.vhd\))
	(_parameters dbg tan)
	(_code c5c49290c19392d2c3c3d09e97c2c1c093c2c5c396)
	(_coverage d)
	(_ent
		(_time 1551913215426)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst fastest_pll_inst 0 31(_comp fastest_pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 7255          1551913326598 structure
(_unit VHDL(mips 0 5(structure 0 15))
	(_version vde)
	(_time 1551913326599 2019.03.06 18:02:06)
	(_source(\./../src/MIPS.vhd\))
	(_parameters dbg tan)
	(_code f5a0f7a5f9a3a1e2a7a2b1afadf2f5f2f6f3a1f3fc)
	(_coverage d)
	(_ent
		(_time 1551836852678)
	)
	(_comp
		(REG
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RegW -1 0 18(_ent (_in))))
				(_port(_int DR 2 0 19(_ent (_in))))
				(_port(_int SR1 2 0 19(_ent (_in))))
				(_port(_int SR2 2 0 19(_ent (_in))))
				(_port(_int Reg_In 3 0 20(_ent (_in))))
				(_port(_int ReadReg1 3 0 21(_ent (_out))))
				(_port(_int ReadReg2 3 0 21(_ent (_out))))
			)
		)
		(stateToLEDR
			(_object
				(_port(_int state 4 0 24(_ent (_in))))
				(_port(_int LEDstate 5 0 25(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use(_ent . REG)
		)
	)
	(_inst S2L 0 68(_comp stateToLEDR)
		(_port
			((state)(state))
			((LEDstate)(LEDstate))
		)
		(_use(_ent . stateToLEDR)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Mem_Bus_in 0 0 7(_ent(_in))))
		(_port(_int CS -1 0 8(_ent(_out))))
		(_port(_int WE -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 9(_ent(_out))))
		(_port(_int ADDR 0 0 10(_ent(_out))))
		(_port(_int Mem_Bus_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 24(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int Operation 0 27(_enum1 and1 or1 add sub slt shr shl jr mult multu div divu mfhi mflo (_to i 0 i 13))))
		(_sig(_int Op 6 0 28(_arch(_uni((i 0))))))
		(_sig(_int OpSave 6 0 28(_arch(_uni((i 0))))))
		(_type(_int Instr_Format 0 29(_enum1 r i j (_to i 0 i 2))))
		(_sig(_int Format 7 0 30(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instr 8 0 31(_arch(_uni))))
		(_sig(_int Imm_Ext 8 0 31(_arch(_uni))))
		(_sig(_int PC 8 0 32(_arch(_uni))))
		(_sig(_int nPC 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg1 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg2 8 0 32(_arch(_uni))))
		(_sig(_int Reg_In 8 0 32(_arch(_uni))))
		(_sig(_int ALU_InA 8 0 33(_arch(_uni))))
		(_sig(_int ALU_InB 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result_Save 8 0 34(_arch(_uni))))
		(_type(_int ~UNSIGNED{63~downto~0}~13 0 35(_array -1((_dto i 63 i 0)))))
		(_sig(_int Regs_64 9 0 35(_arch(_uni))))
		(_sig(_int ALUorMEM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int RegW -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int FetchDorI -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int Writing -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM_Save -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ALUorMEM_Save -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{4~downto~0}~135 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int DR 10 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~136 0 39(_scalar (_to i 0 i 4))))
		(_sig(_int State 11 0 39(_arch(_uni((i 0))))))
		(_sig(_int nState 11 0 39(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_cnst(_int addi 12 0 40(_arch(_string \"001000"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1((_dto i 5 i 0)))))
		(_cnst(_int andi 13 0 41(_arch(_string \"001100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ori 14 0 42(_arch(_string \"001101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1((_dto i 5 i 0)))))
		(_cnst(_int lw 15 0 43(_arch(_string \"100011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1((_dto i 5 i 0)))))
		(_cnst(_int sw 16 0 44(_arch(_string \"101011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1((_dto i 5 i 0)))))
		(_cnst(_int beq 17 0 45(_arch(_string \"000100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1((_dto i 5 i 0)))))
		(_cnst(_int bne 18 0 46(_arch(_string \"000101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1((_dto i 5 i 0)))))
		(_cnst(_int jump 19 0 47(_arch(_string \"000010"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_alias opcode 20 0 49(_arch(11(d_31_26)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR1 21 0 50(_arch(11(d_25_21)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR2 22 0 51(_arch(11(d_20_16)))))
		(_type(_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1((_dto i 5 i 0)))))
		(_sig(_alias F_Code 23 0 52(_arch(11(d_5_0)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_alias NumShift 24 0 53(_arch(11(d_10_6)))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_alias ImmField 25 0 54(_arch(11(d_15_0)))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(12))(_sens(11(15))(11(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment(_trgt(30))(_sens(10)(11(d_20_16))(11(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment(_alias((ALU_InA)(ReadReg1)))(_trgt(18))(_sens(15)))))
			(line__62(_arch 3 0 62(_assignment(_trgt(19))(_sens(12)(16)(28)))))
			(line__63(_arch 4 0 63(_assignment(_trgt(17))(_sens(2)(21)(29)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(10))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment(_alias((Mem_Bus_out)(ReadReg2)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_trgt(6))(_sens(13)(21)(25)))))
			(line__70(_arch 8 0 70(_prcs(_simple)(_trgt(3)(4)(8)(14)(20)(22(d_31_0))(22(d_63_32))(22)(23)(24)(25)(26)(27)(32))(_sens(8)(10)(11)(12)(13)(18)(19)(31)(33)(36))(_mon)(_read(9)(22(d_31_0))(22(d_63_32))(37)))))
			(line__152(_arch 9 0 152(_prcs(_simple)(_trgt(9)(11)(13)(21)(28)(29)(31))(_sens(0))(_read(1)(2)(8)(14)(20)(23)(27)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 514)
		(33751810 770)
		(33751810 515)
		(33751810 771)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 679           1551913326710 behavioral
(_unit VHDL(mux 0 5(behavioral 0 12))
	(_version vde)
	(_time 1551913326711 2019.03.06 18:02:06)
	(_source(\./../src/MUX.vhd\))
	(_parameters dbg tan)
	(_code 6230366365343e74363077393b64366567656a6436)
	(_coverage d)
	(_ent
		(_time 1551836852755)
	)
	(_object
		(_port(_int CLK_1 -1 0 6(_ent(_in))))
		(_port(_int KEY -1 0 7(_ent(_in))))
		(_port(_int SW -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 2415          1551913326785 dataflow
(_unit VHDL(hextosevensegment 0 5(dataflow 0 19))
	(_version vde)
	(_time 1551913326786 2019.03.06 18:02:06)
	(_source(\./../src/hexToSevenSegment.vhd\))
	(_parameters dbg tan)
	(_code b1e3b9e5b5e7eda6b0b5f7eae3b7b4b6b7b7b4b7e4)
	(_coverage d)
	(_ent
		(_time 1551836852596)
	)
	(_object
		(_port(_int sw9 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sw21 0 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 1 0 8(_ent(_in))))
		(_port(_int Mem_Bus_in 1 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int h0 2 0 11(_ent(_out))))
		(_port(_int h1 2 0 12(_ent(_out))))
		(_port(_int h2 2 0 13(_ent(_out))))
		(_port(_int h3 2 0 14(_ent(_out))))
		(_port(_int h4 2 0 15(_ent(_out))))
		(_port(_int h5 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 21(_array -1((_to i 0 i 6)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 6 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(11)(5)(6)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4))(_read(11(d_19_16))(11(d_23_20))(11(d_27_24))(11(d_31_28))(11(d_3_0))(11(d_7_4))(11(d_11_8))(11(d_15_12))))))
		)
		(_subprogram
			(_int hexToSegments 1 0 20(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33751811 197379)
		(33686018 197379)
		(33751810 197122)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33686019 131842)
		(50529026 131586)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 4955          1551913326839 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551913326840 2019.03.06 18:02:06)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code df8d8b8d8c88dfc9818ecd8487d98bd9dad98bd989)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 128(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(5))(_sens(7)(0)(1)))))
			(line__134(_arch 1 0 134(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(6)(0)(1)(3(d_9_0))(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000046 55 5321          1551913326871 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551913326872 2019.03.06 18:02:06)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code ffadfcafffa8ffe8faf9bca5abf8fbf9fafaa9f9ab)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 74(_comp fastest_pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 75(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 76(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 77(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 78(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__79(_arch 1 0 79(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__80(_arch 2 0 80(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000051 55 1432          1551913326900 Behavioral
(_unit VHDL(reg 0 5(behavioral 0 13))
	(_version vde)
	(_time 1551913326901 2019.03.06 18:02:06)
	(_source(\./../src/REG.vhd\))
	(_parameters dbg tan)
	(_code 1e4d1d194e494d091d490b4448191c181b1819191c)
	(_coverage d)
	(_ent
		(_time 1551836875749)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RegW -1 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int DR 0 0 8(_ent(_in))))
		(_port(_int SR1 0 0 8(_ent(_in))))
		(_port(_int SR2 0 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Reg_In 1 0 9(_ent(_in))))
		(_port(_int ReadReg1 1 0 10(_ent(_out))))
		(_port(_int ReadReg2 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAM 0 14(_array 2((_to i 0 i 31)))))
		(_sig(_int Regs 3 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(5)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1234          1551913326913 dataflow
(_unit VHDL(statetoledr 0 5(dataflow 0 10))
	(_version vde)
	(_time 1551913326914 2019.03.06 18:02:06)
	(_source(\./../src/stateToLEDR.vhd\))
	(_parameters dbg tan)
	(_code 2e7d2c2b7f797b392b7b3b757b2878287d282b282a)
	(_coverage d)
	(_ent
		(_time 1551836875776)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~4~12 0 6(_scalar (_to i 0 i 4))))
		(_port(_int state 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~131 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_subprogram
			(_int stateToLEDs 1 0 11(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
	)
	(_model . dataflow 2 -1)
)
I 000062 55 328           1551913327555 $root 0000000000521 3
ªU    ªU   0  	  v9x0—þ²A¤“dûþ.ªD<ÏÛ}µ×ffC¿ÇDæf³ß!‡ùçØØîLbyõ©0Ý™kU€’Zu±óŒ§<þgß©  zG—aêò§cÞÔ‘RØe.q&|ïRnfŸš(&^@`5W34¬ÃMyDua0(…¤DD%Ì¥´PZšŽh§@CeàÜÉ´è Ž<ë¾å¼‰=§ã(ÆÀúXÏáú¿c8'¥¥C„‰`ÉšÓ¯ye¦Š†w8î¬°Jc-Åé#óèÅœb“á™ß&e˜Îz©_ùÄÒaƒÞÀwP±"lH@ŒÈ‚7,á¿ÌL¤¶Y×+B‡nf<éÖV—Ÿ…e”¥gí„îÌìžË ÌR¹0Ô((r†°}*¶!B=çUªUªI 000057 55 3765          1551913327557 fastest_pll_0002
(_unit VERILOG 6.3579.6.768 (fastest_pll_0002 0 2(fastest_pll_0002 0 2))
	(_version vde)
	(_time 1551913327507 2019.03.06 18:02:07)
	(_source (\./../src/fastest_pll_0002.v\ VERILOG (\./../src/fastest_pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 7f2d7a7e282928687e7c6a242d787b7a29787f792c)
	(_ent
		(_time 1551913327507)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"34.600000 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . fastest_pll_0002 3 -1)

)
I 000044 55 1131          1551913328024 rtl
(_unit VHDL(fastest_pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551913328025 2019.03.06 18:02:08)
	(_source(\./../src/fastest_pll.vhd\))
	(_parameters dbg tan)
	(_code 83d1808d81d5d494858596d8d1848786d5848385d0)
	(_coverage d)
	(_ent
		(_time 1551913215426)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst fastest_pll_inst 0 31(_comp fastest_pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000050 55 7255          1551933796458 structure
(_unit VHDL(mips 0 5(structure 0 15))
	(_version vde)
	(_time 1551933796459 2019.03.06 23:43:16)
	(_source(\./../src/MIPS.vhd\))
	(_parameters dbg tan)
	(_code 386a3a3d396e6c2f6a6f7c62603f383f3b3e6c3e31)
	(_coverage d)
	(_ent
		(_time 1551836852678)
	)
	(_comp
		(REG
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RegW -1 0 18(_ent (_in))))
				(_port(_int DR 2 0 19(_ent (_in))))
				(_port(_int SR1 2 0 19(_ent (_in))))
				(_port(_int SR2 2 0 19(_ent (_in))))
				(_port(_int Reg_In 3 0 20(_ent (_in))))
				(_port(_int ReadReg1 3 0 21(_ent (_out))))
				(_port(_int ReadReg2 3 0 21(_ent (_out))))
			)
		)
		(stateToLEDR
			(_object
				(_port(_int state 4 0 24(_ent (_in))))
				(_port(_int LEDstate 5 0 25(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use(_ent . REG)
		)
	)
	(_inst S2L 0 68(_comp stateToLEDR)
		(_port
			((state)(state))
			((LEDstate)(LEDstate))
		)
		(_use(_ent . stateToLEDR)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Mem_Bus_in 0 0 7(_ent(_in))))
		(_port(_int CS -1 0 8(_ent(_out))))
		(_port(_int WE -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 9(_ent(_out))))
		(_port(_int ADDR 0 0 10(_ent(_out))))
		(_port(_int Mem_Bus_out 0 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 24(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int Operation 0 27(_enum1 and1 or1 add sub slt shr shl jr mult multu div divu mfhi mflo (_to i 0 i 13))))
		(_sig(_int Op 6 0 28(_arch(_uni((i 0))))))
		(_sig(_int OpSave 6 0 28(_arch(_uni((i 0))))))
		(_type(_int Instr_Format 0 29(_enum1 r i j (_to i 0 i 2))))
		(_sig(_int Format 7 0 30(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instr 8 0 31(_arch(_uni))))
		(_sig(_int Imm_Ext 8 0 31(_arch(_uni))))
		(_sig(_int PC 8 0 32(_arch(_uni))))
		(_sig(_int nPC 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg1 8 0 32(_arch(_uni))))
		(_sig(_int ReadReg2 8 0 32(_arch(_uni))))
		(_sig(_int Reg_In 8 0 32(_arch(_uni))))
		(_sig(_int ALU_InA 8 0 33(_arch(_uni))))
		(_sig(_int ALU_InB 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result 8 0 33(_arch(_uni))))
		(_sig(_int ALU_Result_Save 8 0 34(_arch(_uni))))
		(_type(_int ~UNSIGNED{63~downto~0}~13 0 35(_array -1((_dto i 63 i 0)))))
		(_sig(_int Regs_64 9 0 35(_arch(_uni))))
		(_sig(_int ALUorMEM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int RegW -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int FetchDorI -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int Writing -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int REGorIMM_Save -1 0 37(_arch(_uni((i 2))))))
		(_sig(_int ALUorMEM_Save -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{4~downto~0}~135 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int DR 10 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4~136 0 39(_scalar (_to i 0 i 4))))
		(_sig(_int State 11 0 39(_arch(_uni((i 0))))))
		(_sig(_int nState 11 0 39(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1((_dto i 5 i 0)))))
		(_cnst(_int addi 12 0 40(_arch(_string \"001000"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1((_dto i 5 i 0)))))
		(_cnst(_int andi 13 0 41(_arch(_string \"001100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ori 14 0 42(_arch(_string \"001101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1((_dto i 5 i 0)))))
		(_cnst(_int lw 15 0 43(_arch(_string \"100011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1((_dto i 5 i 0)))))
		(_cnst(_int sw 16 0 44(_arch(_string \"101011"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1((_dto i 5 i 0)))))
		(_cnst(_int beq 17 0 45(_arch(_string \"000100"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1((_dto i 5 i 0)))))
		(_cnst(_int bne 18 0 46(_arch(_string \"000101"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1((_dto i 5 i 0)))))
		(_cnst(_int jump 19 0 47(_arch(_string \"000010"\))))
		(_type(_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_alias opcode 20 0 49(_arch(11(d_31_26)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR1 21 0 50(_arch(11(d_25_21)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_alias SR2 22 0 51(_arch(11(d_20_16)))))
		(_type(_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1((_dto i 5 i 0)))))
		(_sig(_alias F_Code 23 0 52(_arch(11(d_5_0)))))
		(_type(_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_alias NumShift 24 0 53(_arch(11(d_10_6)))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_alias ImmField 25 0 54(_arch(11(d_15_0)))))
		(_prcs
			(line__57(_arch 0 0 57(_assignment(_trgt(12))(_sens(11(15))(11(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment(_trgt(30))(_sens(10)(11(d_20_16))(11(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment(_alias((ALU_InA)(ReadReg1)))(_trgt(18))(_sens(15)))))
			(line__62(_arch 3 0 62(_assignment(_trgt(19))(_sens(12)(16)(28)))))
			(line__63(_arch 4 0 63(_assignment(_trgt(17))(_sens(2)(21)(29)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(10))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment(_alias((Mem_Bus_out)(ReadReg2)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_trgt(6))(_sens(13)(21)(25)))))
			(line__70(_arch 8 0 70(_prcs(_simple)(_trgt(3)(4)(8)(14)(20)(22(d_31_0))(22(d_63_32))(22)(23)(24)(25)(26)(27)(32))(_sens(8)(10)(11)(12)(13)(18)(19)(31)(33)(36))(_mon)(_read(9)(22(d_31_0))(22(d_63_32))(37)))))
			(line__152(_arch 9 0 152(_prcs(_simple)(_trgt(9)(11)(13)(21)(28)(29)(31))(_sens(0))(_read(1)(2)(8)(14)(20)(23)(27)(31)(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 514)
		(33751810 770)
		(33751810 515)
		(33751810 771)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
V 000051 55 679           1551933796490 behavioral
(_unit VHDL(mux 0 5(behavioral 0 12))
	(_version vde)
	(_time 1551933796491 2019.03.06 23:43:16)
	(_source(\./../src/MUX.vhd\))
	(_parameters dbg tan)
	(_code 5705555555010b410305420c0e51035052505f5103)
	(_coverage d)
	(_ent
		(_time 1551836852755)
	)
	(_object
		(_port(_int CLK_1 -1 0 6(_ent(_in))))
		(_port(_int KEY -1 0 7(_ent(_in))))
		(_port(_int SW -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000049 55 2415          1551933796512 dataflow
(_unit VHDL(hextosevensegment 0 5(dataflow 0 19))
	(_version vde)
	(_time 1551933796513 2019.03.06 23:43:16)
	(_source(\./../src/hexToSevenSegment.vhd\))
	(_parameters dbg tan)
	(_code 6735396765313b706663213c356162606161626132)
	(_coverage d)
	(_ent
		(_time 1551836852596)
	)
	(_object
		(_port(_int sw9 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int sw21 0 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 1 0 8(_ent(_in))))
		(_port(_int Mem_Bus_in 1 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int h0 2 0 11(_ent(_out))))
		(_port(_int h1 2 0 12(_ent(_out))))
		(_port(_int h2 2 0 13(_ent(_out))))
		(_port(_int h3 2 0 14(_ent(_out))))
		(_port(_int h4 2 0 15(_ent(_out))))
		(_port(_int h5 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 21(_array -1((_to i 0 i 6)))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 6 0 44(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4))(_read(11(d_19_16))(11(d_23_20))(11(d_27_24))(11(d_31_28))(11(d_3_0))(11(d_7_4))(11(d_11_8))(11(d_15_12))))))
		)
		(_subprogram
			(_int hexToSegments 1 0 20(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33751811 197379)
		(33686018 197379)
		(33751810 197122)
		(33686019 33686019 33686019 33686019 33686019 33686019 33686019 33686019)
		(50529027 197379)
		(50529027 131843)
		(33751810 131586)
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33686019 131842)
		(50529026 131586)
	)
	(_model . dataflow 2 -1)
)
I 000049 55 4955          1551933796539 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551933796540 2019.03.06 23:43:16)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 86d4848885d18690d8d794ddde80d2808380d280d0)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000000100000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 128(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__134(_arch 1 0 134(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_9_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
I 000046 55 5431          1551933796562 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551933796563 2019.03.06 23:43:16)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code a5f7f0f2f6f2a5b2a0a1e6fff1a2a1a3a0a0f3a3f1)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 74(_comp fastest_pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 76(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 79(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__80(_arch 1 0 80(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__81(_arch 2 0 81(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__82(_arch 3 0 82(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 4 -1)
)
V 000051 55 1432          1551933796585 Behavioral
(_unit VHDL(reg 0 5(behavioral 0 13))
	(_version vde)
	(_time 1551933796586 2019.03.06 23:43:16)
	(_source(\./../src/REG.vhd\))
	(_parameters dbg tan)
	(_code b5e6e1e1b5e2e6a2b6e2a0efe3b2b7b3b0b3b2b2b7)
	(_coverage d)
	(_ent
		(_time 1551836875749)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RegW -1 0 7(_ent(_in))))
		(_type(_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int DR 0 0 8(_ent(_in))))
		(_port(_int SR1 0 0 8(_ent(_in))))
		(_port(_int SR2 0 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Reg_In 1 0 9(_ent(_in))))
		(_port(_int ReadReg1 1 0 10(_ent(_out))))
		(_port(_int ReadReg2 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAM 0 14(_array 2((_to i 0 i 31)))))
		(_sig(_int Regs 3 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(1)(2)(5)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000049 55 1234          1551933796608 dataflow
(_unit VHDL(statetoledr 0 5(dataflow 0 10))
	(_version vde)
	(_time 1551933796609 2019.03.06 23:43:16)
	(_source(\./../src/stateToLEDR.vhd\))
	(_parameters dbg tan)
	(_code c5969091c49290d2c090d09e90c393c396c3c0c3c1)
	(_coverage d)
	(_ent
		(_time 1551836875776)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~4~12 0 6(_scalar (_to i 0 i 4))))
		(_port(_int state 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int LEDstate 1 0 7(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~131 0 11(_scalar (_to i 0 i 4))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_subprogram
			(_int stateToLEDs 1 0 11(_arch(_func -2(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 2)
		(33686274 2)
	)
	(_model . dataflow 2 -1)
)
V 000062 55 328           1551933796949 $root 0000000000521 3
ªU    ªU   0  	  g§—©hÌ‚ÿÆk33	F@K5QÄ*‹f7?Àc2Xã…a}	2ƒU>L:+_dÐ‡ÚƒÀóGÃeä@ô¿á~îØg¹ñýô0LÚÊºÔNyH‡sŸýæþ¶¯Í-lV‚»0Øçvêüñes•*Æ—„„ª`CöNÓ%{hQ—Ò"j¢–ïªÉçÁev½aR½½çB†Š€mµñinµíÔc«X| ¤)suxÈ•RùûdOÀU5Í"F¯D…%P)°èìObr;ÛºFMÏpŒ`î›e:{^–çŠ»ƒÍ­sAF†ôÝß8j[u¹a‡Nº?KÿšÆ0ƒ›ÑÙ¡§…M9»¡qÉÉ1Gö|“˜R´‘
!Ì³eÐÂýëßï(!¼¼¬ÙŸUªUªV 000057 55 3765          1551933796951 fastest_pll_0002
(_unit VERILOG 6.3579.6.768 (fastest_pll_0002 0 2(fastest_pll_0002 0 2))
	(_version vde)
	(_time 1551933796893 2019.03.06 23:43:16)
	(_source (\./../src/fastest_pll_0002.v\ VERILOG (\./../src/fastest_pll_0002.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code eebde8bdbab8b9f9efedfbb5bce9eaebb8e9eee8bd)
	(_ent
		(_time 1551933796893)
	)
	(_timescale 1ns 10ps)
	(_parameters  dbg       accs          )
	(_coverage d)
	(_object
		(_port (_int refclk ~wire 0 5 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int rst ~wire 0 8 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int outclk_0 ~wire 0 11 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int locked ~wire 0 14 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 80 (_uni ((2)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst altera_pll_i 0 17 (_ent . altera_pll)
		(_gen
			((fractional_vco_multiplier) (_string \V"false"\))
			((reference_clock_frequency) (_string \V"50.0 MHz"\))
			((operation_mode) (_string \V"direct"\))
			((number_of_clocks) (_cnst \1\))
			((output_clock_frequency0) (_string \V"34.600000 MHz"\))
			((phase_shift0) (_string \V"0 ps"\))
			((duty_cycle0) (_cnst \50\))
			((output_clock_frequency1) (_string \V"0 MHz"\))
			((phase_shift1) (_string \V"0 ps"\))
			((duty_cycle1) (_cnst \50\))
			((output_clock_frequency2) (_string \V"0 MHz"\))
			((phase_shift2) (_string \V"0 ps"\))
			((duty_cycle2) (_cnst \50\))
			((output_clock_frequency3) (_string \V"0 MHz"\))
			((phase_shift3) (_string \V"0 ps"\))
			((duty_cycle3) (_cnst \50\))
			((output_clock_frequency4) (_string \V"0 MHz"\))
			((phase_shift4) (_string \V"0 ps"\))
			((duty_cycle4) (_cnst \50\))
			((output_clock_frequency5) (_string \V"0 MHz"\))
			((phase_shift5) (_string \V"0 ps"\))
			((duty_cycle5) (_cnst \50\))
			((output_clock_frequency6) (_string \V"0 MHz"\))
			((phase_shift6) (_string \V"0 ps"\))
			((duty_cycle6) (_cnst \50\))
			((output_clock_frequency7) (_string \V"0 MHz"\))
			((phase_shift7) (_string \V"0 ps"\))
			((duty_cycle7) (_cnst \50\))
			((output_clock_frequency8) (_string \V"0 MHz"\))
			((phase_shift8) (_string \V"0 ps"\))
			((duty_cycle8) (_cnst \50\))
			((output_clock_frequency9) (_string \V"0 MHz"\))
			((phase_shift9) (_string \V"0 ps"\))
			((duty_cycle9) (_cnst \50\))
			((output_clock_frequency10) (_string \V"0 MHz"\))
			((phase_shift10) (_string \V"0 ps"\))
			((duty_cycle10) (_cnst \50\))
			((output_clock_frequency11) (_string \V"0 MHz"\))
			((phase_shift11) (_string \V"0 ps"\))
			((duty_cycle11) (_cnst \50\))
			((output_clock_frequency12) (_string \V"0 MHz"\))
			((phase_shift12) (_string \V"0 ps"\))
			((duty_cycle12) (_cnst \50\))
			((output_clock_frequency13) (_string \V"0 MHz"\))
			((phase_shift13) (_string \V"0 ps"\))
			((duty_cycle13) (_cnst \50\))
			((output_clock_frequency14) (_string \V"0 MHz"\))
			((phase_shift14) (_string \V"0 ps"\))
			((duty_cycle14) (_cnst \50\))
			((output_clock_frequency15) (_string \V"0 MHz"\))
			((phase_shift15) (_string \V"0 ps"\))
			((duty_cycle15) (_cnst \50\))
			((output_clock_frequency16) (_string \V"0 MHz"\))
			((phase_shift16) (_string \V"0 ps"\))
			((duty_cycle16) (_cnst \50\))
			((output_clock_frequency17) (_string \V"0 MHz"\))
			((phase_shift17) (_string \V"0 ps"\))
			((duty_cycle17) (_cnst \50\))
			((pll_type) (_string \V"General"\))
			((pll_subtype) (_string \V"General"\))
		)
		(_port
			((rst) (rst))
			((outclk) (\1 \))
			((locked) (locked))
			((fboutclk) (_open))
			((fbclk) (\2 \))
			((refclk) (refclk))
		)
		(_delay (_code  1)(_code  2))
	)
	(_model . fastest_pll_0002 3 -1)

)
V 000044 55 1131          1551933797116 rtl
(_unit VHDL(fastest_pll 0 11(rtl 0 19))
	(_version vde)
	(_time 1551933797117 2019.03.06 23:43:17)
	(_source(\./../src/fastest_pll.vhd\))
	(_parameters dbg tan)
	(_code c89bcf9dc19e9fdfcecedd939acfcccd9ecfc8ce9b)
	(_coverage d)
	(_ent
		(_time 1551913215426)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 22(_ent (_in((i 1))))))
				(_port(_int rst -1 0 23(_ent (_in((i 1))))))
				(_port(_int outclk_0 -1 0 24(_ent (_out))))
				(_port(_int locked -1 0 25(_ent (_out))))
			)
		)
	)
	(_inst fastest_pll_inst 0 31(_comp fastest_pll_0002)
		(_port
			((refclk)(refclk))
			((rst)(rst))
			((outclk_0)(outclk_0))
			((locked)(_open))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_object
		(_port(_int refclk -1 0 13(_ent(_in((i 2))))))
		(_port(_int rst -1 0 14(_ent(_in((i 2))))))
		(_port(_int outclk_0 -1 0 15(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000046 55 5321          1551933953344 model
(_unit VHDL(complete_mips 0 5(model 0 19))
	(_version vde)
	(_time 1551933953345 2019.03.06 23:45:53)
	(_source(\./../src/Complete_MIPS.vhd\))
	(_parameters dbg tan)
	(_code 131114144644130416145049471417151616451547)
	(_coverage d)
	(_ent
		(_time 1551836852539)
	)
	(_comp
		(fastest_pll_0002
			(_object
				(_port(_int refclk -1 0 39(_ent (_in((i 2))))))
				(_port(_int rst -1 0 40(_ent (_in((i 2))))))
				(_port(_int outclk_0 -1 0 41(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int CLK_1 -1 0 46(_ent (_in))))
				(_port(_int KEY -1 0 47(_ent (_in))))
				(_port(_int SW -1 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port(_int CLK -1 0 21(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int Mem_Bus_in 4 0 22(_ent (_in))))
				(_port(_int CS -1 0 23(_ent (_out))))
				(_port(_int WE -1 0 23(_ent (_out))))
				(_port(_int LEDstate 5 0 24(_ent (_out))))
				(_port(_int ADDR 4 0 25(_ent (_out))))
				(_port(_int Mem_Bus_out 4 0 27(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int CS -1 0 30(_ent (_in))))
				(_port(_int WE -1 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int ADDR 6 0 31(_ent (_in))))
				(_port(_int Mem_Bus_in 6 0 33(_ent (_in))))
				(_port(_int Mem_Bus_out 6 0 34(_ent (_out))))
			)
		)
		(hexToSevenSegment
			(_object
				(_port(_int sw9 -1 0 53(_ent (_in))))
				(_port(_int sw21 7 0 54(_ent (_in))))
				(_port(_int ADDR 8 0 55(_ent (_in))))
				(_port(_int Mem_Bus_in 8 0 56(_ent (_in))))
				(_port(_int Mem_Bus_out 8 0 57(_ent (_in))))
				(_port(_int h0 9 0 58(_ent (_out))))
				(_port(_int h1 9 0 59(_ent (_out))))
				(_port(_int h2 9 0 60(_ent (_out))))
				(_port(_int h3 9 0 61(_ent (_out))))
				(_port(_int h4 9 0 62(_ent (_out))))
				(_port(_int h5 9 0 63(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 73(_comp fastest_pll_0002)
		(_port
			((refclk)(CLOCK_50))
			((rst)((i 2)))
			((outclk_0)(CLK_1))
		)
		(_use(_ent . fastest_pll_0002)
			(_port
				((refclk)(refclk))
				((rst)(rst))
				((outclk_0)(outclk_0))
				((locked)(_open))
			)
		)
	)
	(_inst MUX1 0 75(_comp MUX)
		(_port
			((CLK_1)(CLK_1))
			((KEY)(KEY(0)))
			((SW)(SW(0)))
			((CLK)(CLK))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst CPU 0 76(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Mem_Bus_in)(Mem_Bus_in))
			((CS)(CS))
			((WE)(WE))
			((LEDstate)(LEDR(d_4_0)))
			((ADDR)(ADDR))
			((Mem_Bus_out)(Mem_Bus_out))
		)
		(_use(_ent . MIPS)
		)
	)
	(_inst MEM 0 77(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_out))
			((Mem_Bus_out)(Mem_Bus_in))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst H2S 0 78(_comp hexToSevenSegment)
		(_port
			((sw9)(SW(9)))
			((sw21)(SW(d_2_1)))
			((ADDR)(ADDR))
			((Mem_Bus_in)(Mem_Bus_in))
			((Mem_Bus_out)(Mem_Bus_out))
			((h0)(HEX0))
			((h1)(HEX1))
			((h2)(HEX2))
			((h3)(HEX3))
			((h4)(HEX4))
			((h5)(HEX5))
		)
		(_use(_ent . hexToSevenSegment)
		)
	)
	(_object
		(_port(_int CLOCK_50 -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int SW 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int KEY 1 0 8(_ent(_in))))
		(_port(_int LEDR 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 10(_array -1((_to i 0 i 6)))))
		(_port(_int HEX0 2 0 10(_ent(_out))))
		(_port(_int HEX1 2 0 11(_ent(_out))))
		(_port(_int HEX2 2 0 12(_ent(_out))))
		(_port(_int HEX3 2 0 13(_ent(_out))))
		(_port(_int HEX4 2 0 14(_ent(_out))))
		(_port(_int HEX5 2 0 15(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int A_Out 3 0 16(_ent(_out))))
		(_port(_int D_Out 3 0 16(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~UNSIGNED{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 58(_array -1((_dto i 6 i 0)))))
		(_sig(_int CLK_1 -1 0 66(_arch(_uni))))
		(_sig(_int CLK -1 0 66(_arch(_uni))))
		(_sig(_int RST -1 0 66(_arch(_uni))))
		(_sig(_int CS -1 0 67(_arch(_uni))))
		(_sig(_int WE -1 0 67(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int ADDR 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_in 10 0 68(_arch(_uni))))
		(_sig(_int Mem_Bus_out 10 0 68(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((RST)(KEY(1))))(_simpleassign "not")(_trgt(14))(_sens(2(1))))))
			(line__80(_arch 1 0 80(_assignment(_alias((A_Out)(ADDR)))(_trgt(10))(_sens(17)))))
			(line__81(_arch 2 0 81(_assignment(_alias((D_Out)(Mem_Bus_in)))(_trgt(11))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
V 000049 55 4955          1551939659845 Internal
(_unit VHDL(memory 0 5(internal 0 13))
	(_version vde)
	(_time 1551939659846 2019.03.07 01:20:59)
	(_source(\./../src/Memory.vhd\))
	(_parameters dbg tan)
	(_code 17144410154017014946054c4f1143111211431141)
	(_coverage d)
	(_ent
		(_time 1551836852654)
	)
	(_object
		(_port(_int CS -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 6(_ent(_in))))
		(_port(_int Clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ADDR 0 0 7(_ent(_in))))
		(_port(_int Mem_Bus_in 0 0 9(_ent(_in))))
		(_port(_int Mem_Bus_out 0 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int RAMtype 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int RAM1 2 0 15(_arch(_uni(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000001000110010000000100000"\))((_string \"00000000100000100010100000100010"\))((_string \"00100000000001100000000000001001"\))((_string \"00000000110000010011100000100010"\))((_string \"00100000000010000000000000000001"\))((_string \"00000000111010000100100000100000"\))((_string \"00000000111010010101000000100000"\))((_string \"10101100000000100000000100000000"\))((_string \"10101100000000110000000100000001"\))((_string \"10101100000001110000000100000010"\))((_string \"10101100000010000000000100000011"\))((_string \"10101100000000010000000100000100"\))((_string \"10101100000010100000000100000101"\))((_string \"10101100000001010000000100000110"\))((_string \"10101100000010010000000100000111"\))((_string \"10101100000001100000000100001000"\))((_string \"10101100000001000000000100001001"\))((_string \"10101100000000010000001000000000"\))((_string \"10101100000000100000001000000001"\))((_string \"10101100000000110000001000000010"\))((_string \"10101100000001000000001000000011"\))((_string \"10101100000001010000001000000100"\))((_string \"10101100000001100000001000000101"\))((_string \"10101100000001110000001000000110"\))((_string \"10101100000010000000001000000111"\))((_string \"10101100000010010000001000001000"\))((_string \"10101100000000000000001000001001"\))((_string \"00000000010000010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000000011000100000000000011000"\))((_string \"00000000000000000110100000010010"\))((_string \"00000000111000110000000000011000"\))((_string \"00000000000000000111000000010010"\))((_string \"00000001000001000000000000011000"\))((_string \"00000000000000000111100000010010"\))((_string \"00000000001001010000000000011000"\))((_string \"00000000000000001000000000010010"\))((_string \"00000001010001100000000000011000"\))((_string \"00000000000000001000100000010010"\))((_string \"00000000101001110000000000011000"\))((_string \"00000000000000001001000000010010"\))((_string \"00000001001010000000000000011000"\))((_string \"00000000000000001001100000010010"\))((_string \"00000000110010010000000000011000"\))((_string \"00000000000000001010000000010010"\))((_string \"00000000100000000000000000011000"\))((_string \"00000000000000001010100000010010"\))((_string \"00000001100011011011000000100000"\))((_string \"00000010110011101011000000100000"\))((_string \"00000010110011111011000000100000"\))((_string \"00000010110100001011000000100000"\))((_string \"00000010110100011011000000100000"\))((_string \"00000010110100101011000000100000"\))((_string \"00000010110100111011000000100000"\))((_string \"00000010110101001011000000100000"\))((_string \"00000010110101011011000000100000"\))((_string \"00000000001000100101100000100000"\))((_string \"00000001011000110101100000100000"\))((_string \"00000001011001000101100000100000"\))((_string \"00000001011001010101100000100000"\))((_string \"00000001011001100101100000100000"\))((_string \"00000001011001110101100000100000"\))((_string \"00000001011010000101100000100000"\))((_string \"00000001011010010101100000100000"\))((_string \"00000001011000000101100000100000"\))((_string \"00000010110010110000000000011010"\))((_string \"00000000000000001011100000010010"\))((_string \"00000000000000001100000000010000"\))((_string \"10101100000101110000000011111111"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~132 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int output 3 0 128(_arch(_uni))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(5))(_sens(0)(1)(7)))))
			(line__134(_arch 1 0 134(_prcs(_simple)(_trgt(6)(7))(_sens(2))(_mon)(_read(0)(1)(3(d_9_0))(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Internal 2 -1)
)
