

================================================================
== Vivado HLS Report for 'dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0'
================================================================
* Date:           Tue Mar  5 17:47:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        NN_final_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.534 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_19_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_19_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'data_19_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_18_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_18_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_18_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_17_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_17_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_17_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_16_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_16_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_16_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_15_V_read12 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_15_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_15_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_14_V_read11 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_14_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_13_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'read' 'data_13_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_11_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_11_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_10_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_10_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_9_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'read' 'data_9_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_8_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 14 'read' 'data_8_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 15 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 17 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 18 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i5 %data_1_V_read_4 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.67ns)   --->   "%mul_ln1118 = mul i10 %zext_ln1116, -13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_2_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %shl_ln1118_4 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_2_V_read_3, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i7 %shl_ln1118_5 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "%sub_ln1118_1 = sub i10 %zext_ln1118_2, %zext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_5_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i9 %shl_ln1118_7 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "%sub_ln1118_2 = sub i10 0, %zext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_2, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i11 %shl_ln728_6 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_6_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i6 %shl_ln1118_s to i7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.60ns)   --->   "%sub_ln1118_4 = sub i7 0, %zext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %sub_ln1118_4, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i8 %shl_ln728_8 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_8_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %shl_ln1118_1 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_8_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i6 %shl_ln1118_2 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%sub_ln1118_5 = sub i9 %zext_ln1118_8, %zext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_5, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i10 %shl_ln728_9 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i5 %data_9_V_read_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_9_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i9 %shl_ln1118_10 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%sub_ln1118_7 = sub i10 %zext_ln1118_10, %zext_ln1116_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_7, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i11 %shl_ln728_3 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_10_V_read_2, i4 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i9 %shl_ln728_4 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'zext' 'zext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_11_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i9 %shl_ln1118_11 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "%sub_ln1118_8 = sub i10 0, %zext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_8, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i11 %shl_ln728_5 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_11_V_read_3, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i8 %shl_ln728_10 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i5 %data_13_V_read_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_13_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i9 %tmp_1 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "%sub_ln1118_9 = sub i10 %zext_ln1116_3, %zext_ln1118_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_9, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i11 %shl_ln728_11 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i5 %data_14_V_read11 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_14_V_read11, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i9 %shl_ln1118_12 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "%sub_ln1118_10 = sub i10 %zext_ln1118_13, %zext_ln1116_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_10, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i11 %shl_ln728_12 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'zext' 'zext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.67ns)   --->   "%mul_ln1118_3 = mul i10 %zext_ln1116_4, -13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_15_V_read12, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i8 %shl_ln728_14 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'zext' 'zext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_15_V_read12, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i9 %shl_ln1118_13 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "%sub_ln1118_11 = sub i10 0, %zext_ln1118_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_11, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i11 %shl_ln728_15 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_16_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitconcatenate' 'shl_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i9 %shl_ln1118_14 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.76ns)   --->   "%sub_ln1118_12 = sub i10 0, %zext_ln1118_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_12, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i11 %shl_ln728_16 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_17_V_read_2, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i8 %shl_ln1118_15 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_17_V_read_2, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitconcatenate' 'shl_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i6 %shl_ln1118_16 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'zext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "%sub_ln1118_13 = sub i9 %zext_ln1118_17, %zext_ln1118_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_13, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i10 %shl_ln728_17 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i5 %data_18_V_read_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i5 %data_18_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'zext' 'zext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_18_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'bitconcatenate' 'shl_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i9 %shl_ln1118_17 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'zext' 'zext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "%sub_ln1118_14 = sub i10 %zext_ln1118_19, %zext_ln1116_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_18_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitconcatenate' 'shl_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i6 %shl_ln1118_18 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'zext' 'zext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.76ns)   --->   "%sub_ln1118_15 = sub i10 %zext_ln1118_20, %zext_ln1118_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_18_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i8 %tmp_2 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'zext' 'zext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.76ns)   --->   "%sub_ln1118_16 = sub i9 %zext_ln1118_18, %zext_ln1118_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sub' 'sub_ln1118_16' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_16, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i10 %shl_ln728_20 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i5 %data_19_V_read_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_19_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i9 %tmp_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'zext' 'zext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.76ns)   --->   "%sub_ln1118_18 = sub i10 %zext_ln1116_6, %zext_ln1118_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'sub' 'sub_ln1118_18' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_19_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitconcatenate' 'shl_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i6 %shl_ln1118_19 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'zext' 'zext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.76ns)   --->   "%sub_ln1118_17 = sub i10 %zext_ln1118_22, %zext_ln1118_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'sub' 'sub_ln1118_17' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_17, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i11 %shl_ln728_22 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.76ns)   --->   "%add_ln703 = add i12 %sext_ln728_5, %sext_ln728_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 113 'add' 'add_ln703' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.76ns)   --->   "%add_ln703_3 = add i12 %zext_ln728_4, %zext_ln728_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 114 'add' 'add_ln703_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "%add_ln703_8 = add i11 %sext_ln728_4, %zext_ln728_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 115 'add' 'add_ln703_8' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "%add_ln703_10 = add i12 %sext_ln728_8, %sext_ln728_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 116 'add' 'add_ln703_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.76ns)   --->   "%add_ln703_11 = add i12 %zext_ln728_7, -64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 117 'add' 'add_ln703_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.76ns)   --->   "%add_ln703_16 = add i12 %sext_ln728_2, %sext_ln728_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 118 'add' 'add_ln703_16' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.76ns)   --->   "%add_ln703_18 = add i12 %zext_ln728_1, %zext_ln728_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 119 'add' 'add_ln703_18' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.76ns)   --->   "%add_ln703_20 = add i12 %sext_ln728_9, %sext_ln728_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 120 'add' 'add_ln703_20' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_0_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %shl_ln1118_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.76ns)   --->   "%sub_ln1118 = sub i10 0, %zext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %mul_ln1118, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %shl_ln728_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_1, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i11 %shl_ln728_2 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_6_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i9 %shl_ln1118_8 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_6_V_read_3, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i7 %shl_ln1118_9 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.76ns)   --->   "%sub_ln1118_3 = sub i10 %zext_ln1118_4, %zext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_3, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i5 %data_8_V_read_3 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_8_V_read_3, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i9 %shl_ln1118_6 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.76ns)   --->   "%sub_ln1118_6 = sub i10 %zext_ln1118_9, %zext_ln1116_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_6, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i11 %shl_ln728_s to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %mul_ln1118_3, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i11 %shl_ln728_13 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_14, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i11 %shl_ln728_18 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'zext' 'zext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_15, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i11 %shl_ln728_19 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_18, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %shl_ln to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 148 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %add_ln703 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 149 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.76ns)   --->   "%add_ln703_2 = add i13 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 150 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.76ns)   --->   "%add_ln703_4 = add i11 %shl_ln728_21, 64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 151 'add' 'add_ln703_4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i11 %add_ln703_4 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 152 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.76ns)   --->   "%add_ln703_5 = add i13 %sext_ln703_6, %zext_ln728_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 153 'add' 'add_ln703_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i11 %shl_ln728_7 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 154 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i11 %add_ln703_8 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 155 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.76ns)   --->   "%add_ln703_9 = add i13 %sext_ln703_9, %zext_ln703_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 156 'add' 'add_ln703_9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i12 %add_ln703_10 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 157 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i12 %add_ln703_11 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 158 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_12 = add i13 %sext_ln703_12, %sext_ln728_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 159 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (2.87ns) (root node of TernaryAdder)   --->   "%add_ln703_13 = add i13 %add_ln703_12, %sext_ln703_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 160 'add' 'add_ln703_13' <Predicate = true> <Delay = 2.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 161 [1/1] (1.76ns)   --->   "%add_ln703_15 = add i12 %sext_ln728_1, %sext_ln728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 161 'add' 'add_ln703_15' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i12 %add_ln703_15 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 162 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i12 %add_ln703_16 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 163 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.76ns)   --->   "%add_ln703_17 = add i13 %sext_ln703_16, %sext_ln703_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 164 'add' 'add_ln703_17' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i12 %add_ln703_18 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 165 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.76ns)   --->   "%add_ln703_19 = add i13 %zext_ln703_1, %zext_ln728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 166 'add' 'add_ln703_19' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i12 %add_ln703_20 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 167 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.76ns)   --->   "%add_ln703_21 = add i13 %sext_ln703_18, %sext_ln728_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 168 'add' 'add_ln703_21' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.90>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 169 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 27, [4 x i8]* @p_str12, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 170 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i13 %add_ln703_2 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 171 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i12 %add_ln703_3 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 172 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i13 %add_ln703_5 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 173 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i14 %sext_ln703_7, %zext_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 174 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (2.90ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i14 %add_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 175 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i14 %add_ln703_7 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 176 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i13 %add_ln703_9 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 177 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i13 %add_ln703_13 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 178 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.76ns)   --->   "%acc_1_V = add i14 %sext_ln703_13, %sext_ln703_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 179 'add' 'acc_1_V' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i14 %acc_1_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 180 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i13 %add_ln703_17 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 181 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i13 %add_ln703_19 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 182 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i13 %add_ln703_21 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 183 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_22 = add i14 %sext_ln703_19, %zext_ln703_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 184 'add' 'add_ln703_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (2.90ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i14 %add_ln703_22, %sext_ln703_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 185 'add' 'acc_2_V' <Predicate = true> <Delay = 2.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i14 %acc_2_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 186 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %sext_ln703_8, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 187 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %sext_ln703_14, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 188 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %sext_ln703_20, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 189 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	wire read on port 'data_19_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [17]  (0 ns)
	'sub' operation ('sub_ln1118_17', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [152]  (1.76 ns)
	'add' operation ('add_ln703_11', firmware/nnet_utils/nnet_dense_latency.h:58) [176]  (1.77 ns)

 <State 2>: 3.53ns
The critical path consists of the following:
	'add' operation ('add_ln703_15', firmware/nnet_utils/nnet_dense_latency.h:58) [183]  (1.77 ns)
	'add' operation ('add_ln703_17', firmware/nnet_utils/nnet_dense_latency.h:58) [187]  (1.77 ns)

 <State 3>: 2.91ns
The critical path consists of the following:
	'add' operation ('res[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [167]  (2.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
