Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\13083\Desktop\zqq\FPGA-Accelerated-SERDES-Simulation-System-main\FPGA\qsys\channel.qsys --block-symbol-file --output-directory=C:\Users\13083\Desktop\zqq\FPGA-Accelerated-SERDES-Simulation-System-main\FPGA\qsys\channel --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/channel.qsys
Progress: Reading input file
Progress: Adding channel_module_0 [channel_module 1.0]
Progress: Parameterizing module channel_module_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\13083\Desktop\zqq\FPGA-Accelerated-SERDES-Simulation-System-main\FPGA\qsys\channel.qsys --synthesis=VERILOG --output-directory=C:\Users\13083\Desktop\zqq\FPGA-Accelerated-SERDES-Simulation-System-main\FPGA\qsys\channel\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/channel.qsys
Progress: Reading input file
Progress: Adding channel_module_0 [channel_module 1.0]
Progress: Parameterizing module channel_module_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: channel: Generating channel "channel" for QUARTUS_SYNTH
Info: channel_module_0: "channel" instantiated channel_module "channel_module_0"
Info: rst_controller: "channel" instantiated altera_reset_controller "rst_controller"
Info: channel: Done "channel" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
