$date
	Sun Oct 12 19:32:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4_1_tb $end
$var wire 1 ! y $end
$var reg 4 " I [3:0] $end
$var reg 2 # s [1:0] $end
$scope module mux4_1_1 $end
$var wire 4 $ I [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#10
1!
b10 "
b10 $
b1 #
b1 %
#20
1!
b100 "
b100 $
b10 #
b10 %
#30
1!
b1000 "
b1000 $
b11 #
b11 %
#50
