AuthorID,Author,Date,Content,Attachments,Reactions
"840182560252624916","logic_anarchy","2025-12-05T16:13:24.8770000+00:00","@Lofty What is the likelihood that the gate-level implementation might no longer match the behavioral specification? I’m asking because we constantly build chips, and although we could preserve stage 6, I wanted to understand whether this mismatch is actually possible.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:14:53.3640000+00:00","Um. I think I'm lacking context here. I assume you mean stage 6 of LibreLane, which is Yosys synthesis","",""
"840182560252624916","logic_anarchy","2025-12-05T16:15:02.5580000+00:00","yes","",""
"1187141985530818611","ravenslofty","2025-12-05T16:15:22.7000000+00:00","Then the likelihood being above zero is a bug :p","","❤️ (1)"
"840182560252624916","logic_anarchy","2025-12-05T16:16:25.5640000+00:00","Otherwise, we would always have to completely rebuild everything starting from stage 6, even though that stage has already been thoroughly tested.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:17:09.0970000+00:00","I assume you're rebuilding the chips because you need to change some librelane `config.yaml` setting?","",""
"840182560252624916","logic_anarchy","2025-12-05T16:18:07.1050000+00:00","And many other things as well, but they’re mostly only relevant for everything after stage 6.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:18:30.8610000+00:00","you should be more specific about what you're changing","",""
"840182560252624916","logic_anarchy","2025-12-05T16:18:46.1750000+00:00","https://github.com/wafer-space/gf180mcu-project-template/tree/main","",""
"1187141985530818611","ravenslofty","2025-12-05T16:18:57.4330000+00:00","I mean the librelane settings","",""
"840182560252624916","logic_anarchy","2025-12-05T16:19:00.3380000+00:00","https://github.com/wafer-space/gf180mcu","",""
"1187141985530818611","ravenslofty","2025-12-05T16:19:25.1980000+00:00","e.g. if you're changing `STD_CELL_LIBRARY` from 7-track to 9-track, you need to go through Yosys again","",""
"1187141985530818611","ravenslofty","2025-12-05T16:19:34.6670000+00:00","this is a PDK, not the librelane settings.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:19:52.3150000+00:00","and this is a project template, not the librelane settings.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:19:56.4750000+00:00",":p","",""
"840182560252624916","logic_anarchy","2025-12-05T16:20:43.7910000+00:00","The config.yaml is embedded in the template, and everything else is derived from it.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:20:50.3870000+00:00","yes.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:21:00.3670000+00:00","but you said you are changing some settings","",""
"1187141985530818611","ravenslofty","2025-12-05T16:21:06.3460000+00:00","what are the settings you are changing","",""
"840182560252624916","logic_anarchy","2025-12-05T16:22:51.0160000+00:00","I just wanted to ask whether rebuilding from stage 0 could change the Yosys synthesis semantics, but you said it wouldn’t.","",""
"1187141985530818611","ravenslofty","2025-12-05T16:23:17.2860000+00:00","assuming the input is the same, it won't","",""
"840182560252624916","logic_anarchy","2025-12-05T16:23:26.6010000+00:00","thank you","",""
"840182560252624916","logic_anarchy","2025-12-05T16:25:12.9280000+00:00","It could be that nothing in the behavioral code changed, yet the synthesis still comes out differently (when buggy)  after many runs.","",""
