(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : rfmc_frontend_v1_00.brd                       )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Wed Dec 11 19:21:02 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'c:\jeonghyun\lab\rfsoc_frontend8\allegro'
Design Directory:            'C:/JEONGHYUN/LAB/RFSOC_FRONTEND8/allegro'
Old design name:             'C:/JEONGHYUN/LAB/RFSOC_FRONTEND8/allegro/rfmc_frontend_v1_00.brd'
New design name:             'C:/JEONGHYUN/LAB/RFSOC_FRONTEND8/allegro/rfmc_frontend_v1_00.brd'

CmdLine: netrev -y 1 -i c:\jeonghyun\lab\rfsoc_frontend8\allegro -q netrev_constraint_report.xml C:/JEONGHYUN/LAB/RFSOC_FRONTEND8/allegro/#Taaaafe35716.tmp

------ Preparing to read pst files ------

Starting to read c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstchip.dat 
   Finished reading c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstchip.dat (00:00:00.01)
Starting to read c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstxprt.dat 
   Finished reading c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstxprt.dat (00:00:00.00)
Starting to read c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstxnet.dat 
   Finished reading c:/jeonghyun/lab/rfsoc_frontend8/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/orcadx_24.1/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/SPB_DATA/cdssetup/OrCAD_Capture/23.1.0/downloaded_parts/allegropcb 
           C:/Cadence/OrCADX_23.1/share/pcb/pcb_lib/symbols 
           C:/SPB_DATA/cdssetup/OrCAD_Capture/24.1.0/downloaded_parts/allegropcb 

PADPATH =  . 
           symbols 
           .. 
           C:/Jeonghyun/Lab/AD9910_Enclosure/ProfilePCB 
           C:/SPB_DATA/cdssetup/OrCAD_Capture/23.1.0/downloaded_parts/allegropcb 
           C:/Cadence/OrCADX_23.1/share/pcb/pcb_lib/symbols 
           C:/SPB_DATA/cdssetup/OrCAD_Capture/24.1.0/downloaded_parts/allegropcb 
           C:/Cadence/OrCADX_24.1/share/pcb/pcb_lib/symbols 


------ Summary Statistics ------


netrev run on Dec 11 19:21:02 2024
   DESIGN NAME : 'RFMC_FRONTEND_V1_00'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:38
elapsed time  0:00:00

