Version 3.2 HI-TECH Software Intermediate Code
"6603 C:\Program Files\Microchip\xc8\v1.38\include\pic18f452.h
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"6607
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"492
[s S19 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S19 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"502
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . PSP0 PSP1 PSP2 PSP3 PSP4 PSP5 PSP6 PSP7 ]
"512
[s S21 :7 `uc 1 :1 `uc 1 ]
[n S21 . . SS2 ]
"491
[u S18 `S19 1 `S20 1 `S21 1 ]
[n S18 . . . . ]
"517
[v _PORTDbits `VS18 ~T0 @X0 0 e@3971 ]
"49
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"199
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"209
[s S9 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S9 . INT0 INT1 INT2 CCP2 . PGM PGC PGD ]
"219
[s S10 :3 `uc 1 :1 `uc 1 ]
[n S10 . . CCP2A ]
"223
[s S11 :3 `uc 1 :1 `uc 1 ]
[n S11 . . CCP2_PA2 ]
"198
[u S7 `S8 1 `S9 1 `S10 1 `S11 1 ]
[n S7 . . . . . ]
"228
[v _PORTBbits `VS7 ~T0 @X0 0 e@3969 ]
"6035
[v _INT0IE `Vb ~T0 @X0 0 e@32660 ]
"6045
[v _INT1IE `Vb ~T0 @X0 0 e@32643 ]
"4958
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"4964
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"6613
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"6617
[v _TMR1ON `Vb ~T0 @X0 0 e@32360 ]
"4626
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"4632
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"193
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"80 30_channel_RIMS_4byte.c
[v _Transmit `(v ~T0 @X0 0 ef1`uc ]
"6037 C:\Program Files\Microchip\xc8\v1.38\include\pic18f452.h
[v _INT0IF `Vb ~T0 @X0 0 e@32657 ]
"486
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"612
[s S23 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S23 . RE0 RE1 RE2 ]
"617
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . AN5 AN6 AN7 ]
"622
[s S25 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S25 . RD WR CS ]
"627
[s S26 :2 `uc 1 :1 `uc 1 ]
[n S26 . . CCP10 ]
"631
[s S27 :2 `uc 1 :1 `uc 1 ]
[n S27 . . PB2 ]
"635
[s S28 :1 `uc 1 :1 `uc 1 ]
[n S28 . . PC2 ]
"639
[s S29 :1 `uc 1 ]
[n S29 . PD2 ]
"642
[s S30 :1 `uc 1 ]
[n S30 . RDE ]
"645
[s S31 :1 `uc 1 :1 `uc 1 ]
[n S31 . . WRE ]
"611
[u S22 `S23 1 `S24 1 `S25 1 `S26 1 `S27 1 `S28 1 `S29 1 `S30 1 `S31 1 ]
[n S22 . . . . . . . . . . ]
"650
[v _PORTEbits `VS22 ~T0 @X0 0 e@3972 ]
"6047
[v _INT1IF `Vb ~T0 @X0 0 e@32640 ]
"6601
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"3018
[v _TXSTA `Vuc ~T0 @X0 0 e@4012 ]
"3341
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"2806
[s S132 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S132 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"2816
[s S133 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S133 . RCD8 . RC8_9 ]
"2821
[s S134 :6 `uc 1 :1 `uc 1 ]
[n S134 . . NOT_RC8 ]
"2825
[s S135 :6 `uc 1 :1 `uc 1 ]
[n S135 . . nRC8 ]
"2829
[s S136 :6 `uc 1 :1 `uc 1 ]
[n S136 . . RC9 ]
"2833
[s S137 :5 `uc 1 :1 `uc 1 ]
[n S137 . . SRENA ]
"2805
[u S131 `S132 1 `S133 1 `S134 1 `S135 1 `S136 1 `S137 1 ]
[n S131 . . . . . . . ]
"2838
[v _RCSTAbits `VS131 ~T0 @X0 0 e@4011 ]
"3029
[s S146 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S146 . TX9D TRMT BRGH . SYNC TXEN TX9 CSRC ]
"3039
[s S147 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S147 . TXD8 . TX8_9 ]
"3044
[s S148 :6 `uc 1 :1 `uc 1 ]
[n S148 . . NOT_TX8 ]
"3048
[s S149 :6 `uc 1 :1 `uc 1 ]
[n S149 . . nTX8 ]
"3052
[s S150 :2 `uc 1 :1 `uc 1 ]
[n S150 . . BRGH1 ]
"3056
[s S151 :7 `uc 1 :1 `uc 1 ]
[n S151 . . CSRC1 ]
"3060
[s S152 :4 `uc 1 :1 `uc 1 ]
[n S152 . . SYNC1 ]
"3064
[s S153 :1 `uc 1 :1 `uc 1 ]
[n S153 . . TRMT1 ]
"3068
[s S154 :6 `uc 1 :1 `uc 1 ]
[n S154 . . TX91 ]
"3072
[s S155 :1 `uc 1 ]
[n S155 . TX9D1 ]
"3075
[s S156 :5 `uc 1 :1 `uc 1 ]
[n S156 . . TXEN1 ]
"3028
[u S145 `S146 1 `S147 1 `S148 1 `S149 1 `S150 1 `S151 1 `S152 1 `S153 1 `S154 1 `S155 1 `S156 1 ]
[n S145 . . . . . . . . . . . . ]
"3080
[v _TXSTAbits `VS145 ~T0 @X0 0 e@4012 ]
"3319
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
[p mainexit ]
"3693
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1299
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"1974
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"1507
[s S83 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S83 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1517
[s S84 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S84 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"1527
[s S85 :3 `uc 1 :1 `uc 1 ]
[n S85 . . CCP2 ]
"1506
[u S82 `S83 1 `S84 1 `S85 1 ]
[n S82 . . . . ]
"1532
[v _TRISBbits `VS82 ~T0 @X0 0 e@3987 ]
"4883
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"4512
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"6295
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"6611
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"6743
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"6745
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"6067
[v _INTEDG0 `Vb ~T0 @X0 0 e@32654 ]
"6069
[v _INTEDG1 `Vb ~T0 @X0 0 e@32653 ]
"5997
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f452.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 C:\Program Files\Microchip\xc8\v1.38\include\pic18f452.h
[; ;pic18f452.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 54: typedef union {
[; ;pic18f452.h: 55: struct {
[; ;pic18f452.h: 56: unsigned RA0 :1;
[; ;pic18f452.h: 57: unsigned RA1 :1;
[; ;pic18f452.h: 58: unsigned RA2 :1;
[; ;pic18f452.h: 59: unsigned RA3 :1;
[; ;pic18f452.h: 60: unsigned RA4 :1;
[; ;pic18f452.h: 61: unsigned RA5 :1;
[; ;pic18f452.h: 62: unsigned RA6 :1;
[; ;pic18f452.h: 63: };
[; ;pic18f452.h: 64: struct {
[; ;pic18f452.h: 65: unsigned AN0 :1;
[; ;pic18f452.h: 66: unsigned AN1 :1;
[; ;pic18f452.h: 67: unsigned AN2 :1;
[; ;pic18f452.h: 68: unsigned AN3 :1;
[; ;pic18f452.h: 69: unsigned :1;
[; ;pic18f452.h: 70: unsigned AN4 :1;
[; ;pic18f452.h: 71: unsigned OSC2 :1;
[; ;pic18f452.h: 72: };
[; ;pic18f452.h: 73: struct {
[; ;pic18f452.h: 74: unsigned :2;
[; ;pic18f452.h: 75: unsigned VREFM :1;
[; ;pic18f452.h: 76: unsigned VREFP :1;
[; ;pic18f452.h: 77: unsigned T0CKI :1;
[; ;pic18f452.h: 78: unsigned SS :1;
[; ;pic18f452.h: 79: unsigned CLKO :1;
[; ;pic18f452.h: 80: };
[; ;pic18f452.h: 81: struct {
[; ;pic18f452.h: 82: unsigned :5;
[; ;pic18f452.h: 83: unsigned LVDIN :1;
[; ;pic18f452.h: 84: };
[; ;pic18f452.h: 85: struct {
[; ;pic18f452.h: 86: unsigned ULPWUIN :1;
[; ;pic18f452.h: 87: };
[; ;pic18f452.h: 88: } PORTAbits_t;
[; ;pic18f452.h: 89: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f452.h: 193: extern volatile unsigned char PORTB @ 0xF81;
"195
[; ;pic18f452.h: 195: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 198: typedef union {
[; ;pic18f452.h: 199: struct {
[; ;pic18f452.h: 200: unsigned RB0 :1;
[; ;pic18f452.h: 201: unsigned RB1 :1;
[; ;pic18f452.h: 202: unsigned RB2 :1;
[; ;pic18f452.h: 203: unsigned RB3 :1;
[; ;pic18f452.h: 204: unsigned RB4 :1;
[; ;pic18f452.h: 205: unsigned RB5 :1;
[; ;pic18f452.h: 206: unsigned RB6 :1;
[; ;pic18f452.h: 207: unsigned RB7 :1;
[; ;pic18f452.h: 208: };
[; ;pic18f452.h: 209: struct {
[; ;pic18f452.h: 210: unsigned INT0 :1;
[; ;pic18f452.h: 211: unsigned INT1 :1;
[; ;pic18f452.h: 212: unsigned INT2 :1;
[; ;pic18f452.h: 213: unsigned CCP2 :1;
[; ;pic18f452.h: 214: unsigned :1;
[; ;pic18f452.h: 215: unsigned PGM :1;
[; ;pic18f452.h: 216: unsigned PGC :1;
[; ;pic18f452.h: 217: unsigned PGD :1;
[; ;pic18f452.h: 218: };
[; ;pic18f452.h: 219: struct {
[; ;pic18f452.h: 220: unsigned :3;
[; ;pic18f452.h: 221: unsigned CCP2A :1;
[; ;pic18f452.h: 222: };
[; ;pic18f452.h: 223: struct {
[; ;pic18f452.h: 224: unsigned :3;
[; ;pic18f452.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 226: };
[; ;pic18f452.h: 227: } PORTBbits_t;
[; ;pic18f452.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f452.h: 317: extern volatile unsigned char PORTC @ 0xF82;
"319
[; ;pic18f452.h: 319: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 322: typedef union {
[; ;pic18f452.h: 323: struct {
[; ;pic18f452.h: 324: unsigned RC0 :1;
[; ;pic18f452.h: 325: unsigned RC1 :1;
[; ;pic18f452.h: 326: unsigned RC2 :1;
[; ;pic18f452.h: 327: unsigned RC3 :1;
[; ;pic18f452.h: 328: unsigned RC4 :1;
[; ;pic18f452.h: 329: unsigned RC5 :1;
[; ;pic18f452.h: 330: unsigned RC6 :1;
[; ;pic18f452.h: 331: unsigned RC7 :1;
[; ;pic18f452.h: 332: };
[; ;pic18f452.h: 333: struct {
[; ;pic18f452.h: 334: unsigned T1OSO :1;
[; ;pic18f452.h: 335: unsigned T1OSI :1;
[; ;pic18f452.h: 336: unsigned :1;
[; ;pic18f452.h: 337: unsigned SCK :1;
[; ;pic18f452.h: 338: unsigned SDI :1;
[; ;pic18f452.h: 339: unsigned SDO :1;
[; ;pic18f452.h: 340: unsigned TX :1;
[; ;pic18f452.h: 341: unsigned RX :1;
[; ;pic18f452.h: 342: };
[; ;pic18f452.h: 343: struct {
[; ;pic18f452.h: 344: unsigned T1CKI :1;
[; ;pic18f452.h: 345: unsigned CCP2 :1;
[; ;pic18f452.h: 346: unsigned CCP1 :1;
[; ;pic18f452.h: 347: unsigned SCL :1;
[; ;pic18f452.h: 348: unsigned SDA :1;
[; ;pic18f452.h: 349: unsigned :1;
[; ;pic18f452.h: 350: unsigned CK :1;
[; ;pic18f452.h: 351: unsigned DT :1;
[; ;pic18f452.h: 352: };
[; ;pic18f452.h: 353: struct {
[; ;pic18f452.h: 354: unsigned :2;
[; ;pic18f452.h: 355: unsigned PA1 :1;
[; ;pic18f452.h: 356: };
[; ;pic18f452.h: 357: struct {
[; ;pic18f452.h: 358: unsigned :1;
[; ;pic18f452.h: 359: unsigned PA2 :1;
[; ;pic18f452.h: 360: };
[; ;pic18f452.h: 361: } PORTCbits_t;
[; ;pic18f452.h: 362: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f452.h: 486: extern volatile unsigned char PORTD @ 0xF83;
"488
[; ;pic18f452.h: 488: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 491: typedef union {
[; ;pic18f452.h: 492: struct {
[; ;pic18f452.h: 493: unsigned RD0 :1;
[; ;pic18f452.h: 494: unsigned RD1 :1;
[; ;pic18f452.h: 495: unsigned RD2 :1;
[; ;pic18f452.h: 496: unsigned RD3 :1;
[; ;pic18f452.h: 497: unsigned RD4 :1;
[; ;pic18f452.h: 498: unsigned RD5 :1;
[; ;pic18f452.h: 499: unsigned RD6 :1;
[; ;pic18f452.h: 500: unsigned RD7 :1;
[; ;pic18f452.h: 501: };
[; ;pic18f452.h: 502: struct {
[; ;pic18f452.h: 503: unsigned PSP0 :1;
[; ;pic18f452.h: 504: unsigned PSP1 :1;
[; ;pic18f452.h: 505: unsigned PSP2 :1;
[; ;pic18f452.h: 506: unsigned PSP3 :1;
[; ;pic18f452.h: 507: unsigned PSP4 :1;
[; ;pic18f452.h: 508: unsigned PSP5 :1;
[; ;pic18f452.h: 509: unsigned PSP6 :1;
[; ;pic18f452.h: 510: unsigned PSP7 :1;
[; ;pic18f452.h: 511: };
[; ;pic18f452.h: 512: struct {
[; ;pic18f452.h: 513: unsigned :7;
[; ;pic18f452.h: 514: unsigned SS2 :1;
[; ;pic18f452.h: 515: };
[; ;pic18f452.h: 516: } PORTDbits_t;
[; ;pic18f452.h: 517: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f452.h: 606: extern volatile unsigned char PORTE @ 0xF84;
"608
[; ;pic18f452.h: 608: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 611: typedef union {
[; ;pic18f452.h: 612: struct {
[; ;pic18f452.h: 613: unsigned RE0 :1;
[; ;pic18f452.h: 614: unsigned RE1 :1;
[; ;pic18f452.h: 615: unsigned RE2 :1;
[; ;pic18f452.h: 616: };
[; ;pic18f452.h: 617: struct {
[; ;pic18f452.h: 618: unsigned AN5 :1;
[; ;pic18f452.h: 619: unsigned AN6 :1;
[; ;pic18f452.h: 620: unsigned AN7 :1;
[; ;pic18f452.h: 621: };
[; ;pic18f452.h: 622: struct {
[; ;pic18f452.h: 623: unsigned RD :1;
[; ;pic18f452.h: 624: unsigned WR :1;
[; ;pic18f452.h: 625: unsigned CS :1;
[; ;pic18f452.h: 626: };
[; ;pic18f452.h: 627: struct {
[; ;pic18f452.h: 628: unsigned :2;
[; ;pic18f452.h: 629: unsigned CCP10 :1;
[; ;pic18f452.h: 630: };
[; ;pic18f452.h: 631: struct {
[; ;pic18f452.h: 632: unsigned :2;
[; ;pic18f452.h: 633: unsigned PB2 :1;
[; ;pic18f452.h: 634: };
[; ;pic18f452.h: 635: struct {
[; ;pic18f452.h: 636: unsigned :1;
[; ;pic18f452.h: 637: unsigned PC2 :1;
[; ;pic18f452.h: 638: };
[; ;pic18f452.h: 639: struct {
[; ;pic18f452.h: 640: unsigned PD2 :1;
[; ;pic18f452.h: 641: };
[; ;pic18f452.h: 642: struct {
[; ;pic18f452.h: 643: unsigned RDE :1;
[; ;pic18f452.h: 644: };
[; ;pic18f452.h: 645: struct {
[; ;pic18f452.h: 646: unsigned :1;
[; ;pic18f452.h: 647: unsigned WRE :1;
[; ;pic18f452.h: 648: };
[; ;pic18f452.h: 649: } PORTEbits_t;
[; ;pic18f452.h: 650: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f452.h: 729: extern volatile unsigned char LATA @ 0xF89;
"731
[; ;pic18f452.h: 731: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 734: typedef union {
[; ;pic18f452.h: 735: struct {
[; ;pic18f452.h: 736: unsigned LATA0 :1;
[; ;pic18f452.h: 737: unsigned LATA1 :1;
[; ;pic18f452.h: 738: unsigned LATA2 :1;
[; ;pic18f452.h: 739: unsigned LATA3 :1;
[; ;pic18f452.h: 740: unsigned LATA4 :1;
[; ;pic18f452.h: 741: unsigned LATA5 :1;
[; ;pic18f452.h: 742: unsigned LATA6 :1;
[; ;pic18f452.h: 743: };
[; ;pic18f452.h: 744: struct {
[; ;pic18f452.h: 745: unsigned LA0 :1;
[; ;pic18f452.h: 746: };
[; ;pic18f452.h: 747: struct {
[; ;pic18f452.h: 748: unsigned :1;
[; ;pic18f452.h: 749: unsigned LA1 :1;
[; ;pic18f452.h: 750: };
[; ;pic18f452.h: 751: struct {
[; ;pic18f452.h: 752: unsigned :2;
[; ;pic18f452.h: 753: unsigned LA2 :1;
[; ;pic18f452.h: 754: };
[; ;pic18f452.h: 755: struct {
[; ;pic18f452.h: 756: unsigned :3;
[; ;pic18f452.h: 757: unsigned LA3 :1;
[; ;pic18f452.h: 758: };
[; ;pic18f452.h: 759: struct {
[; ;pic18f452.h: 760: unsigned :4;
[; ;pic18f452.h: 761: unsigned LA4 :1;
[; ;pic18f452.h: 762: };
[; ;pic18f452.h: 763: struct {
[; ;pic18f452.h: 764: unsigned :5;
[; ;pic18f452.h: 765: unsigned LA5 :1;
[; ;pic18f452.h: 766: };
[; ;pic18f452.h: 767: struct {
[; ;pic18f452.h: 768: unsigned :6;
[; ;pic18f452.h: 769: unsigned LA6 :1;
[; ;pic18f452.h: 770: };
[; ;pic18f452.h: 771: } LATAbits_t;
[; ;pic18f452.h: 772: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f452.h: 846: extern volatile unsigned char LATB @ 0xF8A;
"848
[; ;pic18f452.h: 848: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 851: typedef union {
[; ;pic18f452.h: 852: struct {
[; ;pic18f452.h: 853: unsigned LATB0 :1;
[; ;pic18f452.h: 854: unsigned LATB1 :1;
[; ;pic18f452.h: 855: unsigned LATB2 :1;
[; ;pic18f452.h: 856: unsigned LATB3 :1;
[; ;pic18f452.h: 857: unsigned LATB4 :1;
[; ;pic18f452.h: 858: unsigned LATB5 :1;
[; ;pic18f452.h: 859: unsigned LATB6 :1;
[; ;pic18f452.h: 860: unsigned LATB7 :1;
[; ;pic18f452.h: 861: };
[; ;pic18f452.h: 862: struct {
[; ;pic18f452.h: 863: unsigned LB0 :1;
[; ;pic18f452.h: 864: };
[; ;pic18f452.h: 865: struct {
[; ;pic18f452.h: 866: unsigned :1;
[; ;pic18f452.h: 867: unsigned LB1 :1;
[; ;pic18f452.h: 868: };
[; ;pic18f452.h: 869: struct {
[; ;pic18f452.h: 870: unsigned :2;
[; ;pic18f452.h: 871: unsigned LB2 :1;
[; ;pic18f452.h: 872: };
[; ;pic18f452.h: 873: struct {
[; ;pic18f452.h: 874: unsigned :3;
[; ;pic18f452.h: 875: unsigned LB3 :1;
[; ;pic18f452.h: 876: };
[; ;pic18f452.h: 877: struct {
[; ;pic18f452.h: 878: unsigned :4;
[; ;pic18f452.h: 879: unsigned LB4 :1;
[; ;pic18f452.h: 880: };
[; ;pic18f452.h: 881: struct {
[; ;pic18f452.h: 882: unsigned :5;
[; ;pic18f452.h: 883: unsigned LB5 :1;
[; ;pic18f452.h: 884: };
[; ;pic18f452.h: 885: struct {
[; ;pic18f452.h: 886: unsigned :6;
[; ;pic18f452.h: 887: unsigned LB6 :1;
[; ;pic18f452.h: 888: };
[; ;pic18f452.h: 889: struct {
[; ;pic18f452.h: 890: unsigned :7;
[; ;pic18f452.h: 891: unsigned LB7 :1;
[; ;pic18f452.h: 892: };
[; ;pic18f452.h: 893: } LATBbits_t;
[; ;pic18f452.h: 894: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f452.h: 978: extern volatile unsigned char LATC @ 0xF8B;
"980
[; ;pic18f452.h: 980: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 983: typedef union {
[; ;pic18f452.h: 984: struct {
[; ;pic18f452.h: 985: unsigned LATC0 :1;
[; ;pic18f452.h: 986: unsigned LATC1 :1;
[; ;pic18f452.h: 987: unsigned LATC2 :1;
[; ;pic18f452.h: 988: unsigned LATC3 :1;
[; ;pic18f452.h: 989: unsigned LATC4 :1;
[; ;pic18f452.h: 990: unsigned LATC5 :1;
[; ;pic18f452.h: 991: unsigned LATC6 :1;
[; ;pic18f452.h: 992: unsigned LATC7 :1;
[; ;pic18f452.h: 993: };
[; ;pic18f452.h: 994: struct {
[; ;pic18f452.h: 995: unsigned LC0 :1;
[; ;pic18f452.h: 996: };
[; ;pic18f452.h: 997: struct {
[; ;pic18f452.h: 998: unsigned :1;
[; ;pic18f452.h: 999: unsigned LC1 :1;
[; ;pic18f452.h: 1000: };
[; ;pic18f452.h: 1001: struct {
[; ;pic18f452.h: 1002: unsigned :2;
[; ;pic18f452.h: 1003: unsigned LC2 :1;
[; ;pic18f452.h: 1004: };
[; ;pic18f452.h: 1005: struct {
[; ;pic18f452.h: 1006: unsigned :3;
[; ;pic18f452.h: 1007: unsigned LC3 :1;
[; ;pic18f452.h: 1008: };
[; ;pic18f452.h: 1009: struct {
[; ;pic18f452.h: 1010: unsigned :4;
[; ;pic18f452.h: 1011: unsigned LC4 :1;
[; ;pic18f452.h: 1012: };
[; ;pic18f452.h: 1013: struct {
[; ;pic18f452.h: 1014: unsigned :5;
[; ;pic18f452.h: 1015: unsigned LC5 :1;
[; ;pic18f452.h: 1016: };
[; ;pic18f452.h: 1017: struct {
[; ;pic18f452.h: 1018: unsigned :6;
[; ;pic18f452.h: 1019: unsigned LC6 :1;
[; ;pic18f452.h: 1020: };
[; ;pic18f452.h: 1021: struct {
[; ;pic18f452.h: 1022: unsigned :7;
[; ;pic18f452.h: 1023: unsigned LC7 :1;
[; ;pic18f452.h: 1024: };
[; ;pic18f452.h: 1025: } LATCbits_t;
[; ;pic18f452.h: 1026: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f452.h: 1110: extern volatile unsigned char LATD @ 0xF8C;
"1112
[; ;pic18f452.h: 1112: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1115: typedef union {
[; ;pic18f452.h: 1116: struct {
[; ;pic18f452.h: 1117: unsigned LATD0 :1;
[; ;pic18f452.h: 1118: unsigned LATD1 :1;
[; ;pic18f452.h: 1119: unsigned LATD2 :1;
[; ;pic18f452.h: 1120: unsigned LATD3 :1;
[; ;pic18f452.h: 1121: unsigned LATD4 :1;
[; ;pic18f452.h: 1122: unsigned LATD5 :1;
[; ;pic18f452.h: 1123: unsigned LATD6 :1;
[; ;pic18f452.h: 1124: unsigned LATD7 :1;
[; ;pic18f452.h: 1125: };
[; ;pic18f452.h: 1126: struct {
[; ;pic18f452.h: 1127: unsigned LD0 :1;
[; ;pic18f452.h: 1128: };
[; ;pic18f452.h: 1129: struct {
[; ;pic18f452.h: 1130: unsigned :1;
[; ;pic18f452.h: 1131: unsigned LD1 :1;
[; ;pic18f452.h: 1132: };
[; ;pic18f452.h: 1133: struct {
[; ;pic18f452.h: 1134: unsigned :2;
[; ;pic18f452.h: 1135: unsigned LD2 :1;
[; ;pic18f452.h: 1136: };
[; ;pic18f452.h: 1137: struct {
[; ;pic18f452.h: 1138: unsigned :3;
[; ;pic18f452.h: 1139: unsigned LD3 :1;
[; ;pic18f452.h: 1140: };
[; ;pic18f452.h: 1141: struct {
[; ;pic18f452.h: 1142: unsigned :4;
[; ;pic18f452.h: 1143: unsigned LD4 :1;
[; ;pic18f452.h: 1144: };
[; ;pic18f452.h: 1145: struct {
[; ;pic18f452.h: 1146: unsigned :5;
[; ;pic18f452.h: 1147: unsigned LD5 :1;
[; ;pic18f452.h: 1148: };
[; ;pic18f452.h: 1149: struct {
[; ;pic18f452.h: 1150: unsigned :6;
[; ;pic18f452.h: 1151: unsigned LD6 :1;
[; ;pic18f452.h: 1152: };
[; ;pic18f452.h: 1153: struct {
[; ;pic18f452.h: 1154: unsigned :7;
[; ;pic18f452.h: 1155: unsigned LD7 :1;
[; ;pic18f452.h: 1156: };
[; ;pic18f452.h: 1157: } LATDbits_t;
[; ;pic18f452.h: 1158: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f452.h: 1242: extern volatile unsigned char LATE @ 0xF8D;
"1244
[; ;pic18f452.h: 1244: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1247: typedef union {
[; ;pic18f452.h: 1248: struct {
[; ;pic18f452.h: 1249: unsigned LATE0 :1;
[; ;pic18f452.h: 1250: unsigned LATE1 :1;
[; ;pic18f452.h: 1251: unsigned LATE2 :1;
[; ;pic18f452.h: 1252: };
[; ;pic18f452.h: 1253: struct {
[; ;pic18f452.h: 1254: unsigned LE0 :1;
[; ;pic18f452.h: 1255: };
[; ;pic18f452.h: 1256: struct {
[; ;pic18f452.h: 1257: unsigned :1;
[; ;pic18f452.h: 1258: unsigned LE1 :1;
[; ;pic18f452.h: 1259: };
[; ;pic18f452.h: 1260: struct {
[; ;pic18f452.h: 1261: unsigned :2;
[; ;pic18f452.h: 1262: unsigned LE2 :1;
[; ;pic18f452.h: 1263: };
[; ;pic18f452.h: 1264: } LATEbits_t;
[; ;pic18f452.h: 1265: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f452.h: 1299: extern volatile unsigned char TRISA @ 0xF92;
"1301
[; ;pic18f452.h: 1301: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1304: extern volatile unsigned char DDRA @ 0xF92;
"1306
[; ;pic18f452.h: 1306: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1309: typedef union {
[; ;pic18f452.h: 1310: struct {
[; ;pic18f452.h: 1311: unsigned TRISA0 :1;
[; ;pic18f452.h: 1312: unsigned TRISA1 :1;
[; ;pic18f452.h: 1313: unsigned TRISA2 :1;
[; ;pic18f452.h: 1314: unsigned TRISA3 :1;
[; ;pic18f452.h: 1315: unsigned TRISA4 :1;
[; ;pic18f452.h: 1316: unsigned TRISA5 :1;
[; ;pic18f452.h: 1317: unsigned TRISA6 :1;
[; ;pic18f452.h: 1318: };
[; ;pic18f452.h: 1319: struct {
[; ;pic18f452.h: 1320: unsigned RA0 :1;
[; ;pic18f452.h: 1321: unsigned RA1 :1;
[; ;pic18f452.h: 1322: unsigned RA2 :1;
[; ;pic18f452.h: 1323: unsigned RA3 :1;
[; ;pic18f452.h: 1324: unsigned RA4 :1;
[; ;pic18f452.h: 1325: unsigned RA5 :1;
[; ;pic18f452.h: 1326: unsigned RA6 :1;
[; ;pic18f452.h: 1327: };
[; ;pic18f452.h: 1328: } TRISAbits_t;
[; ;pic18f452.h: 1329: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f452.h: 1402: typedef union {
[; ;pic18f452.h: 1403: struct {
[; ;pic18f452.h: 1404: unsigned TRISA0 :1;
[; ;pic18f452.h: 1405: unsigned TRISA1 :1;
[; ;pic18f452.h: 1406: unsigned TRISA2 :1;
[; ;pic18f452.h: 1407: unsigned TRISA3 :1;
[; ;pic18f452.h: 1408: unsigned TRISA4 :1;
[; ;pic18f452.h: 1409: unsigned TRISA5 :1;
[; ;pic18f452.h: 1410: unsigned TRISA6 :1;
[; ;pic18f452.h: 1411: };
[; ;pic18f452.h: 1412: struct {
[; ;pic18f452.h: 1413: unsigned RA0 :1;
[; ;pic18f452.h: 1414: unsigned RA1 :1;
[; ;pic18f452.h: 1415: unsigned RA2 :1;
[; ;pic18f452.h: 1416: unsigned RA3 :1;
[; ;pic18f452.h: 1417: unsigned RA4 :1;
[; ;pic18f452.h: 1418: unsigned RA5 :1;
[; ;pic18f452.h: 1419: unsigned RA6 :1;
[; ;pic18f452.h: 1420: };
[; ;pic18f452.h: 1421: } DDRAbits_t;
[; ;pic18f452.h: 1422: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f452.h: 1496: extern volatile unsigned char TRISB @ 0xF93;
"1498
[; ;pic18f452.h: 1498: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1501: extern volatile unsigned char DDRB @ 0xF93;
"1503
[; ;pic18f452.h: 1503: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1506: typedef union {
[; ;pic18f452.h: 1507: struct {
[; ;pic18f452.h: 1508: unsigned TRISB0 :1;
[; ;pic18f452.h: 1509: unsigned TRISB1 :1;
[; ;pic18f452.h: 1510: unsigned TRISB2 :1;
[; ;pic18f452.h: 1511: unsigned TRISB3 :1;
[; ;pic18f452.h: 1512: unsigned TRISB4 :1;
[; ;pic18f452.h: 1513: unsigned TRISB5 :1;
[; ;pic18f452.h: 1514: unsigned TRISB6 :1;
[; ;pic18f452.h: 1515: unsigned TRISB7 :1;
[; ;pic18f452.h: 1516: };
[; ;pic18f452.h: 1517: struct {
[; ;pic18f452.h: 1518: unsigned RB0 :1;
[; ;pic18f452.h: 1519: unsigned RB1 :1;
[; ;pic18f452.h: 1520: unsigned RB2 :1;
[; ;pic18f452.h: 1521: unsigned RB3 :1;
[; ;pic18f452.h: 1522: unsigned RB4 :1;
[; ;pic18f452.h: 1523: unsigned RB5 :1;
[; ;pic18f452.h: 1524: unsigned RB6 :1;
[; ;pic18f452.h: 1525: unsigned RB7 :1;
[; ;pic18f452.h: 1526: };
[; ;pic18f452.h: 1527: struct {
[; ;pic18f452.h: 1528: unsigned :3;
[; ;pic18f452.h: 1529: unsigned CCP2 :1;
[; ;pic18f452.h: 1530: };
[; ;pic18f452.h: 1531: } TRISBbits_t;
[; ;pic18f452.h: 1532: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f452.h: 1620: typedef union {
[; ;pic18f452.h: 1621: struct {
[; ;pic18f452.h: 1622: unsigned TRISB0 :1;
[; ;pic18f452.h: 1623: unsigned TRISB1 :1;
[; ;pic18f452.h: 1624: unsigned TRISB2 :1;
[; ;pic18f452.h: 1625: unsigned TRISB3 :1;
[; ;pic18f452.h: 1626: unsigned TRISB4 :1;
[; ;pic18f452.h: 1627: unsigned TRISB5 :1;
[; ;pic18f452.h: 1628: unsigned TRISB6 :1;
[; ;pic18f452.h: 1629: unsigned TRISB7 :1;
[; ;pic18f452.h: 1630: };
[; ;pic18f452.h: 1631: struct {
[; ;pic18f452.h: 1632: unsigned RB0 :1;
[; ;pic18f452.h: 1633: unsigned RB1 :1;
[; ;pic18f452.h: 1634: unsigned RB2 :1;
[; ;pic18f452.h: 1635: unsigned RB3 :1;
[; ;pic18f452.h: 1636: unsigned RB4 :1;
[; ;pic18f452.h: 1637: unsigned RB5 :1;
[; ;pic18f452.h: 1638: unsigned RB6 :1;
[; ;pic18f452.h: 1639: unsigned RB7 :1;
[; ;pic18f452.h: 1640: };
[; ;pic18f452.h: 1641: struct {
[; ;pic18f452.h: 1642: unsigned :3;
[; ;pic18f452.h: 1643: unsigned CCP2 :1;
[; ;pic18f452.h: 1644: };
[; ;pic18f452.h: 1645: } DDRBbits_t;
[; ;pic18f452.h: 1646: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f452.h: 1735: extern volatile unsigned char TRISC @ 0xF94;
"1737
[; ;pic18f452.h: 1737: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1740: extern volatile unsigned char DDRC @ 0xF94;
"1742
[; ;pic18f452.h: 1742: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1745: typedef union {
[; ;pic18f452.h: 1746: struct {
[; ;pic18f452.h: 1747: unsigned TRISC0 :1;
[; ;pic18f452.h: 1748: unsigned TRISC1 :1;
[; ;pic18f452.h: 1749: unsigned TRISC2 :1;
[; ;pic18f452.h: 1750: unsigned TRISC3 :1;
[; ;pic18f452.h: 1751: unsigned TRISC4 :1;
[; ;pic18f452.h: 1752: unsigned TRISC5 :1;
[; ;pic18f452.h: 1753: unsigned TRISC6 :1;
[; ;pic18f452.h: 1754: unsigned TRISC7 :1;
[; ;pic18f452.h: 1755: };
[; ;pic18f452.h: 1756: struct {
[; ;pic18f452.h: 1757: unsigned RC0 :1;
[; ;pic18f452.h: 1758: unsigned RC1 :1;
[; ;pic18f452.h: 1759: unsigned RC2 :1;
[; ;pic18f452.h: 1760: unsigned RC3 :1;
[; ;pic18f452.h: 1761: unsigned RC4 :1;
[; ;pic18f452.h: 1762: unsigned RC5 :1;
[; ;pic18f452.h: 1763: unsigned RC6 :1;
[; ;pic18f452.h: 1764: unsigned RC7 :1;
[; ;pic18f452.h: 1765: };
[; ;pic18f452.h: 1766: struct {
[; ;pic18f452.h: 1767: unsigned :1;
[; ;pic18f452.h: 1768: unsigned CCP2 :1;
[; ;pic18f452.h: 1769: };
[; ;pic18f452.h: 1770: } TRISCbits_t;
[; ;pic18f452.h: 1771: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f452.h: 1859: typedef union {
[; ;pic18f452.h: 1860: struct {
[; ;pic18f452.h: 1861: unsigned TRISC0 :1;
[; ;pic18f452.h: 1862: unsigned TRISC1 :1;
[; ;pic18f452.h: 1863: unsigned TRISC2 :1;
[; ;pic18f452.h: 1864: unsigned TRISC3 :1;
[; ;pic18f452.h: 1865: unsigned TRISC4 :1;
[; ;pic18f452.h: 1866: unsigned TRISC5 :1;
[; ;pic18f452.h: 1867: unsigned TRISC6 :1;
[; ;pic18f452.h: 1868: unsigned TRISC7 :1;
[; ;pic18f452.h: 1869: };
[; ;pic18f452.h: 1870: struct {
[; ;pic18f452.h: 1871: unsigned RC0 :1;
[; ;pic18f452.h: 1872: unsigned RC1 :1;
[; ;pic18f452.h: 1873: unsigned RC2 :1;
[; ;pic18f452.h: 1874: unsigned RC3 :1;
[; ;pic18f452.h: 1875: unsigned RC4 :1;
[; ;pic18f452.h: 1876: unsigned RC5 :1;
[; ;pic18f452.h: 1877: unsigned RC6 :1;
[; ;pic18f452.h: 1878: unsigned RC7 :1;
[; ;pic18f452.h: 1879: };
[; ;pic18f452.h: 1880: struct {
[; ;pic18f452.h: 1881: unsigned :1;
[; ;pic18f452.h: 1882: unsigned CCP2 :1;
[; ;pic18f452.h: 1883: };
[; ;pic18f452.h: 1884: } DDRCbits_t;
[; ;pic18f452.h: 1885: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f452.h: 1974: extern volatile unsigned char TRISD @ 0xF95;
"1976
[; ;pic18f452.h: 1976: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 1979: extern volatile unsigned char DDRD @ 0xF95;
"1981
[; ;pic18f452.h: 1981: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 1984: typedef union {
[; ;pic18f452.h: 1985: struct {
[; ;pic18f452.h: 1986: unsigned TRISD0 :1;
[; ;pic18f452.h: 1987: unsigned TRISD1 :1;
[; ;pic18f452.h: 1988: unsigned TRISD2 :1;
[; ;pic18f452.h: 1989: unsigned TRISD3 :1;
[; ;pic18f452.h: 1990: unsigned TRISD4 :1;
[; ;pic18f452.h: 1991: unsigned TRISD5 :1;
[; ;pic18f452.h: 1992: unsigned TRISD6 :1;
[; ;pic18f452.h: 1993: unsigned TRISD7 :1;
[; ;pic18f452.h: 1994: };
[; ;pic18f452.h: 1995: struct {
[; ;pic18f452.h: 1996: unsigned RD0 :1;
[; ;pic18f452.h: 1997: unsigned RD1 :1;
[; ;pic18f452.h: 1998: unsigned RD2 :1;
[; ;pic18f452.h: 1999: unsigned RD3 :1;
[; ;pic18f452.h: 2000: unsigned RD4 :1;
[; ;pic18f452.h: 2001: unsigned RD5 :1;
[; ;pic18f452.h: 2002: unsigned RD6 :1;
[; ;pic18f452.h: 2003: unsigned RD7 :1;
[; ;pic18f452.h: 2004: };
[; ;pic18f452.h: 2005: } TRISDbits_t;
[; ;pic18f452.h: 2006: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f452.h: 2089: typedef union {
[; ;pic18f452.h: 2090: struct {
[; ;pic18f452.h: 2091: unsigned TRISD0 :1;
[; ;pic18f452.h: 2092: unsigned TRISD1 :1;
[; ;pic18f452.h: 2093: unsigned TRISD2 :1;
[; ;pic18f452.h: 2094: unsigned TRISD3 :1;
[; ;pic18f452.h: 2095: unsigned TRISD4 :1;
[; ;pic18f452.h: 2096: unsigned TRISD5 :1;
[; ;pic18f452.h: 2097: unsigned TRISD6 :1;
[; ;pic18f452.h: 2098: unsigned TRISD7 :1;
[; ;pic18f452.h: 2099: };
[; ;pic18f452.h: 2100: struct {
[; ;pic18f452.h: 2101: unsigned RD0 :1;
[; ;pic18f452.h: 2102: unsigned RD1 :1;
[; ;pic18f452.h: 2103: unsigned RD2 :1;
[; ;pic18f452.h: 2104: unsigned RD3 :1;
[; ;pic18f452.h: 2105: unsigned RD4 :1;
[; ;pic18f452.h: 2106: unsigned RD5 :1;
[; ;pic18f452.h: 2107: unsigned RD6 :1;
[; ;pic18f452.h: 2108: unsigned RD7 :1;
[; ;pic18f452.h: 2109: };
[; ;pic18f452.h: 2110: } DDRDbits_t;
[; ;pic18f452.h: 2111: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f452.h: 2195: extern volatile unsigned char TRISE @ 0xF96;
"2197
[; ;pic18f452.h: 2197: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2200: extern volatile unsigned char DDRE @ 0xF96;
"2202
[; ;pic18f452.h: 2202: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2205: typedef union {
[; ;pic18f452.h: 2206: struct {
[; ;pic18f452.h: 2207: unsigned TRISE0 :1;
[; ;pic18f452.h: 2208: unsigned TRISE1 :1;
[; ;pic18f452.h: 2209: unsigned TRISE2 :1;
[; ;pic18f452.h: 2210: unsigned :1;
[; ;pic18f452.h: 2211: unsigned PSPMODE :1;
[; ;pic18f452.h: 2212: unsigned IBOV :1;
[; ;pic18f452.h: 2213: unsigned OBF :1;
[; ;pic18f452.h: 2214: unsigned IBF :1;
[; ;pic18f452.h: 2215: };
[; ;pic18f452.h: 2216: struct {
[; ;pic18f452.h: 2217: unsigned RE0 :1;
[; ;pic18f452.h: 2218: unsigned RE1 :1;
[; ;pic18f452.h: 2219: unsigned RE2 :1;
[; ;pic18f452.h: 2220: };
[; ;pic18f452.h: 2221: } TRISEbits_t;
[; ;pic18f452.h: 2222: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f452.h: 2275: typedef union {
[; ;pic18f452.h: 2276: struct {
[; ;pic18f452.h: 2277: unsigned TRISE0 :1;
[; ;pic18f452.h: 2278: unsigned TRISE1 :1;
[; ;pic18f452.h: 2279: unsigned TRISE2 :1;
[; ;pic18f452.h: 2280: unsigned :1;
[; ;pic18f452.h: 2281: unsigned PSPMODE :1;
[; ;pic18f452.h: 2282: unsigned IBOV :1;
[; ;pic18f452.h: 2283: unsigned OBF :1;
[; ;pic18f452.h: 2284: unsigned IBF :1;
[; ;pic18f452.h: 2285: };
[; ;pic18f452.h: 2286: struct {
[; ;pic18f452.h: 2287: unsigned RE0 :1;
[; ;pic18f452.h: 2288: unsigned RE1 :1;
[; ;pic18f452.h: 2289: unsigned RE2 :1;
[; ;pic18f452.h: 2290: };
[; ;pic18f452.h: 2291: } DDREbits_t;
[; ;pic18f452.h: 2292: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f452.h: 2346: extern volatile unsigned char PIE1 @ 0xF9D;
"2348
[; ;pic18f452.h: 2348: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2351: typedef union {
[; ;pic18f452.h: 2352: struct {
[; ;pic18f452.h: 2353: unsigned TMR1IE :1;
[; ;pic18f452.h: 2354: unsigned TMR2IE :1;
[; ;pic18f452.h: 2355: unsigned CCP1IE :1;
[; ;pic18f452.h: 2356: unsigned SSPIE :1;
[; ;pic18f452.h: 2357: unsigned TXIE :1;
[; ;pic18f452.h: 2358: unsigned RCIE :1;
[; ;pic18f452.h: 2359: unsigned ADIE :1;
[; ;pic18f452.h: 2360: unsigned PSPIE :1;
[; ;pic18f452.h: 2361: };
[; ;pic18f452.h: 2362: struct {
[; ;pic18f452.h: 2363: unsigned :5;
[; ;pic18f452.h: 2364: unsigned RC1IE :1;
[; ;pic18f452.h: 2365: };
[; ;pic18f452.h: 2366: struct {
[; ;pic18f452.h: 2367: unsigned :4;
[; ;pic18f452.h: 2368: unsigned TX1IE :1;
[; ;pic18f452.h: 2369: };
[; ;pic18f452.h: 2370: } PIE1bits_t;
[; ;pic18f452.h: 2371: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f452.h: 2425: extern volatile unsigned char PIR1 @ 0xF9E;
"2427
[; ;pic18f452.h: 2427: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2430: typedef union {
[; ;pic18f452.h: 2431: struct {
[; ;pic18f452.h: 2432: unsigned TMR1IF :1;
[; ;pic18f452.h: 2433: unsigned TMR2IF :1;
[; ;pic18f452.h: 2434: unsigned CCP1IF :1;
[; ;pic18f452.h: 2435: unsigned SSPIF :1;
[; ;pic18f452.h: 2436: unsigned TXIF :1;
[; ;pic18f452.h: 2437: unsigned RCIF :1;
[; ;pic18f452.h: 2438: unsigned ADIF :1;
[; ;pic18f452.h: 2439: unsigned PSPIF :1;
[; ;pic18f452.h: 2440: };
[; ;pic18f452.h: 2441: struct {
[; ;pic18f452.h: 2442: unsigned :5;
[; ;pic18f452.h: 2443: unsigned RC1IF :1;
[; ;pic18f452.h: 2444: };
[; ;pic18f452.h: 2445: struct {
[; ;pic18f452.h: 2446: unsigned :4;
[; ;pic18f452.h: 2447: unsigned TX1IF :1;
[; ;pic18f452.h: 2448: };
[; ;pic18f452.h: 2449: } PIR1bits_t;
[; ;pic18f452.h: 2450: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f452.h: 2504: extern volatile unsigned char IPR1 @ 0xF9F;
"2506
[; ;pic18f452.h: 2506: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2509: typedef union {
[; ;pic18f452.h: 2510: struct {
[; ;pic18f452.h: 2511: unsigned TMR1IP :1;
[; ;pic18f452.h: 2512: unsigned TMR2IP :1;
[; ;pic18f452.h: 2513: unsigned CCP1IP :1;
[; ;pic18f452.h: 2514: unsigned SSPIP :1;
[; ;pic18f452.h: 2515: unsigned TXIP :1;
[; ;pic18f452.h: 2516: unsigned RCIP :1;
[; ;pic18f452.h: 2517: unsigned ADIP :1;
[; ;pic18f452.h: 2518: unsigned PSPIP :1;
[; ;pic18f452.h: 2519: };
[; ;pic18f452.h: 2520: struct {
[; ;pic18f452.h: 2521: unsigned :5;
[; ;pic18f452.h: 2522: unsigned RC1IP :1;
[; ;pic18f452.h: 2523: };
[; ;pic18f452.h: 2524: struct {
[; ;pic18f452.h: 2525: unsigned :4;
[; ;pic18f452.h: 2526: unsigned TX1IP :1;
[; ;pic18f452.h: 2527: };
[; ;pic18f452.h: 2528: } IPR1bits_t;
[; ;pic18f452.h: 2529: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f452.h: 2583: extern volatile unsigned char PIE2 @ 0xFA0;
"2585
[; ;pic18f452.h: 2585: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2588: typedef union {
[; ;pic18f452.h: 2589: struct {
[; ;pic18f452.h: 2590: unsigned CCP2IE :1;
[; ;pic18f452.h: 2591: unsigned TMR3IE :1;
[; ;pic18f452.h: 2592: unsigned LVDIE :1;
[; ;pic18f452.h: 2593: unsigned BCLIE :1;
[; ;pic18f452.h: 2594: unsigned EEIE :1;
[; ;pic18f452.h: 2595: };
[; ;pic18f452.h: 2596: } PIE2bits_t;
[; ;pic18f452.h: 2597: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f452.h: 2626: extern volatile unsigned char PIR2 @ 0xFA1;
"2628
[; ;pic18f452.h: 2628: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2631: typedef union {
[; ;pic18f452.h: 2632: struct {
[; ;pic18f452.h: 2633: unsigned CCP2IF :1;
[; ;pic18f452.h: 2634: unsigned TMR3IF :1;
[; ;pic18f452.h: 2635: unsigned LVDIF :1;
[; ;pic18f452.h: 2636: unsigned BCLIF :1;
[; ;pic18f452.h: 2637: unsigned EEIF :1;
[; ;pic18f452.h: 2638: };
[; ;pic18f452.h: 2639: } PIR2bits_t;
[; ;pic18f452.h: 2640: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f452.h: 2669: extern volatile unsigned char IPR2 @ 0xFA2;
"2671
[; ;pic18f452.h: 2671: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2674: typedef union {
[; ;pic18f452.h: 2675: struct {
[; ;pic18f452.h: 2676: unsigned CCP2IP :1;
[; ;pic18f452.h: 2677: unsigned TMR3IP :1;
[; ;pic18f452.h: 2678: unsigned LVDIP :1;
[; ;pic18f452.h: 2679: unsigned BCLIP :1;
[; ;pic18f452.h: 2680: unsigned EEIP :1;
[; ;pic18f452.h: 2681: };
[; ;pic18f452.h: 2682: } IPR2bits_t;
[; ;pic18f452.h: 2683: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f452.h: 2712: extern volatile unsigned char EECON1 @ 0xFA6;
"2714
[; ;pic18f452.h: 2714: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2717: typedef union {
[; ;pic18f452.h: 2718: struct {
[; ;pic18f452.h: 2719: unsigned RD :1;
[; ;pic18f452.h: 2720: unsigned WR :1;
[; ;pic18f452.h: 2721: unsigned WREN :1;
[; ;pic18f452.h: 2722: unsigned WRERR :1;
[; ;pic18f452.h: 2723: unsigned FREE :1;
[; ;pic18f452.h: 2724: unsigned :1;
[; ;pic18f452.h: 2725: unsigned CFGS :1;
[; ;pic18f452.h: 2726: unsigned EEPGD :1;
[; ;pic18f452.h: 2727: };
[; ;pic18f452.h: 2728: struct {
[; ;pic18f452.h: 2729: unsigned :6;
[; ;pic18f452.h: 2730: unsigned EEFS :1;
[; ;pic18f452.h: 2731: };
[; ;pic18f452.h: 2732: } EECON1bits_t;
[; ;pic18f452.h: 2733: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f452.h: 2777: extern volatile unsigned char EECON2 @ 0xFA7;
"2779
[; ;pic18f452.h: 2779: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2783: extern volatile unsigned char EEDATA @ 0xFA8;
"2785
[; ;pic18f452.h: 2785: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 2789: extern volatile unsigned char EEADR @ 0xFA9;
"2791
[; ;pic18f452.h: 2791: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 2795: extern volatile unsigned char RCSTA @ 0xFAB;
"2797
[; ;pic18f452.h: 2797: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 2800: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2802
[; ;pic18f452.h: 2802: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 2805: typedef union {
[; ;pic18f452.h: 2806: struct {
[; ;pic18f452.h: 2807: unsigned RX9D :1;
[; ;pic18f452.h: 2808: unsigned OERR :1;
[; ;pic18f452.h: 2809: unsigned FERR :1;
[; ;pic18f452.h: 2810: unsigned ADDEN :1;
[; ;pic18f452.h: 2811: unsigned CREN :1;
[; ;pic18f452.h: 2812: unsigned SREN :1;
[; ;pic18f452.h: 2813: unsigned RX9 :1;
[; ;pic18f452.h: 2814: unsigned SPEN :1;
[; ;pic18f452.h: 2815: };
[; ;pic18f452.h: 2816: struct {
[; ;pic18f452.h: 2817: unsigned RCD8 :1;
[; ;pic18f452.h: 2818: unsigned :5;
[; ;pic18f452.h: 2819: unsigned RC8_9 :1;
[; ;pic18f452.h: 2820: };
[; ;pic18f452.h: 2821: struct {
[; ;pic18f452.h: 2822: unsigned :6;
[; ;pic18f452.h: 2823: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2824: };
[; ;pic18f452.h: 2825: struct {
[; ;pic18f452.h: 2826: unsigned :6;
[; ;pic18f452.h: 2827: unsigned nRC8 :1;
[; ;pic18f452.h: 2828: };
[; ;pic18f452.h: 2829: struct {
[; ;pic18f452.h: 2830: unsigned :6;
[; ;pic18f452.h: 2831: unsigned RC9 :1;
[; ;pic18f452.h: 2832: };
[; ;pic18f452.h: 2833: struct {
[; ;pic18f452.h: 2834: unsigned :5;
[; ;pic18f452.h: 2835: unsigned SRENA :1;
[; ;pic18f452.h: 2836: };
[; ;pic18f452.h: 2837: } RCSTAbits_t;
[; ;pic18f452.h: 2838: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 2911: typedef union {
[; ;pic18f452.h: 2912: struct {
[; ;pic18f452.h: 2913: unsigned RX9D :1;
[; ;pic18f452.h: 2914: unsigned OERR :1;
[; ;pic18f452.h: 2915: unsigned FERR :1;
[; ;pic18f452.h: 2916: unsigned ADDEN :1;
[; ;pic18f452.h: 2917: unsigned CREN :1;
[; ;pic18f452.h: 2918: unsigned SREN :1;
[; ;pic18f452.h: 2919: unsigned RX9 :1;
[; ;pic18f452.h: 2920: unsigned SPEN :1;
[; ;pic18f452.h: 2921: };
[; ;pic18f452.h: 2922: struct {
[; ;pic18f452.h: 2923: unsigned RCD8 :1;
[; ;pic18f452.h: 2924: unsigned :5;
[; ;pic18f452.h: 2925: unsigned RC8_9 :1;
[; ;pic18f452.h: 2926: };
[; ;pic18f452.h: 2927: struct {
[; ;pic18f452.h: 2928: unsigned :6;
[; ;pic18f452.h: 2929: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 2930: };
[; ;pic18f452.h: 2931: struct {
[; ;pic18f452.h: 2932: unsigned :6;
[; ;pic18f452.h: 2933: unsigned nRC8 :1;
[; ;pic18f452.h: 2934: };
[; ;pic18f452.h: 2935: struct {
[; ;pic18f452.h: 2936: unsigned :6;
[; ;pic18f452.h: 2937: unsigned RC9 :1;
[; ;pic18f452.h: 2938: };
[; ;pic18f452.h: 2939: struct {
[; ;pic18f452.h: 2940: unsigned :5;
[; ;pic18f452.h: 2941: unsigned SRENA :1;
[; ;pic18f452.h: 2942: };
[; ;pic18f452.h: 2943: } RCSTA1bits_t;
[; ;pic18f452.h: 2944: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 3018: extern volatile unsigned char TXSTA @ 0xFAC;
"3020
[; ;pic18f452.h: 3020: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 3023: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3025
[; ;pic18f452.h: 3025: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 3028: typedef union {
[; ;pic18f452.h: 3029: struct {
[; ;pic18f452.h: 3030: unsigned TX9D :1;
[; ;pic18f452.h: 3031: unsigned TRMT :1;
[; ;pic18f452.h: 3032: unsigned BRGH :1;
[; ;pic18f452.h: 3033: unsigned :1;
[; ;pic18f452.h: 3034: unsigned SYNC :1;
[; ;pic18f452.h: 3035: unsigned TXEN :1;
[; ;pic18f452.h: 3036: unsigned TX9 :1;
[; ;pic18f452.h: 3037: unsigned CSRC :1;
[; ;pic18f452.h: 3038: };
[; ;pic18f452.h: 3039: struct {
[; ;pic18f452.h: 3040: unsigned TXD8 :1;
[; ;pic18f452.h: 3041: unsigned :5;
[; ;pic18f452.h: 3042: unsigned TX8_9 :1;
[; ;pic18f452.h: 3043: };
[; ;pic18f452.h: 3044: struct {
[; ;pic18f452.h: 3045: unsigned :6;
[; ;pic18f452.h: 3046: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3047: };
[; ;pic18f452.h: 3048: struct {
[; ;pic18f452.h: 3049: unsigned :6;
[; ;pic18f452.h: 3050: unsigned nTX8 :1;
[; ;pic18f452.h: 3051: };
[; ;pic18f452.h: 3052: struct {
[; ;pic18f452.h: 3053: unsigned :2;
[; ;pic18f452.h: 3054: unsigned BRGH1 :1;
[; ;pic18f452.h: 3055: };
[; ;pic18f452.h: 3056: struct {
[; ;pic18f452.h: 3057: unsigned :7;
[; ;pic18f452.h: 3058: unsigned CSRC1 :1;
[; ;pic18f452.h: 3059: };
[; ;pic18f452.h: 3060: struct {
[; ;pic18f452.h: 3061: unsigned :4;
[; ;pic18f452.h: 3062: unsigned SYNC1 :1;
[; ;pic18f452.h: 3063: };
[; ;pic18f452.h: 3064: struct {
[; ;pic18f452.h: 3065: unsigned :1;
[; ;pic18f452.h: 3066: unsigned TRMT1 :1;
[; ;pic18f452.h: 3067: };
[; ;pic18f452.h: 3068: struct {
[; ;pic18f452.h: 3069: unsigned :6;
[; ;pic18f452.h: 3070: unsigned TX91 :1;
[; ;pic18f452.h: 3071: };
[; ;pic18f452.h: 3072: struct {
[; ;pic18f452.h: 3073: unsigned TX9D1 :1;
[; ;pic18f452.h: 3074: };
[; ;pic18f452.h: 3075: struct {
[; ;pic18f452.h: 3076: unsigned :5;
[; ;pic18f452.h: 3077: unsigned TXEN1 :1;
[; ;pic18f452.h: 3078: };
[; ;pic18f452.h: 3079: } TXSTAbits_t;
[; ;pic18f452.h: 3080: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 3173: typedef union {
[; ;pic18f452.h: 3174: struct {
[; ;pic18f452.h: 3175: unsigned TX9D :1;
[; ;pic18f452.h: 3176: unsigned TRMT :1;
[; ;pic18f452.h: 3177: unsigned BRGH :1;
[; ;pic18f452.h: 3178: unsigned :1;
[; ;pic18f452.h: 3179: unsigned SYNC :1;
[; ;pic18f452.h: 3180: unsigned TXEN :1;
[; ;pic18f452.h: 3181: unsigned TX9 :1;
[; ;pic18f452.h: 3182: unsigned CSRC :1;
[; ;pic18f452.h: 3183: };
[; ;pic18f452.h: 3184: struct {
[; ;pic18f452.h: 3185: unsigned TXD8 :1;
[; ;pic18f452.h: 3186: unsigned :5;
[; ;pic18f452.h: 3187: unsigned TX8_9 :1;
[; ;pic18f452.h: 3188: };
[; ;pic18f452.h: 3189: struct {
[; ;pic18f452.h: 3190: unsigned :6;
[; ;pic18f452.h: 3191: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3192: };
[; ;pic18f452.h: 3193: struct {
[; ;pic18f452.h: 3194: unsigned :6;
[; ;pic18f452.h: 3195: unsigned nTX8 :1;
[; ;pic18f452.h: 3196: };
[; ;pic18f452.h: 3197: struct {
[; ;pic18f452.h: 3198: unsigned :2;
[; ;pic18f452.h: 3199: unsigned BRGH1 :1;
[; ;pic18f452.h: 3200: };
[; ;pic18f452.h: 3201: struct {
[; ;pic18f452.h: 3202: unsigned :7;
[; ;pic18f452.h: 3203: unsigned CSRC1 :1;
[; ;pic18f452.h: 3204: };
[; ;pic18f452.h: 3205: struct {
[; ;pic18f452.h: 3206: unsigned :4;
[; ;pic18f452.h: 3207: unsigned SYNC1 :1;
[; ;pic18f452.h: 3208: };
[; ;pic18f452.h: 3209: struct {
[; ;pic18f452.h: 3210: unsigned :1;
[; ;pic18f452.h: 3211: unsigned TRMT1 :1;
[; ;pic18f452.h: 3212: };
[; ;pic18f452.h: 3213: struct {
[; ;pic18f452.h: 3214: unsigned :6;
[; ;pic18f452.h: 3215: unsigned TX91 :1;
[; ;pic18f452.h: 3216: };
[; ;pic18f452.h: 3217: struct {
[; ;pic18f452.h: 3218: unsigned TX9D1 :1;
[; ;pic18f452.h: 3219: };
[; ;pic18f452.h: 3220: struct {
[; ;pic18f452.h: 3221: unsigned :5;
[; ;pic18f452.h: 3222: unsigned TXEN1 :1;
[; ;pic18f452.h: 3223: };
[; ;pic18f452.h: 3224: } TXSTA1bits_t;
[; ;pic18f452.h: 3225: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 3319: extern volatile unsigned char TXREG @ 0xFAD;
"3321
[; ;pic18f452.h: 3321: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3324: extern volatile unsigned char TXREG1 @ 0xFAD;
"3326
[; ;pic18f452.h: 3326: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3330: extern volatile unsigned char RCREG @ 0xFAE;
"3332
[; ;pic18f452.h: 3332: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3335: extern volatile unsigned char RCREG1 @ 0xFAE;
"3337
[; ;pic18f452.h: 3337: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3341: extern volatile unsigned char SPBRG @ 0xFAF;
"3343
[; ;pic18f452.h: 3343: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3346: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3348
[; ;pic18f452.h: 3348: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3352: extern volatile unsigned char T3CON @ 0xFB1;
"3354
[; ;pic18f452.h: 3354: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3357: typedef union {
[; ;pic18f452.h: 3358: struct {
[; ;pic18f452.h: 3359: unsigned :2;
[; ;pic18f452.h: 3360: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3361: };
[; ;pic18f452.h: 3362: struct {
[; ;pic18f452.h: 3363: unsigned TMR3ON :1;
[; ;pic18f452.h: 3364: unsigned TMR3CS :1;
[; ;pic18f452.h: 3365: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3366: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3367: unsigned T3CKPS :2;
[; ;pic18f452.h: 3368: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3369: unsigned RD16 :1;
[; ;pic18f452.h: 3370: };
[; ;pic18f452.h: 3371: struct {
[; ;pic18f452.h: 3372: unsigned :2;
[; ;pic18f452.h: 3373: unsigned T3SYNC :1;
[; ;pic18f452.h: 3374: unsigned :1;
[; ;pic18f452.h: 3375: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3376: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3377: };
[; ;pic18f452.h: 3378: struct {
[; ;pic18f452.h: 3379: unsigned :2;
[; ;pic18f452.h: 3380: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3381: };
[; ;pic18f452.h: 3382: struct {
[; ;pic18f452.h: 3383: unsigned :7;
[; ;pic18f452.h: 3384: unsigned RD163 :1;
[; ;pic18f452.h: 3385: };
[; ;pic18f452.h: 3386: struct {
[; ;pic18f452.h: 3387: unsigned :3;
[; ;pic18f452.h: 3388: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3389: };
[; ;pic18f452.h: 3390: struct {
[; ;pic18f452.h: 3391: unsigned :7;
[; ;pic18f452.h: 3392: unsigned T3RD16 :1;
[; ;pic18f452.h: 3393: };
[; ;pic18f452.h: 3394: } T3CONbits_t;
[; ;pic18f452.h: 3395: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f452.h: 3474: extern volatile unsigned short TMR3 @ 0xFB2;
"3476
[; ;pic18f452.h: 3476: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3480: extern volatile unsigned char TMR3L @ 0xFB2;
"3482
[; ;pic18f452.h: 3482: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3486: extern volatile unsigned char TMR3H @ 0xFB3;
"3488
[; ;pic18f452.h: 3488: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3492: extern volatile unsigned char CCP2CON @ 0xFBA;
"3494
[; ;pic18f452.h: 3494: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3497: typedef union {
[; ;pic18f452.h: 3498: struct {
[; ;pic18f452.h: 3499: unsigned CCP2M :4;
[; ;pic18f452.h: 3500: unsigned DC2B :2;
[; ;pic18f452.h: 3501: };
[; ;pic18f452.h: 3502: struct {
[; ;pic18f452.h: 3503: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3504: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3505: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3506: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3507: unsigned DC2B0 :1;
[; ;pic18f452.h: 3508: unsigned DC2B1 :1;
[; ;pic18f452.h: 3509: };
[; ;pic18f452.h: 3510: struct {
[; ;pic18f452.h: 3511: unsigned :4;
[; ;pic18f452.h: 3512: unsigned CCP2Y :1;
[; ;pic18f452.h: 3513: unsigned CCP2X :1;
[; ;pic18f452.h: 3514: };
[; ;pic18f452.h: 3515: struct {
[; ;pic18f452.h: 3516: unsigned :5;
[; ;pic18f452.h: 3517: unsigned DCCPX :1;
[; ;pic18f452.h: 3518: };
[; ;pic18f452.h: 3519: } CCP2CONbits_t;
[; ;pic18f452.h: 3520: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 3579: extern volatile unsigned short CCPR2 @ 0xFBB;
"3581
[; ;pic18f452.h: 3581: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3585: extern volatile unsigned char CCPR2L @ 0xFBB;
"3587
[; ;pic18f452.h: 3587: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3591: extern volatile unsigned char CCPR2H @ 0xFBC;
"3593
[; ;pic18f452.h: 3593: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3597: extern volatile unsigned char CCP1CON @ 0xFBD;
"3599
[; ;pic18f452.h: 3599: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3602: typedef union {
[; ;pic18f452.h: 3603: struct {
[; ;pic18f452.h: 3604: unsigned CCP1M :4;
[; ;pic18f452.h: 3605: unsigned DC1B :2;
[; ;pic18f452.h: 3606: };
[; ;pic18f452.h: 3607: struct {
[; ;pic18f452.h: 3608: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3609: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3610: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3611: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3612: unsigned DC1B0 :1;
[; ;pic18f452.h: 3613: unsigned DC1B1 :1;
[; ;pic18f452.h: 3614: };
[; ;pic18f452.h: 3615: struct {
[; ;pic18f452.h: 3616: unsigned :4;
[; ;pic18f452.h: 3617: unsigned CCP1Y :1;
[; ;pic18f452.h: 3618: unsigned CCP1X :1;
[; ;pic18f452.h: 3619: };
[; ;pic18f452.h: 3620: } CCP1CONbits_t;
[; ;pic18f452.h: 3621: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 3675: extern volatile unsigned short CCPR1 @ 0xFBE;
"3677
[; ;pic18f452.h: 3677: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3681: extern volatile unsigned char CCPR1L @ 0xFBE;
"3683
[; ;pic18f452.h: 3683: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3687: extern volatile unsigned char CCPR1H @ 0xFBF;
"3689
[; ;pic18f452.h: 3689: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3693: extern volatile unsigned char ADCON1 @ 0xFC1;
"3695
[; ;pic18f452.h: 3695: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3698: typedef union {
[; ;pic18f452.h: 3699: struct {
[; ;pic18f452.h: 3700: unsigned PCFG :4;
[; ;pic18f452.h: 3701: unsigned :2;
[; ;pic18f452.h: 3702: unsigned ADCS2 :1;
[; ;pic18f452.h: 3703: unsigned ADFM :1;
[; ;pic18f452.h: 3704: };
[; ;pic18f452.h: 3705: struct {
[; ;pic18f452.h: 3706: unsigned PCFG0 :1;
[; ;pic18f452.h: 3707: unsigned PCFG1 :1;
[; ;pic18f452.h: 3708: unsigned PCFG2 :1;
[; ;pic18f452.h: 3709: unsigned PCFG3 :1;
[; ;pic18f452.h: 3710: };
[; ;pic18f452.h: 3711: struct {
[; ;pic18f452.h: 3712: unsigned :3;
[; ;pic18f452.h: 3713: unsigned CHSN3 :1;
[; ;pic18f452.h: 3714: };
[; ;pic18f452.h: 3715: } ADCON1bits_t;
[; ;pic18f452.h: 3716: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 3760: extern volatile unsigned char ADCON0 @ 0xFC2;
"3762
[; ;pic18f452.h: 3762: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3765: typedef union {
[; ;pic18f452.h: 3766: struct {
[; ;pic18f452.h: 3767: unsigned :2;
[; ;pic18f452.h: 3768: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3769: };
[; ;pic18f452.h: 3770: struct {
[; ;pic18f452.h: 3771: unsigned ADON :1;
[; ;pic18f452.h: 3772: unsigned :1;
[; ;pic18f452.h: 3773: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3774: unsigned CHS :3;
[; ;pic18f452.h: 3775: unsigned ADCS :2;
[; ;pic18f452.h: 3776: };
[; ;pic18f452.h: 3777: struct {
[; ;pic18f452.h: 3778: unsigned :2;
[; ;pic18f452.h: 3779: unsigned GO :1;
[; ;pic18f452.h: 3780: unsigned CHS0 :1;
[; ;pic18f452.h: 3781: unsigned CHS1 :1;
[; ;pic18f452.h: 3782: unsigned CHS2 :1;
[; ;pic18f452.h: 3783: unsigned ADCS0 :1;
[; ;pic18f452.h: 3784: unsigned ADCS1 :1;
[; ;pic18f452.h: 3785: };
[; ;pic18f452.h: 3786: struct {
[; ;pic18f452.h: 3787: unsigned :2;
[; ;pic18f452.h: 3788: unsigned NOT_DONE :1;
[; ;pic18f452.h: 3789: };
[; ;pic18f452.h: 3790: struct {
[; ;pic18f452.h: 3791: unsigned :2;
[; ;pic18f452.h: 3792: unsigned nDONE :1;
[; ;pic18f452.h: 3793: };
[; ;pic18f452.h: 3794: struct {
[; ;pic18f452.h: 3795: unsigned :2;
[; ;pic18f452.h: 3796: unsigned DONE :1;
[; ;pic18f452.h: 3797: };
[; ;pic18f452.h: 3798: struct {
[; ;pic18f452.h: 3799: unsigned :2;
[; ;pic18f452.h: 3800: unsigned GO_DONE :1;
[; ;pic18f452.h: 3801: };
[; ;pic18f452.h: 3802: struct {
[; ;pic18f452.h: 3803: unsigned :7;
[; ;pic18f452.h: 3804: unsigned ADCAL :1;
[; ;pic18f452.h: 3805: };
[; ;pic18f452.h: 3806: struct {
[; ;pic18f452.h: 3807: unsigned :2;
[; ;pic18f452.h: 3808: unsigned GODONE :1;
[; ;pic18f452.h: 3809: };
[; ;pic18f452.h: 3810: } ADCON0bits_t;
[; ;pic18f452.h: 3811: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 3900: extern volatile unsigned short ADRES @ 0xFC3;
"3902
[; ;pic18f452.h: 3902: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 3906: extern volatile unsigned char ADRESL @ 0xFC3;
"3908
[; ;pic18f452.h: 3908: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 3912: extern volatile unsigned char ADRESH @ 0xFC4;
"3914
[; ;pic18f452.h: 3914: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 3918: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3920
[; ;pic18f452.h: 3920: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 3923: typedef union {
[; ;pic18f452.h: 3924: struct {
[; ;pic18f452.h: 3925: unsigned SEN :1;
[; ;pic18f452.h: 3926: unsigned RSEN :1;
[; ;pic18f452.h: 3927: unsigned PEN :1;
[; ;pic18f452.h: 3928: unsigned RCEN :1;
[; ;pic18f452.h: 3929: unsigned ACKEN :1;
[; ;pic18f452.h: 3930: unsigned ACKDT :1;
[; ;pic18f452.h: 3931: unsigned ACKSTAT :1;
[; ;pic18f452.h: 3932: unsigned GCEN :1;
[; ;pic18f452.h: 3933: };
[; ;pic18f452.h: 3934: } SSPCON2bits_t;
[; ;pic18f452.h: 3935: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 3979: extern volatile unsigned char SSPCON1 @ 0xFC6;
"3981
[; ;pic18f452.h: 3981: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 3984: typedef union {
[; ;pic18f452.h: 3985: struct {
[; ;pic18f452.h: 3986: unsigned SSPM :4;
[; ;pic18f452.h: 3987: unsigned CKP :1;
[; ;pic18f452.h: 3988: unsigned SSPEN :1;
[; ;pic18f452.h: 3989: unsigned SSPOV :1;
[; ;pic18f452.h: 3990: unsigned WCOL :1;
[; ;pic18f452.h: 3991: };
[; ;pic18f452.h: 3992: struct {
[; ;pic18f452.h: 3993: unsigned SSPM0 :1;
[; ;pic18f452.h: 3994: unsigned SSPM1 :1;
[; ;pic18f452.h: 3995: unsigned SSPM2 :1;
[; ;pic18f452.h: 3996: unsigned SSPM3 :1;
[; ;pic18f452.h: 3997: };
[; ;pic18f452.h: 3998: } SSPCON1bits_t;
[; ;pic18f452.h: 3999: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 4048: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4050
[; ;pic18f452.h: 4050: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 4053: typedef union {
[; ;pic18f452.h: 4054: struct {
[; ;pic18f452.h: 4055: unsigned :2;
[; ;pic18f452.h: 4056: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4057: };
[; ;pic18f452.h: 4058: struct {
[; ;pic18f452.h: 4059: unsigned :5;
[; ;pic18f452.h: 4060: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4061: };
[; ;pic18f452.h: 4062: struct {
[; ;pic18f452.h: 4063: unsigned BF :1;
[; ;pic18f452.h: 4064: unsigned UA :1;
[; ;pic18f452.h: 4065: unsigned R_nW :1;
[; ;pic18f452.h: 4066: unsigned S :1;
[; ;pic18f452.h: 4067: unsigned P :1;
[; ;pic18f452.h: 4068: unsigned D_nA :1;
[; ;pic18f452.h: 4069: unsigned CKE :1;
[; ;pic18f452.h: 4070: unsigned SMP :1;
[; ;pic18f452.h: 4071: };
[; ;pic18f452.h: 4072: struct {
[; ;pic18f452.h: 4073: unsigned :2;
[; ;pic18f452.h: 4074: unsigned I2C_READ :1;
[; ;pic18f452.h: 4075: unsigned I2C_START :1;
[; ;pic18f452.h: 4076: unsigned I2C_STOP :1;
[; ;pic18f452.h: 4077: unsigned I2C_DATA :1;
[; ;pic18f452.h: 4078: };
[; ;pic18f452.h: 4079: struct {
[; ;pic18f452.h: 4080: unsigned :2;
[; ;pic18f452.h: 4081: unsigned R :1;
[; ;pic18f452.h: 4082: unsigned :2;
[; ;pic18f452.h: 4083: unsigned D :1;
[; ;pic18f452.h: 4084: };
[; ;pic18f452.h: 4085: struct {
[; ;pic18f452.h: 4086: unsigned :2;
[; ;pic18f452.h: 4087: unsigned READ_WRITE :1;
[; ;pic18f452.h: 4088: unsigned :2;
[; ;pic18f452.h: 4089: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 4090: };
[; ;pic18f452.h: 4091: struct {
[; ;pic18f452.h: 4092: unsigned :2;
[; ;pic18f452.h: 4093: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 4094: };
[; ;pic18f452.h: 4095: struct {
[; ;pic18f452.h: 4096: unsigned :5;
[; ;pic18f452.h: 4097: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 4098: };
[; ;pic18f452.h: 4099: struct {
[; ;pic18f452.h: 4100: unsigned :2;
[; ;pic18f452.h: 4101: unsigned nWRITE :1;
[; ;pic18f452.h: 4102: unsigned :2;
[; ;pic18f452.h: 4103: unsigned nADDRESS :1;
[; ;pic18f452.h: 4104: };
[; ;pic18f452.h: 4105: struct {
[; ;pic18f452.h: 4106: unsigned :2;
[; ;pic18f452.h: 4107: unsigned nW :1;
[; ;pic18f452.h: 4108: unsigned :2;
[; ;pic18f452.h: 4109: unsigned nA :1;
[; ;pic18f452.h: 4110: };
[; ;pic18f452.h: 4111: struct {
[; ;pic18f452.h: 4112: unsigned :2;
[; ;pic18f452.h: 4113: unsigned R_W :1;
[; ;pic18f452.h: 4114: unsigned :2;
[; ;pic18f452.h: 4115: unsigned D_A :1;
[; ;pic18f452.h: 4116: };
[; ;pic18f452.h: 4117: struct {
[; ;pic18f452.h: 4118: unsigned :5;
[; ;pic18f452.h: 4119: unsigned I2C_DAT :1;
[; ;pic18f452.h: 4120: };
[; ;pic18f452.h: 4121: struct {
[; ;pic18f452.h: 4122: unsigned :5;
[; ;pic18f452.h: 4123: unsigned DA :1;
[; ;pic18f452.h: 4124: };
[; ;pic18f452.h: 4125: struct {
[; ;pic18f452.h: 4126: unsigned :2;
[; ;pic18f452.h: 4127: unsigned RW :1;
[; ;pic18f452.h: 4128: };
[; ;pic18f452.h: 4129: struct {
[; ;pic18f452.h: 4130: unsigned :3;
[; ;pic18f452.h: 4131: unsigned START :1;
[; ;pic18f452.h: 4132: };
[; ;pic18f452.h: 4133: struct {
[; ;pic18f452.h: 4134: unsigned :4;
[; ;pic18f452.h: 4135: unsigned STOP :1;
[; ;pic18f452.h: 4136: };
[; ;pic18f452.h: 4137: struct {
[; ;pic18f452.h: 4138: unsigned :2;
[; ;pic18f452.h: 4139: unsigned NOT_W :1;
[; ;pic18f452.h: 4140: };
[; ;pic18f452.h: 4141: struct {
[; ;pic18f452.h: 4142: unsigned :5;
[; ;pic18f452.h: 4143: unsigned NOT_A :1;
[; ;pic18f452.h: 4144: };
[; ;pic18f452.h: 4145: } SSPSTATbits_t;
[; ;pic18f452.h: 4146: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 4315: extern volatile unsigned char SSPADD @ 0xFC8;
"4317
[; ;pic18f452.h: 4317: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4321: extern volatile unsigned char SSPBUF @ 0xFC9;
"4323
[; ;pic18f452.h: 4323: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4327: extern volatile unsigned char T2CON @ 0xFCA;
"4329
[; ;pic18f452.h: 4329: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4332: typedef union {
[; ;pic18f452.h: 4333: struct {
[; ;pic18f452.h: 4334: unsigned T2CKPS :2;
[; ;pic18f452.h: 4335: unsigned TMR2ON :1;
[; ;pic18f452.h: 4336: unsigned TOUTPS :4;
[; ;pic18f452.h: 4337: };
[; ;pic18f452.h: 4338: struct {
[; ;pic18f452.h: 4339: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4340: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4341: unsigned :1;
[; ;pic18f452.h: 4342: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4343: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4344: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4345: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4346: };
[; ;pic18f452.h: 4347: } T2CONbits_t;
[; ;pic18f452.h: 4348: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f452.h: 4397: extern volatile unsigned char PR2 @ 0xFCB;
"4399
[; ;pic18f452.h: 4399: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4402: extern volatile unsigned char MEMCON @ 0xFCB;
"4404
[; ;pic18f452.h: 4404: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4407: typedef union {
[; ;pic18f452.h: 4408: struct {
[; ;pic18f452.h: 4409: unsigned :7;
[; ;pic18f452.h: 4410: unsigned EBDIS :1;
[; ;pic18f452.h: 4411: };
[; ;pic18f452.h: 4412: struct {
[; ;pic18f452.h: 4413: unsigned :4;
[; ;pic18f452.h: 4414: unsigned WAIT0 :1;
[; ;pic18f452.h: 4415: };
[; ;pic18f452.h: 4416: struct {
[; ;pic18f452.h: 4417: unsigned :5;
[; ;pic18f452.h: 4418: unsigned WAIT1 :1;
[; ;pic18f452.h: 4419: };
[; ;pic18f452.h: 4420: struct {
[; ;pic18f452.h: 4421: unsigned WM0 :1;
[; ;pic18f452.h: 4422: };
[; ;pic18f452.h: 4423: struct {
[; ;pic18f452.h: 4424: unsigned :1;
[; ;pic18f452.h: 4425: unsigned WM1 :1;
[; ;pic18f452.h: 4426: };
[; ;pic18f452.h: 4427: } PR2bits_t;
[; ;pic18f452.h: 4428: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f452.h: 4456: typedef union {
[; ;pic18f452.h: 4457: struct {
[; ;pic18f452.h: 4458: unsigned :7;
[; ;pic18f452.h: 4459: unsigned EBDIS :1;
[; ;pic18f452.h: 4460: };
[; ;pic18f452.h: 4461: struct {
[; ;pic18f452.h: 4462: unsigned :4;
[; ;pic18f452.h: 4463: unsigned WAIT0 :1;
[; ;pic18f452.h: 4464: };
[; ;pic18f452.h: 4465: struct {
[; ;pic18f452.h: 4466: unsigned :5;
[; ;pic18f452.h: 4467: unsigned WAIT1 :1;
[; ;pic18f452.h: 4468: };
[; ;pic18f452.h: 4469: struct {
[; ;pic18f452.h: 4470: unsigned WM0 :1;
[; ;pic18f452.h: 4471: };
[; ;pic18f452.h: 4472: struct {
[; ;pic18f452.h: 4473: unsigned :1;
[; ;pic18f452.h: 4474: unsigned WM1 :1;
[; ;pic18f452.h: 4475: };
[; ;pic18f452.h: 4476: } MEMCONbits_t;
[; ;pic18f452.h: 4477: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f452.h: 4506: extern volatile unsigned char TMR2 @ 0xFCC;
"4508
[; ;pic18f452.h: 4508: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4512: extern volatile unsigned char T1CON @ 0xFCD;
"4514
[; ;pic18f452.h: 4514: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4517: typedef union {
[; ;pic18f452.h: 4518: struct {
[; ;pic18f452.h: 4519: unsigned :2;
[; ;pic18f452.h: 4520: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4521: };
[; ;pic18f452.h: 4522: struct {
[; ;pic18f452.h: 4523: unsigned TMR1ON :1;
[; ;pic18f452.h: 4524: unsigned TMR1CS :1;
[; ;pic18f452.h: 4525: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4526: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4527: unsigned T1CKPS :2;
[; ;pic18f452.h: 4528: unsigned :1;
[; ;pic18f452.h: 4529: unsigned RD16 :1;
[; ;pic18f452.h: 4530: };
[; ;pic18f452.h: 4531: struct {
[; ;pic18f452.h: 4532: unsigned :2;
[; ;pic18f452.h: 4533: unsigned T1SYNC :1;
[; ;pic18f452.h: 4534: unsigned :1;
[; ;pic18f452.h: 4535: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4536: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4537: };
[; ;pic18f452.h: 4538: struct {
[; ;pic18f452.h: 4539: unsigned :2;
[; ;pic18f452.h: 4540: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4541: };
[; ;pic18f452.h: 4542: struct {
[; ;pic18f452.h: 4543: unsigned :3;
[; ;pic18f452.h: 4544: unsigned SOSCEN :1;
[; ;pic18f452.h: 4545: };
[; ;pic18f452.h: 4546: struct {
[; ;pic18f452.h: 4547: unsigned :7;
[; ;pic18f452.h: 4548: unsigned T1RD16 :1;
[; ;pic18f452.h: 4549: };
[; ;pic18f452.h: 4550: } T1CONbits_t;
[; ;pic18f452.h: 4551: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f452.h: 4620: extern volatile unsigned short TMR1 @ 0xFCE;
"4622
[; ;pic18f452.h: 4622: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4626: extern volatile unsigned char TMR1L @ 0xFCE;
"4628
[; ;pic18f452.h: 4628: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4632: extern volatile unsigned char TMR1H @ 0xFCF;
"4634
[; ;pic18f452.h: 4634: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4638: extern volatile unsigned char RCON @ 0xFD0;
"4640
[; ;pic18f452.h: 4640: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4643: typedef union {
[; ;pic18f452.h: 4644: struct {
[; ;pic18f452.h: 4645: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4646: };
[; ;pic18f452.h: 4647: struct {
[; ;pic18f452.h: 4648: unsigned :1;
[; ;pic18f452.h: 4649: unsigned NOT_POR :1;
[; ;pic18f452.h: 4650: };
[; ;pic18f452.h: 4651: struct {
[; ;pic18f452.h: 4652: unsigned :2;
[; ;pic18f452.h: 4653: unsigned NOT_PD :1;
[; ;pic18f452.h: 4654: };
[; ;pic18f452.h: 4655: struct {
[; ;pic18f452.h: 4656: unsigned :3;
[; ;pic18f452.h: 4657: unsigned NOT_TO :1;
[; ;pic18f452.h: 4658: };
[; ;pic18f452.h: 4659: struct {
[; ;pic18f452.h: 4660: unsigned :4;
[; ;pic18f452.h: 4661: unsigned NOT_RI :1;
[; ;pic18f452.h: 4662: };
[; ;pic18f452.h: 4663: struct {
[; ;pic18f452.h: 4664: unsigned nBOR :1;
[; ;pic18f452.h: 4665: unsigned nPOR :1;
[; ;pic18f452.h: 4666: unsigned nPD :1;
[; ;pic18f452.h: 4667: unsigned nTO :1;
[; ;pic18f452.h: 4668: unsigned nRI :1;
[; ;pic18f452.h: 4669: unsigned :2;
[; ;pic18f452.h: 4670: unsigned IPEN :1;
[; ;pic18f452.h: 4671: };
[; ;pic18f452.h: 4672: struct {
[; ;pic18f452.h: 4673: unsigned :7;
[; ;pic18f452.h: 4674: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4675: };
[; ;pic18f452.h: 4676: struct {
[; ;pic18f452.h: 4677: unsigned BOR :1;
[; ;pic18f452.h: 4678: unsigned POR :1;
[; ;pic18f452.h: 4679: unsigned PD :1;
[; ;pic18f452.h: 4680: unsigned TO :1;
[; ;pic18f452.h: 4681: unsigned RI :1;
[; ;pic18f452.h: 4682: unsigned :2;
[; ;pic18f452.h: 4683: unsigned nIPEN :1;
[; ;pic18f452.h: 4684: };
[; ;pic18f452.h: 4685: } RCONbits_t;
[; ;pic18f452.h: 4686: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f452.h: 4780: extern volatile unsigned char WDTCON @ 0xFD1;
"4782
[; ;pic18f452.h: 4782: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 4785: typedef union {
[; ;pic18f452.h: 4786: struct {
[; ;pic18f452.h: 4787: unsigned SWDTEN :1;
[; ;pic18f452.h: 4788: };
[; ;pic18f452.h: 4789: struct {
[; ;pic18f452.h: 4790: unsigned SWDTE :1;
[; ;pic18f452.h: 4791: };
[; ;pic18f452.h: 4792: } WDTCONbits_t;
[; ;pic18f452.h: 4793: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 4807: extern volatile unsigned char LVDCON @ 0xFD2;
"4809
[; ;pic18f452.h: 4809: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 4812: typedef union {
[; ;pic18f452.h: 4813: struct {
[; ;pic18f452.h: 4814: unsigned LVDL :4;
[; ;pic18f452.h: 4815: unsigned LVDEN :1;
[; ;pic18f452.h: 4816: unsigned IRVST :1;
[; ;pic18f452.h: 4817: };
[; ;pic18f452.h: 4818: struct {
[; ;pic18f452.h: 4819: unsigned LVDL0 :1;
[; ;pic18f452.h: 4820: unsigned LVDL1 :1;
[; ;pic18f452.h: 4821: unsigned LVDL2 :1;
[; ;pic18f452.h: 4822: unsigned LVDL3 :1;
[; ;pic18f452.h: 4823: };
[; ;pic18f452.h: 4824: } LVDCONbits_t;
[; ;pic18f452.h: 4825: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 4864: extern volatile unsigned char OSCCON @ 0xFD3;
"4866
[; ;pic18f452.h: 4866: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 4869: typedef union {
[; ;pic18f452.h: 4870: struct {
[; ;pic18f452.h: 4871: unsigned SCS :1;
[; ;pic18f452.h: 4872: };
[; ;pic18f452.h: 4873: } OSCCONbits_t;
[; ;pic18f452.h: 4874: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 4883: extern volatile unsigned char T0CON @ 0xFD5;
"4885
[; ;pic18f452.h: 4885: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 4888: typedef union {
[; ;pic18f452.h: 4889: struct {
[; ;pic18f452.h: 4890: unsigned T0PS :3;
[; ;pic18f452.h: 4891: unsigned PSA :1;
[; ;pic18f452.h: 4892: unsigned T0SE :1;
[; ;pic18f452.h: 4893: unsigned T0CS :1;
[; ;pic18f452.h: 4894: unsigned T08BIT :1;
[; ;pic18f452.h: 4895: unsigned TMR0ON :1;
[; ;pic18f452.h: 4896: };
[; ;pic18f452.h: 4897: struct {
[; ;pic18f452.h: 4898: unsigned T0PS0 :1;
[; ;pic18f452.h: 4899: unsigned T0PS1 :1;
[; ;pic18f452.h: 4900: unsigned T0PS2 :1;
[; ;pic18f452.h: 4901: };
[; ;pic18f452.h: 4902: } T0CONbits_t;
[; ;pic18f452.h: 4903: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f452.h: 4952: extern volatile unsigned short TMR0 @ 0xFD6;
"4954
[; ;pic18f452.h: 4954: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 4958: extern volatile unsigned char TMR0L @ 0xFD6;
"4960
[; ;pic18f452.h: 4960: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 4964: extern volatile unsigned char TMR0H @ 0xFD7;
"4966
[; ;pic18f452.h: 4966: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 4970: extern volatile unsigned char STATUS @ 0xFD8;
"4972
[; ;pic18f452.h: 4972: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 4975: typedef union {
[; ;pic18f452.h: 4976: struct {
[; ;pic18f452.h: 4977: unsigned C :1;
[; ;pic18f452.h: 4978: unsigned DC :1;
[; ;pic18f452.h: 4979: unsigned Z :1;
[; ;pic18f452.h: 4980: unsigned OV :1;
[; ;pic18f452.h: 4981: unsigned N :1;
[; ;pic18f452.h: 4982: };
[; ;pic18f452.h: 4983: struct {
[; ;pic18f452.h: 4984: unsigned CARRY :1;
[; ;pic18f452.h: 4985: };
[; ;pic18f452.h: 4986: struct {
[; ;pic18f452.h: 4987: unsigned :4;
[; ;pic18f452.h: 4988: unsigned NEGATIVE :1;
[; ;pic18f452.h: 4989: };
[; ;pic18f452.h: 4990: struct {
[; ;pic18f452.h: 4991: unsigned :3;
[; ;pic18f452.h: 4992: unsigned OVERFLOW :1;
[; ;pic18f452.h: 4993: };
[; ;pic18f452.h: 4994: struct {
[; ;pic18f452.h: 4995: unsigned :2;
[; ;pic18f452.h: 4996: unsigned ZERO :1;
[; ;pic18f452.h: 4997: };
[; ;pic18f452.h: 4998: } STATUSbits_t;
[; ;pic18f452.h: 4999: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f452.h: 5048: extern volatile unsigned short FSR2 @ 0xFD9;
"5050
[; ;pic18f452.h: 5050: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 5054: extern volatile unsigned char FSR2L @ 0xFD9;
"5056
[; ;pic18f452.h: 5056: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 5060: extern volatile unsigned char FSR2H @ 0xFDA;
"5062
[; ;pic18f452.h: 5062: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 5066: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5068
[; ;pic18f452.h: 5068: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 5072: extern volatile unsigned char PREINC2 @ 0xFDC;
"5074
[; ;pic18f452.h: 5074: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 5078: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5080
[; ;pic18f452.h: 5080: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 5084: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5086
[; ;pic18f452.h: 5086: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 5090: extern volatile unsigned char INDF2 @ 0xFDF;
"5092
[; ;pic18f452.h: 5092: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 5096: extern volatile unsigned char BSR @ 0xFE0;
"5098
[; ;pic18f452.h: 5098: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 5102: extern volatile unsigned short FSR1 @ 0xFE1;
"5104
[; ;pic18f452.h: 5104: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 5108: extern volatile unsigned char FSR1L @ 0xFE1;
"5110
[; ;pic18f452.h: 5110: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 5114: extern volatile unsigned char FSR1H @ 0xFE2;
"5116
[; ;pic18f452.h: 5116: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 5120: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5122
[; ;pic18f452.h: 5122: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 5126: extern volatile unsigned char PREINC1 @ 0xFE4;
"5128
[; ;pic18f452.h: 5128: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 5132: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5134
[; ;pic18f452.h: 5134: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 5138: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5140
[; ;pic18f452.h: 5140: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 5144: extern volatile unsigned char INDF1 @ 0xFE7;
"5146
[; ;pic18f452.h: 5146: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 5150: extern volatile unsigned char WREG @ 0xFE8;
"5152
[; ;pic18f452.h: 5152: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 5161: extern volatile unsigned short FSR0 @ 0xFE9;
"5163
[; ;pic18f452.h: 5163: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 5167: extern volatile unsigned char FSR0L @ 0xFE9;
"5169
[; ;pic18f452.h: 5169: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5173: extern volatile unsigned char FSR0H @ 0xFEA;
"5175
[; ;pic18f452.h: 5175: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5179: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5181
[; ;pic18f452.h: 5181: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5185: extern volatile unsigned char PREINC0 @ 0xFEC;
"5187
[; ;pic18f452.h: 5187: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5191: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5193
[; ;pic18f452.h: 5193: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5197: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5199
[; ;pic18f452.h: 5199: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5203: extern volatile unsigned char INDF0 @ 0xFEF;
"5205
[; ;pic18f452.h: 5205: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5209: extern volatile unsigned char INTCON3 @ 0xFF0;
"5211
[; ;pic18f452.h: 5211: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5214: typedef union {
[; ;pic18f452.h: 5215: struct {
[; ;pic18f452.h: 5216: unsigned INT1IF :1;
[; ;pic18f452.h: 5217: unsigned INT2IF :1;
[; ;pic18f452.h: 5218: unsigned :1;
[; ;pic18f452.h: 5219: unsigned INT1IE :1;
[; ;pic18f452.h: 5220: unsigned INT2IE :1;
[; ;pic18f452.h: 5221: unsigned :1;
[; ;pic18f452.h: 5222: unsigned INT1IP :1;
[; ;pic18f452.h: 5223: unsigned INT2IP :1;
[; ;pic18f452.h: 5224: };
[; ;pic18f452.h: 5225: struct {
[; ;pic18f452.h: 5226: unsigned INT1F :1;
[; ;pic18f452.h: 5227: unsigned INT2F :1;
[; ;pic18f452.h: 5228: unsigned :1;
[; ;pic18f452.h: 5229: unsigned INT1E :1;
[; ;pic18f452.h: 5230: unsigned INT2E :1;
[; ;pic18f452.h: 5231: unsigned :1;
[; ;pic18f452.h: 5232: unsigned INT1P :1;
[; ;pic18f452.h: 5233: unsigned INT2P :1;
[; ;pic18f452.h: 5234: };
[; ;pic18f452.h: 5235: } INTCON3bits_t;
[; ;pic18f452.h: 5236: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 5300: extern volatile unsigned char INTCON2 @ 0xFF1;
"5302
[; ;pic18f452.h: 5302: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5305: typedef union {
[; ;pic18f452.h: 5306: struct {
[; ;pic18f452.h: 5307: unsigned :7;
[; ;pic18f452.h: 5308: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5309: };
[; ;pic18f452.h: 5310: struct {
[; ;pic18f452.h: 5311: unsigned RBIP :1;
[; ;pic18f452.h: 5312: unsigned :1;
[; ;pic18f452.h: 5313: unsigned TMR0IP :1;
[; ;pic18f452.h: 5314: unsigned :1;
[; ;pic18f452.h: 5315: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5316: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5317: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5318: unsigned nRBPU :1;
[; ;pic18f452.h: 5319: };
[; ;pic18f452.h: 5320: struct {
[; ;pic18f452.h: 5321: unsigned :2;
[; ;pic18f452.h: 5322: unsigned T0IP :1;
[; ;pic18f452.h: 5323: unsigned :4;
[; ;pic18f452.h: 5324: unsigned RBPU :1;
[; ;pic18f452.h: 5325: };
[; ;pic18f452.h: 5326: } INTCON2bits_t;
[; ;pic18f452.h: 5327: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 5376: extern volatile unsigned char INTCON @ 0xFF2;
"5378
[; ;pic18f452.h: 5378: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5381: extern volatile unsigned char INTCON1 @ 0xFF2;
"5383
[; ;pic18f452.h: 5383: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5386: typedef union {
[; ;pic18f452.h: 5387: struct {
[; ;pic18f452.h: 5388: unsigned RBIF :1;
[; ;pic18f452.h: 5389: unsigned INT0IF :1;
[; ;pic18f452.h: 5390: unsigned TMR0IF :1;
[; ;pic18f452.h: 5391: unsigned RBIE :1;
[; ;pic18f452.h: 5392: unsigned INT0IE :1;
[; ;pic18f452.h: 5393: unsigned TMR0IE :1;
[; ;pic18f452.h: 5394: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5395: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5396: };
[; ;pic18f452.h: 5397: struct {
[; ;pic18f452.h: 5398: unsigned :1;
[; ;pic18f452.h: 5399: unsigned INT0F :1;
[; ;pic18f452.h: 5400: unsigned T0IF :1;
[; ;pic18f452.h: 5401: unsigned :1;
[; ;pic18f452.h: 5402: unsigned INT0E :1;
[; ;pic18f452.h: 5403: unsigned T0IE :1;
[; ;pic18f452.h: 5404: unsigned PEIE :1;
[; ;pic18f452.h: 5405: unsigned GIE :1;
[; ;pic18f452.h: 5406: };
[; ;pic18f452.h: 5407: struct {
[; ;pic18f452.h: 5408: unsigned :6;
[; ;pic18f452.h: 5409: unsigned GIEL :1;
[; ;pic18f452.h: 5410: unsigned GIEH :1;
[; ;pic18f452.h: 5411: };
[; ;pic18f452.h: 5412: } INTCONbits_t;
[; ;pic18f452.h: 5413: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f452.h: 5496: typedef union {
[; ;pic18f452.h: 5497: struct {
[; ;pic18f452.h: 5498: unsigned RBIF :1;
[; ;pic18f452.h: 5499: unsigned INT0IF :1;
[; ;pic18f452.h: 5500: unsigned TMR0IF :1;
[; ;pic18f452.h: 5501: unsigned RBIE :1;
[; ;pic18f452.h: 5502: unsigned INT0IE :1;
[; ;pic18f452.h: 5503: unsigned TMR0IE :1;
[; ;pic18f452.h: 5504: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5505: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5506: };
[; ;pic18f452.h: 5507: struct {
[; ;pic18f452.h: 5508: unsigned :1;
[; ;pic18f452.h: 5509: unsigned INT0F :1;
[; ;pic18f452.h: 5510: unsigned T0IF :1;
[; ;pic18f452.h: 5511: unsigned :1;
[; ;pic18f452.h: 5512: unsigned INT0E :1;
[; ;pic18f452.h: 5513: unsigned T0IE :1;
[; ;pic18f452.h: 5514: unsigned PEIE :1;
[; ;pic18f452.h: 5515: unsigned GIE :1;
[; ;pic18f452.h: 5516: };
[; ;pic18f452.h: 5517: struct {
[; ;pic18f452.h: 5518: unsigned :6;
[; ;pic18f452.h: 5519: unsigned GIEL :1;
[; ;pic18f452.h: 5520: unsigned GIEH :1;
[; ;pic18f452.h: 5521: };
[; ;pic18f452.h: 5522: } INTCON1bits_t;
[; ;pic18f452.h: 5523: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 5607: extern volatile unsigned short PROD @ 0xFF3;
"5609
[; ;pic18f452.h: 5609: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5613: extern volatile unsigned char PRODL @ 0xFF3;
"5615
[; ;pic18f452.h: 5615: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5619: extern volatile unsigned char PRODH @ 0xFF4;
"5621
[; ;pic18f452.h: 5621: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5625: extern volatile unsigned char TABLAT @ 0xFF5;
"5627
[; ;pic18f452.h: 5627: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5632: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5635
[; ;pic18f452.h: 5635: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5639: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5641
[; ;pic18f452.h: 5641: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5645: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5647
[; ;pic18f452.h: 5647: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5651: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5653
[; ;pic18f452.h: 5653: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5658: extern volatile unsigned short long PCLAT @ 0xFF9;
"5661
[; ;pic18f452.h: 5661: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5665: extern volatile unsigned short long PC @ 0xFF9;
"5668
[; ;pic18f452.h: 5668: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5672: extern volatile unsigned char PCL @ 0xFF9;
"5674
[; ;pic18f452.h: 5674: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5678: extern volatile unsigned char PCLATH @ 0xFFA;
"5680
[; ;pic18f452.h: 5680: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5684: extern volatile unsigned char PCLATU @ 0xFFB;
"5686
[; ;pic18f452.h: 5686: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5690: extern volatile unsigned char STKPTR @ 0xFFC;
"5692
[; ;pic18f452.h: 5692: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5695: typedef union {
[; ;pic18f452.h: 5696: struct {
[; ;pic18f452.h: 5697: unsigned STKPTR :5;
[; ;pic18f452.h: 5698: unsigned :1;
[; ;pic18f452.h: 5699: unsigned STKUNF :1;
[; ;pic18f452.h: 5700: unsigned STKFUL :1;
[; ;pic18f452.h: 5701: };
[; ;pic18f452.h: 5702: struct {
[; ;pic18f452.h: 5703: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5704: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5705: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5706: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5707: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5708: unsigned :2;
[; ;pic18f452.h: 5709: unsigned STKOVF :1;
[; ;pic18f452.h: 5710: };
[; ;pic18f452.h: 5711: struct {
[; ;pic18f452.h: 5712: unsigned SP0 :1;
[; ;pic18f452.h: 5713: unsigned SP1 :1;
[; ;pic18f452.h: 5714: unsigned SP2 :1;
[; ;pic18f452.h: 5715: unsigned SP3 :1;
[; ;pic18f452.h: 5716: unsigned SP4 :1;
[; ;pic18f452.h: 5717: };
[; ;pic18f452.h: 5718: } STKPTRbits_t;
[; ;pic18f452.h: 5719: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 5794: extern volatile unsigned short long TOS @ 0xFFD;
"5797
[; ;pic18f452.h: 5797: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 5801: extern volatile unsigned char TOSL @ 0xFFD;
"5803
[; ;pic18f452.h: 5803: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 5807: extern volatile unsigned char TOSH @ 0xFFE;
"5809
[; ;pic18f452.h: 5809: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 5813: extern volatile unsigned char TOSU @ 0xFFF;
"5815
[; ;pic18f452.h: 5815: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 5825: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 5827: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 5829: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 5831: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 5833: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 5835: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 5837: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 5839: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 5841: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 5843: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 5845: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 5847: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 5849: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 5851: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 5853: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 5855: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 5857: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 5859: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 5861: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 5863: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 5865: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5867: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 5869: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 5871: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 5873: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 5875: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 5877: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 5879: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 5881: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 5883: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 5885: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5887: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 5889: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 5891: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 5893: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 5895: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 5897: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 5899: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 5901: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 5903: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 5905: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 5907: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 5909: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 5911: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 5913: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 5915: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 5917: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 5919: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 5921: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5923: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 5925: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 5927: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 5929: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 5931: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 5933: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 5935: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 5937: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 5939: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 5941: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 5943: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 5945: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 5947: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 5949: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 5951: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 5953: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5955: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5957: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 5959: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 5961: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 5963: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 5965: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5967: extern volatile __bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 5969: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 5971: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 5973: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5975: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5977: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 5979: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f452.h: 5981: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 5983: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 5985: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 5987: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 5989: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 5991: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 5993: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 5995: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 5997: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 5999: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6001: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6003: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6005: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6007: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6009: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6011: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6013: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6015: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6017: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6019: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6021: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6023: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6025: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 6027: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 6029: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6031: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6033: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6035: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6037: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6039: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6041: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6043: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6045: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6047: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6049: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6051: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6053: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6055: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6057: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6059: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6061: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6063: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6065: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6067: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 6069: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 6071: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 6073: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6075: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 6077: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6079: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6081: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6083: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6085: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6087: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6089: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6091: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6093: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6095: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6097: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6099: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6101: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6103: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6105: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6107: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6109: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6111: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6113: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6115: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6117: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6119: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6121: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6123: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6125: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6127: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6129: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6131: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6133: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6135: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6137: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6139: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6141: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6143: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6145: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6147: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6149: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6151: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6153: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6155: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6157: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6159: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6161: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6163: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6165: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6167: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6169: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6171: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6173: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6175: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6177: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6179: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6181: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6183: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6185: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6187: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6189: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6191: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6193: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6195: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6197: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6199: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6201: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6203: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6205: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6207: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6209: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6211: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6213: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 6215: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 6217: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 6219: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6221: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 6223: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 6225: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 6227: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 6229: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 6231: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 6233: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6235: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6237: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6239: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6241: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6243: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6245: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6247: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6249: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6251: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6253: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6255: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6257: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6259: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6261: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6263: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6265: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 6267: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 6269: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6271: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6273: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6275: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6277: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6279: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6281: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6283: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 6285: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 6287: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 6289: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6291: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6293: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6295: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6297: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6299: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 6301: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6303: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6305: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6307: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6309: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 6311: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6313: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6315: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6317: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6319: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6321: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6323: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6325: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6327: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 6329: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 6331: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 6333: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 6335: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6337: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6339: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6341: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6343: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6345: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6347: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6349: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6351: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6353: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6355: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6357: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 6359: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6361: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6363: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6365: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 6367: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 6369: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 6371: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6373: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6375: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6377: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6379: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6381: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6383: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6385: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6387: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6389: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6391: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6393: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6395: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6397: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6399: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6401: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 6403: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6405: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6407: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6409: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 6411: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6413: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6415: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6417: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6419: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6421: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6423: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6425: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6427: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6429: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6431: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6433: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6435: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6437: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6439: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6441: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6443: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 6445: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6447: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6449: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6451: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6453: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6455: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6457: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6459: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6461: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6463: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 6465: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6467: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6469: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6471: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 6473: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 6475: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6477: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6479: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6481: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6483: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6485: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6487: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6489: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 6491: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6493: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6495: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6497: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6499: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 6501: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 6503: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 6505: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 6507: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 6509: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 6511: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 6513: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 6515: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 6517: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6519: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6521: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6523: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6525: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6527: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6529: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6531: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6533: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 6535: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6537: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6539: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6541: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6543: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6545: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 6547: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6549: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 6551: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6553: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6555: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6557: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 6559: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 6561: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 6563: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 6565: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6567: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 6569: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 6571: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6573: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6575: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6577: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6579: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6581: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6583: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 6585: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 6587: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6589: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 6591: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 6593: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 6595: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6597: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6599: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6601: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6603: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6605: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6607: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 6609: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 6611: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 6613: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 6615: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 6617: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 6619: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 6621: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 6623: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 6625: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 6627: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 6629: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 6631: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 6633: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 6635: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 6637: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6639: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 6641: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 6643: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 6645: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 6647: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 6649: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 6651: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 6653: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 6655: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 6657: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 6659: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 6661: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 6663: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 6665: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 6667: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 6669: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 6671: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 6673: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 6675: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 6677: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 6679: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 6681: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 6683: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 6685: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 6687: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 6689: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 6691: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 6693: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 6695: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 6697: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 6699: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 6701: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 6703: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 6705: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 6707: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 6709: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 6711: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 6713: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 6715: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6717: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6719: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6721: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6723: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6725: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6727: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6729: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6731: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6733: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6735: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6737: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6739: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6741: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6743: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6745: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6747: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6749: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 6751: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6753: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6755: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6757: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f452.h: 6759: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f452.h: 6761: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 6763: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f452.h: 6765: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f452.h: 6767: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 6769: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6771: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 6773: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 6775: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 6777: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6779: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6781: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6783: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6785: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6787: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6789: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6791: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6793: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6795: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6797: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6799: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6801: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6803: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6805: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6807: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
"8 30_channel_RIMS_4byte.c
[p x OSC=HS ]
"9
[p x OSCS=OFF ]
"12
[p x PWRT=OFF ]
"13
[p x BOR=ON ]
"14
[p x BORV=20 ]
"17
[p x WDT=OFF ]
"18
[p x WDTPS=128 ]
"21
[p x CCP2MUX=ON ]
"24
[p x STVR=ON ]
"25
[p x LVP=ON ]
"28
[p x CP0=OFF ]
"29
[p x CP1=OFF ]
"30
[p x CP2=OFF ]
"31
[p x CP3=OFF ]
"34
[p x CPB=OFF ]
"35
[p x CPD=OFF ]
"38
[p x WRT0=OFF ]
"39
[p x WRT1=OFF ]
"40
[p x WRT2=OFF ]
"41
[p x WRT3=OFF ]
"44
[p x WRTC=OFF ]
"45
[p x WRTB=OFF ]
"46
[p x WRTD=OFF ]
"49
[p x EBTR0=OFF ]
"50
[p x EBTR1=OFF ]
"51
[p x EBTR2=OFF ]
"52
[p x EBTR3=OFF ]
"55
[p x EBTRB=OFF ]
"70
[v _COUNT `i ~T0 @X0 1 e ]
[i _COUNT
-> 0 `i
]
[v _VAL `i ~T0 @X0 1 e ]
[i _VAL
-> 0 `i
]
[v _VAL1 `i ~T0 @X0 1 e ]
[i _VAL1
-> 0 `i
]
[; ;30_channel_RIMS_4byte.c: 70: int COUNT=0,VAL=0,VAL1=0;
"71
[v _b `i ~T0 @X0 1 e ]
[i _b
-> 0 `i
]
[v _i `i ~T0 @X0 1 e ]
[i _i
-> 0 `i
]
[v _j `i ~T0 @X0 1 e ]
[i _j
-> 0 `i
]
[; ;30_channel_RIMS_4byte.c: 71: int b=0,i=0 ,j=0;
"72
[v _ch1 `i ~T0 @X0 1 e ]
[i _ch1
-> 0 `i
]
[v _ch2 `i ~T0 @X0 1 e ]
[i _ch2
-> 0 `i
]
[v _ch3 `i ~T0 @X0 1 e ]
[i _ch3
-> 0 `i
]
[v _ch4 `i ~T0 @X0 1 e ]
[i _ch4
-> 0 `i
]
[v _ch5 `i ~T0 @X0 1 e ]
[i _ch5
-> 0 `i
]
[v _ch6 `i ~T0 @X0 1 e ]
[i _ch6
-> 0 `i
]
[v _ch7 `i ~T0 @X0 1 e ]
[i _ch7
-> 0 `i
]
[v _ch8 `i ~T0 @X0 1 e ]
[i _ch8
-> 0 `i
]
[v _ch9 `i ~T0 @X0 1 e ]
[i _ch9
-> 0 `i
]
[v _ch10 `i ~T0 @X0 1 e ]
[i _ch10
-> 0 `i
]
[v _ch11 `i ~T0 @X0 1 e ]
[i _ch11
-> 0 `i
]
[v _ch12 `i ~T0 @X0 1 e ]
[i _ch12
-> 0 `i
]
[v _ch13 `i ~T0 @X0 1 e ]
[i _ch13
-> 0 `i
]
[v _ch14 `i ~T0 @X0 1 e ]
[i _ch14
-> 0 `i
]
[v _ch15 `i ~T0 @X0 1 e ]
[i _ch15
-> 0 `i
]
[v _ch16 `i ~T0 @X0 1 e ]
[i _ch16
-> 0 `i
]
[; ;30_channel_RIMS_4byte.c: 72: int ch1=0,ch2=0,ch3=0,ch4=0,ch5=0,ch6=0,ch7=0,ch8=0,ch9=0,ch10=0,ch11=0,ch12=0,ch13=0,ch14=0,ch15=0,ch16=0;
"73
[v _data `uc ~T0 @X0 -> 32 `i e ]
[i _data
:U ..
-> -> 0 `i `uc
..
]
[; ;30_channel_RIMS_4byte.c: 73: unsigned char data[32]={0};
"75
[v _dat `ui ~T0 @X0 1 e ]
[i _dat
-> -> 0 `i `ui
]
[; ;30_channel_RIMS_4byte.c: 75: unsigned int dat=0;
"76
[v _dat1 `ui ~T0 @X0 1 e ]
[i _dat1
-> -> 0 `i `ui
]
[; ;30_channel_RIMS_4byte.c: 76: unsigned int dat1=0;
"77
[v _dat2 `ui ~T0 @X0 1 e ]
[i _dat2
-> -> 0 `i `ui
]
[; ;30_channel_RIMS_4byte.c: 77: unsigned int dat2=0;
"78
[v _dat3 `ui ~T0 @X0 1 e ]
[i _dat3
-> -> 0 `i `ui
]
[; ;30_channel_RIMS_4byte.c: 78: unsigned int dat3=0;
[; ;30_channel_RIMS_4byte.c: 80: void Transmit(unsigned char);
[; ;30_channel_RIMS_4byte.c: 81: void Init_Serial();
"83
[v _delay `(v ~T0 @X0 1 ef ]
"84
{
[; ;30_channel_RIMS_4byte.c: 83: void delay()
[; ;30_channel_RIMS_4byte.c: 84: {
[e :U _delay ]
[f ]
[; ;30_channel_RIMS_4byte.c: 85: for(i=0;i<500;i++);
"85
{
[e = _i -> 0 `i ]
[e $ < _i -> 500 `i 292  ]
[e $U 293  ]
[e :U 292 ]
[e ++ _i -> 1 `i ]
[e $ < _i -> 500 `i 292  ]
[e :U 293 ]
}
[; ;30_channel_RIMS_4byte.c: 87: }
"87
[e :UE 291 ]
}
[v F2657 `(v ~T0 @X0 1 tf ]
"89
[v _isr `IF2657 ~T0 @X0 1 e ]
"90
{
[; ;30_channel_RIMS_4byte.c: 89: void interrupt isr()
[; ;30_channel_RIMS_4byte.c: 90: {
[e :U _isr ]
[f ]
[; ;30_channel_RIMS_4byte.c: 91: if(TMR0IF)
"91
[e $ ! _TMR0IF 296  ]
[; ;30_channel_RIMS_4byte.c: 92: {
"92
{
[; ;30_channel_RIMS_4byte.c: 93: TMR0ON=0;
"93
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 95: VAL=VAL+1;
"95
[e = _VAL + _VAL -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 96: if(VAL==2)
"96
[e $ ! == _VAL -> 2 `i 297  ]
[; ;30_channel_RIMS_4byte.c: 97: {
"97
{
[; ;30_channel_RIMS_4byte.c: 98: PORTDbits.RD1=~PORTDbits.RD1;
"98
[e = . . _PORTDbits 0 1 -> ~ -> . . _PORTDbits 0 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 99: if(COUNT==0)
"99
[e $ ! == _COUNT -> 0 `i 298  ]
[; ;30_channel_RIMS_4byte.c: 100: {
"100
{
[; ;30_channel_RIMS_4byte.c: 101: ch1=0;
"101
[e = _ch1 -> 0 `i ]
"102
}
[e :U 298 ]
[; ;30_channel_RIMS_4byte.c: 102: }
[; ;30_channel_RIMS_4byte.c: 103: if(COUNT==1)
"103
[e $ ! == _COUNT -> 1 `i 299  ]
[; ;30_channel_RIMS_4byte.c: 104: {
"104
{
[; ;30_channel_RIMS_4byte.c: 105: ch2=0;
"105
[e = _ch2 -> 0 `i ]
"106
}
[e :U 299 ]
[; ;30_channel_RIMS_4byte.c: 106: }
[; ;30_channel_RIMS_4byte.c: 107: if(COUNT==2)
"107
[e $ ! == _COUNT -> 2 `i 300  ]
[; ;30_channel_RIMS_4byte.c: 108: {
"108
{
[; ;30_channel_RIMS_4byte.c: 109: ch3=0;
"109
[e = _ch3 -> 0 `i ]
"110
}
[e :U 300 ]
[; ;30_channel_RIMS_4byte.c: 110: }
[; ;30_channel_RIMS_4byte.c: 111: if(COUNT==3)
"111
[e $ ! == _COUNT -> 3 `i 301  ]
[; ;30_channel_RIMS_4byte.c: 112: {
"112
{
[; ;30_channel_RIMS_4byte.c: 113: ch4=0;
"113
[e = _ch4 -> 0 `i ]
"114
}
[e :U 301 ]
[; ;30_channel_RIMS_4byte.c: 114: }
[; ;30_channel_RIMS_4byte.c: 115: if(COUNT==4)
"115
[e $ ! == _COUNT -> 4 `i 302  ]
[; ;30_channel_RIMS_4byte.c: 116: {
"116
{
[; ;30_channel_RIMS_4byte.c: 117: ch5=0;
"117
[e = _ch5 -> 0 `i ]
"118
}
[e :U 302 ]
[; ;30_channel_RIMS_4byte.c: 118: }
[; ;30_channel_RIMS_4byte.c: 119: if(COUNT==5)
"119
[e $ ! == _COUNT -> 5 `i 303  ]
[; ;30_channel_RIMS_4byte.c: 120: {
"120
{
[; ;30_channel_RIMS_4byte.c: 121: ch6=0;
"121
[e = _ch6 -> 0 `i ]
"122
}
[e :U 303 ]
[; ;30_channel_RIMS_4byte.c: 122: }
[; ;30_channel_RIMS_4byte.c: 123: if(COUNT==6)
"123
[e $ ! == _COUNT -> 6 `i 304  ]
[; ;30_channel_RIMS_4byte.c: 124: {
"124
{
[; ;30_channel_RIMS_4byte.c: 125: ch7=0;
"125
[e = _ch7 -> 0 `i ]
"126
}
[e :U 304 ]
[; ;30_channel_RIMS_4byte.c: 126: }
[; ;30_channel_RIMS_4byte.c: 127: if(COUNT==7)
"127
[e $ ! == _COUNT -> 7 `i 305  ]
[; ;30_channel_RIMS_4byte.c: 128: {
"128
{
[; ;30_channel_RIMS_4byte.c: 129: ch8=0;
"129
[e = _ch8 -> 0 `i ]
"130
}
[e :U 305 ]
[; ;30_channel_RIMS_4byte.c: 130: }
[; ;30_channel_RIMS_4byte.c: 131: if(COUNT==8)
"131
[e $ ! == _COUNT -> 8 `i 306  ]
[; ;30_channel_RIMS_4byte.c: 132: {
"132
{
[; ;30_channel_RIMS_4byte.c: 133: ch9=0;
"133
[e = _ch9 -> 0 `i ]
"134
}
[e :U 306 ]
[; ;30_channel_RIMS_4byte.c: 134: }
[; ;30_channel_RIMS_4byte.c: 135: if(COUNT==9)
"135
[e $ ! == _COUNT -> 9 `i 307  ]
[; ;30_channel_RIMS_4byte.c: 136: {
"136
{
[; ;30_channel_RIMS_4byte.c: 137: ch10=0;
"137
[e = _ch10 -> 0 `i ]
"138
}
[e :U 307 ]
[; ;30_channel_RIMS_4byte.c: 138: }
[; ;30_channel_RIMS_4byte.c: 139: if(COUNT==10)
"139
[e $ ! == _COUNT -> 10 `i 308  ]
[; ;30_channel_RIMS_4byte.c: 140: {
"140
{
[; ;30_channel_RIMS_4byte.c: 141: ch11=0;
"141
[e = _ch11 -> 0 `i ]
"142
}
[e :U 308 ]
[; ;30_channel_RIMS_4byte.c: 142: }
[; ;30_channel_RIMS_4byte.c: 143: if(COUNT==11)
"143
[e $ ! == _COUNT -> 11 `i 309  ]
[; ;30_channel_RIMS_4byte.c: 144: {
"144
{
[; ;30_channel_RIMS_4byte.c: 145: ch12=0;
"145
[e = _ch12 -> 0 `i ]
"146
}
[e :U 309 ]
[; ;30_channel_RIMS_4byte.c: 146: }
[; ;30_channel_RIMS_4byte.c: 147: if(COUNT==12)
"147
[e $ ! == _COUNT -> 12 `i 310  ]
[; ;30_channel_RIMS_4byte.c: 148: {
"148
{
[; ;30_channel_RIMS_4byte.c: 149: ch13=0;
"149
[e = _ch13 -> 0 `i ]
"150
}
[e :U 310 ]
[; ;30_channel_RIMS_4byte.c: 150: }
[; ;30_channel_RIMS_4byte.c: 151: if(COUNT==13)
"151
[e $ ! == _COUNT -> 13 `i 311  ]
[; ;30_channel_RIMS_4byte.c: 152: {
"152
{
[; ;30_channel_RIMS_4byte.c: 153: ch14=0;
"153
[e = _ch14 -> 0 `i ]
"154
}
[e :U 311 ]
[; ;30_channel_RIMS_4byte.c: 154: }
[; ;30_channel_RIMS_4byte.c: 155: if(COUNT==14)
"155
[e $ ! == _COUNT -> 14 `i 312  ]
[; ;30_channel_RIMS_4byte.c: 156: {
"156
{
[; ;30_channel_RIMS_4byte.c: 157: ch15=0;
"157
[e = _ch15 -> 0 `i ]
"158
}
[e :U 312 ]
[; ;30_channel_RIMS_4byte.c: 158: }
[; ;30_channel_RIMS_4byte.c: 159: if(COUNT==15)
"159
[e $ ! == _COUNT -> 15 `i 313  ]
[; ;30_channel_RIMS_4byte.c: 160: {
"160
{
[; ;30_channel_RIMS_4byte.c: 161: ch16=0;
"161
[e = _ch16 -> 0 `i ]
"162
}
[e :U 313 ]
[; ;30_channel_RIMS_4byte.c: 162: }
[; ;30_channel_RIMS_4byte.c: 164: if(COUNT<=7)
"164
[e $ ! <= _COUNT -> 7 `i 314  ]
[; ;30_channel_RIMS_4byte.c: 165: {
"165
{
[; ;30_channel_RIMS_4byte.c: 166: dat=(dat|(0<<COUNT));
"166
[e = _dat | _dat -> << -> 0 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 167: COUNT=COUNT+1;
"167
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 168: PORTA=COUNT;
"168
[e = _PORTA -> _COUNT `uc ]
[; ;30_channel_RIMS_4byte.c: 169: VAL=0;
"169
[e = _VAL -> 0 `i ]
"171
}
[e :U 314 ]
[; ;30_channel_RIMS_4byte.c: 171: }
[; ;30_channel_RIMS_4byte.c: 173: if(COUNT>=8 && COUNT<16)
"173
[e $ ! && >= _COUNT -> 8 `i < _COUNT -> 16 `i 315  ]
[; ;30_channel_RIMS_4byte.c: 174: {
"174
{
[; ;30_channel_RIMS_4byte.c: 175: dat1=(dat1|(0<<(COUNT-8)));
"175
[e = _dat1 | _dat1 -> << -> 0 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 176: COUNT=COUNT+1;
"176
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 177: PORTA=COUNT;
"177
[e = _PORTA -> _COUNT `uc ]
[; ;30_channel_RIMS_4byte.c: 178: VAL=0;
"178
[e = _VAL -> 0 `i ]
"180
}
[e :U 315 ]
[; ;30_channel_RIMS_4byte.c: 180: }
[; ;30_channel_RIMS_4byte.c: 182: if(COUNT==16)
"182
[e $ ! == _COUNT -> 16 `i 316  ]
[; ;30_channel_RIMS_4byte.c: 183: {
"183
{
[; ;30_channel_RIMS_4byte.c: 184: COUNT=0;
"184
[e = _COUNT -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 185: VAL=3;
"185
[e = _VAL -> 3 `i ]
[; ;30_channel_RIMS_4byte.c: 186: PORTBbits.RB3=1;
"186
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 187: INT0IE=0;
"187
[e = _INT0IE -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 188: INT1IE=1;
"188
[e = _INT1IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 189: PORTBbits.RB2=0;
"189
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 190: TMR0ON=1;
"190
[e = _TMR0ON -> -> 1 `i `b ]
"191
}
[e :U 316 ]
"192
}
[e :U 297 ]
[; ;30_channel_RIMS_4byte.c: 191: }
[; ;30_channel_RIMS_4byte.c: 192: }
[; ;30_channel_RIMS_4byte.c: 195: TMR0L=0x00;
"195
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 196: TMR0H=0x00;
"196
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 197: TMR0IF=0;
"197
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 198: if(VAL>=0&&VAL<2)
"198
[e $ ! && >= _VAL -> 0 `i < _VAL -> 2 `i 317  ]
[; ;30_channel_RIMS_4byte.c: 199: {
"199
{
[; ;30_channel_RIMS_4byte.c: 200: TMR0ON=1;
"200
[e = _TMR0ON -> -> 1 `i `b ]
"201
}
[e :U 317 ]
"202
}
[e :U 296 ]
[; ;30_channel_RIMS_4byte.c: 201: }
[; ;30_channel_RIMS_4byte.c: 202: }
[; ;30_channel_RIMS_4byte.c: 205: if(TMR1IF)
"205
[e $ ! _TMR1IF 318  ]
[; ;30_channel_RIMS_4byte.c: 206: {
"206
{
[; ;30_channel_RIMS_4byte.c: 207: TMR1ON=0;
"207
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 208: TMR1L=0x00;
"208
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 209: TMR1H=0x00;
"209
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 210: PORTDbits.RD2=~PORTDbits.RD2;
"210
[e = . . _PORTDbits 0 2 -> ~ -> . . _PORTDbits 0 2 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 211: VAL1=VAL1+1;
"211
[e = _VAL1 + _VAL1 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 213: if(VAL1==2)
"213
[e $ ! == _VAL1 -> 2 `i 319  ]
[; ;30_channel_RIMS_4byte.c: 214: {
"214
{
[; ;30_channel_RIMS_4byte.c: 215: PORTDbits.RD3=~PORTDbits.RD3;
"215
[e = . . _PORTDbits 0 3 -> ~ -> . . _PORTDbits 0 3 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 216: if(COUNT==0)
"216
[e $ ! == _COUNT -> 0 `i 320  ]
[; ;30_channel_RIMS_4byte.c: 217: {
"217
{
[; ;30_channel_RIMS_4byte.c: 218: ch1=0;
"218
[e = _ch1 -> 0 `i ]
"219
}
[e :U 320 ]
[; ;30_channel_RIMS_4byte.c: 219: }
[; ;30_channel_RIMS_4byte.c: 220: if(COUNT==1)
"220
[e $ ! == _COUNT -> 1 `i 321  ]
[; ;30_channel_RIMS_4byte.c: 221: {
"221
{
[; ;30_channel_RIMS_4byte.c: 222: ch2=0;
"222
[e = _ch2 -> 0 `i ]
"223
}
[e :U 321 ]
[; ;30_channel_RIMS_4byte.c: 223: }
[; ;30_channel_RIMS_4byte.c: 224: if(COUNT==2)
"224
[e $ ! == _COUNT -> 2 `i 322  ]
[; ;30_channel_RIMS_4byte.c: 225: {
"225
{
[; ;30_channel_RIMS_4byte.c: 226: ch3=0;
"226
[e = _ch3 -> 0 `i ]
"227
}
[e :U 322 ]
[; ;30_channel_RIMS_4byte.c: 227: }
[; ;30_channel_RIMS_4byte.c: 228: if(COUNT==3)
"228
[e $ ! == _COUNT -> 3 `i 323  ]
[; ;30_channel_RIMS_4byte.c: 229: {
"229
{
[; ;30_channel_RIMS_4byte.c: 230: ch4=0;
"230
[e = _ch4 -> 0 `i ]
"231
}
[e :U 323 ]
[; ;30_channel_RIMS_4byte.c: 231: }
[; ;30_channel_RIMS_4byte.c: 232: if(COUNT==4)
"232
[e $ ! == _COUNT -> 4 `i 324  ]
[; ;30_channel_RIMS_4byte.c: 233: {
"233
{
[; ;30_channel_RIMS_4byte.c: 234: ch5=0;
"234
[e = _ch5 -> 0 `i ]
"235
}
[e :U 324 ]
[; ;30_channel_RIMS_4byte.c: 235: }
[; ;30_channel_RIMS_4byte.c: 236: if(COUNT==5)
"236
[e $ ! == _COUNT -> 5 `i 325  ]
[; ;30_channel_RIMS_4byte.c: 237: {
"237
{
[; ;30_channel_RIMS_4byte.c: 238: ch6=0;
"238
[e = _ch6 -> 0 `i ]
"239
}
[e :U 325 ]
[; ;30_channel_RIMS_4byte.c: 239: }
[; ;30_channel_RIMS_4byte.c: 240: if(COUNT==6)
"240
[e $ ! == _COUNT -> 6 `i 326  ]
[; ;30_channel_RIMS_4byte.c: 241: {
"241
{
[; ;30_channel_RIMS_4byte.c: 242: ch7=0;
"242
[e = _ch7 -> 0 `i ]
"243
}
[e :U 326 ]
[; ;30_channel_RIMS_4byte.c: 243: }
[; ;30_channel_RIMS_4byte.c: 244: if(COUNT==7)
"244
[e $ ! == _COUNT -> 7 `i 327  ]
[; ;30_channel_RIMS_4byte.c: 245: {
"245
{
[; ;30_channel_RIMS_4byte.c: 246: ch8=0;
"246
[e = _ch8 -> 0 `i ]
"247
}
[e :U 327 ]
[; ;30_channel_RIMS_4byte.c: 247: }
[; ;30_channel_RIMS_4byte.c: 248: if(COUNT==8)
"248
[e $ ! == _COUNT -> 8 `i 328  ]
[; ;30_channel_RIMS_4byte.c: 249: {
"249
{
[; ;30_channel_RIMS_4byte.c: 250: ch9=0;
"250
[e = _ch9 -> 0 `i ]
"251
}
[e :U 328 ]
[; ;30_channel_RIMS_4byte.c: 251: }
[; ;30_channel_RIMS_4byte.c: 252: if(COUNT==9)
"252
[e $ ! == _COUNT -> 9 `i 329  ]
[; ;30_channel_RIMS_4byte.c: 253: {
"253
{
[; ;30_channel_RIMS_4byte.c: 254: ch10=0;
"254
[e = _ch10 -> 0 `i ]
"255
}
[e :U 329 ]
[; ;30_channel_RIMS_4byte.c: 255: }
[; ;30_channel_RIMS_4byte.c: 256: if(COUNT==10)
"256
[e $ ! == _COUNT -> 10 `i 330  ]
[; ;30_channel_RIMS_4byte.c: 257: {
"257
{
[; ;30_channel_RIMS_4byte.c: 258: ch11=0;
"258
[e = _ch11 -> 0 `i ]
"259
}
[e :U 330 ]
[; ;30_channel_RIMS_4byte.c: 259: }
[; ;30_channel_RIMS_4byte.c: 260: if(COUNT==11)
"260
[e $ ! == _COUNT -> 11 `i 331  ]
[; ;30_channel_RIMS_4byte.c: 261: {
"261
{
[; ;30_channel_RIMS_4byte.c: 262: ch12=0;
"262
[e = _ch12 -> 0 `i ]
"263
}
[e :U 331 ]
[; ;30_channel_RIMS_4byte.c: 263: }
[; ;30_channel_RIMS_4byte.c: 264: if(COUNT==12)
"264
[e $ ! == _COUNT -> 12 `i 332  ]
[; ;30_channel_RIMS_4byte.c: 265: {
"265
{
[; ;30_channel_RIMS_4byte.c: 266: ch13=0;
"266
[e = _ch13 -> 0 `i ]
"267
}
[e :U 332 ]
[; ;30_channel_RIMS_4byte.c: 267: }
[; ;30_channel_RIMS_4byte.c: 268: if(COUNT==13)
"268
[e $ ! == _COUNT -> 13 `i 333  ]
[; ;30_channel_RIMS_4byte.c: 269: {
"269
{
[; ;30_channel_RIMS_4byte.c: 270: ch14=0;
"270
[e = _ch14 -> 0 `i ]
"271
}
[e :U 333 ]
[; ;30_channel_RIMS_4byte.c: 271: }
[; ;30_channel_RIMS_4byte.c: 272: if(COUNT==14)
"272
[e $ ! == _COUNT -> 14 `i 334  ]
[; ;30_channel_RIMS_4byte.c: 273: {
"273
{
[; ;30_channel_RIMS_4byte.c: 274: ch15=0;
"274
[e = _ch15 -> 0 `i ]
"275
}
[e :U 334 ]
[; ;30_channel_RIMS_4byte.c: 275: }
[; ;30_channel_RIMS_4byte.c: 276: if(COUNT==15)
"276
[e $ ! == _COUNT -> 15 `i 335  ]
[; ;30_channel_RIMS_4byte.c: 277: {
"277
{
[; ;30_channel_RIMS_4byte.c: 278: ch16=0;
"278
[e = _ch16 -> 0 `i ]
"279
}
[e :U 335 ]
[; ;30_channel_RIMS_4byte.c: 279: }
[; ;30_channel_RIMS_4byte.c: 283: if(COUNT<=7)
"283
[e $ ! <= _COUNT -> 7 `i 336  ]
[; ;30_channel_RIMS_4byte.c: 284: {
"284
{
[; ;30_channel_RIMS_4byte.c: 285: dat2=(dat2|(0<<COUNT));
"285
[e = _dat2 | _dat2 -> << -> 0 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 286: COUNT=COUNT+1;
"286
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 287: PORTB=COUNT<<4;
"287
[e = _PORTB -> << _COUNT -> 4 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 288: VAL1=0;
"288
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 289: ch1,ch2,ch3,ch4,ch5,ch6,ch7,ch8=0;
"289
[e ; ; ; ; ; ; ; _ch1 _ch2 _ch3 _ch4 _ch5 _ch6 _ch7 = _ch8 -> 0 `i ]
"290
}
[e :U 336 ]
[; ;30_channel_RIMS_4byte.c: 290: }
[; ;30_channel_RIMS_4byte.c: 291: if(COUNT>=8 && COUNT<16)
"291
[e $ ! && >= _COUNT -> 8 `i < _COUNT -> 16 `i 337  ]
[; ;30_channel_RIMS_4byte.c: 292: {
"292
{
[; ;30_channel_RIMS_4byte.c: 293: dat3=(dat3|(0<<(COUNT-8)));
"293
[e = _dat3 | _dat3 -> << -> 0 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 294: COUNT=COUNT+1;
"294
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 295: PORTB=COUNT<<4;
"295
[e = _PORTB -> << _COUNT -> 4 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 296: VAL1=0;
"296
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 297: ch9,ch10,ch11,ch12,ch13,ch14,ch15,ch16=0;
"297
[e ; ; ; ; ; ; ; _ch9 _ch10 _ch11 _ch12 _ch13 _ch14 _ch15 = _ch16 -> 0 `i ]
"298
}
[e :U 337 ]
[; ;30_channel_RIMS_4byte.c: 298: }
[; ;30_channel_RIMS_4byte.c: 299: if(COUNT==16)
"299
[e $ ! == _COUNT -> 16 `i 338  ]
[; ;30_channel_RIMS_4byte.c: 300: {
"300
{
[; ;30_channel_RIMS_4byte.c: 302: Transmit(dat);
"302
[e ( _Transmit (1 -> _dat `uc ]
[; ;30_channel_RIMS_4byte.c: 303: Transmit(dat1);
"303
[e ( _Transmit (1 -> _dat1 `uc ]
[; ;30_channel_RIMS_4byte.c: 304: Transmit(dat2);
"304
[e ( _Transmit (1 -> _dat2 `uc ]
[; ;30_channel_RIMS_4byte.c: 305: Transmit(dat3);
"305
[e ( _Transmit (1 -> _dat3 `uc ]
[; ;30_channel_RIMS_4byte.c: 307: COUNT=0;
"307
[e = _COUNT -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 308: PORTBbits.RB3=0;
"308
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 310: INT0IE=1;
"310
[e = _INT0IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 311: INT1IE=0;
"311
[e = _INT1IE -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 312: TMR1L=0x00;
"312
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 313: TMR1H=0x00;
"313
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 314: PORTBbits.RB2=1;
"314
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 316: VAL1=3;
"316
[e = _VAL1 -> 3 `i ]
"319
}
[e :U 338 ]
"321
}
[e :U 319 ]
[; ;30_channel_RIMS_4byte.c: 319: }
[; ;30_channel_RIMS_4byte.c: 321: }
[; ;30_channel_RIMS_4byte.c: 322: TMR1IF=0;
"322
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 323: if(VAL1>=0&&VAL1<2)
"323
[e $ ! && >= _VAL1 -> 0 `i < _VAL1 -> 2 `i 339  ]
[; ;30_channel_RIMS_4byte.c: 324: {
"324
{
[; ;30_channel_RIMS_4byte.c: 325: TMR1ON=1;
"325
[e = _TMR1ON -> -> 1 `i `b ]
"326
}
[e :U 339 ]
"327
}
[e :U 318 ]
[; ;30_channel_RIMS_4byte.c: 326: }
[; ;30_channel_RIMS_4byte.c: 327: }
[; ;30_channel_RIMS_4byte.c: 330: if(INT0IE && INT0IF)
"330
[e $ ! && _INT0IE _INT0IF 340  ]
[; ;30_channel_RIMS_4byte.c: 331: { PORTDbits.RD6=1;
"331
{
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 332: if(COUNT==0)
"332
[e $ ! == _COUNT -> 0 `i 341  ]
[; ;30_channel_RIMS_4byte.c: 333: {
"333
{
[; ;30_channel_RIMS_4byte.c: 334: TMR0ON=0;
"334
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 335: TMR0IF=0;
"335
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 337: TMR0L=0x00;
"337
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 338: TMR0H=0x00;
"338
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 339: VAL=0;
"339
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 340: TMR0ON=1;
"340
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 341: PORTA=0;
"341
[e = _PORTA -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 342: ch1=ch1+1;
"342
[e = _ch1 + _ch1 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 343: if(ch1==4)
"343
[e $ ! == _ch1 -> 4 `i 342  ]
[; ;30_channel_RIMS_4byte.c: 344: {
"344
{
[; ;30_channel_RIMS_4byte.c: 345: VAL=0;
"345
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 346: TMR0ON=0;
"346
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 347: TMR0IF=0;
"347
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 348: dat=dat|(1<<COUNT);
"348
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 349: COUNT=COUNT+1;
"349
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 350: ch1=0;
"350
[e = _ch1 -> 0 `i ]
"351
}
[e :U 342 ]
[; ;30_channel_RIMS_4byte.c: 351: }
[; ;30_channel_RIMS_4byte.c: 352: INT0IF=0;
"352
[e = _INT0IF -> -> 0 `i `b ]
"353
}
[e :U 341 ]
[; ;30_channel_RIMS_4byte.c: 353: }
[; ;30_channel_RIMS_4byte.c: 354: if(COUNT==1)
"354
[e $ ! == _COUNT -> 1 `i 343  ]
[; ;30_channel_RIMS_4byte.c: 355: {
"355
{
[; ;30_channel_RIMS_4byte.c: 356: TMR0ON=0;
"356
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 357: TMR0IF=0;
"357
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 358: VAL=0;
"358
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 359: TMR0L=0x00;
"359
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 360: TMR0H=0x00;
"360
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 361: TMR0ON=1;
"361
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 362: PORTA=1;
"362
[e = _PORTA -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 363: ch2=ch2+1;
"363
[e = _ch2 + _ch2 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 364: if(ch2==4)
"364
[e $ ! == _ch2 -> 4 `i 344  ]
[; ;30_channel_RIMS_4byte.c: 365: {
"365
{
[; ;30_channel_RIMS_4byte.c: 366: VAL=0;
"366
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 367: TMR0ON=0;
"367
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 368: TMR0IF=0;
"368
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 369: dat=dat|(1<<COUNT);
"369
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 370: COUNT=COUNT+1;
"370
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 371: ch2=0;
"371
[e = _ch2 -> 0 `i ]
"372
}
[e :U 344 ]
[; ;30_channel_RIMS_4byte.c: 372: }
[; ;30_channel_RIMS_4byte.c: 373: INT0IF=0;
"373
[e = _INT0IF -> -> 0 `i `b ]
"374
}
[e :U 343 ]
[; ;30_channel_RIMS_4byte.c: 374: }
[; ;30_channel_RIMS_4byte.c: 375: if(COUNT==2)
"375
[e $ ! == _COUNT -> 2 `i 345  ]
[; ;30_channel_RIMS_4byte.c: 376: {
"376
{
[; ;30_channel_RIMS_4byte.c: 377: TMR0ON=0;
"377
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 378: TMR0IF=0;
"378
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 379: VAL=0;
"379
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 380: TMR0L=0x00;
"380
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 381: TMR0H=0x00;
"381
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 382: TMR0ON=1;
"382
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 383: PORTA=2;
"383
[e = _PORTA -> -> 2 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 384: ch3=ch3+1;
"384
[e = _ch3 + _ch3 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 385: if(ch3==4)
"385
[e $ ! == _ch3 -> 4 `i 346  ]
[; ;30_channel_RIMS_4byte.c: 386: {
"386
{
[; ;30_channel_RIMS_4byte.c: 387: VAL=0;
"387
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 388: TMR0ON=0;
"388
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 389: TMR0IF=0;
"389
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 390: dat=dat|(1<<COUNT);
"390
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 391: COUNT=COUNT+1;
"391
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 392: ch3=0;
"392
[e = _ch3 -> 0 `i ]
"393
}
[e :U 346 ]
[; ;30_channel_RIMS_4byte.c: 393: }
[; ;30_channel_RIMS_4byte.c: 394: INT0IF=0;
"394
[e = _INT0IF -> -> 0 `i `b ]
"395
}
[e :U 345 ]
[; ;30_channel_RIMS_4byte.c: 395: }
[; ;30_channel_RIMS_4byte.c: 396: if(COUNT==3)
"396
[e $ ! == _COUNT -> 3 `i 347  ]
[; ;30_channel_RIMS_4byte.c: 397: {
"397
{
[; ;30_channel_RIMS_4byte.c: 398: TMR0ON=0;
"398
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 399: TMR0IF=0;
"399
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 400: VAL=0;
"400
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 401: TMR0L=0x00;
"401
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 402: TMR0H=0x00;
"402
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 403: TMR0ON=1;
"403
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 405: PORTA=03;
"405
[e = _PORTA -> -> 3 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 406: ch4=ch4+1;
"406
[e = _ch4 + _ch4 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 407: if(ch4==4)
"407
[e $ ! == _ch4 -> 4 `i 348  ]
[; ;30_channel_RIMS_4byte.c: 408: {
"408
{
[; ;30_channel_RIMS_4byte.c: 409: VAL=0;
"409
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 410: TMR0ON=0;
"410
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 411: TMR0IF=0;
"411
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 412: dat=dat|(1<<COUNT);
"412
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 413: COUNT=COUNT+1;
"413
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 414: ch4=0;
"414
[e = _ch4 -> 0 `i ]
"415
}
[e :U 348 ]
[; ;30_channel_RIMS_4byte.c: 415: }
[; ;30_channel_RIMS_4byte.c: 416: INT0IF=0;
"416
[e = _INT0IF -> -> 0 `i `b ]
"417
}
[e :U 347 ]
[; ;30_channel_RIMS_4byte.c: 417: }
[; ;30_channel_RIMS_4byte.c: 418: if(COUNT==4)
"418
[e $ ! == _COUNT -> 4 `i 349  ]
[; ;30_channel_RIMS_4byte.c: 419: {
"419
{
[; ;30_channel_RIMS_4byte.c: 420: TMR0ON=0;
"420
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 421: TMR0IF=0;
"421
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 422: VAL=0;
"422
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 423: TMR0L=0x00;
"423
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 424: TMR0H=0x00;
"424
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 425: TMR0ON=1;
"425
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 427: PORTA=04;
"427
[e = _PORTA -> -> 4 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 428: ch5=ch5+1;
"428
[e = _ch5 + _ch5 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 429: if(ch5==4)
"429
[e $ ! == _ch5 -> 4 `i 350  ]
[; ;30_channel_RIMS_4byte.c: 430: {
"430
{
[; ;30_channel_RIMS_4byte.c: 431: VAL=0;
"431
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 432: TMR0ON=0;
"432
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 433: TMR0IF=0;
"433
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 434: dat=dat|(1<<COUNT);
"434
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 435: COUNT=COUNT+1;
"435
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 436: ch5=0;
"436
[e = _ch5 -> 0 `i ]
"437
}
[e :U 350 ]
[; ;30_channel_RIMS_4byte.c: 437: }
[; ;30_channel_RIMS_4byte.c: 438: INT0IF=0;
"438
[e = _INT0IF -> -> 0 `i `b ]
"439
}
[e :U 349 ]
[; ;30_channel_RIMS_4byte.c: 439: }
[; ;30_channel_RIMS_4byte.c: 440: if(COUNT==5)
"440
[e $ ! == _COUNT -> 5 `i 351  ]
[; ;30_channel_RIMS_4byte.c: 441: {
"441
{
[; ;30_channel_RIMS_4byte.c: 442: TMR0ON=0;
"442
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 443: TMR0IF=0;
"443
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 445: VAL=0;
"445
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 446: TMR0L=0x00;
"446
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 447: TMR0H=0x00;
"447
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 448: TMR0ON=1;
"448
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 449: PORTA=05;
"449
[e = _PORTA -> -> 5 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 450: ch6=ch6+1;
"450
[e = _ch6 + _ch6 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 451: if(ch6==4)
"451
[e $ ! == _ch6 -> 4 `i 352  ]
[; ;30_channel_RIMS_4byte.c: 452: {
"452
{
[; ;30_channel_RIMS_4byte.c: 453: VAL=0;
"453
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 454: TMR0ON=0;
"454
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 455: TMR0IF=0;
"455
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 456: dat=dat|(1<<COUNT);
"456
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 457: COUNT=COUNT+1;
"457
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 458: ch6=0;
"458
[e = _ch6 -> 0 `i ]
"459
}
[e :U 352 ]
[; ;30_channel_RIMS_4byte.c: 459: }
[; ;30_channel_RIMS_4byte.c: 460: INT0IF=0;
"460
[e = _INT0IF -> -> 0 `i `b ]
"461
}
[e :U 351 ]
[; ;30_channel_RIMS_4byte.c: 461: }
[; ;30_channel_RIMS_4byte.c: 462: if(COUNT==6)
"462
[e $ ! == _COUNT -> 6 `i 353  ]
[; ;30_channel_RIMS_4byte.c: 463: {
"463
{
[; ;30_channel_RIMS_4byte.c: 464: TMR0ON=0;
"464
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 465: TMR0IF=0;
"465
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 466: VAL=0;
"466
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 467: TMR0L=0x00;
"467
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 468: TMR0H=0x00;
"468
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 469: TMR0ON=1;
"469
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 471: PORTA=06;
"471
[e = _PORTA -> -> 6 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 472: ch7=ch7+1;
"472
[e = _ch7 + _ch7 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 473: if(ch7==4)
"473
[e $ ! == _ch7 -> 4 `i 354  ]
[; ;30_channel_RIMS_4byte.c: 474: {
"474
{
[; ;30_channel_RIMS_4byte.c: 475: VAL=0;
"475
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 476: TMR0ON=0;
"476
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 477: TMR0IF=0;
"477
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 478: dat=dat|(1<<COUNT);
"478
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 479: COUNT=COUNT+1;
"479
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 480: ch7=0;
"480
[e = _ch7 -> 0 `i ]
"481
}
[e :U 354 ]
[; ;30_channel_RIMS_4byte.c: 481: }
[; ;30_channel_RIMS_4byte.c: 482: INT0IF=0;
"482
[e = _INT0IF -> -> 0 `i `b ]
"483
}
[e :U 353 ]
[; ;30_channel_RIMS_4byte.c: 483: }
[; ;30_channel_RIMS_4byte.c: 484: if(COUNT==7)
"484
[e $ ! == _COUNT -> 7 `i 355  ]
[; ;30_channel_RIMS_4byte.c: 485: {
"485
{
[; ;30_channel_RIMS_4byte.c: 486: TMR0ON=0;
"486
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 487: TMR0IF=0;
"487
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 488: VAL=0;
"488
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 489: TMR0L=0x00;
"489
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 490: TMR0H=0x00;
"490
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 491: TMR0ON=1;
"491
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 493: PORTA=0x07;
"493
[e = _PORTA -> -> 7 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 494: ch8=ch8+1;
"494
[e = _ch8 + _ch8 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 495: if(ch8==4)
"495
[e $ ! == _ch8 -> 4 `i 356  ]
[; ;30_channel_RIMS_4byte.c: 496: {
"496
{
[; ;30_channel_RIMS_4byte.c: 497: VAL=0;
"497
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 498: TMR0ON=0;
"498
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 499: TMR0IF=0;
"499
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 500: dat=dat|(1<<COUNT);
"500
[e = _dat | _dat -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 501: COUNT=COUNT+1;
"501
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 502: ch8=0;
"502
[e = _ch8 -> 0 `i ]
"504
}
[e :U 356 ]
[; ;30_channel_RIMS_4byte.c: 504: }
[; ;30_channel_RIMS_4byte.c: 505: INT0IF=0;
"505
[e = _INT0IF -> -> 0 `i `b ]
"506
}
[e :U 355 ]
[; ;30_channel_RIMS_4byte.c: 506: }
[; ;30_channel_RIMS_4byte.c: 508: if(COUNT==8)
"508
[e $ ! == _COUNT -> 8 `i 357  ]
[; ;30_channel_RIMS_4byte.c: 509: {
"509
{
[; ;30_channel_RIMS_4byte.c: 510: TMR0ON=0;
"510
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 511: TMR0IF=0;
"511
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 512: PORTA=0x08;
"512
[e = _PORTA -> -> 8 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 513: VAL=0;
"513
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 514: TMR0L=0x00;
"514
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 515: TMR0H=0x00;
"515
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 516: TMR0ON=1;
"516
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 517: ch9=ch9+1;
"517
[e = _ch9 + _ch9 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 518: if(ch9==4)
"518
[e $ ! == _ch9 -> 4 `i 358  ]
[; ;30_channel_RIMS_4byte.c: 519: {
"519
{
[; ;30_channel_RIMS_4byte.c: 520: VAL=0;
"520
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 521: TMR0ON=0;
"521
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 522: TMR0IF=0;
"522
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 523: dat1=(dat1|(1<<(COUNT-8)));
"523
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 524: COUNT=COUNT+1;
"524
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 525: ch9=0;
"525
[e = _ch9 -> 0 `i ]
"526
}
[e :U 358 ]
[; ;30_channel_RIMS_4byte.c: 526: }
[; ;30_channel_RIMS_4byte.c: 527: INT0IF=0;
"527
[e = _INT0IF -> -> 0 `i `b ]
"528
}
[e :U 357 ]
[; ;30_channel_RIMS_4byte.c: 528: }
[; ;30_channel_RIMS_4byte.c: 530: if(COUNT==9)
"530
[e $ ! == _COUNT -> 9 `i 359  ]
[; ;30_channel_RIMS_4byte.c: 531: {
"531
{
[; ;30_channel_RIMS_4byte.c: 532: TMR0ON=0;
"532
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 533: TMR0IF=0;
"533
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 534: VAL=0;
"534
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 535: TMR0L=0x00;
"535
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 536: TMR0H=0x00;
"536
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 537: TMR0ON=1;
"537
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 539: PORTA=0b00001001;
"539
[e = _PORTA -> -> 9 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 540: ch10=ch10+1;
"540
[e = _ch10 + _ch10 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 541: if(ch10==4)
"541
[e $ ! == _ch10 -> 4 `i 360  ]
[; ;30_channel_RIMS_4byte.c: 542: {
"542
{
[; ;30_channel_RIMS_4byte.c: 543: VAL=0;
"543
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 544: TMR0ON=0;
"544
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 545: TMR0IF=0;
"545
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 546: dat1=(dat1|(1<<(COUNT-8)));
"546
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 547: COUNT=COUNT+1;
"547
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 548: ch10=0;
"548
[e = _ch10 -> 0 `i ]
"550
}
[e :U 360 ]
[; ;30_channel_RIMS_4byte.c: 550: }
[; ;30_channel_RIMS_4byte.c: 551: INT0IF=0;
"551
[e = _INT0IF -> -> 0 `i `b ]
"552
}
[e :U 359 ]
[; ;30_channel_RIMS_4byte.c: 552: }
[; ;30_channel_RIMS_4byte.c: 553: if(COUNT==10)
"553
[e $ ! == _COUNT -> 10 `i 361  ]
[; ;30_channel_RIMS_4byte.c: 554: {
"554
{
[; ;30_channel_RIMS_4byte.c: 555: TMR0ON=0;
"555
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 556: TMR0IF=0;
"556
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 557: VAL=0;
"557
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 558: TMR0L=0x00;
"558
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 559: TMR0H=0x00;
"559
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 560: TMR0ON=1;
"560
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 562: PORTA=0b00001010;
"562
[e = _PORTA -> -> 10 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 563: ch11=ch11+1;
"563
[e = _ch11 + _ch11 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 564: if(ch11==4)
"564
[e $ ! == _ch11 -> 4 `i 362  ]
[; ;30_channel_RIMS_4byte.c: 565: {
"565
{
[; ;30_channel_RIMS_4byte.c: 566: VAL=0;
"566
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 567: TMR0ON=0;
"567
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 568: TMR0IF=0;
"568
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 569: dat1=(dat1|(1<<(COUNT-8)));
"569
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 570: COUNT=COUNT+1;
"570
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 571: ch11=0;
"571
[e = _ch11 -> 0 `i ]
"573
}
[e :U 362 ]
[; ;30_channel_RIMS_4byte.c: 573: }
[; ;30_channel_RIMS_4byte.c: 574: INT0IF=0;
"574
[e = _INT0IF -> -> 0 `i `b ]
"575
}
[e :U 361 ]
[; ;30_channel_RIMS_4byte.c: 575: }
[; ;30_channel_RIMS_4byte.c: 576: if(COUNT==11)
"576
[e $ ! == _COUNT -> 11 `i 363  ]
[; ;30_channel_RIMS_4byte.c: 577: {
"577
{
[; ;30_channel_RIMS_4byte.c: 578: TMR0ON=0;
"578
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 579: TMR0IF=0;
"579
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 580: VAL=0;
"580
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 581: TMR0L=0x00;
"581
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 582: TMR0H=0x00;
"582
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 583: TMR0ON=1;
"583
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 585: PORTA=0b00001011;
"585
[e = _PORTA -> -> 11 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 586: ch12=ch12+1;
"586
[e = _ch12 + _ch12 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 587: if(ch12==4)
"587
[e $ ! == _ch12 -> 4 `i 364  ]
[; ;30_channel_RIMS_4byte.c: 588: {
"588
{
[; ;30_channel_RIMS_4byte.c: 589: VAL=0;
"589
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 590: TMR0ON=0;
"590
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 591: TMR0IF=0;
"591
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 592: dat1=(dat1|(1<<(COUNT-8)));
"592
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 593: COUNT=COUNT+1;
"593
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 594: ch12=0;
"594
[e = _ch12 -> 0 `i ]
"596
}
[e :U 364 ]
[; ;30_channel_RIMS_4byte.c: 596: }
[; ;30_channel_RIMS_4byte.c: 597: INT0IF=0;
"597
[e = _INT0IF -> -> 0 `i `b ]
"598
}
[e :U 363 ]
[; ;30_channel_RIMS_4byte.c: 598: }
[; ;30_channel_RIMS_4byte.c: 599: if(COUNT==12)
"599
[e $ ! == _COUNT -> 12 `i 365  ]
[; ;30_channel_RIMS_4byte.c: 600: {
"600
{
[; ;30_channel_RIMS_4byte.c: 601: TMR0ON=0;
"601
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 602: TMR0IF=0;
"602
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 603: VAL=0;
"603
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 604: TMR0L=0x00;
"604
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 605: TMR0H=0x00;
"605
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 606: TMR0ON=1;
"606
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 608: PORTA=0b00001100;
"608
[e = _PORTA -> -> 12 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 609: ch13=ch13+1;
"609
[e = _ch13 + _ch13 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 610: if(ch13==4)
"610
[e $ ! == _ch13 -> 4 `i 366  ]
[; ;30_channel_RIMS_4byte.c: 611: {
"611
{
[; ;30_channel_RIMS_4byte.c: 612: VAL=0;
"612
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 613: TMR0ON=0;
"613
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 614: TMR0IF=0;
"614
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 615: dat1=(dat1|(1<<(COUNT-8)));
"615
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 616: COUNT=COUNT+1;
"616
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 617: ch13=0;
"617
[e = _ch13 -> 0 `i ]
"619
}
[e :U 366 ]
[; ;30_channel_RIMS_4byte.c: 619: }
[; ;30_channel_RIMS_4byte.c: 620: INT0IF=0;
"620
[e = _INT0IF -> -> 0 `i `b ]
"621
}
[e :U 365 ]
[; ;30_channel_RIMS_4byte.c: 621: }
[; ;30_channel_RIMS_4byte.c: 622: if(COUNT==13)
"622
[e $ ! == _COUNT -> 13 `i 367  ]
[; ;30_channel_RIMS_4byte.c: 623: {
"623
{
[; ;30_channel_RIMS_4byte.c: 624: TMR0ON=0;
"624
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 625: TMR0IF=0;
"625
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 626: VAL=0;
"626
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 627: TMR0L=0x00;
"627
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 628: TMR0H=0x00;
"628
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 629: TMR0ON=1;
"629
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 631: PORTA=0b00001101;
"631
[e = _PORTA -> -> 13 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 632: ch14=ch14+1;
"632
[e = _ch14 + _ch14 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 633: if(ch14==4)
"633
[e $ ! == _ch14 -> 4 `i 368  ]
[; ;30_channel_RIMS_4byte.c: 634: {
"634
{
[; ;30_channel_RIMS_4byte.c: 635: VAL=0;
"635
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 636: TMR0ON=0;
"636
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 637: TMR0IF=0;
"637
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 638: dat1=(dat1|(1<<(COUNT-8)));
"638
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 639: COUNT=COUNT+1;
"639
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 640: ch14=0;
"640
[e = _ch14 -> 0 `i ]
"642
}
[e :U 368 ]
[; ;30_channel_RIMS_4byte.c: 642: }
[; ;30_channel_RIMS_4byte.c: 643: INT0IF=0;
"643
[e = _INT0IF -> -> 0 `i `b ]
"644
}
[e :U 367 ]
[; ;30_channel_RIMS_4byte.c: 644: }
[; ;30_channel_RIMS_4byte.c: 645: if(COUNT==14)
"645
[e $ ! == _COUNT -> 14 `i 369  ]
[; ;30_channel_RIMS_4byte.c: 646: {
"646
{
[; ;30_channel_RIMS_4byte.c: 647: TMR0ON=0;
"647
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 648: TMR0IF=0;
"648
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 649: VAL=0;
"649
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 650: TMR0L=0x00;
"650
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 651: TMR0H=0x00;
"651
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 652: TMR0ON=1;
"652
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 654: PORTA=0b00001110;
"654
[e = _PORTA -> -> 14 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 655: ch15=ch15+1;
"655
[e = _ch15 + _ch15 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 656: if(ch15==4)
"656
[e $ ! == _ch15 -> 4 `i 370  ]
[; ;30_channel_RIMS_4byte.c: 657: {
"657
{
[; ;30_channel_RIMS_4byte.c: 658: VAL=0;
"658
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 659: TMR0ON=0;
"659
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 660: TMR0IF=0;
"660
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 661: dat1=(dat1|(1<<(COUNT-8)));
"661
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 662: COUNT=COUNT+1;
"662
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 663: ch15=0;
"663
[e = _ch15 -> 0 `i ]
"665
}
[e :U 370 ]
[; ;30_channel_RIMS_4byte.c: 665: }
[; ;30_channel_RIMS_4byte.c: 666: INT0IF=0;
"666
[e = _INT0IF -> -> 0 `i `b ]
"667
}
[e :U 369 ]
[; ;30_channel_RIMS_4byte.c: 667: }
[; ;30_channel_RIMS_4byte.c: 668: if(COUNT==15)
"668
[e $ ! == _COUNT -> 15 `i 371  ]
[; ;30_channel_RIMS_4byte.c: 669: {
"669
{
[; ;30_channel_RIMS_4byte.c: 670: TMR0ON=0;
"670
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 671: TMR0IF=0;
"671
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 672: VAL=0;
"672
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 673: TMR0L=0x00;
"673
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 674: TMR0H=0x00;
"674
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 675: TMR0ON=1;
"675
[e = _TMR0ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 677: PORTA=0b00001111;;
"677
[e = _PORTA -> -> 15 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 678: ch16=ch16+1;
"678
[e = _ch16 + _ch16 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 679: if(ch16==4)
"679
[e $ ! == _ch16 -> 4 `i 372  ]
[; ;30_channel_RIMS_4byte.c: 680: {
"680
{
[; ;30_channel_RIMS_4byte.c: 681: VAL=0;
"681
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 682: TMR0ON=0;
"682
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 683: TMR0IF=0;
"683
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 684: dat1=(dat1|(1<<(COUNT-8)));
"684
[e = _dat1 | _dat1 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 685: COUNT=COUNT+1;
"685
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 686: ch16=0;
"686
[e = _ch16 -> 0 `i ]
"687
}
[e :U 372 ]
[; ;30_channel_RIMS_4byte.c: 687: }
[; ;30_channel_RIMS_4byte.c: 688: INT0IF=0;
"688
[e = _INT0IF -> -> 0 `i `b ]
"690
}
[e :U 371 ]
[; ;30_channel_RIMS_4byte.c: 690: }
[; ;30_channel_RIMS_4byte.c: 692: if(COUNT==16)
"692
[e $ ! == _COUNT -> 16 `i 373  ]
[; ;30_channel_RIMS_4byte.c: 693: {
"693
{
[; ;30_channel_RIMS_4byte.c: 694: TMR0ON=0;
"694
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 695: TMR0IF=0;
"695
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 696: INT0IF=0;
"696
[e = _INT0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 697: TMR0L=0x00;
"697
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 698: TMR0H=0x00;
"698
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 699: COUNT=0;
"699
[e = _COUNT -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 700: VAL=0;
"700
[e = _VAL -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 701: PORTD=0;
"701
[e = _PORTD -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 703: PORTEbits.RE1=0;
"703
[e = . . _PORTEbits 0 1 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 704: PORTEbits.RE2=0;
"704
[e = . . _PORTEbits 0 2 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 706: PORTBbits.RB3=1;
"706
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 708: INT0IE=0;
"708
[e = _INT0IE -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 709: INT1IE=1;
"709
[e = _INT1IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 710: PORTBbits.RB2=0;
"710
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
"712
}
[e :U 373 ]
"713
}
[e :U 340 ]
[; ;30_channel_RIMS_4byte.c: 712: }
[; ;30_channel_RIMS_4byte.c: 713: }
[; ;30_channel_RIMS_4byte.c: 716: if(INT1IE && INT1IF)
"716
[e $ ! && _INT1IE _INT1IF 374  ]
[; ;30_channel_RIMS_4byte.c: 717: { PORTDbits.RD6=1;
"717
{
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 718: if(COUNT==0)
"718
[e $ ! == _COUNT -> 0 `i 375  ]
[; ;30_channel_RIMS_4byte.c: 719: {
"719
{
[; ;30_channel_RIMS_4byte.c: 720: TMR1ON=0;
"720
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 721: TMR1IF=0;
"721
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 722: VAL1=0;
"722
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 724: TMR1L=0x00;
"724
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 725: TMR1H=0x00;
"725
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 726: TMR1ON=1;
"726
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 727: PORTBbits.RB4=0;
"727
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 728: PORTBbits.RB5=0;
"728
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 729: PORTBbits.RB6=0;
"729
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 730: PORTBbits.RB7=0;
"730
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 732: ch1=ch1+1;
"732
[e = _ch1 + _ch1 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 733: if(ch1==4)
"733
[e $ ! == _ch1 -> 4 `i 376  ]
[; ;30_channel_RIMS_4byte.c: 734: {
"734
{
[; ;30_channel_RIMS_4byte.c: 735: VAL1=0;
"735
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 736: TMR1ON=0;
"736
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 737: dat2=dat2|(1<<COUNT);
"737
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 738: COUNT=COUNT+1;
"738
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 739: ch1=0;
"739
[e = _ch1 -> 0 `i ]
"740
}
[e :U 376 ]
[; ;30_channel_RIMS_4byte.c: 740: }
[; ;30_channel_RIMS_4byte.c: 741: INT1IF=0;
"741
[e = _INT1IF -> -> 0 `i `b ]
"742
}
[e :U 375 ]
[; ;30_channel_RIMS_4byte.c: 742: }
[; ;30_channel_RIMS_4byte.c: 743: if(COUNT==1)
"743
[e $ ! == _COUNT -> 1 `i 377  ]
[; ;30_channel_RIMS_4byte.c: 744: {
"744
{
[; ;30_channel_RIMS_4byte.c: 745: TMR1ON=0;
"745
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 746: TMR1IF=0;
"746
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 747: VAL1=0;
"747
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 748: TMR1L=0x00;
"748
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 749: TMR1H=0x00;
"749
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 750: TMR1ON=1;
"750
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 751: PORTBbits.RB4=1;
"751
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 752: PORTBbits.RB5=0;
"752
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 753: PORTBbits.RB6=0;
"753
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 754: PORTBbits.RB7=0;
"754
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 755: ch2=ch2+1;
"755
[e = _ch2 + _ch2 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 756: if(ch2==4)
"756
[e $ ! == _ch2 -> 4 `i 378  ]
[; ;30_channel_RIMS_4byte.c: 757: {
"757
{
[; ;30_channel_RIMS_4byte.c: 758: VAL1=0;
"758
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 759: TMR1ON=0;
"759
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 760: dat2=dat2|(1<<COUNT);
"760
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 761: COUNT=COUNT+1;
"761
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 762: ch2=0;
"762
[e = _ch2 -> 0 `i ]
"763
}
[e :U 378 ]
[; ;30_channel_RIMS_4byte.c: 763: }
[; ;30_channel_RIMS_4byte.c: 764: INT1IF=0;
"764
[e = _INT1IF -> -> 0 `i `b ]
"765
}
[e :U 377 ]
[; ;30_channel_RIMS_4byte.c: 765: }
[; ;30_channel_RIMS_4byte.c: 766: if(COUNT==2)
"766
[e $ ! == _COUNT -> 2 `i 379  ]
[; ;30_channel_RIMS_4byte.c: 767: {
"767
{
[; ;30_channel_RIMS_4byte.c: 768: TMR1ON=0;
"768
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 769: TMR1IF=0;
"769
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 770: VAL1=0;
"770
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 771: TMR1L=0x00;
"771
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 772: TMR1H=0x00;
"772
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 773: TMR1ON=1;
"773
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 774: PORTBbits.RB4=0;
"774
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 775: PORTBbits.RB5=1;
"775
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 776: PORTBbits.RB6=0;
"776
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 777: PORTBbits.RB7=0;
"777
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 778: ch3=ch3+1;
"778
[e = _ch3 + _ch3 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 779: if(ch3==4)
"779
[e $ ! == _ch3 -> 4 `i 380  ]
[; ;30_channel_RIMS_4byte.c: 780: {
"780
{
[; ;30_channel_RIMS_4byte.c: 781: VAL1=0;
"781
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 782: TMR1ON=0;
"782
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 783: dat2=dat2|(1<<COUNT);
"783
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 784: COUNT=COUNT+1;
"784
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 785: ch3=0;
"785
[e = _ch3 -> 0 `i ]
"786
}
[e :U 380 ]
[; ;30_channel_RIMS_4byte.c: 786: }
[; ;30_channel_RIMS_4byte.c: 787: INT1IF=0;
"787
[e = _INT1IF -> -> 0 `i `b ]
"788
}
[e :U 379 ]
[; ;30_channel_RIMS_4byte.c: 788: }
[; ;30_channel_RIMS_4byte.c: 789: if(COUNT==3)
"789
[e $ ! == _COUNT -> 3 `i 381  ]
[; ;30_channel_RIMS_4byte.c: 790: {
"790
{
[; ;30_channel_RIMS_4byte.c: 791: TMR1ON=0;
"791
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 792: TMR1IF=0;
"792
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 793: VAL1=0;
"793
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 794: TMR1L=0x00;
"794
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 795: TMR1H=0x00;
"795
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 796: TMR1ON=1;
"796
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 798: PORTBbits.RB4=1;
"798
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 799: PORTBbits.RB5=1;
"799
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 800: PORTBbits.RB6=0;
"800
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 801: PORTBbits.RB7=0;
"801
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 802: ch4=ch4+1;
"802
[e = _ch4 + _ch4 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 803: if(ch4==4)
"803
[e $ ! == _ch4 -> 4 `i 382  ]
[; ;30_channel_RIMS_4byte.c: 804: {
"804
{
[; ;30_channel_RIMS_4byte.c: 805: VAL1=0;
"805
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 806: TMR1ON=0;
"806
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 807: dat2=dat2|(1<<COUNT);
"807
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 808: COUNT=COUNT+1;
"808
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 809: ch4=0;
"809
[e = _ch4 -> 0 `i ]
"810
}
[e :U 382 ]
[; ;30_channel_RIMS_4byte.c: 810: }
[; ;30_channel_RIMS_4byte.c: 811: INT1IF=0;
"811
[e = _INT1IF -> -> 0 `i `b ]
"812
}
[e :U 381 ]
[; ;30_channel_RIMS_4byte.c: 812: }
[; ;30_channel_RIMS_4byte.c: 813: if(COUNT==4)
"813
[e $ ! == _COUNT -> 4 `i 383  ]
[; ;30_channel_RIMS_4byte.c: 814: {
"814
{
[; ;30_channel_RIMS_4byte.c: 815: TMR1ON=0;
"815
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 816: TMR1IF=0;
"816
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 817: VAL1=0;
"817
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 818: TMR1L=0x00;
"818
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 819: TMR1H=0x00;
"819
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 820: TMR1ON=1;
"820
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 822: PORTBbits.RB4=0;
"822
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 823: PORTBbits.RB5=0;
"823
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 824: PORTBbits.RB6=1;
"824
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 825: PORTBbits.RB7=0;
"825
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 826: ch5=ch5+1;
"826
[e = _ch5 + _ch5 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 827: if(ch5==4)
"827
[e $ ! == _ch5 -> 4 `i 384  ]
[; ;30_channel_RIMS_4byte.c: 828: {
"828
{
[; ;30_channel_RIMS_4byte.c: 829: VAL1=0;
"829
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 830: TMR1ON=0;
"830
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 832: dat2=dat2|(1<<COUNT);
"832
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 833: COUNT=COUNT+1;
"833
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 834: ch5=0;
"834
[e = _ch5 -> 0 `i ]
"835
}
[e :U 384 ]
[; ;30_channel_RIMS_4byte.c: 835: }
[; ;30_channel_RIMS_4byte.c: 836: INT1IF=0;
"836
[e = _INT1IF -> -> 0 `i `b ]
"837
}
[e :U 383 ]
[; ;30_channel_RIMS_4byte.c: 837: }
[; ;30_channel_RIMS_4byte.c: 838: if(COUNT==5)
"838
[e $ ! == _COUNT -> 5 `i 385  ]
[; ;30_channel_RIMS_4byte.c: 839: {
"839
{
[; ;30_channel_RIMS_4byte.c: 840: TMR1ON=0;
"840
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 841: TMR1IF=0;
"841
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 842: TMR1L=0x00;
"842
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 843: TMR1H=0x00;
"843
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 844: TMR1H=0;
"844
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 845: TMR1ON=1;
"845
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 847: PORTBbits.RB4=1;
"847
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 848: PORTBbits.RB5=0;
"848
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 849: PORTBbits.RB6=1;
"849
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 850: PORTBbits.RB7=0;
"850
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 851: ch6=ch6+1;
"851
[e = _ch6 + _ch6 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 852: if(ch6==4)
"852
[e $ ! == _ch6 -> 4 `i 386  ]
[; ;30_channel_RIMS_4byte.c: 853: {
"853
{
[; ;30_channel_RIMS_4byte.c: 854: VAL1=0;
"854
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 855: TMR1ON=0;
"855
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 856: dat2=dat2|(1<<COUNT);
"856
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 857: COUNT=COUNT+1;
"857
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 858: ch6=0;
"858
[e = _ch6 -> 0 `i ]
"859
}
[e :U 386 ]
[; ;30_channel_RIMS_4byte.c: 859: }
[; ;30_channel_RIMS_4byte.c: 860: INT1IF=0;
"860
[e = _INT1IF -> -> 0 `i `b ]
"861
}
[e :U 385 ]
[; ;30_channel_RIMS_4byte.c: 861: }
[; ;30_channel_RIMS_4byte.c: 862: if(COUNT==6)
"862
[e $ ! == _COUNT -> 6 `i 387  ]
[; ;30_channel_RIMS_4byte.c: 863: {
"863
{
[; ;30_channel_RIMS_4byte.c: 864: TMR1ON=0;
"864
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 865: TMR1IF=0;
"865
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 866: VAL1=0;
"866
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 867: TMR1L=0x00;
"867
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 868: TMR1H=0x00;
"868
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 869: TMR1ON=1;
"869
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 871: PORTBbits.RB4=0;
"871
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 872: PORTBbits.RB5=1;
"872
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 873: PORTBbits.RB6=1;
"873
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 874: PORTBbits.RB7=0;
"874
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 875: ch7=ch7+1;
"875
[e = _ch7 + _ch7 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 876: if(ch7==4)
"876
[e $ ! == _ch7 -> 4 `i 388  ]
[; ;30_channel_RIMS_4byte.c: 877: {
"877
{
[; ;30_channel_RIMS_4byte.c: 878: VAL1=0;
"878
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 879: TMR1ON=0;
"879
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 880: dat2=dat2|(1<<COUNT);
"880
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 881: COUNT=COUNT+1;
"881
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 882: ch7=0;
"882
[e = _ch7 -> 0 `i ]
"883
}
[e :U 388 ]
[; ;30_channel_RIMS_4byte.c: 883: }
[; ;30_channel_RIMS_4byte.c: 884: INT1IF=0;
"884
[e = _INT1IF -> -> 0 `i `b ]
"885
}
[e :U 387 ]
[; ;30_channel_RIMS_4byte.c: 885: }
[; ;30_channel_RIMS_4byte.c: 886: if(COUNT==7)
"886
[e $ ! == _COUNT -> 7 `i 389  ]
[; ;30_channel_RIMS_4byte.c: 887: {
"887
{
[; ;30_channel_RIMS_4byte.c: 888: TMR1ON=0;
"888
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 889: TMR1IF=0;
"889
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 890: VAL1=0;
"890
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 891: TMR1L=0x00;
"891
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 892: TMR1H=0x00;
"892
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 893: TMR1ON=1;
"893
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 895: PORTBbits.RB4=1;
"895
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 896: PORTBbits.RB5=1;
"896
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 897: PORTBbits.RB6=1;
"897
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 898: PORTBbits.RB7=0;
"898
[e = . . _PORTBbits 0 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 899: ch8=ch8+1;
"899
[e = _ch8 + _ch8 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 900: if(ch8==4)
"900
[e $ ! == _ch8 -> 4 `i 390  ]
[; ;30_channel_RIMS_4byte.c: 901: {
"901
{
[; ;30_channel_RIMS_4byte.c: 902: VAL1=0;
"902
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 903: TMR1ON=0;
"903
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 904: dat2=dat2|(1<<COUNT);
"904
[e = _dat2 | _dat2 -> << -> 1 `i _COUNT `ui ]
[; ;30_channel_RIMS_4byte.c: 905: COUNT=COUNT+1;
"905
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 906: ch8=0;
"906
[e = _ch8 -> 0 `i ]
"908
}
[e :U 390 ]
[; ;30_channel_RIMS_4byte.c: 908: }
[; ;30_channel_RIMS_4byte.c: 909: INT1IF=0;
"909
[e = _INT1IF -> -> 0 `i `b ]
"910
}
[e :U 389 ]
[; ;30_channel_RIMS_4byte.c: 910: }
[; ;30_channel_RIMS_4byte.c: 912: if(COUNT==8)
"912
[e $ ! == _COUNT -> 8 `i 391  ]
[; ;30_channel_RIMS_4byte.c: 913: {
"913
{
[; ;30_channel_RIMS_4byte.c: 914: TMR1ON=0;
"914
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 915: TMR1IF=0;
"915
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 916: VAL1=0;
"916
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 917: TMR1L=0x00;
"917
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 918: TMR1H=0x00;
"918
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 919: TMR1ON=1;
"919
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 921: PORTBbits.RB4=0;
"921
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 922: PORTBbits.RB5=0;
"922
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 923: PORTBbits.RB6=0;
"923
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 924: PORTBbits.RB7=1;
"924
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 925: ch9=ch9+1;
"925
[e = _ch9 + _ch9 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 926: if(ch9==4)
"926
[e $ ! == _ch9 -> 4 `i 392  ]
[; ;30_channel_RIMS_4byte.c: 927: {
"927
{
[; ;30_channel_RIMS_4byte.c: 928: VAL1=0;
"928
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 929: TMR1ON=0;
"929
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 930: dat3=(dat3|(1<<(COUNT-8)));
"930
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 931: COUNT=COUNT+1;
"931
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 932: ch9=0;
"932
[e = _ch9 -> 0 `i ]
"934
}
[e :U 392 ]
[; ;30_channel_RIMS_4byte.c: 934: }
[; ;30_channel_RIMS_4byte.c: 935: INT1IF=0;
"935
[e = _INT1IF -> -> 0 `i `b ]
"936
}
[e :U 391 ]
[; ;30_channel_RIMS_4byte.c: 936: }
[; ;30_channel_RIMS_4byte.c: 938: if(COUNT==9)
"938
[e $ ! == _COUNT -> 9 `i 393  ]
[; ;30_channel_RIMS_4byte.c: 939: {
"939
{
[; ;30_channel_RIMS_4byte.c: 940: TMR1ON=0;
"940
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 941: TMR1IF=0;
"941
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 942: VAL1=0;
"942
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 943: TMR1L=0x00;
"943
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 944: TMR1H=0x00;
"944
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 945: TMR1ON=1;
"945
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 947: PORTBbits.RB4=1;
"947
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 948: PORTBbits.RB5=0;
"948
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 949: PORTBbits.RB6=0;
"949
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 950: PORTBbits.RB7=1;
"950
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 951: ch10=ch10+1;
"951
[e = _ch10 + _ch10 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 952: if(ch10==4)
"952
[e $ ! == _ch10 -> 4 `i 394  ]
[; ;30_channel_RIMS_4byte.c: 953: {
"953
{
[; ;30_channel_RIMS_4byte.c: 954: VAL1=0;
"954
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 955: TMR1ON=0;
"955
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 956: dat3=(dat3|(1<<(COUNT-8)));
"956
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 957: COUNT=COUNT+1;
"957
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 958: ch10=0;
"958
[e = _ch10 -> 0 `i ]
"960
}
[e :U 394 ]
[; ;30_channel_RIMS_4byte.c: 960: }
[; ;30_channel_RIMS_4byte.c: 961: INT1IF=0;
"961
[e = _INT1IF -> -> 0 `i `b ]
"962
}
[e :U 393 ]
[; ;30_channel_RIMS_4byte.c: 962: }
[; ;30_channel_RIMS_4byte.c: 963: if(COUNT==10)
"963
[e $ ! == _COUNT -> 10 `i 395  ]
[; ;30_channel_RIMS_4byte.c: 964: {
"964
{
[; ;30_channel_RIMS_4byte.c: 965: TMR1ON=0;
"965
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 966: TMR1IF=0;
"966
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 967: VAL1=0;
"967
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 968: TMR1L=0x00;
"968
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 969: TMR1H=0x00;
"969
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 970: TMR1ON=1;
"970
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 972: PORTBbits.RB4=0;
"972
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 973: PORTBbits.RB5=1;
"973
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 974: PORTBbits.RB6=0;
"974
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 975: PORTBbits.RB7=1;
"975
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 976: ch11=ch11+1;
"976
[e = _ch11 + _ch11 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 977: if(ch11==4)
"977
[e $ ! == _ch11 -> 4 `i 396  ]
[; ;30_channel_RIMS_4byte.c: 978: {
"978
{
[; ;30_channel_RIMS_4byte.c: 979: VAL1=0;
"979
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 980: TMR1ON=0;
"980
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 981: dat3=(dat3|(1<<(COUNT-8)));
"981
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 982: COUNT=COUNT+1;
"982
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 983: ch11=0;
"983
[e = _ch11 -> 0 `i ]
"985
}
[e :U 396 ]
[; ;30_channel_RIMS_4byte.c: 985: }
[; ;30_channel_RIMS_4byte.c: 986: INT1IF=0;
"986
[e = _INT1IF -> -> 0 `i `b ]
"987
}
[e :U 395 ]
[; ;30_channel_RIMS_4byte.c: 987: }
[; ;30_channel_RIMS_4byte.c: 988: if(COUNT==11)
"988
[e $ ! == _COUNT -> 11 `i 397  ]
[; ;30_channel_RIMS_4byte.c: 989: {
"989
{
[; ;30_channel_RIMS_4byte.c: 990: TMR1ON=0;
"990
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 991: TMR1IF=0;
"991
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 992: VAL1=0;
"992
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 993: TMR1L=0x00;
"993
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 994: TMR1H=0x00;
"994
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 995: TMR1ON=1;
"995
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 997: PORTBbits.RB4=1;
"997
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 998: PORTBbits.RB5=1;
"998
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 999: PORTBbits.RB6=0;
"999
[e = . . _PORTBbits 0 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1000: PORTBbits.RB7=1;
"1000
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1001: ch12=ch12+1;
"1001
[e = _ch12 + _ch12 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1002: if(ch12==4)
"1002
[e $ ! == _ch12 -> 4 `i 398  ]
[; ;30_channel_RIMS_4byte.c: 1003: {
"1003
{
[; ;30_channel_RIMS_4byte.c: 1004: VAL1=0;
"1004
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1005: TMR1ON=0;
"1005
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1006: dat3=(dat3|(1<<(COUNT-8)));
"1006
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 1007: COUNT=COUNT+1;
"1007
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1008: ch12=0;
"1008
[e = _ch12 -> 0 `i ]
"1010
}
[e :U 398 ]
[; ;30_channel_RIMS_4byte.c: 1010: }
[; ;30_channel_RIMS_4byte.c: 1011: INT1IF=0;
"1011
[e = _INT1IF -> -> 0 `i `b ]
"1012
}
[e :U 397 ]
[; ;30_channel_RIMS_4byte.c: 1012: }
[; ;30_channel_RIMS_4byte.c: 1013: if(COUNT==12)
"1013
[e $ ! == _COUNT -> 12 `i 399  ]
[; ;30_channel_RIMS_4byte.c: 1014: {
"1014
{
[; ;30_channel_RIMS_4byte.c: 1015: TMR1ON=0;
"1015
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1016: TMR1IF=0;
"1016
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1017: VAL1=0;
"1017
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1018: TMR1L=0x00;
"1018
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1019: TMR1H=0x00;
"1019
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1020: TMR1ON=1;
"1020
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1022: PORTBbits.RB4=0;
"1022
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1023: PORTBbits.RB5=0;
"1023
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1024: PORTBbits.RB6=1;
"1024
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1025: PORTBbits.RB7=1;
"1025
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1026: ch13=ch13+1;
"1026
[e = _ch13 + _ch13 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1027: if(ch13==4)
"1027
[e $ ! == _ch13 -> 4 `i 400  ]
[; ;30_channel_RIMS_4byte.c: 1028: {
"1028
{
[; ;30_channel_RIMS_4byte.c: 1029: VAL1=0;
"1029
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1030: TMR1ON=0;
"1030
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1031: dat3=(dat3|(1<<(COUNT-8)));
"1031
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 1032: COUNT=COUNT+1;
"1032
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1033: ch13=0;
"1033
[e = _ch13 -> 0 `i ]
"1035
}
[e :U 400 ]
[; ;30_channel_RIMS_4byte.c: 1035: }
[; ;30_channel_RIMS_4byte.c: 1036: INT1IF=0;
"1036
[e = _INT1IF -> -> 0 `i `b ]
"1037
}
[e :U 399 ]
[; ;30_channel_RIMS_4byte.c: 1037: }
[; ;30_channel_RIMS_4byte.c: 1038: if(COUNT==13)
"1038
[e $ ! == _COUNT -> 13 `i 401  ]
[; ;30_channel_RIMS_4byte.c: 1039: {
"1039
{
[; ;30_channel_RIMS_4byte.c: 1040: TMR1ON=0;
"1040
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1041: TMR1IF=0;
"1041
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1042: VAL1=0;
"1042
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1043: TMR1L=0x00;
"1043
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1044: TMR1H=0x00;
"1044
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1045: TMR1ON=1;
"1045
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1047: PORTBbits.RB4=1;
"1047
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1048: PORTBbits.RB5=0;
"1048
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1049: PORTBbits.RB6=1;
"1049
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1050: PORTBbits.RB7=1;
"1050
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1051: ch14=ch14+1;
"1051
[e = _ch14 + _ch14 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1052: if(ch14==4)
"1052
[e $ ! == _ch14 -> 4 `i 402  ]
[; ;30_channel_RIMS_4byte.c: 1053: {
"1053
{
[; ;30_channel_RIMS_4byte.c: 1054: VAL1=0;
"1054
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1055: TMR1ON=0;
"1055
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1056: dat3=(dat3|(1<<(COUNT-8)));
"1056
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 1057: COUNT=COUNT+1;
"1057
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1058: ch14=0;
"1058
[e = _ch14 -> 0 `i ]
"1060
}
[e :U 402 ]
[; ;30_channel_RIMS_4byte.c: 1060: }
[; ;30_channel_RIMS_4byte.c: 1061: INT1IF=0;
"1061
[e = _INT1IF -> -> 0 `i `b ]
"1062
}
[e :U 401 ]
[; ;30_channel_RIMS_4byte.c: 1062: }
[; ;30_channel_RIMS_4byte.c: 1063: if(COUNT==14)
"1063
[e $ ! == _COUNT -> 14 `i 403  ]
[; ;30_channel_RIMS_4byte.c: 1064: {
"1064
{
[; ;30_channel_RIMS_4byte.c: 1065: TMR1ON=0;
"1065
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1066: TMR1IF=0;
"1066
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1067: VAL1=0;
"1067
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1068: TMR1L=0x00;
"1068
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1069: TMR1H=0x00;
"1069
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1070: TMR1ON=1;
"1070
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1072: PORTBbits.RB4=0;
"1072
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1073: PORTBbits.RB5=1;
"1073
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1074: PORTBbits.RB6=1;
"1074
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1075: PORTBbits.RB7=1;
"1075
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1076: ch15=ch15+1;
"1076
[e = _ch15 + _ch15 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1077: if(ch15==4)
"1077
[e $ ! == _ch15 -> 4 `i 404  ]
[; ;30_channel_RIMS_4byte.c: 1078: {
"1078
{
[; ;30_channel_RIMS_4byte.c: 1079: VAL1=0;
"1079
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1080: TMR1ON=0;
"1080
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1081: dat3=(dat3|(1<<(COUNT-8)));
"1081
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 1082: COUNT=COUNT+1;
"1082
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1083: ch15=0;
"1083
[e = _ch15 -> 0 `i ]
"1085
}
[e :U 404 ]
[; ;30_channel_RIMS_4byte.c: 1085: }
[; ;30_channel_RIMS_4byte.c: 1086: INT1IF=0;
"1086
[e = _INT1IF -> -> 0 `i `b ]
"1087
}
[e :U 403 ]
[; ;30_channel_RIMS_4byte.c: 1087: }
[; ;30_channel_RIMS_4byte.c: 1088: if(COUNT==15)
"1088
[e $ ! == _COUNT -> 15 `i 405  ]
[; ;30_channel_RIMS_4byte.c: 1089: {
"1089
{
[; ;30_channel_RIMS_4byte.c: 1090: TMR1ON=0;
"1090
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1091: TMR1IF=0;
"1091
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1092: VAL1=0;
"1092
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1093: TMR1L=0x00;
"1093
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1094: TMR1H=0x00;
"1094
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1095: TMR1ON=1;
"1095
[e = _TMR1ON -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1097: PORTBbits.RB4=1;
"1097
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1098: PORTBbits.RB5=1;
"1098
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1099: PORTBbits.RB6=1;
"1099
[e = . . _PORTBbits 0 6 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1100: PORTBbits.RB7=1;
"1100
[e = . . _PORTBbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1101: ch16=ch16+1;
"1101
[e = _ch16 + _ch16 -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1102: if(ch16==4)
"1102
[e $ ! == _ch16 -> 4 `i 406  ]
[; ;30_channel_RIMS_4byte.c: 1103: {
"1103
{
[; ;30_channel_RIMS_4byte.c: 1104: VAL1=0;
"1104
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1105: TMR1ON=0;
"1105
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1106: dat3=(dat3|(1<<(COUNT-8)));
"1106
[e = _dat3 | _dat3 -> << -> 1 `i - _COUNT -> 8 `i `ui ]
[; ;30_channel_RIMS_4byte.c: 1107: COUNT=COUNT+1;
"1107
[e = _COUNT + _COUNT -> 1 `i ]
[; ;30_channel_RIMS_4byte.c: 1108: ch16=0;
"1108
[e = _ch16 -> 0 `i ]
"1109
}
[e :U 406 ]
[; ;30_channel_RIMS_4byte.c: 1109: }
[; ;30_channel_RIMS_4byte.c: 1110: INT1IF=0;
"1110
[e = _INT1IF -> -> 0 `i `b ]
"1111
}
[e :U 405 ]
[; ;30_channel_RIMS_4byte.c: 1111: }
[; ;30_channel_RIMS_4byte.c: 1113: if(COUNT==16)
"1113
[e $ ! == _COUNT -> 16 `i 407  ]
[; ;30_channel_RIMS_4byte.c: 1114: { TMR1ON=0;
"1114
{
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1115: Transmit(dat);
"1115
[e ( _Transmit (1 -> _dat `uc ]
[; ;30_channel_RIMS_4byte.c: 1116: Transmit(dat1);
"1116
[e ( _Transmit (1 -> _dat1 `uc ]
[; ;30_channel_RIMS_4byte.c: 1117: Transmit(dat2);
"1117
[e ( _Transmit (1 -> _dat2 `uc ]
[; ;30_channel_RIMS_4byte.c: 1118: Transmit(dat3);
"1118
[e ( _Transmit (1 -> _dat3 `uc ]
[; ;30_channel_RIMS_4byte.c: 1121: PORTBbits.RB3=0;
"1121
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1122: TMR0IE=1;
"1122
[e = _TMR0IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1123: INT0IE=1;
"1123
[e = _INT0IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1124: INT1IE=0;
"1124
[e = _INT1IE -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1125: TMR1H=0x00;
"1125
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1126: TMR1L=0x00;
"1126
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1127: COUNT=0;
"1127
[e = _COUNT -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1128: VAL1=0;
"1128
[e = _VAL1 -> 0 `i ]
[; ;30_channel_RIMS_4byte.c: 1129: PORTEbits.RE1=0;
"1129
[e = . . _PORTEbits 0 1 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1130: PORTEbits.RE2=0;
"1130
[e = . . _PORTEbits 0 2 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1131: INT1IF=0;
"1131
[e = _INT1IF -> -> 0 `i `b ]
"1133
}
[e :U 407 ]
"1134
}
[e :U 374 ]
[; ;30_channel_RIMS_4byte.c: 1133: }
[; ;30_channel_RIMS_4byte.c: 1134: }
[; ;30_channel_RIMS_4byte.c: 1135: }
"1135
[e :UE 295 ]
}
"1138
[v _Init_Serial `(v ~T0 @X0 1 ef ]
"1139
{
[; ;30_channel_RIMS_4byte.c: 1138: void Init_Serial()
[; ;30_channel_RIMS_4byte.c: 1139: {
[e :U _Init_Serial ]
[f ]
[; ;30_channel_RIMS_4byte.c: 1141: TXSTA = 0b00100000;
"1141
[e = _TXSTA -> -> 32 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1142: SPBRG = 12;
"1142
[e = _SPBRG -> -> 12 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1143: RCSTAbits.SPEN = 1;
"1143
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1144: TXSTAbits.TXEN=1;
"1144
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1145: }
"1145
[e :UE 408 ]
}
"1148
[v _Transmit `(v ~T0 @X0 1 ef1`uc ]
"1149
{
[; ;30_channel_RIMS_4byte.c: 1148: void Transmit(unsigned char Dat)
[; ;30_channel_RIMS_4byte.c: 1149: {
[e :U _Transmit ]
"1148
[v _Dat `uc ~T0 @X0 1 r1 ]
"1149
[f ]
[; ;30_channel_RIMS_4byte.c: 1150: while(!TXSTAbits.TRMT);
"1150
[e $U 410  ]
[e :U 411 ]
[e :U 410 ]
[e $ ! != -> . . _TXSTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 411  ]
[e :U 412 ]
[; ;30_channel_RIMS_4byte.c: 1151: TXREG = Dat;
"1151
[e = _TXREG _Dat ]
[; ;30_channel_RIMS_4byte.c: 1153: }
"1153
[e :UE 409 ]
}
"1155
[v _main `(v ~T0 @X0 1 ef ]
"1156
{
[; ;30_channel_RIMS_4byte.c: 1155: void main(void)
[; ;30_channel_RIMS_4byte.c: 1156: {
[e :U _main ]
[f ]
[; ;30_channel_RIMS_4byte.c: 1157: ADCON1=0b00000110;
"1157
[e = _ADCON1 -> -> 6 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1158: PORTA=0;
"1158
[e = _PORTA -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1159: TRISA=0;
"1159
[e = _TRISA -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1162: PORTD=0;
"1162
[e = _PORTD -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1163: TRISD=0;
"1163
[e = _TRISD -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1166: TRISBbits.RB0=1;
"1166
[e = . . _TRISBbits 1 0 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1167: TRISBbits.RB1=1;
"1167
[e = . . _TRISBbits 1 1 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1169: TRISBbits.RB3=0;
"1169
[e = . . _TRISBbits 1 3 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1170: TRISBbits.RB2=0;
"1170
[e = . . _TRISBbits 1 2 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1172: TRISBbits.RB4=0;
"1172
[e = . . _TRISBbits 1 4 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1173: TRISBbits.RB5=0;
"1173
[e = . . _TRISBbits 1 5 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1174: TRISBbits.RB6=0;
"1174
[e = . . _TRISBbits 1 6 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1175: TRISBbits.RB7=0;
"1175
[e = . . _TRISBbits 1 7 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1177: T0CON=0x00100111;
"1177
[e = _T0CON -> -> 1048849 `l `uc ]
[; ;30_channel_RIMS_4byte.c: 1178: TMR0L=0x00;
"1178
[e = _TMR0L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1179: TMR0H=0x00;
"1179
[e = _TMR0H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1182: T1CON=0x10110000;
"1182
[e = _T1CON -> -> 269549568 `l `uc ]
[; ;30_channel_RIMS_4byte.c: 1183: TMR1L=0x00;
"1183
[e = _TMR1L -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1184: TMR1H=0x00;
"1184
[e = _TMR1H -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1186: PEIE=1;
"1186
[e = _PEIE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1188: TMR0IF=0;
"1188
[e = _TMR0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1189: TMR0IE=1;
"1189
[e = _TMR0IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1190: TMR1IF=0;
"1190
[e = _TMR1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1191: TMR1IE=1;
"1191
[e = _TMR1IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1193: TXIE=1;
"1193
[e = _TXIE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1194: TXIF=0;
"1194
[e = _TXIF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1196: INT0IE=1;
"1196
[e = _INT0IE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1197: INT0IF=0;
"1197
[e = _INT0IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1198: INTEDG0=1;
"1198
[e = _INTEDG0 -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1201: INT1IF=0;
"1201
[e = _INT1IF -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1202: INTEDG1=1;
"1202
[e = _INTEDG1 -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1204: TMR0ON=0;
"1204
[e = _TMR0ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1205: TMR1ON=0;
"1205
[e = _TMR1ON -> -> 0 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1207: Init_Serial();
"1207
[e ( _Init_Serial ..  ]
[; ;30_channel_RIMS_4byte.c: 1208: PORTBbits.RB2=1;
"1208
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1209: PORTBbits.RB3=1;
"1209
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1210: for(b=0;b<500;b++)
"1210
{
[e = _b -> 0 `i ]
[e $ < _b -> 500 `i 414  ]
[e $U 415  ]
"1211
[e :U 414 ]
[; ;30_channel_RIMS_4byte.c: 1211: {
{
[; ;30_channel_RIMS_4byte.c: 1212: delay();
"1212
[e ( _delay ..  ]
"1213
}
"1210
[e ++ _b -> 1 `i ]
[e $ < _b -> 500 `i 414  ]
[e :U 415 ]
"1213
}
[; ;30_channel_RIMS_4byte.c: 1213: }
[; ;30_channel_RIMS_4byte.c: 1214: PORTBbits.RB3=0;
"1214
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;30_channel_RIMS_4byte.c: 1215: GIE=1;
"1215
[e = _GIE -> -> 1 `i `b ]
[; ;30_channel_RIMS_4byte.c: 1218: while(1);
"1218
[e :U 418 ]
[e :U 417 ]
[e $U 418  ]
[e :U 419 ]
[; ;30_channel_RIMS_4byte.c: 1219: return;
"1219
[e $UE 413  ]
[; ;30_channel_RIMS_4byte.c: 1220: }
"1220
[e :UE 413 ]
}
