Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB_isim_beh.exe -prj C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB_beh.prj work.DispCtrlTB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DisplayController.v" into library work
Analyzing Verilog file "C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB.v" Line 41: Target <anode> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB.v" Line 42: Target <segOut> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module DisplayController
Compiling module DispCtrlTB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Sabrina/Documents/CS M152A Final/M152A/PmodKYPD_Demo/DispCtrlTB_isim_beh.exe
Fuse Memory Usage: 26436 KB
Fuse CPU Usage: 421 ms
