// Seed: 3483081176
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8
    , id_11,
    output uwire id_9
);
  supply0 id_12;
  assign id_11 = 1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_12 = 1'b0;
endmodule
