

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv2_dot32'
================================================================
* Date:           Tue Oct 21 15:31:18 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_dot32  |        9|        9|         9|          1|          1|     2|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 12 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc1_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc1_1"   --->   Operation 13 'read' 'acc1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln137_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln137"   --->   Operation 14 'read' 'zext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc88.i.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%n2_4 = load i6 %n2" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 33 'load' 'n2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_4, i32 5" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %tmp, void %for.inc88.split.i.i, void %for.inc91.i.i.exitStub" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 35 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_4, i32 4" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 36 'bitselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 %zext_ln137_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 37 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i7 %add_ln" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 38 'zext' 'zext_ln193' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 39 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 40 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 41 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 42 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 43 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 44 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 45 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 46 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 47 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 48 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 49 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 50 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 51 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 52 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 53 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i64 0, i64 %zext_ln193" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 54 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 55 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 56 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 57 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 58 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 59 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 60 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 61 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 62 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 63 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 64 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 65 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 66 'load' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 67 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 68 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 69 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 70 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln190 = add i6 %n2_4, i6 16" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 71 'add' 'add_ln190' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln190 = store i6 %add_ln190, i6 %n2" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 72 'store' 'store_ln190' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 73 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 74 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 75 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 76 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 77 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 78 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 79 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 80 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 81 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 82 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 83 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 84 'load' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 85 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 86 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 87 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1 = load i7 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 88 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 89 '%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183, i32 %acc1_1_read'
ST_3 : Operation 89 [3/3] (6.00ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 89 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 90 '%mul84_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184, i32 %acc1_1_read'
ST_3 : Operation 90 [3/3] (6.00ns)   --->   "%mul84_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 90 'fmul' 'mul84_1_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 91 '%mul84_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185, i32 %acc1_1_read'
ST_3 : Operation 91 [3/3] (6.00ns)   --->   "%mul84_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 91 'fmul' 'mul84_2_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 92 '%mul84_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186, i32 %acc1_1_read'
ST_3 : Operation 92 [3/3] (6.00ns)   --->   "%mul84_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 92 'fmul' 'mul84_3_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 93 '%mul84_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187, i32 %acc1_1_read'
ST_3 : Operation 93 [3/3] (6.00ns)   --->   "%mul84_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 93 'fmul' 'mul84_4_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 94 '%mul84_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188, i32 %acc1_1_read'
ST_3 : Operation 94 [3/3] (6.00ns)   --->   "%mul84_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 94 'fmul' 'mul84_5_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 95 '%mul84_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189, i32 %acc1_1_read'
ST_3 : Operation 95 [3/3] (6.00ns)   --->   "%mul84_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 95 'fmul' 'mul84_6_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 96 '%mul84_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190, i32 %acc1_1_read'
ST_3 : Operation 96 [3/3] (6.00ns)   --->   "%mul84_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 96 'fmul' 'mul84_7_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 97 '%mul84_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191, i32 %acc1_1_read'
ST_3 : Operation 97 [3/3] (6.00ns)   --->   "%mul84_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 97 'fmul' 'mul84_8_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 98 '%mul84_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192, i32 %acc1_1_read'
ST_3 : Operation 98 [3/3] (6.00ns)   --->   "%mul84_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 98 'fmul' 'mul84_9_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 99 '%mul84_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1, i32 %acc1_1_read'
ST_3 : Operation 99 [3/3] (6.00ns)   --->   "%mul84_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 99 'fmul' 'mul84_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 100 '%mul84_10_i_i = fmul i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1, i32 %acc1_1_read'
ST_3 : Operation 100 [3/3] (6.00ns)   --->   "%mul84_10_i_i = fmul i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 100 'fmul' 'mul84_10_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 101 '%mul84_11_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1, i32 %acc1_1_read'
ST_3 : Operation 101 [3/3] (6.00ns)   --->   "%mul84_11_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 101 'fmul' 'mul84_11_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 102 '%mul84_12_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156, i32 %acc1_1_read'
ST_3 : Operation 102 [3/3] (6.00ns)   --->   "%mul84_12_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 102 'fmul' 'mul84_12_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 103 '%mul84_13_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1, i32 %acc1_1_read'
ST_3 : Operation 103 [3/3] (6.00ns)   --->   "%mul84_13_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 103 'fmul' 'mul84_13_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.01ns)   --->   Input mux for Operation 104 '%mul84_14_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1, i32 %acc1_1_read'
ST_3 : Operation 104 [3/3] (6.00ns)   --->   "%mul84_14_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 104 'fmul' 'mul84_14_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 105 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 105 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [2/3] (7.01ns)   --->   "%mul84_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 106 'fmul' 'mul84_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/3] (7.01ns)   --->   "%mul84_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 107 'fmul' 'mul84_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/3] (7.01ns)   --->   "%mul84_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 108 'fmul' 'mul84_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [2/3] (7.01ns)   --->   "%mul84_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 109 'fmul' 'mul84_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [2/3] (7.01ns)   --->   "%mul84_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 110 'fmul' 'mul84_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/3] (7.01ns)   --->   "%mul84_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 111 'fmul' 'mul84_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [2/3] (7.01ns)   --->   "%mul84_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 112 'fmul' 'mul84_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [2/3] (7.01ns)   --->   "%mul84_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 113 'fmul' 'mul84_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [2/3] (7.01ns)   --->   "%mul84_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 114 'fmul' 'mul84_9_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [2/3] (7.01ns)   --->   "%mul84_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 115 'fmul' 'mul84_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [2/3] (7.01ns)   --->   "%mul84_10_i_i = fmul i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 116 'fmul' 'mul84_10_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/3] (7.01ns)   --->   "%mul84_11_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 117 'fmul' 'mul84_11_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [2/3] (7.01ns)   --->   "%mul84_12_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 118 'fmul' 'mul84_12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [2/3] (7.01ns)   --->   "%mul84_13_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 119 'fmul' 'mul84_13_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [2/3] (7.01ns)   --->   "%mul84_14_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 120 'fmul' 'mul84_14_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i1 %tmp_15" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 121 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 122 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 123 'getelementptr' 'acc2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (0.67ns)   --->   "%acc2_load = load i1 %acc2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 124 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 125 'getelementptr' 'acc2_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 126 'getelementptr' 'acc2_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 127 'getelementptr' 'acc2_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 128 'getelementptr' 'acc2_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 129 'getelementptr' 'acc2_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 130 'getelementptr' 'acc2_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 131 'getelementptr' 'acc2_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%acc2_8_addr = getelementptr i32 %acc2_8, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 132 'getelementptr' 'acc2_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%acc2_9_addr = getelementptr i32 %acc2_9, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 133 'getelementptr' 'acc2_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%acc2_10_addr = getelementptr i32 %acc2_10, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 134 'getelementptr' 'acc2_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%acc2_11_addr = getelementptr i32 %acc2_11, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 135 'getelementptr' 'acc2_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%acc2_12_addr = getelementptr i32 %acc2_12, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 136 'getelementptr' 'acc2_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%acc2_13_addr = getelementptr i32 %acc2_13, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 137 'getelementptr' 'acc2_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%acc2_14_addr = getelementptr i32 %acc2_14, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 138 'getelementptr' 'acc2_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/3] (7.01ns)   --->   "%mul84_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 139 'fmul' 'mul84_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/3] (7.01ns)   --->   "%mul84_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 140 'fmul' 'mul84_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/3] (7.01ns)   --->   "%mul84_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 141 'fmul' 'mul84_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/3] (7.01ns)   --->   "%mul84_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 142 'fmul' 'mul84_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/3] (7.01ns)   --->   "%mul84_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 143 'fmul' 'mul84_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/3] (7.01ns)   --->   "%mul84_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 144 'fmul' 'mul84_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/3] (7.01ns)   --->   "%mul84_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 145 'fmul' 'mul84_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/3] (7.01ns)   --->   "%mul84_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 146 'fmul' 'mul84_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/3] (7.01ns)   --->   "%mul84_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 147 'fmul' 'mul84_9_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/3] (7.01ns)   --->   "%mul84_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 148 'fmul' 'mul84_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/3] (7.01ns)   --->   "%mul84_10_i_i = fmul i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 149 'fmul' 'mul84_10_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/3] (7.01ns)   --->   "%mul84_11_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 150 'fmul' 'mul84_11_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/3] (7.01ns)   --->   "%mul84_12_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 151 'fmul' 'mul84_12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/3] (7.01ns)   --->   "%mul84_13_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 152 'fmul' 'mul84_13_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/3] (7.01ns)   --->   "%mul84_14_i_i = fmul i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1, i32 %acc1_1_read" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 153 'fmul' 'mul84_14_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%acc2_15_addr = getelementptr i32 %acc2_15, i64 0, i64 %zext_ln190" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 154 'getelementptr' 'acc2_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (0.67ns)   --->   "%acc2_1_load = load i1 %acc2_1_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 155 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 156 [2/2] (0.67ns)   --->   "%acc2_2_load = load i1 %acc2_2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 156 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 157 [2/2] (0.67ns)   --->   "%acc2_3_load = load i1 %acc2_3_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 157 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 158 [2/2] (0.67ns)   --->   "%acc2_4_load = load i1 %acc2_4_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 158 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 159 [2/2] (0.67ns)   --->   "%acc2_5_load = load i1 %acc2_5_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 159 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 160 [2/2] (0.67ns)   --->   "%acc2_6_load = load i1 %acc2_6_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 160 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 161 [2/2] (0.67ns)   --->   "%acc2_7_load = load i1 %acc2_7_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 161 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 162 [2/2] (0.67ns)   --->   "%acc2_8_load = load i1 %acc2_8_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 162 'load' 'acc2_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 163 [2/2] (0.67ns)   --->   "%acc2_9_load = load i1 %acc2_9_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 163 'load' 'acc2_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 164 [2/2] (0.67ns)   --->   "%acc2_10_load = load i1 %acc2_10_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 164 'load' 'acc2_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 165 [2/2] (0.67ns)   --->   "%acc2_11_load = load i1 %acc2_11_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 165 'load' 'acc2_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 166 [2/2] (0.67ns)   --->   "%acc2_12_load = load i1 %acc2_12_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 166 'load' 'acc2_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 167 [2/2] (0.67ns)   --->   "%acc2_13_load = load i1 %acc2_13_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 167 'load' 'acc2_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 168 [2/2] (0.67ns)   --->   "%acc2_14_load = load i1 %acc2_14_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 168 'load' 'acc2_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 169 [2/2] (0.67ns)   --->   "%acc2_15_load = load i1 %acc2_15_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 169 'load' 'acc2_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 170 [1/2] (0.67ns)   --->   "%acc2_load = load i1 %acc2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 170 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 171 '%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i'
ST_6 : Operation 171 [4/4] (5.44ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 171 'fadd' 'add3_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/2] (0.67ns)   --->   "%acc2_1_load = load i1 %acc2_1_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 172 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 173 '%add87_1_i_i = fadd i32 %acc2_1_load, i32 %mul84_1_i_i'
ST_6 : Operation 173 [4/4] (5.44ns)   --->   "%add87_1_i_i = fadd i32 %acc2_1_load, i32 %mul84_1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 173 'fadd' 'add87_1_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/2] (0.67ns)   --->   "%acc2_2_load = load i1 %acc2_2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 174 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 175 '%add87_2_i_i = fadd i32 %acc2_2_load, i32 %mul84_2_i_i'
ST_6 : Operation 175 [4/4] (5.44ns)   --->   "%add87_2_i_i = fadd i32 %acc2_2_load, i32 %mul84_2_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 175 'fadd' 'add87_2_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/2] (0.67ns)   --->   "%acc2_3_load = load i1 %acc2_3_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 176 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 177 '%add87_3_i_i = fadd i32 %acc2_3_load, i32 %mul84_3_i_i'
ST_6 : Operation 177 [4/4] (5.44ns)   --->   "%add87_3_i_i = fadd i32 %acc2_3_load, i32 %mul84_3_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 177 'fadd' 'add87_3_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/2] (0.67ns)   --->   "%acc2_4_load = load i1 %acc2_4_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 178 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 179 '%add87_4_i_i = fadd i32 %acc2_4_load, i32 %mul84_4_i_i'
ST_6 : Operation 179 [4/4] (5.44ns)   --->   "%add87_4_i_i = fadd i32 %acc2_4_load, i32 %mul84_4_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 179 'fadd' 'add87_4_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/2] (0.67ns)   --->   "%acc2_5_load = load i1 %acc2_5_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 180 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 181 '%add87_5_i_i = fadd i32 %acc2_5_load, i32 %mul84_5_i_i'
ST_6 : Operation 181 [4/4] (5.44ns)   --->   "%add87_5_i_i = fadd i32 %acc2_5_load, i32 %mul84_5_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 181 'fadd' 'add87_5_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/2] (0.67ns)   --->   "%acc2_6_load = load i1 %acc2_6_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 182 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 183 '%add87_6_i_i = fadd i32 %acc2_6_load, i32 %mul84_6_i_i'
ST_6 : Operation 183 [4/4] (5.44ns)   --->   "%add87_6_i_i = fadd i32 %acc2_6_load, i32 %mul84_6_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 183 'fadd' 'add87_6_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/2] (0.67ns)   --->   "%acc2_7_load = load i1 %acc2_7_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 184 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 185 '%add87_7_i_i = fadd i32 %acc2_7_load, i32 %mul84_7_i_i'
ST_6 : Operation 185 [4/4] (5.44ns)   --->   "%add87_7_i_i = fadd i32 %acc2_7_load, i32 %mul84_7_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 185 'fadd' 'add87_7_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/2] (0.67ns)   --->   "%acc2_8_load = load i1 %acc2_8_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 186 'load' 'acc2_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 187 '%add87_8_i_i = fadd i32 %acc2_8_load, i32 %mul84_8_i_i'
ST_6 : Operation 187 [4/4] (5.44ns)   --->   "%add87_8_i_i = fadd i32 %acc2_8_load, i32 %mul84_8_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 187 'fadd' 'add87_8_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/2] (0.67ns)   --->   "%acc2_9_load = load i1 %acc2_9_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 188 'load' 'acc2_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 189 '%add87_9_i_i = fadd i32 %acc2_9_load, i32 %mul84_9_i_i'
ST_6 : Operation 189 [4/4] (5.44ns)   --->   "%add87_9_i_i = fadd i32 %acc2_9_load, i32 %mul84_9_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 189 'fadd' 'add87_9_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/2] (0.67ns)   --->   "%acc2_10_load = load i1 %acc2_10_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 190 'load' 'acc2_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 191 '%add87_i_i = fadd i32 %acc2_10_load, i32 %mul84_i_i'
ST_6 : Operation 191 [4/4] (5.44ns)   --->   "%add87_i_i = fadd i32 %acc2_10_load, i32 %mul84_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 191 'fadd' 'add87_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/2] (0.67ns)   --->   "%acc2_11_load = load i1 %acc2_11_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 192 'load' 'acc2_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 193 '%add87_10_i_i = fadd i32 %acc2_11_load, i32 %mul84_10_i_i'
ST_6 : Operation 193 [4/4] (5.44ns)   --->   "%add87_10_i_i = fadd i32 %acc2_11_load, i32 %mul84_10_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 193 'fadd' 'add87_10_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/2] (0.67ns)   --->   "%acc2_12_load = load i1 %acc2_12_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 194 'load' 'acc2_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 195 '%add87_11_i_i = fadd i32 %acc2_12_load, i32 %mul84_11_i_i'
ST_6 : Operation 195 [4/4] (5.44ns)   --->   "%add87_11_i_i = fadd i32 %acc2_12_load, i32 %mul84_11_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 195 'fadd' 'add87_11_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/2] (0.67ns)   --->   "%acc2_13_load = load i1 %acc2_13_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 196 'load' 'acc2_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 197 '%add87_12_i_i = fadd i32 %acc2_13_load, i32 %mul84_12_i_i'
ST_6 : Operation 197 [4/4] (5.44ns)   --->   "%add87_12_i_i = fadd i32 %acc2_13_load, i32 %mul84_12_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 197 'fadd' 'add87_12_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/2] (0.67ns)   --->   "%acc2_14_load = load i1 %acc2_14_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 198 'load' 'acc2_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 199 '%add87_13_i_i = fadd i32 %acc2_14_load, i32 %mul84_13_i_i'
ST_6 : Operation 199 [4/4] (5.44ns)   --->   "%add87_13_i_i = fadd i32 %acc2_14_load, i32 %mul84_13_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 199 'fadd' 'add87_13_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/2] (0.67ns)   --->   "%acc2_15_load = load i1 %acc2_15_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 200 'load' 'acc2_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : [1/1] (0.99ns)   --->   Input mux for Operation 201 '%add87_14_i_i = fadd i32 %acc2_15_load, i32 %mul84_14_i_i'
ST_6 : Operation 201 [4/4] (5.44ns)   --->   "%add87_14_i_i = fadd i32 %acc2_15_load, i32 %mul84_14_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 201 'fadd' 'add87_14_i_i' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 202 [3/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 202 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [3/4] (6.43ns)   --->   "%add87_1_i_i = fadd i32 %acc2_1_load, i32 %mul84_1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 203 'fadd' 'add87_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [3/4] (6.43ns)   --->   "%add87_2_i_i = fadd i32 %acc2_2_load, i32 %mul84_2_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 204 'fadd' 'add87_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [3/4] (6.43ns)   --->   "%add87_3_i_i = fadd i32 %acc2_3_load, i32 %mul84_3_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 205 'fadd' 'add87_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [3/4] (6.43ns)   --->   "%add87_4_i_i = fadd i32 %acc2_4_load, i32 %mul84_4_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 206 'fadd' 'add87_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [3/4] (6.43ns)   --->   "%add87_5_i_i = fadd i32 %acc2_5_load, i32 %mul84_5_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 207 'fadd' 'add87_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [3/4] (6.43ns)   --->   "%add87_6_i_i = fadd i32 %acc2_6_load, i32 %mul84_6_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 208 'fadd' 'add87_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [3/4] (6.43ns)   --->   "%add87_7_i_i = fadd i32 %acc2_7_load, i32 %mul84_7_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 209 'fadd' 'add87_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [3/4] (6.43ns)   --->   "%add87_8_i_i = fadd i32 %acc2_8_load, i32 %mul84_8_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 210 'fadd' 'add87_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [3/4] (6.43ns)   --->   "%add87_9_i_i = fadd i32 %acc2_9_load, i32 %mul84_9_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 211 'fadd' 'add87_9_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [3/4] (6.43ns)   --->   "%add87_i_i = fadd i32 %acc2_10_load, i32 %mul84_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 212 'fadd' 'add87_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [3/4] (6.43ns)   --->   "%add87_10_i_i = fadd i32 %acc2_11_load, i32 %mul84_10_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 213 'fadd' 'add87_10_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [3/4] (6.43ns)   --->   "%add87_11_i_i = fadd i32 %acc2_12_load, i32 %mul84_11_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 214 'fadd' 'add87_11_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [3/4] (6.43ns)   --->   "%add87_12_i_i = fadd i32 %acc2_13_load, i32 %mul84_12_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 215 'fadd' 'add87_12_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [3/4] (6.43ns)   --->   "%add87_13_i_i = fadd i32 %acc2_14_load, i32 %mul84_13_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 216 'fadd' 'add87_13_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [3/4] (6.43ns)   --->   "%add87_14_i_i = fadd i32 %acc2_15_load, i32 %mul84_14_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 217 'fadd' 'add87_14_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 218 [2/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 218 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [2/4] (6.43ns)   --->   "%add87_1_i_i = fadd i32 %acc2_1_load, i32 %mul84_1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 219 'fadd' 'add87_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [2/4] (6.43ns)   --->   "%add87_2_i_i = fadd i32 %acc2_2_load, i32 %mul84_2_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 220 'fadd' 'add87_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [2/4] (6.43ns)   --->   "%add87_3_i_i = fadd i32 %acc2_3_load, i32 %mul84_3_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 221 'fadd' 'add87_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [2/4] (6.43ns)   --->   "%add87_4_i_i = fadd i32 %acc2_4_load, i32 %mul84_4_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 222 'fadd' 'add87_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [2/4] (6.43ns)   --->   "%add87_5_i_i = fadd i32 %acc2_5_load, i32 %mul84_5_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 223 'fadd' 'add87_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [2/4] (6.43ns)   --->   "%add87_6_i_i = fadd i32 %acc2_6_load, i32 %mul84_6_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 224 'fadd' 'add87_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [2/4] (6.43ns)   --->   "%add87_7_i_i = fadd i32 %acc2_7_load, i32 %mul84_7_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 225 'fadd' 'add87_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [2/4] (6.43ns)   --->   "%add87_8_i_i = fadd i32 %acc2_8_load, i32 %mul84_8_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 226 'fadd' 'add87_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [2/4] (6.43ns)   --->   "%add87_9_i_i = fadd i32 %acc2_9_load, i32 %mul84_9_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 227 'fadd' 'add87_9_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [2/4] (6.43ns)   --->   "%add87_i_i = fadd i32 %acc2_10_load, i32 %mul84_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 228 'fadd' 'add87_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [2/4] (6.43ns)   --->   "%add87_10_i_i = fadd i32 %acc2_11_load, i32 %mul84_10_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 229 'fadd' 'add87_10_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/4] (6.43ns)   --->   "%add87_11_i_i = fadd i32 %acc2_12_load, i32 %mul84_11_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 230 'fadd' 'add87_11_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [2/4] (6.43ns)   --->   "%add87_12_i_i = fadd i32 %acc2_13_load, i32 %mul84_12_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 231 'fadd' 'add87_12_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [2/4] (6.43ns)   --->   "%add87_13_i_i = fadd i32 %acc2_14_load, i32 %mul84_13_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 232 'fadd' 'add87_13_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [2/4] (6.43ns)   --->   "%add87_14_i_i = fadd i32 %acc2_15_load, i32 %mul84_14_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 233 'fadd' 'add87_14_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 270 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:192->src/srcnn.cpp:549]   --->   Operation 234 'specpipeline' 'specpipeline_ln192' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 236 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 237 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/4] (6.43ns)   --->   "%add87_1_i_i = fadd i32 %acc2_1_load, i32 %mul84_1_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 238 'fadd' 'add87_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/4] (6.43ns)   --->   "%add87_2_i_i = fadd i32 %acc2_2_load, i32 %mul84_2_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 239 'fadd' 'add87_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/4] (6.43ns)   --->   "%add87_3_i_i = fadd i32 %acc2_3_load, i32 %mul84_3_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 240 'fadd' 'add87_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/4] (6.43ns)   --->   "%add87_4_i_i = fadd i32 %acc2_4_load, i32 %mul84_4_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 241 'fadd' 'add87_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/4] (6.43ns)   --->   "%add87_5_i_i = fadd i32 %acc2_5_load, i32 %mul84_5_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 242 'fadd' 'add87_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/4] (6.43ns)   --->   "%add87_6_i_i = fadd i32 %acc2_6_load, i32 %mul84_6_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 243 'fadd' 'add87_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/4] (6.43ns)   --->   "%add87_7_i_i = fadd i32 %acc2_7_load, i32 %mul84_7_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 244 'fadd' 'add87_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/4] (6.43ns)   --->   "%add87_8_i_i = fadd i32 %acc2_8_load, i32 %mul84_8_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 245 'fadd' 'add87_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/4] (6.43ns)   --->   "%add87_9_i_i = fadd i32 %acc2_9_load, i32 %mul84_9_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 246 'fadd' 'add87_9_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/4] (6.43ns)   --->   "%add87_i_i = fadd i32 %acc2_10_load, i32 %mul84_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 247 'fadd' 'add87_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/4] (6.43ns)   --->   "%add87_10_i_i = fadd i32 %acc2_11_load, i32 %mul84_10_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 248 'fadd' 'add87_10_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/4] (6.43ns)   --->   "%add87_11_i_i = fadd i32 %acc2_12_load, i32 %mul84_11_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 249 'fadd' 'add87_11_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/4] (6.43ns)   --->   "%add87_12_i_i = fadd i32 %acc2_13_load, i32 %mul84_12_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 250 'fadd' 'add87_12_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/4] (6.43ns)   --->   "%add87_13_i_i = fadd i32 %acc2_14_load, i32 %mul84_13_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 251 'fadd' 'add87_13_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/4] (6.43ns)   --->   "%add87_14_i_i = fadd i32 %acc2_15_load, i32 %mul84_14_i_i" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 252 'fadd' 'add87_14_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add3_i_i, i1 %acc2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 253 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 254 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_1_i_i, i1 %acc2_1_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 254 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 255 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_2_i_i, i1 %acc2_2_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 255 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 256 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_3_i_i, i1 %acc2_3_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 256 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 257 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_4_i_i, i1 %acc2_4_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 257 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 258 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_5_i_i, i1 %acc2_5_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 258 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_6_i_i, i1 %acc2_6_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 259 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 260 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_7_i_i, i1 %acc2_7_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 260 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 261 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_8_i_i, i1 %acc2_8_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 261 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_9_i_i, i1 %acc2_9_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 262 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 263 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_i_i, i1 %acc2_10_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 263 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 264 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_10_i_i, i1 %acc2_11_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 264 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_11_i_i, i1 %acc2_12_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 265 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_12_i_i, i1 %acc2_13_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 266 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 267 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_13_i_i, i1 %acc2_14_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 267 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 268 [1/1] (0.67ns)   --->   "%store_ln193 = store i32 %add87_14_i_i, i1 %acc2_15_addr" [src/srcnn.cpp:193->src/srcnn.cpp:549]   --->   Operation 268 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc88.i.i" [src/srcnn.cpp:190->src/srcnn.cpp:549]   --->   Operation 269 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('n2') [35]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:190->src/srcnn.cpp:549) on local variable 'n2' [57]  (0.000 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173', src/srcnn.cpp:193->src/srcnn.cpp:549) [74]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183', src/srcnn.cpp:193->src/srcnn.cpp:549) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' [84]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183', src/srcnn.cpp:193->src/srcnn.cpp:549) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' [84]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.013 ns)
'fmul' operation ('mul1_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [85]  (6.003 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [85]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [85]  (7.016 ns)

 <State 6>: 7.114ns
The critical path consists of the following:
	'load' operation ('acc2_load', src/srcnn.cpp:193->src/srcnn.cpp:549) on array 'acc2' [87]  (0.677 ns)
	multiplexor before operation 'fadd' with delay (0.990 ns)
'fadd' operation ('add3_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [88]  (5.447 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [88]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [88]  (6.437 ns)

 <State 9>: 7.114ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549) [88]  (6.437 ns)
	'store' operation ('store_ln193', src/srcnn.cpp:193->src/srcnn.cpp:549) of variable 'add3_i_i', src/srcnn.cpp:193->src/srcnn.cpp:549 on array 'acc2' [164]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
