-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_ftmap_ce0 : OUT STD_LOGIC;
    input_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    conv1_weights_ce0 : OUT STD_LOGIC;
    conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    conv1_weights_ce1 : OUT STD_LOGIC;
    conv1_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv1_biases_ce0 : OUT STD_LOGIC;
    conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_output_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    layer1_output_ce0 : OUT STD_LOGIC;
    layer1_output_we0 : OUT STD_LOGIC;
    layer1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_97_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_97_p_ce : OUT STD_LOGIC;
    grp_fu_101_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_101_p_ce : OUT STD_LOGIC;
    grp_fu_105_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_105_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_105_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (35 downto 0) := "000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (35 downto 0) := "000000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (35 downto 0) := "000000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (35 downto 0) := "000000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (35 downto 0) := "000000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (35 downto 0) := "000000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (35 downto 0) := "000001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (35 downto 0) := "000010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage32 : STD_LOGIC_VECTOR (35 downto 0) := "000100000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage33 : STD_LOGIC_VECTOR (35 downto 0) := "001000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage34 : STD_LOGIC_VECTOR (35 downto 0) := "010000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage35 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv26_23B8240 : STD_LOGIC_VECTOR (25 downto 0) := "10001110111000001001000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv20_8EE09 : STD_LOGIC_VECTOR (19 downto 0) := "10001110111000001001";
    constant ap_const_lv13_51 : STD_LOGIC_VECTOR (12 downto 0) := "0000001010001";
    constant ap_const_lv13_9 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv12_8F7 : STD_LOGIC_VECTOR (11 downto 0) := "100011110111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv13_12 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010010";
    constant ap_const_lv13_1B : STD_LOGIC_VECTOR (12 downto 0) := "0000000011011";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv13_24 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100100";
    constant ap_const_lv13_2D : STD_LOGIC_VECTOR (12 downto 0) := "0000000101101";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_const_lv13_36 : STD_LOGIC_VECTOR (12 downto 0) := "0000000110110";
    constant ap_const_lv13_3F : STD_LOGIC_VECTOR (12 downto 0) := "0000000111111";
    constant ap_const_lv13_48 : STD_LOGIC_VECTOR (12 downto 0) := "0000001001000";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state55_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal icmp_ln14_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage19 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage35 : signal is "none";
    signal ap_block_state36_pp0_stage35_iter0 : BOOLEAN;
    signal ap_block_pp0_stage35_subdone : BOOLEAN;
    signal reg_404 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state49_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state50_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state56_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal grp_generic_fmax_double_s_fu_381_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_409 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state43_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state44_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state45_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state46_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal grp_generic_fmin_double_s_fu_386_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_414 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state47_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal reg_418 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_422 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state52_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state54_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state53_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state51_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal reg_436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state30_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage33 : signal is "none";
    signal ap_block_state34_pp0_stage33_iter0 : BOOLEAN;
    signal ap_block_pp0_stage33_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal reg_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifzero_reg_3613 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_load_reg_2921 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_feat_y_2_reg_2926 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten48_load_reg_2931 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln39_fu_503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln14_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_2945 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_1_fu_535_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln14_1_reg_2951 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln42_fu_547_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln42_reg_2958 : STD_LOGIC_VECTOR (12 downto 0);
    signal and_ln14_1_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln14_1_reg_2969 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_reg_2975 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_15_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_15_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_12_fu_639_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_12_reg_2985 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_16_fu_647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_16_reg_2991 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_1_fu_655_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln42_1_reg_2997 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln14_fu_710_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln14_reg_3018 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal add_ln16_fu_726_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln16_reg_3023 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1432_4_fu_774_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_reg_3044 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_1_reg_3049 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_1_fu_789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln16_1_reg_3054 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal zext_ln1432_fu_794_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1432_reg_3060 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1432_5_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_2_reg_3085 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_3_reg_3090 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_16_fu_874_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_16_reg_3105 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1432_6_fu_884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_4_reg_3115 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_5_reg_3120 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1432_7_fu_903_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_6_reg_3135 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_7_reg_3140 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_reg_3145 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln15_fu_944_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln15_reg_3150 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_40_fu_958_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_3155 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_fu_988_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_reg_3160 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_41_reg_3165 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1432_8_fu_1011_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_weights_load_8_reg_3175 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln39_1_fu_1016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_fu_1050_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_reg_3185 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_3198 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_11_fu_1093_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_11_reg_3203 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_43_fu_1107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_3208 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_6_fu_1137_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_6_reg_3213 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_44_reg_3218 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1432_3_fu_1160_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1432_4_fu_1235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln16_2_fu_1247_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln16_2_reg_3238 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_reg_3243 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_13_fu_1290_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_13_reg_3248 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_46_fu_1304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_3253 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_7_fu_1334_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_7_reg_3258 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_47_reg_3263 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1432_5_fu_1357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_fu_1362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_1_fu_1366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_19_4_reg_3288 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1432_6_fu_1441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_3298 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_15_fu_1482_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_15_reg_3303 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_49_fu_1496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3308 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_8_fu_1526_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_8_reg_3313 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_50_reg_3318 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_9_fu_1544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_10_fu_1548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_19_6_reg_3338 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln18_14_fu_1621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_reg_3348 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_17_fu_1665_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_17_reg_3353 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_52_fu_1679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_3358 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_9_fu_1709_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_9_reg_3363 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_53_reg_3368 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_2_fu_1727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_11_fu_1731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_19_8_reg_3388 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_19_fu_1836_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_19_reg_3398 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_55_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3403 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_10_fu_1880_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_10_reg_3408 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_56_reg_3413 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_3_fu_1898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_12_fu_1902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_reg_3433 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_21_fu_2008_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_21_reg_3438 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_58_fu_2022_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3443 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_11_fu_2052_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_11_reg_3448 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_59_reg_3453 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_4_fu_2070_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_13_fu_2074_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_3473 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_23_fu_2179_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_23_reg_3478 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_61_fu_2193_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_3483 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_12_fu_2223_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_12_reg_3488 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_62_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_5_fu_2241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_14_fu_2245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_reg_3513 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_25_fu_2351_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_25_reg_3518 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_64_fu_2365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_3523 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_13_fu_2395_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_13_reg_3528 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_65_reg_3533 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_5_reg_3538 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal bitcast_ln42_6_fu_2413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_15_fu_2417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_reg_3558 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln515_27_fu_2522_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln515_27_reg_3563 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_67_fu_2536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln18_14_fu_2566_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_14_reg_3573 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_68_reg_3578 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln42_7_fu_2584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_16_fu_2588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_3598 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state28_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal bitcast_ln42_8_fu_2658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln42_17_fu_2662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ifzero_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_1_fu_2762_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln47_1_reg_3622 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv1_biases_load_reg_3627 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_fu_2768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln14_reg_3632 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_output_addr_reg_3637 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal grp_generic_fmax_double_s_fu_381_ap_ready : STD_LOGIC;
    signal grp_generic_fmax_double_s_fu_381_x : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_fmin_double_s_fu_386_ap_ready : STD_LOGIC;
    signal grp_generic_fmin_double_s_fu_386_x : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal zext_ln42_2_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln42_3_fu_676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_4_fu_740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln42_5_fu_750_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_6_fu_803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln42_7_fu_813_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_8_fu_859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln42_9_fu_869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_10_fu_894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_12_fu_1225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_14_fu_1431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_16_fu_1613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_18_fu_1796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_20_fu_1967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal zext_ln42_22_fu_2139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal zext_ln42_24_fu_2310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal zext_ln42_26_fu_2482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal zext_ln42_28_fu_2653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal zext_ln14_fu_2700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_4_fu_2771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal convolution_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal kernel_x_fu_170 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln31_fu_2667_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_feat_x_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_178 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_35_fu_2683_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_feat_y_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten15_fu_186 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln16_3_fu_687_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal out_feat_fu_190 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten48_fu_194 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln14_1_fu_834_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage34 : signal is "none";
    signal ap_block_pp0_stage34 : BOOLEAN;
    signal grp_fu_396_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal grp_fu_400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_fu_523_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln42_fu_547_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln42_fu_547_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln31_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln14_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln14_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_1_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln16_fu_595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln16_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln18_fu_621_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_8_fu_659_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_fu_553_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_9_fu_670_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln16_1_fu_681_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln42_1_fu_716_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_10_fu_735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_2_fu_721_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_11_fu_745_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln18_18_cast_fu_732_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1432_13_fu_758_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1432_fu_764_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1432_2_fu_755_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1432_fu_768_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln42_3_fu_779_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_12_fu_798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_4_fu_784_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_13_fu_808_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1432_5_fu_818_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln42_5_fu_839_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_14_fu_854_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_6_fu_844_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_15_fu_864_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln42_7_fu_849_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1432_6_fu_879_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1432_7_fu_898_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal data_fu_908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_fu_930_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_fu_934_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_fu_920_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_fu_948_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_fu_952_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_fu_966_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_fu_972_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_fu_976_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_12_fu_984_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_fu_992_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal add_ln1432_8_fu_1006_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln18_fu_1020_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_fu_1024_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1027_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_fu_1037_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_10_fu_1044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln488_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_8_fu_1079_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_11_cast_fu_1083_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_s_fu_1069_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_12_fu_1097_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_6_fu_1101_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_6_fu_1115_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_13_fu_1121_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_13_fu_1125_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_14_fu_1133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_6_fu_1141_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal add_ln1432_9_fu_1155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln18_6_fu_1165_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_6_fu_1169_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1172_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_20_fu_1182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_fu_1189_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1206_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_11_fu_1202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_fu_1214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_17_fu_1220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1432_10_fu_1230_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln14_2_fu_1240_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln488_3_fu_1254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_9_fu_1276_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_13_cast_fu_1280_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_s_fu_1266_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_14_fu_1294_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_7_fu_1298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_7_fu_1312_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_15_fu_1318_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_15_fu_1322_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_16_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_7_fu_1338_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal add_ln1432_11_fu_1352_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln18_7_fu_1371_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_7_fu_1375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_1378_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_22_fu_1388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_5_fu_1395_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_5_fu_1401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1412_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_13_fu_1408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_1_fu_1420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_18_fu_1426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1432_12_fu_1436_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln488_4_fu_1446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_10_fu_1468_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_15_cast_fu_1472_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_1_fu_1458_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_16_fu_1486_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_8_fu_1490_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_8_fu_1504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_17_fu_1510_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_17_fu_1514_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_18_fu_1522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_8_fu_1530_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_8_fu_1553_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_8_fu_1557_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1560_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_24_fu_1570_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_6_fu_1577_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_6_fu_1583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1594_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_15_fu_1590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_2_fu_1602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_19_fu_1608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln488_5_fu_1629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_11_fu_1651_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_17_cast_fu_1655_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_2_fu_1641_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_18_fu_1669_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_9_fu_1673_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_9_fu_1687_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_19_fu_1693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_19_fu_1697_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_20_fu_1705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_9_fu_1713_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_9_fu_1736_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_9_fu_1740_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1743_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_26_fu_1753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_7_fu_1760_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_7_fu_1766_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1777_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_17_fu_1773_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_3_fu_1785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_20_fu_1791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal bitcast_ln488_6_fu_1801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_12_fu_1822_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_19_cast_fu_1826_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_3_fu_1812_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_20_fu_1840_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_10_fu_1844_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_10_fu_1858_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_21_fu_1864_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_21_fu_1868_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_22_fu_1876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_10_fu_1884_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_10_fu_1907_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_10_fu_1911_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1914_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_28_fu_1924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_8_fu_1931_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_8_fu_1937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1948_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_19_fu_1944_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_4_fu_1956_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_21_fu_1962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln488_7_fu_1972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_13_fu_1994_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_21_cast_fu_1998_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_4_fu_1984_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_22_fu_2012_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_11_fu_2016_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_11_fu_2030_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_23_fu_2036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_23_fu_2040_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_24_fu_2048_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_11_fu_2056_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_11_fu_2079_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_11_fu_2083_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_2086_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_30_fu_2096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_9_fu_2103_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_9_fu_2109_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_2120_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_21_fu_2116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_5_fu_2128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_22_fu_2134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal bitcast_ln488_8_fu_2144_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_14_fu_2165_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_23_cast_fu_2169_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_5_fu_2155_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_24_fu_2183_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_12_fu_2187_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_12_fu_2201_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_25_fu_2207_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_25_fu_2211_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_26_fu_2219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_12_fu_2227_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_12_fu_2250_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_12_fu_2254_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_2257_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_31_fu_2267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_10_fu_2274_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_10_fu_2280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_2291_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_23_fu_2287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_6_fu_2299_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_23_fu_2305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln488_9_fu_2315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_15_fu_2337_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_25_cast_fu_2341_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_6_fu_2327_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_26_fu_2355_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_13_fu_2359_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_13_fu_2373_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_27_fu_2379_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_27_fu_2383_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_28_fu_2391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_13_fu_2399_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_13_fu_2422_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_13_fu_2426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_2429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_32_fu_2439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_11_fu_2446_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_11_fu_2452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_2463_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_25_fu_2459_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_7_fu_2471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_24_fu_2477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal bitcast_ln488_10_fu_2487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_16_fu_2508_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln515_27_cast_fu_2512_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_3_7_fu_2498_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_28_fu_2526_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_14_fu_2530_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_14_fu_2544_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln18_29_fu_2550_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_29_fu_2554_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_30_fu_2562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_14_fu_2570_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal shl_ln18_14_fu_2593_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_14_fu_2597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_2600_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln18_33_fu_2610_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_12_fu_2617_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln59_12_fu_2623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_2634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln42_27_fu_2630_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln42_8_fu_2642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_25_fu_2648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln18_1_fu_2678_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_2707_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln47_1_fu_2714_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln47_fu_2704_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_fu_2718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_fu_2724_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln47_2_fu_2728_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln47_fu_2731_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln47_fu_2741_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl1_fu_2745_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln47_fu_2737_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln47_1_fu_2753_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln47_3_fu_2759_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal data_28_fu_2780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_fu_2784_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_fu_2794_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_8_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_2834_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_16_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_2842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_state29_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_state31_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_block_state32_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_state33_pp0_stage32_iter0 : BOOLEAN;
    signal ap_block_pp0_stage32_subdone : BOOLEAN;
    signal ap_block_pp0_stage33_subdone : BOOLEAN;
    signal ap_block_state35_pp0_stage34_iter0 : BOOLEAN;
    signal ap_block_pp0_stage34_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage14_00001 : BOOLEAN;
    signal ap_block_pp0_stage18_00001 : BOOLEAN;
    signal ap_block_pp0_stage22_00001 : BOOLEAN;
    signal ap_block_pp0_stage26_00001 : BOOLEAN;
    signal ap_block_pp0_stage30_00001 : BOOLEAN;
    signal ap_block_pp0_stage34_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage10_00001 : BOOLEAN;
    signal ap_block_pp0_stage15_00001 : BOOLEAN;
    signal mul_ln42_fu_547_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_generic_fmax_double_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component srcnn_generic_fmin_double_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_sitodp_32ns_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component srcnn_mul_7ns_8ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_generic_fmax_double_s_fu_381 : component srcnn_generic_fmax_double_s
    port map (
        ap_ready => grp_generic_fmax_double_s_fu_381_ap_ready,
        x => grp_generic_fmax_double_s_fu_381_x,
        ap_return => grp_generic_fmax_double_s_fu_381_ap_return);

    grp_generic_fmin_double_s_fu_386 : component srcnn_generic_fmin_double_s
    port map (
        ap_ready => grp_generic_fmin_double_s_fu_386_ap_ready,
        x => grp_generic_fmin_double_s_fu_386_x,
        ap_return => grp_generic_fmin_double_s_fu_386_ap_return);

    mul_7ns_8ns_13_1_1_U6 : component srcnn_mul_7ns_8ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln42_fu_547_p0,
        din1 => mul_ln42_fu_547_p1,
        dout => mul_ln42_fu_547_p2);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage19,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage19)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage35_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    convolution_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                convolution_fu_166 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                convolution_fu_166 <= grp_fu_97_p_dout0;
            end if; 
        end if;
    end process;

    indvar_flatten15_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                indvar_flatten15_fu_186 <= ap_const_lv20_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_508_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten15_fu_186 <= select_ln16_3_fu_687_p3;
            end if; 
        end if;
    end process;

    indvar_flatten48_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                indvar_flatten48_fu_194 <= ap_const_lv26_0;
            elsif (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                indvar_flatten48_fu_194 <= add_ln14_1_fu_834_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_178 <= ap_const_lv12_0;
                elsif (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_178 <= select_ln18_35_fu_2683_p3;
                end if;
            end if; 
        end if;
    end process;

    kernel_x_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    kernel_x_fu_170 <= ap_const_lv4_0;
                elsif (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    kernel_x_fu_170 <= add_ln31_fu_2667_p2;
                end if;
            end if; 
        end if;
    end process;

    out_feat_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                out_feat_fu_190 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_508_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                out_feat_fu_190 <= select_ln14_1_fu_535_p3;
            end if; 
        end if;
    end process;

    out_feat_x_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                out_feat_x_fu_174 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln14_fu_508_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                out_feat_x_fu_174 <= select_ln18_16_fu_647_p3;
            end if; 
        end if;
    end process;

    out_feat_y_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                out_feat_y_fu_182 <= ap_const_lv8_0;
            elsif (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                out_feat_y_fu_182 <= select_ln16_1_fu_789_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln16_reg_3023 <= add_ln16_fu_726_p2;
                select_ln14_reg_3018 <= select_ln14_fu_710_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln42_16_reg_3105 <= add_ln42_16_fu_874_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln47_1_reg_3622 <= add_ln47_1_fu_2762_p2;
                icmp_ln14_reg_2941 <= icmp_ln14_fu_508_p2;
                indvar_flatten48_load_reg_2931 <= indvar_flatten48_fu_194;
                indvar_flatten_load_reg_2921 <= indvar_flatten_fu_178;
                out_feat_y_2_reg_2926 <= out_feat_y_fu_182;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln14_fu_508_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln14_1_reg_2969 <= and_ln14_1_fu_583_p2;
                icmp_ln16_reg_2945 <= icmp_ln16_fu_529_p2;
                mul_ln42_reg_2958 <= mul_ln42_fu_547_p2;
                or_ln16_reg_2975 <= or_ln16_fu_589_p2;
                or_ln18_15_reg_2980 <= or_ln18_15_fu_633_p2;
                select_ln14_1_reg_2951 <= select_ln14_1_fu_535_p3;
                select_ln18_12_reg_2985 <= select_ln18_12_fu_639_p3;
                select_ln18_16_reg_2991 <= select_ln18_16_fu_647_p3;
                    zext_ln42_1_reg_2997(3 downto 0) <= zext_ln42_1_fu_655_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                bitcast_ln14_reg_3632 <= bitcast_ln14_fu_2768_p1;
                layer1_output_addr_reg_3637 <= zext_ln47_4_fu_2771_p1(22 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                conv1_biases_load_reg_3627 <= conv1_biases_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                conv1_weights_load_1_reg_3049 <= conv1_weights_q0;
                conv1_weights_load_reg_3044 <= conv1_weights_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                conv1_weights_load_2_reg_3085 <= conv1_weights_q1;
                conv1_weights_load_3_reg_3090 <= conv1_weights_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                conv1_weights_load_4_reg_3115 <= conv1_weights_q1;
                conv1_weights_load_5_reg_3120 <= conv1_weights_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                conv1_weights_load_6_reg_3135 <= conv1_weights_q1;
                conv1_weights_load_7_reg_3140 <= conv1_weights_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                conv1_weights_load_8_reg_3175 <= conv1_weights_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ifzero_reg_3613 <= ifzero_fu_2672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                mul_5_reg_3538 <= grp_fu_101_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then
                mul_7_reg_3598 <= grp_fu_101_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_404 <= grp_fu_105_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_409 <= grp_generic_fmax_double_s_fu_381_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then
                reg_414 <= grp_generic_fmin_double_s_fu_386_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then
                reg_418 <= grp_generic_fmin_double_s_fu_386_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then
                reg_422 <= input_ftmap_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then
                reg_426 <= grp_fu_101_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then
                reg_431 <= grp_fu_101_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or 
    ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)))) then
                reg_436 <= grp_fu_97_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)))) then
                reg_441 <= grp_fu_101_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ifzero_reg_3613 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then
                reg_446 <= grp_fu_97_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                result_reg_3185 <= result_fu_1050_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln16_1_reg_3054 <= select_ln16_1_fu_789_p3;
                    zext_ln1432_reg_3060(7 downto 0) <= zext_ln1432_fu_794_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                select_ln16_2_reg_3238 <= select_ln16_2_fu_1247_p3;
                tmp_45_reg_3243 <= bitcast_ln488_3_fu_1254_p1(63 downto 63);
                tmp_46_reg_3253 <= add_ln515_7_fu_1298_p2(11 downto 11);
                tmp_47_reg_3263 <= lshr_ln18_7_fu_1338_p2(53 downto 53);
                    zext_ln18_7_reg_3258(31 downto 0) <= zext_ln18_7_fu_1334_p1(31 downto 0);
                    zext_ln515_13_reg_3248(52 downto 1) <= zext_ln515_13_fu_1290_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_40_reg_3155 <= add_ln515_fu_952_p2(11 downto 11);
                tmp_41_reg_3165 <= lshr_ln18_fu_992_p2(53 downto 53);
                xs_sign_reg_3145 <= data_fu_908_p1(63 downto 63);
                    zext_ln15_reg_3150(52 downto 1) <= zext_ln15_fu_944_p1(52 downto 1);
                    zext_ln18_reg_3160(31 downto 0) <= zext_ln18_fu_988_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                tmp_42_reg_3198 <= bitcast_ln488_fu_1057_p1(63 downto 63);
                tmp_43_reg_3208 <= add_ln515_6_fu_1101_p2(11 downto 11);
                tmp_44_reg_3218 <= lshr_ln18_6_fu_1141_p2(53 downto 53);
                    zext_ln18_6_reg_3213(31 downto 0) <= zext_ln18_6_fu_1137_p1(31 downto 0);
                    zext_ln515_11_reg_3203(52 downto 1) <= zext_ln515_11_fu_1093_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                tmp_48_reg_3298 <= bitcast_ln488_4_fu_1446_p1(63 downto 63);
                tmp_49_reg_3308 <= add_ln515_8_fu_1490_p2(11 downto 11);
                tmp_50_reg_3318 <= lshr_ln18_8_fu_1530_p2(53 downto 53);
                    zext_ln18_8_reg_3313(31 downto 0) <= zext_ln18_8_fu_1526_p1(31 downto 0);
                    zext_ln515_15_reg_3303(52 downto 1) <= zext_ln515_15_fu_1482_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                tmp_51_reg_3348 <= bitcast_ln488_5_fu_1629_p1(63 downto 63);
                tmp_52_reg_3358 <= add_ln515_9_fu_1673_p2(11 downto 11);
                tmp_53_reg_3368 <= lshr_ln18_9_fu_1713_p2(53 downto 53);
                    zext_ln18_9_reg_3363(31 downto 0) <= zext_ln18_9_fu_1709_p1(31 downto 0);
                    zext_ln515_17_reg_3353(52 downto 1) <= zext_ln515_17_fu_1665_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                tmp_54_reg_3393 <= bitcast_ln488_6_fu_1801_p1(63 downto 63);
                tmp_55_reg_3403 <= add_ln515_10_fu_1844_p2(11 downto 11);
                tmp_56_reg_3413 <= lshr_ln18_10_fu_1884_p2(53 downto 53);
                    zext_ln18_10_reg_3408(31 downto 0) <= zext_ln18_10_fu_1880_p1(31 downto 0);
                    zext_ln515_19_reg_3398(52 downto 1) <= zext_ln515_19_fu_1836_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                tmp_57_reg_3433 <= bitcast_ln488_7_fu_1972_p1(63 downto 63);
                tmp_58_reg_3443 <= add_ln515_11_fu_2016_p2(11 downto 11);
                tmp_59_reg_3453 <= lshr_ln18_11_fu_2056_p2(53 downto 53);
                    zext_ln18_11_reg_3448(31 downto 0) <= zext_ln18_11_fu_2052_p1(31 downto 0);
                    zext_ln515_21_reg_3438(52 downto 1) <= zext_ln515_21_fu_2008_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                tmp_60_reg_3473 <= bitcast_ln488_8_fu_2144_p1(63 downto 63);
                tmp_61_reg_3483 <= add_ln515_12_fu_2187_p2(11 downto 11);
                tmp_62_reg_3493 <= lshr_ln18_12_fu_2227_p2(53 downto 53);
                    zext_ln18_12_reg_3488(31 downto 0) <= zext_ln18_12_fu_2223_p1(31 downto 0);
                    zext_ln515_23_reg_3478(52 downto 1) <= zext_ln515_23_fu_2179_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                tmp_63_reg_3513 <= bitcast_ln488_9_fu_2315_p1(63 downto 63);
                tmp_64_reg_3523 <= add_ln515_13_fu_2359_p2(11 downto 11);
                tmp_65_reg_3533 <= lshr_ln18_13_fu_2399_p2(53 downto 53);
                    zext_ln18_13_reg_3528(31 downto 0) <= zext_ln18_13_fu_2395_p1(31 downto 0);
                    zext_ln515_25_reg_3518(52 downto 1) <= zext_ln515_25_fu_2351_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                tmp_66_reg_3558 <= bitcast_ln488_10_fu_2487_p1(63 downto 63);
                tmp_67_reg_3568 <= add_ln515_14_fu_2530_p2(11 downto 11);
                tmp_68_reg_3578 <= lshr_ln18_14_fu_2570_p2(53 downto 53);
                    zext_ln18_14_reg_3573(31 downto 0) <= zext_ln18_14_fu_2566_p1(31 downto 0);
                    zext_ln515_27_reg_3563(52 downto 1) <= zext_ln515_27_fu_2522_p1(52 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                x_assign_19_4_reg_3288 <= grp_generic_fmin_double_s_fu_386_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                x_assign_19_6_reg_3338 <= grp_generic_fmin_double_s_fu_386_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                x_assign_19_8_reg_3388 <= grp_generic_fmin_double_s_fu_386_ap_return;
            end if;
        end if;
    end process;
    zext_ln42_1_reg_2997(12 downto 4) <= "000000000";
    zext_ln1432_reg_3060(8) <= '0';
    zext_ln15_reg_3150(0) <= '0';
    zext_ln15_reg_3150(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_reg_3160(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_11_reg_3203(0) <= '0';
    zext_ln515_11_reg_3203(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_6_reg_3213(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_13_reg_3248(0) <= '0';
    zext_ln515_13_reg_3248(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_7_reg_3258(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_15_reg_3303(0) <= '0';
    zext_ln515_15_reg_3303(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_8_reg_3313(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_17_reg_3353(0) <= '0';
    zext_ln515_17_reg_3353(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_9_reg_3363(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_19_reg_3398(0) <= '0';
    zext_ln515_19_reg_3398(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_10_reg_3408(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_21_reg_3438(0) <= '0';
    zext_ln515_21_reg_3438(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_11_reg_3448(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_23_reg_3478(0) <= '0';
    zext_ln515_23_reg_3478(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_12_reg_3488(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_25_reg_3518(0) <= '0';
    zext_ln515_25_reg_3518(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_13_reg_3528(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln515_27_reg_3563(0) <= '0';
    zext_ln515_27_reg_3563(136 downto 53) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    zext_ln18_14_reg_3573(136 downto 32) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage19_subdone, ap_condition_exit_pp0_iter0_stage19, ap_block_pp0_stage35_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone, ap_block_pp0_stage31_subdone, ap_block_pp0_stage32_subdone, ap_block_pp0_stage33_subdone, ap_block_pp0_stage34_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage19)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when ap_ST_fsm_pp0_stage32 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage32_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                end if;
            when ap_ST_fsm_pp0_stage33 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage33_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                end if;
            when ap_ST_fsm_pp0_stage34 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage34_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                end if;
            when ap_ST_fsm_pp0_stage35 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage35_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1432_10_fu_1230_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_2));
    add_ln1432_11_fu_1352_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_3));
    add_ln1432_12_fu_1436_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_4));
    add_ln1432_13_fu_758_p2 <= std_logic_vector(unsigned(select_ln18_18_cast_fu_732_p1) + unsigned(ap_const_lv9_1FC));
    add_ln1432_5_fu_818_p2 <= std_logic_vector(unsigned(zext_ln1432_fu_794_p1) + unsigned(ap_const_lv9_1FC));
    add_ln1432_6_fu_879_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_1FD));
    add_ln1432_7_fu_898_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_1FE));
    add_ln1432_8_fu_1006_p2 <= std_logic_vector(unsigned(zext_ln1432_reg_3060) + unsigned(ap_const_lv9_1FF));
    add_ln1432_9_fu_1155_p2 <= std_logic_vector(unsigned(select_ln16_1_reg_3054) + unsigned(ap_const_lv8_1));
    add_ln1432_fu_768_p2 <= std_logic_vector(signed(sext_ln1432_fu_764_p1) + signed(zext_ln1432_2_fu_755_p1));
    add_ln14_1_fu_834_p2 <= std_logic_vector(unsigned(indvar_flatten48_load_reg_2931) + unsigned(ap_const_lv26_1));
    add_ln14_fu_523_p2 <= std_logic_vector(unsigned(out_feat_fu_190) + unsigned(ap_const_lv7_1));
    add_ln16_1_fu_681_p2 <= std_logic_vector(unsigned(indvar_flatten15_fu_186) + unsigned(ap_const_lv20_1));
    add_ln16_fu_726_p2 <= std_logic_vector(unsigned(select_ln14_fu_710_p3) + unsigned(ap_const_lv8_1));
    add_ln18_1_fu_2678_p2 <= std_logic_vector(unsigned(indvar_flatten_load_reg_2921) + unsigned(ap_const_lv12_1));
    add_ln18_fu_621_p2 <= std_logic_vector(unsigned(select_ln16_fu_595_p3) + unsigned(ap_const_lv8_1));
    add_ln31_fu_2667_p2 <= std_logic_vector(unsigned(select_ln18_12_reg_2985) + unsigned(ap_const_lv4_1));
    add_ln42_10_fu_735_p2 <= std_logic_vector(unsigned(add_ln42_1_fu_716_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_11_fu_745_p2 <= std_logic_vector(unsigned(add_ln42_2_fu_721_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_12_fu_798_p2 <= std_logic_vector(unsigned(add_ln42_3_fu_779_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_13_fu_808_p2 <= std_logic_vector(unsigned(add_ln42_4_fu_784_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_14_fu_854_p2 <= std_logic_vector(unsigned(add_ln42_5_fu_839_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_15_fu_864_p2 <= std_logic_vector(unsigned(add_ln42_6_fu_844_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_16_fu_874_p2 <= std_logic_vector(unsigned(add_ln42_7_fu_849_p2) + unsigned(zext_ln42_1_reg_2997));
    add_ln42_17_fu_1220_p2 <= std_logic_vector(unsigned(sub_ln42_fu_1214_p2) + unsigned(result_reg_3185));
    add_ln42_18_fu_1426_p2 <= std_logic_vector(unsigned(sub_ln42_1_fu_1420_p2) + unsigned(result_reg_3185));
    add_ln42_19_fu_1608_p2 <= std_logic_vector(unsigned(sub_ln42_2_fu_1602_p2) + unsigned(result_reg_3185));
    add_ln42_1_fu_716_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_12));
    add_ln42_20_fu_1791_p2 <= std_logic_vector(unsigned(sub_ln42_3_fu_1785_p2) + unsigned(result_reg_3185));
    add_ln42_21_fu_1962_p2 <= std_logic_vector(unsigned(sub_ln42_4_fu_1956_p2) + unsigned(result_reg_3185));
    add_ln42_22_fu_2134_p2 <= std_logic_vector(unsigned(sub_ln42_5_fu_2128_p2) + unsigned(result_reg_3185));
    add_ln42_23_fu_2305_p2 <= std_logic_vector(unsigned(sub_ln42_6_fu_2299_p2) + unsigned(result_reg_3185));
    add_ln42_24_fu_2477_p2 <= std_logic_vector(unsigned(sub_ln42_7_fu_2471_p2) + unsigned(result_reg_3185));
    add_ln42_25_fu_2648_p2 <= std_logic_vector(unsigned(sub_ln42_8_fu_2642_p2) + unsigned(result_reg_3185));
    add_ln42_2_fu_721_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_1B));
    add_ln42_3_fu_779_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_24));
    add_ln42_4_fu_784_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_2D));
    add_ln42_5_fu_839_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_36));
    add_ln42_6_fu_844_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_3F));
    add_ln42_7_fu_849_p2 <= std_logic_vector(unsigned(mul_ln42_reg_2958) + unsigned(ap_const_lv13_48));
    add_ln42_8_fu_659_p2 <= std_logic_vector(unsigned(mul_ln42_fu_547_p2) + unsigned(zext_ln42_1_fu_655_p1));
    add_ln42_9_fu_670_p2 <= std_logic_vector(unsigned(add_ln42_fu_553_p2) + unsigned(zext_ln42_1_fu_655_p1));
    add_ln42_fu_553_p2 <= std_logic_vector(unsigned(mul_ln42_fu_547_p2) + unsigned(ap_const_lv13_9));
    add_ln47_1_fu_2762_p2 <= std_logic_vector(unsigned(sub_ln47_1_fu_2753_p2) + unsigned(zext_ln47_3_fu_2759_p1));
    add_ln47_fu_2731_p2 <= std_logic_vector(signed(sext_ln42_fu_2724_p1) + signed(zext_ln47_2_fu_2728_p1));
    add_ln515_10_fu_1844_p2 <= std_logic_vector(unsigned(zext_ln515_20_fu_1840_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_11_fu_2016_p2 <= std_logic_vector(unsigned(zext_ln515_22_fu_2012_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_12_fu_2187_p2 <= std_logic_vector(unsigned(zext_ln515_24_fu_2183_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_13_fu_2359_p2 <= std_logic_vector(unsigned(zext_ln515_26_fu_2355_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_14_fu_2530_p2 <= std_logic_vector(unsigned(zext_ln515_28_fu_2526_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_6_fu_1101_p2 <= std_logic_vector(unsigned(zext_ln515_12_fu_1097_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_7_fu_1298_p2 <= std_logic_vector(unsigned(zext_ln515_14_fu_1294_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_8_fu_1490_p2 <= std_logic_vector(unsigned(zext_ln515_16_fu_1486_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_9_fu_1673_p2 <= std_logic_vector(unsigned(zext_ln515_18_fu_1669_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_fu_952_p2 <= std_logic_vector(unsigned(zext_ln515_fu_948_p1) + unsigned(ap_const_lv12_C01));
    and_ln14_1_fu_583_p2 <= (xor_ln14_fu_559_p2 and icmp_ln18_fu_577_p2);
    and_ln14_fu_571_p2 <= (xor_ln14_fu_559_p2 and icmp_ln31_fu_565_p2);
    and_ln16_fu_615_p2 <= (or_ln16_1_fu_609_p2 and and_ln14_fu_571_p2);
    and_ln18_fu_2850_p2 <= (xor_ln18_fu_2822_p2 and icmp_ln18_16_fu_2816_p2);
    and_ln25_fu_2810_p2 <= (icmp_ln25_fu_2798_p2 and icmp_ln25_8_fu_2804_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage33 <= ap_CS_fsm(33);
    ap_CS_fsm_pp0_stage34 <= ap_CS_fsm(34);
    ap_CS_fsm_pp0_stage35 <= ap_CS_fsm(35);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage30_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage31_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage32_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage33_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage34_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage35_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage19_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_subdone, icmp_ln14_reg_2941)
    begin
        if (((icmp_ln14_reg_2941 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            ap_condition_exit_pp0_iter0_stage19 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage19;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage35_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln14_fu_2768_p1 <= conv1_biases_load_reg_3627;
    bitcast_ln42_10_fu_1548_p1 <= reg_422;
    bitcast_ln42_11_fu_1731_p1 <= reg_422;
    bitcast_ln42_12_fu_1902_p1 <= reg_422;
    bitcast_ln42_13_fu_2074_p1 <= reg_422;
    bitcast_ln42_14_fu_2245_p1 <= reg_422;
    bitcast_ln42_15_fu_2417_p1 <= reg_422;
    bitcast_ln42_16_fu_2588_p1 <= reg_422;
    bitcast_ln42_17_fu_2662_p1 <= reg_422;
    bitcast_ln42_1_fu_1366_p1 <= reg_422;
    bitcast_ln42_2_fu_1727_p1 <= conv1_weights_load_2_reg_3085;
    bitcast_ln42_3_fu_1898_p1 <= conv1_weights_load_3_reg_3090;
    bitcast_ln42_4_fu_2070_p1 <= conv1_weights_load_4_reg_3115;
    bitcast_ln42_5_fu_2241_p1 <= conv1_weights_load_5_reg_3120;
    bitcast_ln42_6_fu_2413_p1 <= conv1_weights_load_6_reg_3135;
    bitcast_ln42_7_fu_2584_p1 <= conv1_weights_load_7_reg_3140;
    bitcast_ln42_8_fu_2658_p1 <= conv1_weights_load_8_reg_3175;
    bitcast_ln42_9_fu_1544_p1 <= conv1_weights_load_1_reg_3049;
    bitcast_ln42_fu_1362_p1 <= conv1_weights_load_reg_3044;
    bitcast_ln488_10_fu_2487_p1 <= x_assign_19_8_reg_3388;
    bitcast_ln488_3_fu_1254_p1 <= reg_414;
    bitcast_ln488_4_fu_1446_p1 <= reg_418;
    bitcast_ln488_5_fu_1629_p1 <= reg_414;
    bitcast_ln488_6_fu_1801_p1 <= x_assign_19_4_reg_3288;
    bitcast_ln488_7_fu_1972_p1 <= reg_418;
    bitcast_ln488_8_fu_2144_p1 <= x_assign_19_6_reg_3338;
    bitcast_ln488_9_fu_2315_p1 <= reg_414;
    bitcast_ln488_fu_1057_p1 <= reg_414;
    conv1_biases_address0 <= zext_ln14_fu_2700_p1(6 - 1 downto 0);

    conv1_biases_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            conv1_biases_ce0 <= ap_const_logic_1;
        else 
            conv1_biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_weights_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage1, zext_ln42_3_fu_676_p1, ap_block_pp0_stage2, zext_ln42_5_fu_750_p1, ap_block_pp0_stage3, zext_ln42_7_fu_813_p1, ap_block_pp0_stage4, zext_ln42_9_fu_869_p1, zext_ln42_10_fu_894_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                conv1_weights_address0 <= zext_ln42_10_fu_894_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                conv1_weights_address0 <= zext_ln42_9_fu_869_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                conv1_weights_address0 <= zext_ln42_7_fu_813_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                conv1_weights_address0 <= zext_ln42_5_fu_750_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv1_weights_address0 <= zext_ln42_3_fu_676_p1(13 - 1 downto 0);
            else 
                conv1_weights_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            conv1_weights_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_weights_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, zext_ln42_2_fu_665_p1, ap_block_pp0_stage1, zext_ln42_4_fu_740_p1, ap_block_pp0_stage2, zext_ln42_6_fu_803_p1, ap_block_pp0_stage3, zext_ln42_8_fu_859_p1, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                conv1_weights_address1 <= zext_ln42_8_fu_859_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                conv1_weights_address1 <= zext_ln42_6_fu_803_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                conv1_weights_address1 <= zext_ln42_4_fu_740_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv1_weights_address1 <= zext_ln42_2_fu_665_p1(13 - 1 downto 0);
            else 
                conv1_weights_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            conv1_weights_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_weights_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            conv1_weights_ce0 <= ap_const_logic_1;
        else 
            conv1_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_weights_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            conv1_weights_ce1 <= ap_const_logic_1;
        else 
            conv1_weights_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_28_fu_2780_p1 <= reg_446;
    data_fu_908_p1 <= grp_generic_fmin_double_s_fu_386_ap_return;
    grp_fu_101_p_ce <= ap_const_logic_1;
    grp_fu_101_p_din0 <= grp_fu_396_p0;
    grp_fu_101_p_din1 <= grp_fu_396_p1;
    grp_fu_105_p_ce <= ap_const_logic_1;
    grp_fu_105_p_din0 <= grp_fu_400_p0;

    grp_fu_392_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage15, reg_436, reg_446, ap_CS_fsm_pp0_stage2, select_ln18_14_fu_1621_p3, ap_block_pp0_stage6, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage10, ap_block_pp0_stage2, ap_block_pp0_stage18, ap_block_pp0_stage22, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_392_p0 <= reg_446;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34)) or ((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)))) then 
            grp_fu_392_p0 <= reg_436;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_392_p0 <= select_ln18_14_fu_1621_p3;
        else 
            grp_fu_392_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_392_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage26, reg_426, reg_431, ap_CS_fsm_pp0_stage15, reg_441, ap_CS_fsm_pp0_stage2, mul_5_reg_3538, mul_7_reg_3598, bitcast_ln14_reg_3632, ap_block_pp0_stage6, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage10, ap_block_pp0_stage2, ap_block_pp0_stage18, ap_block_pp0_stage22, ap_block_pp0_stage26, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage30, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_392_p1 <= bitcast_ln14_reg_3632;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_392_p1 <= mul_7_reg_3598;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34))) then 
            grp_fu_392_p1 <= mul_5_reg_3538;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)))) then 
            grp_fu_392_p1 <= reg_441;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage30) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)))) then 
            grp_fu_392_p1 <= reg_431;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)))) then 
            grp_fu_392_p1 <= reg_426;
        else 
            grp_fu_392_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_396_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage21, bitcast_ln42_fu_1362_p1, bitcast_ln42_9_fu_1544_p1, bitcast_ln42_2_fu_1727_p1, bitcast_ln42_3_fu_1898_p1, bitcast_ln42_4_fu_2070_p1, bitcast_ln42_5_fu_2241_p1, ap_CS_fsm_pp0_stage23, bitcast_ln42_6_fu_2413_p1, bitcast_ln42_7_fu_2584_p1, ap_CS_fsm_pp0_stage27, bitcast_ln42_8_fu_2658_p1, ap_block_pp0_stage11, ap_block_pp0_stage13, ap_block_pp0_stage15, ap_block_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage25, ap_block_pp0_stage27)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
                grp_fu_396_p0 <= bitcast_ln42_8_fu_2658_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                grp_fu_396_p0 <= bitcast_ln42_7_fu_2584_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
                grp_fu_396_p0 <= bitcast_ln42_6_fu_2413_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
                grp_fu_396_p0 <= bitcast_ln42_5_fu_2241_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_396_p0 <= bitcast_ln42_4_fu_2070_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_396_p0 <= bitcast_ln42_3_fu_1898_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                grp_fu_396_p0 <= bitcast_ln42_2_fu_1727_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                grp_fu_396_p0 <= bitcast_ln42_9_fu_1544_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_fu_396_p0 <= bitcast_ln42_fu_1362_p1;
            else 
                grp_fu_396_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_396_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_396_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage21, bitcast_ln42_1_fu_1366_p1, bitcast_ln42_10_fu_1548_p1, bitcast_ln42_11_fu_1731_p1, bitcast_ln42_12_fu_1902_p1, bitcast_ln42_13_fu_2074_p1, bitcast_ln42_14_fu_2245_p1, ap_CS_fsm_pp0_stage23, bitcast_ln42_15_fu_2417_p1, bitcast_ln42_16_fu_2588_p1, ap_CS_fsm_pp0_stage27, bitcast_ln42_17_fu_2662_p1, ap_block_pp0_stage11, ap_block_pp0_stage13, ap_block_pp0_stage15, ap_block_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage21, ap_block_pp0_stage23, ap_block_pp0_stage25, ap_block_pp0_stage27)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then 
                grp_fu_396_p1 <= bitcast_ln42_17_fu_2662_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                grp_fu_396_p1 <= bitcast_ln42_16_fu_2588_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
                grp_fu_396_p1 <= bitcast_ln42_15_fu_2417_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
                grp_fu_396_p1 <= bitcast_ln42_14_fu_2245_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_396_p1 <= bitcast_ln42_13_fu_2074_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                grp_fu_396_p1 <= bitcast_ln42_12_fu_1902_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                grp_fu_396_p1 <= bitcast_ln42_11_fu_1731_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                grp_fu_396_p1 <= bitcast_ln42_10_fu_1548_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_fu_396_p1 <= bitcast_ln42_1_fu_1366_p1;
            else 
                grp_fu_396_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_396_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_400_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage1, zext_ln39_fu_503_p1, ap_CS_fsm_pp0_stage2, sext_ln1432_4_fu_774_p1, ap_CS_fsm_pp0_stage3, sext_ln1432_5_fu_824_p1, sext_ln1432_6_fu_884_p1, sext_ln1432_7_fu_903_p1, sext_ln1432_8_fu_1011_p1, zext_ln39_1_fu_1016_p1, zext_ln1432_3_fu_1160_p1, zext_ln1432_4_fu_1235_p1, zext_ln1432_5_fu_1357_p1, zext_ln1432_6_fu_1441_p1, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage10, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_fu_400_p0 <= zext_ln1432_6_fu_1441_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_fu_400_p0 <= zext_ln1432_5_fu_1357_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_fu_400_p0 <= zext_ln1432_4_fu_1235_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_fu_400_p0 <= zext_ln1432_3_fu_1160_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_fu_400_p0 <= zext_ln39_1_fu_1016_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_fu_400_p0 <= sext_ln1432_8_fu_1011_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_fu_400_p0 <= sext_ln1432_7_fu_903_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_400_p0 <= sext_ln1432_6_fu_884_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_400_p0 <= sext_ln1432_5_fu_824_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_400_p0 <= sext_ln1432_4_fu_774_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_400_p0 <= zext_ln39_fu_503_p1;
            else 
                grp_fu_400_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_400_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_97_p_ce <= ap_const_logic_1;
    grp_fu_97_p_din0 <= grp_fu_392_p0;
    grp_fu_97_p_din1 <= grp_fu_392_p1;
    grp_fu_97_p_opcode <= ap_const_lv2_0;

    grp_generic_fmax_double_s_fu_381_x_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2941, reg_404, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage15, select_ln16_2_reg_3238, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, grp_fu_105_p_dout0)
    begin
        if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then 
            grp_generic_fmax_double_s_fu_381_x <= reg_404;
        elsif (((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_generic_fmax_double_s_fu_381_x <= select_ln16_2_reg_3238;
        elsif ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_generic_fmax_double_s_fu_381_x <= grp_fu_105_p_dout0;
        else 
            grp_generic_fmax_double_s_fu_381_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_generic_fmin_double_s_fu_386_x_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2941, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, grp_generic_fmax_double_s_fu_381_ap_return, reg_409, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage10)
    begin
        if ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            grp_generic_fmin_double_s_fu_386_x <= grp_generic_fmax_double_s_fu_381_ap_return;
        elsif ((((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln14_reg_2941 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_generic_fmin_double_s_fu_386_x <= reg_409;
        else 
            grp_generic_fmin_double_s_fu_386_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln14_fu_508_p2 <= "1" when (indvar_flatten48_fu_194 = ap_const_lv26_23B8240) else "0";
    icmp_ln16_fu_529_p2 <= "1" when (indvar_flatten15_fu_186 = ap_const_lv20_8EE09) else "0";
    icmp_ln18_16_fu_2816_p2 <= "1" when (y_fp_exp_fu_2784_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_fu_577_p2 <= "1" when (indvar_flatten_fu_178 = ap_const_lv12_8F7) else "0";
    icmp_ln25_8_fu_2804_p2 <= "1" when (y_fp_sig_fu_2794_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_2798_p2 <= "1" when (y_fp_exp_fu_2784_p4 = ap_const_lv8_0) else "0";
    icmp_ln31_fu_565_p2 <= "1" when (kernel_x_fu_170 = ap_const_lv4_9) else "0";
    ifzero_fu_2672_p2 <= "1" when (add_ln31_fu_2667_p2 = ap_const_lv4_9) else "0";

    input_ftmap_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage13, ap_block_pp0_stage15, zext_ln42_12_fu_1225_p1, zext_ln42_14_fu_1431_p1, zext_ln42_16_fu_1613_p1, zext_ln42_18_fu_1796_p1, zext_ln42_20_fu_1967_p1, ap_block_pp0_stage17, zext_ln42_22_fu_2139_p1, ap_block_pp0_stage19, zext_ln42_24_fu_2310_p1, ap_block_pp0_stage21, zext_ln42_26_fu_2482_p1, ap_block_pp0_stage23, zext_ln42_28_fu_2653_p1, ap_block_pp0_stage25)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                input_ftmap_address0 <= zext_ln42_28_fu_2653_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
                input_ftmap_address0 <= zext_ln42_26_fu_2482_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
                input_ftmap_address0 <= zext_ln42_24_fu_2310_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                input_ftmap_address0 <= zext_ln42_22_fu_2139_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                input_ftmap_address0 <= zext_ln42_20_fu_1967_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                input_ftmap_address0 <= zext_ln42_18_fu_1796_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                input_ftmap_address0 <= zext_ln42_16_fu_1613_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                input_ftmap_address0 <= zext_ln42_14_fu_1431_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                input_ftmap_address0 <= zext_ln42_12_fu_1225_p1(16 - 1 downto 0);
            else 
                input_ftmap_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            input_ftmap_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_ftmap_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            input_ftmap_ce0 <= ap_const_logic_1;
        else 
            input_ftmap_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_output_address0 <= layer1_output_addr_reg_3637;

    layer1_output_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            layer1_output_ce0 <= ap_const_logic_1;
        else 
            layer1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    layer1_output_d0 <= 
        ap_const_lv32_0 when (and_ln18_fu_2850_p2(0) = '1') else 
        select_ln25_fu_2842_p3;

    layer1_output_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ifzero_reg_3613)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ifzero_reg_3613 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            layer1_output_we0 <= ap_const_logic_1;
        else 
            layer1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln18_10_fu_1884_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_19_fu_1836_p1),to_integer(unsigned('0' & zext_ln18_10_fu_1880_p1(31-1 downto 0)))));
    lshr_ln18_11_fu_2056_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_21_fu_2008_p1),to_integer(unsigned('0' & zext_ln18_11_fu_2052_p1(31-1 downto 0)))));
    lshr_ln18_12_fu_2227_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_23_fu_2179_p1),to_integer(unsigned('0' & zext_ln18_12_fu_2223_p1(31-1 downto 0)))));
    lshr_ln18_13_fu_2399_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_25_fu_2351_p1),to_integer(unsigned('0' & zext_ln18_13_fu_2395_p1(31-1 downto 0)))));
    lshr_ln18_14_fu_2570_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_27_fu_2522_p1),to_integer(unsigned('0' & zext_ln18_14_fu_2566_p1(31-1 downto 0)))));
    lshr_ln18_6_fu_1141_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_11_fu_1093_p1),to_integer(unsigned('0' & zext_ln18_6_fu_1137_p1(31-1 downto 0)))));
    lshr_ln18_7_fu_1338_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_13_fu_1290_p1),to_integer(unsigned('0' & zext_ln18_7_fu_1334_p1(31-1 downto 0)))));
    lshr_ln18_8_fu_1530_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_15_fu_1482_p1),to_integer(unsigned('0' & zext_ln18_8_fu_1526_p1(31-1 downto 0)))));
    lshr_ln18_9_fu_1713_p2 <= std_logic_vector(shift_right(unsigned(zext_ln515_17_fu_1665_p1),to_integer(unsigned('0' & zext_ln18_9_fu_1709_p1(31-1 downto 0)))));
    lshr_ln18_fu_992_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_944_p1),to_integer(unsigned('0' & zext_ln18_fu_988_p1(31-1 downto 0)))));
    mantissa_fu_934_p4 <= ((ap_const_lv1_1 & trunc_ln534_fu_930_p1) & ap_const_lv1_0);
    mul_ln42_fu_547_p0 <= mul_ln42_fu_547_p00(7 - 1 downto 0);
    mul_ln42_fu_547_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_fu_535_p3),13));
    mul_ln42_fu_547_p1 <= ap_const_lv13_51(8 - 1 downto 0);
    or_ln16_1_fu_609_p2 <= (xor_ln16_fu_603_p2 or icmp_ln16_fu_529_p2);
    or_ln16_fu_589_p2 <= (icmp_ln16_fu_529_p2 or and_ln14_1_fu_583_p2);
    or_ln18_15_fu_633_p2 <= (or_ln18_fu_627_p2 or icmp_ln16_fu_529_p2);
    or_ln18_fu_627_p2 <= (and_ln16_fu_615_p2 or and_ln14_1_fu_583_p2);
    p_shl1_fu_2745_p3 <= (trunc_ln47_fu_2741_p1 & ap_const_lv8_0);
    res_fu_2834_p3 <= 
        reg_446 when (ymaggreater_fu_2828_p2(0) = '1') else 
        ap_const_lv32_0;
    result_10_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(val_fu_1037_p3));
    result_fu_1050_p3 <= 
        result_10_fu_1044_p2 when (xs_sign_reg_3145(0) = '1') else 
        val_fu_1037_p3;
    select_ln14_1_fu_535_p3 <= 
        add_ln14_fu_523_p2 when (icmp_ln16_fu_529_p2(0) = '1') else 
        out_feat_fu_190;
    select_ln14_2_fu_1240_p3 <= 
        ap_const_lv64_0 when (icmp_ln16_reg_2945(0) = '1') else 
        reg_404;
    select_ln14_fu_710_p3 <= 
        ap_const_lv8_0 when (icmp_ln16_reg_2945(0) = '1') else 
        out_feat_y_2_reg_2926;
    select_ln16_1_fu_789_p3 <= 
        add_ln16_reg_3023 when (and_ln14_1_reg_2969(0) = '1') else 
        select_ln14_reg_3018;
    select_ln16_2_fu_1247_p3 <= 
        grp_fu_105_p_dout0 when (and_ln14_1_reg_2969(0) = '1') else 
        select_ln14_2_fu_1240_p3;
    select_ln16_3_fu_687_p3 <= 
        ap_const_lv20_1 when (icmp_ln16_fu_529_p2(0) = '1') else 
        add_ln16_1_fu_681_p2;
    select_ln16_fu_595_p3 <= 
        ap_const_lv8_0 when (or_ln16_fu_589_p2(0) = '1') else 
        out_feat_x_fu_174;
    select_ln18_12_fu_639_p3 <= 
        ap_const_lv4_0 when (or_ln18_15_fu_633_p2(0) = '1') else 
        kernel_x_fu_170;
    select_ln18_13_fu_1125_p3 <= 
        sext_ln18_13_fu_1121_p1 when (tmp_43_fu_1107_p3(0) = '1') else 
        add_ln515_6_fu_1101_p2;
    select_ln18_14_fu_1621_p3 <= 
        ap_const_lv32_0 when (or_ln18_15_reg_2980(0) = '1') else 
        convolution_fu_166;
    select_ln18_15_fu_1322_p3 <= 
        sext_ln18_15_fu_1318_p1 when (tmp_46_fu_1304_p3(0) = '1') else 
        add_ln515_7_fu_1298_p2;
    select_ln18_16_fu_647_p3 <= 
        add_ln18_fu_621_p2 when (and_ln16_fu_615_p2(0) = '1') else 
        select_ln16_fu_595_p3;
    select_ln18_17_fu_1514_p3 <= 
        sext_ln18_17_fu_1510_p1 when (tmp_49_fu_1496_p3(0) = '1') else 
        add_ln515_8_fu_1490_p2;
    select_ln18_18_cast_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_16_reg_2991),9));
    select_ln18_19_fu_1697_p3 <= 
        sext_ln18_19_fu_1693_p1 when (tmp_52_fu_1679_p3(0) = '1') else 
        add_ln515_9_fu_1673_p2;
    select_ln18_20_fu_1182_p3 <= 
        zext_ln21_6_fu_1169_p1 when (tmp_43_reg_3208(0) = '1') else 
        tmp_15_fu_1172_p4;
    select_ln18_21_fu_1868_p3 <= 
        sext_ln18_21_fu_1864_p1 when (tmp_55_fu_1850_p3(0) = '1') else 
        add_ln515_10_fu_1844_p2;
    select_ln18_22_fu_1388_p3 <= 
        zext_ln21_7_fu_1375_p1 when (tmp_46_reg_3253(0) = '1') else 
        tmp_17_fu_1378_p4;
    select_ln18_23_fu_2040_p3 <= 
        sext_ln18_23_fu_2036_p1 when (tmp_58_fu_2022_p3(0) = '1') else 
        add_ln515_11_fu_2016_p2;
    select_ln18_24_fu_1570_p3 <= 
        zext_ln21_8_fu_1557_p1 when (tmp_49_reg_3308(0) = '1') else 
        tmp_19_fu_1560_p4;
    select_ln18_25_fu_2211_p3 <= 
        sext_ln18_25_fu_2207_p1 when (tmp_61_fu_2193_p3(0) = '1') else 
        add_ln515_12_fu_2187_p2;
    select_ln18_26_fu_1753_p3 <= 
        zext_ln21_9_fu_1740_p1 when (tmp_52_reg_3358(0) = '1') else 
        tmp_21_fu_1743_p4;
    select_ln18_27_fu_2383_p3 <= 
        sext_ln18_27_fu_2379_p1 when (tmp_64_fu_2365_p3(0) = '1') else 
        add_ln515_13_fu_2359_p2;
    select_ln18_28_fu_1924_p3 <= 
        zext_ln21_10_fu_1911_p1 when (tmp_55_reg_3403(0) = '1') else 
        tmp_23_fu_1914_p4;
    select_ln18_29_fu_2554_p3 <= 
        sext_ln18_29_fu_2550_p1 when (tmp_67_fu_2536_p3(0) = '1') else 
        add_ln515_14_fu_2530_p2;
    select_ln18_30_fu_2096_p3 <= 
        zext_ln21_11_fu_2083_p1 when (tmp_58_reg_3443(0) = '1') else 
        tmp_25_fu_2086_p4;
    select_ln18_31_fu_2267_p3 <= 
        zext_ln21_12_fu_2254_p1 when (tmp_61_reg_3483(0) = '1') else 
        tmp_27_fu_2257_p4;
    select_ln18_32_fu_2439_p3 <= 
        zext_ln21_13_fu_2426_p1 when (tmp_64_reg_3523(0) = '1') else 
        tmp_29_fu_2429_p4;
    select_ln18_33_fu_2610_p3 <= 
        zext_ln21_14_fu_2597_p1 when (tmp_67_reg_3568(0) = '1') else 
        tmp_31_fu_2600_p4;
    select_ln18_35_fu_2683_p3 <= 
        ap_const_lv12_1 when (or_ln16_reg_2975(0) = '1') else 
        add_ln18_1_fu_2678_p2;
    select_ln18_fu_976_p3 <= 
        sext_ln18_fu_972_p1 when (tmp_40_fu_958_p3(0) = '1') else 
        add_ln515_fu_952_p2;
    select_ln25_fu_2842_p3 <= 
        reg_446 when (and_ln25_fu_2810_p2(0) = '1') else 
        res_fu_2834_p3;
    select_ln59_10_fu_2280_p3 <= 
        sub_ln59_10_fu_2274_p2 when (tmp_60_reg_3473(0) = '1') else 
        select_ln18_31_fu_2267_p3;
    select_ln59_11_fu_2452_p3 <= 
        sub_ln59_11_fu_2446_p2 when (tmp_63_reg_3513(0) = '1') else 
        select_ln18_32_fu_2439_p3;
    select_ln59_12_fu_2623_p3 <= 
        sub_ln59_12_fu_2617_p2 when (tmp_66_reg_3558(0) = '1') else 
        select_ln18_33_fu_2610_p3;
    select_ln59_5_fu_1401_p3 <= 
        sub_ln59_5_fu_1395_p2 when (tmp_45_reg_3243(0) = '1') else 
        select_ln18_22_fu_1388_p3;
    select_ln59_6_fu_1583_p3 <= 
        sub_ln59_6_fu_1577_p2 when (tmp_48_reg_3298(0) = '1') else 
        select_ln18_24_fu_1570_p3;
    select_ln59_7_fu_1766_p3 <= 
        sub_ln59_7_fu_1760_p2 when (tmp_51_reg_3348(0) = '1') else 
        select_ln18_26_fu_1753_p3;
    select_ln59_8_fu_1937_p3 <= 
        sub_ln59_8_fu_1931_p2 when (tmp_54_reg_3393(0) = '1') else 
        select_ln18_28_fu_1924_p3;
    select_ln59_9_fu_2109_p3 <= 
        sub_ln59_9_fu_2103_p2 when (tmp_57_reg_3433(0) = '1') else 
        select_ln18_30_fu_2096_p3;
    select_ln59_fu_1195_p3 <= 
        sub_ln59_fu_1189_p2 when (tmp_42_reg_3198(0) = '1') else 
        select_ln18_20_fu_1182_p3;
        sext_ln1432_4_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_fu_768_p2),32));

        sext_ln1432_5_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_5_fu_818_p2),32));

        sext_ln1432_6_fu_884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_6_fu_879_p2),32));

        sext_ln1432_7_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_7_fu_898_p2),32));

        sext_ln1432_8_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_8_fu_1006_p2),32));

        sext_ln1432_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1432_13_fu_758_p2),10));

        sext_ln18_12_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_fu_976_p3),32));

        sext_ln18_13_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_6_fu_1115_p2),12));

        sext_ln18_14_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_13_fu_1125_p3),32));

        sext_ln18_15_fu_1318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_7_fu_1312_p2),12));

        sext_ln18_16_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_15_fu_1322_p3),32));

        sext_ln18_17_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_8_fu_1504_p2),12));

        sext_ln18_18_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_17_fu_1514_p3),32));

        sext_ln18_19_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_9_fu_1687_p2),12));

        sext_ln18_20_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_19_fu_1697_p3),32));

        sext_ln18_21_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_10_fu_1858_p2),12));

        sext_ln18_22_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_21_fu_1868_p3),32));

        sext_ln18_23_fu_2036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_11_fu_2030_p2),12));

        sext_ln18_24_fu_2048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_23_fu_2040_p3),32));

        sext_ln18_25_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_12_fu_2201_p2),12));

        sext_ln18_26_fu_2219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_25_fu_2211_p3),32));

        sext_ln18_27_fu_2379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_13_fu_2373_p2),12));

        sext_ln18_28_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_27_fu_2383_p3),32));

        sext_ln18_29_fu_2550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_14_fu_2544_p2),12));

        sext_ln18_30_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_29_fu_2554_p3),32));

        sext_ln18_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_966_p2),12));

        sext_ln42_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln47_fu_2718_p2),17));

        sext_ln47_fu_2737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln47_fu_2731_p2),22));

    shl_ln18_10_fu_1907_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_19_reg_3398),to_integer(unsigned('0' & zext_ln18_10_reg_3408(31-1 downto 0)))));
    shl_ln18_11_fu_2079_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_21_reg_3438),to_integer(unsigned('0' & zext_ln18_11_reg_3448(31-1 downto 0)))));
    shl_ln18_12_fu_2250_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_23_reg_3478),to_integer(unsigned('0' & zext_ln18_12_reg_3488(31-1 downto 0)))));
    shl_ln18_13_fu_2422_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_25_reg_3518),to_integer(unsigned('0' & zext_ln18_13_reg_3528(31-1 downto 0)))));
    shl_ln18_14_fu_2593_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_27_reg_3563),to_integer(unsigned('0' & zext_ln18_14_reg_3573(31-1 downto 0)))));
    shl_ln18_6_fu_1165_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_11_reg_3203),to_integer(unsigned('0' & zext_ln18_6_reg_3213(31-1 downto 0)))));
    shl_ln18_7_fu_1371_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_13_reg_3248),to_integer(unsigned('0' & zext_ln18_7_reg_3258(31-1 downto 0)))));
    shl_ln18_8_fu_1553_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_15_reg_3303),to_integer(unsigned('0' & zext_ln18_8_reg_3313(31-1 downto 0)))));
    shl_ln18_9_fu_1736_p2 <= std_logic_vector(shift_left(unsigned(zext_ln515_17_reg_3353),to_integer(unsigned('0' & zext_ln18_9_reg_3363(31-1 downto 0)))));
    shl_ln18_fu_1020_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_reg_3150),to_integer(unsigned('0' & zext_ln18_reg_3160(31-1 downto 0)))));
    sub_ln18_10_fu_1858_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_3_fu_1812_p4));
    sub_ln18_11_fu_2030_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_4_fu_1984_p4));
    sub_ln18_12_fu_2201_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_5_fu_2155_p4));
    sub_ln18_13_fu_2373_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_6_fu_2327_p4));
    sub_ln18_14_fu_2544_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_7_fu_2498_p4));
    sub_ln18_6_fu_1115_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_s_fu_1069_p4));
    sub_ln18_7_fu_1312_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_s_fu_1266_p4));
    sub_ln18_8_fu_1504_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_1_fu_1458_p4));
    sub_ln18_9_fu_1687_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_3_2_fu_1641_p4));
    sub_ln18_fu_966_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_fu_920_p4));
    sub_ln42_1_fu_1420_p2 <= std_logic_vector(unsigned(tmp_18_fu_1412_p3) - unsigned(zext_ln42_13_fu_1408_p1));
    sub_ln42_2_fu_1602_p2 <= std_logic_vector(unsigned(tmp_20_fu_1594_p3) - unsigned(zext_ln42_15_fu_1590_p1));
    sub_ln42_3_fu_1785_p2 <= std_logic_vector(unsigned(tmp_22_fu_1777_p3) - unsigned(zext_ln42_17_fu_1773_p1));
    sub_ln42_4_fu_1956_p2 <= std_logic_vector(unsigned(tmp_24_fu_1948_p3) - unsigned(zext_ln42_19_fu_1944_p1));
    sub_ln42_5_fu_2128_p2 <= std_logic_vector(unsigned(tmp_26_fu_2120_p3) - unsigned(zext_ln42_21_fu_2116_p1));
    sub_ln42_6_fu_2299_p2 <= std_logic_vector(unsigned(tmp_28_fu_2291_p3) - unsigned(zext_ln42_23_fu_2287_p1));
    sub_ln42_7_fu_2471_p2 <= std_logic_vector(unsigned(tmp_30_fu_2463_p3) - unsigned(zext_ln42_25_fu_2459_p1));
    sub_ln42_8_fu_2642_p2 <= std_logic_vector(unsigned(tmp_32_fu_2634_p3) - unsigned(zext_ln42_27_fu_2630_p1));
    sub_ln42_fu_1214_p2 <= std_logic_vector(unsigned(tmp_16_fu_1206_p3) - unsigned(zext_ln42_11_fu_1202_p1));
    sub_ln47_1_fu_2753_p2 <= std_logic_vector(unsigned(p_shl1_fu_2745_p3) - unsigned(sext_ln47_fu_2737_p1));
    sub_ln47_fu_2718_p2 <= std_logic_vector(unsigned(zext_ln47_1_fu_2714_p1) - unsigned(zext_ln47_fu_2704_p1));
    sub_ln59_10_fu_2274_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_31_fu_2267_p3));
    sub_ln59_11_fu_2446_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_32_fu_2439_p3));
    sub_ln59_12_fu_2617_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_33_fu_2610_p3));
    sub_ln59_5_fu_1395_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_22_fu_1388_p3));
    sub_ln59_6_fu_1577_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_24_fu_1570_p3));
    sub_ln59_7_fu_1760_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_26_fu_1753_p3));
    sub_ln59_8_fu_1931_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_28_fu_1924_p3));
    sub_ln59_9_fu_2103_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_30_fu_2096_p3));
    sub_ln59_fu_1189_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(select_ln18_20_fu_1182_p3));
    tmp_15_fu_1172_p4 <= shl_ln18_6_fu_1165_p2(60 downto 53);
    tmp_16_fu_1206_p3 <= (select_ln59_fu_1195_p3 & ap_const_lv8_0);
    tmp_17_fu_1378_p4 <= shl_ln18_7_fu_1371_p2(60 downto 53);
    tmp_18_fu_1412_p3 <= (select_ln59_5_fu_1401_p3 & ap_const_lv8_0);
    tmp_19_fu_1560_p4 <= shl_ln18_8_fu_1553_p2(60 downto 53);
    tmp_20_fu_1594_p3 <= (select_ln59_6_fu_1583_p3 & ap_const_lv8_0);
    tmp_21_fu_1743_p4 <= shl_ln18_9_fu_1736_p2(60 downto 53);
    tmp_22_fu_1777_p3 <= (select_ln59_7_fu_1766_p3 & ap_const_lv8_0);
    tmp_23_fu_1914_p4 <= shl_ln18_10_fu_1907_p2(60 downto 53);
    tmp_24_fu_1948_p3 <= (select_ln59_8_fu_1937_p3 & ap_const_lv8_0);
    tmp_25_fu_2086_p4 <= shl_ln18_11_fu_2079_p2(60 downto 53);
    tmp_26_fu_2120_p3 <= (select_ln59_9_fu_2109_p3 & ap_const_lv8_0);
    tmp_27_fu_2257_p4 <= shl_ln18_12_fu_2250_p2(60 downto 53);
    tmp_28_fu_2291_p3 <= (select_ln59_10_fu_2280_p3 & ap_const_lv8_0);
    tmp_29_fu_2429_p4 <= shl_ln18_13_fu_2422_p2(60 downto 53);
    tmp_30_fu_2463_p3 <= (select_ln59_11_fu_2452_p3 & ap_const_lv8_0);
    tmp_31_fu_2600_p4 <= shl_ln18_14_fu_2593_p2(60 downto 53);
    tmp_32_fu_2634_p3 <= (select_ln59_12_fu_2623_p3 & ap_const_lv8_0);
    tmp_40_fu_958_p3 <= add_ln515_fu_952_p2(11 downto 11);
    tmp_43_fu_1107_p3 <= add_ln515_6_fu_1101_p2(11 downto 11);
    tmp_46_fu_1304_p3 <= add_ln515_7_fu_1298_p2(11 downto 11);
    tmp_49_fu_1496_p3 <= add_ln515_8_fu_1490_p2(11 downto 11);
    tmp_52_fu_1679_p3 <= add_ln515_9_fu_1673_p2(11 downto 11);
    tmp_55_fu_1850_p3 <= add_ln515_10_fu_1844_p2(11 downto 11);
    tmp_58_fu_2022_p3 <= add_ln515_11_fu_2016_p2(11 downto 11);
    tmp_61_fu_2193_p3 <= add_ln515_12_fu_2187_p2(11 downto 11);
    tmp_64_fu_2365_p3 <= add_ln515_13_fu_2359_p2(11 downto 11);
    tmp_67_fu_2536_p3 <= add_ln515_14_fu_2530_p2(11 downto 11);
    tmp_fu_2707_p3 <= (select_ln14_1_reg_2951 & ap_const_lv8_0);
    tmp_s_fu_1027_p4 <= shl_ln18_fu_1020_p2(68 downto 53);
    trunc_ln47_fu_2741_p1 <= add_ln47_fu_2731_p2(14 - 1 downto 0);
    trunc_ln534_10_fu_1468_p1 <= bitcast_ln488_4_fu_1446_p1(52 - 1 downto 0);
    trunc_ln534_11_fu_1651_p1 <= bitcast_ln488_5_fu_1629_p1(52 - 1 downto 0);
    trunc_ln534_12_fu_1822_p1 <= bitcast_ln488_6_fu_1801_p1(52 - 1 downto 0);
    trunc_ln534_13_fu_1994_p1 <= bitcast_ln488_7_fu_1972_p1(52 - 1 downto 0);
    trunc_ln534_14_fu_2165_p1 <= bitcast_ln488_8_fu_2144_p1(52 - 1 downto 0);
    trunc_ln534_15_fu_2337_p1 <= bitcast_ln488_9_fu_2315_p1(52 - 1 downto 0);
    trunc_ln534_16_fu_2508_p1 <= bitcast_ln488_10_fu_2487_p1(52 - 1 downto 0);
    trunc_ln534_8_fu_1079_p1 <= bitcast_ln488_fu_1057_p1(52 - 1 downto 0);
    trunc_ln534_9_fu_1276_p1 <= bitcast_ln488_3_fu_1254_p1(52 - 1 downto 0);
    trunc_ln534_fu_930_p1 <= data_fu_908_p1(52 - 1 downto 0);
    val_fu_1037_p3 <= 
        zext_ln21_fu_1024_p1 when (tmp_40_reg_3155(0) = '1') else 
        tmp_s_fu_1027_p4;
    xor_ln14_fu_559_p2 <= (icmp_ln16_fu_529_p2 xor ap_const_lv1_1);
    xor_ln16_fu_603_p2 <= (icmp_ln18_fu_577_p2 xor ap_const_lv1_1);
    xor_ln18_fu_2822_p2 <= (icmp_ln25_8_fu_2804_p2 xor ap_const_lv1_1);
    xs_exp_3_1_fu_1458_p4 <= bitcast_ln488_4_fu_1446_p1(62 downto 52);
    xs_exp_3_2_fu_1641_p4 <= bitcast_ln488_5_fu_1629_p1(62 downto 52);
    xs_exp_3_3_fu_1812_p4 <= bitcast_ln488_6_fu_1801_p1(62 downto 52);
    xs_exp_3_4_fu_1984_p4 <= bitcast_ln488_7_fu_1972_p1(62 downto 52);
    xs_exp_3_5_fu_2155_p4 <= bitcast_ln488_8_fu_2144_p1(62 downto 52);
    xs_exp_3_6_fu_2327_p4 <= bitcast_ln488_9_fu_2315_p1(62 downto 52);
    xs_exp_3_7_fu_2498_p4 <= bitcast_ln488_10_fu_2487_p1(62 downto 52);
    xs_exp_3_s_fu_1266_p4 <= bitcast_ln488_3_fu_1254_p1(62 downto 52);
    xs_exp_fu_920_p4 <= data_fu_908_p1(62 downto 52);
    xs_exp_s_fu_1069_p4 <= bitcast_ln488_fu_1057_p1(62 downto 52);
    y_fp_exp_fu_2784_p4 <= data_28_fu_2780_p1(30 downto 23);
    y_fp_sig_fu_2794_p1 <= data_28_fu_2780_p1(23 - 1 downto 0);
    ymaggreater_fu_2828_p2 <= "1" when (signed(data_28_fu_2780_p1) > signed(ap_const_lv32_0)) else "0";
    zext_ln1432_2_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_12_reg_2985),10));
    zext_ln1432_3_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1432_9_fu_1155_p2),32));
    zext_ln1432_4_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1432_10_fu_1230_p2),32));
    zext_ln1432_5_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1432_11_fu_1352_p2),32));
    zext_ln1432_6_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1432_12_fu_1436_p2),32));
    zext_ln1432_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln16_1_fu_789_p3),9));
    zext_ln14_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_reg_2951),64));
    zext_ln15_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_934_p4),137));
    zext_ln18_10_fu_1880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_22_fu_1876_p1),137));
    zext_ln18_11_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_24_fu_2048_p1),137));
    zext_ln18_12_fu_2223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_26_fu_2219_p1),137));
    zext_ln18_13_fu_2395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_28_fu_2391_p1),137));
    zext_ln18_14_fu_2566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_30_fu_2562_p1),137));
    zext_ln18_6_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_14_fu_1133_p1),137));
    zext_ln18_7_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_16_fu_1330_p1),137));
    zext_ln18_8_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_18_fu_1522_p1),137));
    zext_ln18_9_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_20_fu_1705_p1),137));
    zext_ln18_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_12_fu_984_p1),137));
    zext_ln21_10_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_3413),8));
    zext_ln21_11_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_reg_3453),8));
    zext_ln21_12_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_reg_3493),8));
    zext_ln21_13_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_reg_3533),8));
    zext_ln21_14_fu_2597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_reg_3578),8));
    zext_ln21_6_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_reg_3218),8));
    zext_ln21_7_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_3263),8));
    zext_ln21_8_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_3318),8));
    zext_ln21_9_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_3368),8));
    zext_ln21_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_3165),16));
    zext_ln39_1_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln16_reg_3023),32));
    zext_ln39_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_feat_y_fu_182),32));
    zext_ln42_10_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_16_reg_3105),64));
    zext_ln42_11_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_fu_1195_p3),16));
    zext_ln42_12_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_17_fu_1220_p2),64));
    zext_ln42_13_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_5_fu_1401_p3),16));
    zext_ln42_14_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_18_fu_1426_p2),64));
    zext_ln42_15_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_6_fu_1583_p3),16));
    zext_ln42_16_fu_1613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_19_fu_1608_p2),64));
    zext_ln42_17_fu_1773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_7_fu_1766_p3),16));
    zext_ln42_18_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_20_fu_1791_p2),64));
    zext_ln42_19_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_8_fu_1937_p3),16));
    zext_ln42_1_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_12_fu_639_p3),13));
    zext_ln42_20_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_21_fu_1962_p2),64));
    zext_ln42_21_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_9_fu_2109_p3),16));
    zext_ln42_22_fu_2139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_22_fu_2134_p2),64));
    zext_ln42_23_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_10_fu_2280_p3),16));
    zext_ln42_24_fu_2310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_23_fu_2305_p2),64));
    zext_ln42_25_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_11_fu_2452_p3),16));
    zext_ln42_26_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_24_fu_2477_p2),64));
    zext_ln42_27_fu_2630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln59_12_fu_2623_p3),16));
    zext_ln42_28_fu_2653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_25_fu_2648_p2),64));
    zext_ln42_2_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_8_fu_659_p2),64));
    zext_ln42_3_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_9_fu_670_p2),64));
    zext_ln42_4_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_10_fu_735_p2),64));
    zext_ln42_5_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_11_fu_745_p2),64));
    zext_ln42_6_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_12_fu_798_p2),64));
    zext_ln42_7_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_13_fu_808_p2),64));
    zext_ln42_8_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_14_fu_854_p2),64));
    zext_ln42_9_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_15_fu_864_p2),64));
    zext_ln47_1_fu_2714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2707_p3),16));
    zext_ln47_2_fu_2728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln16_1_reg_3054),17));
    zext_ln47_3_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln18_16_reg_2991),22));
    zext_ln47_4_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_reg_3622),64));
    zext_ln47_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_reg_2951),16));
    zext_ln515_11_cast_fu_1083_p4 <= ((ap_const_lv1_1 & trunc_ln534_8_fu_1079_p1) & ap_const_lv1_0);
    zext_ln515_11_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_11_cast_fu_1083_p4),137));
    zext_ln515_12_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_s_fu_1069_p4),12));
    zext_ln515_13_cast_fu_1280_p4 <= ((ap_const_lv1_1 & trunc_ln534_9_fu_1276_p1) & ap_const_lv1_0);
    zext_ln515_13_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_13_cast_fu_1280_p4),137));
    zext_ln515_14_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_s_fu_1266_p4),12));
    zext_ln515_15_cast_fu_1472_p4 <= ((ap_const_lv1_1 & trunc_ln534_10_fu_1468_p1) & ap_const_lv1_0);
    zext_ln515_15_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_15_cast_fu_1472_p4),137));
    zext_ln515_16_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_1_fu_1458_p4),12));
    zext_ln515_17_cast_fu_1655_p4 <= ((ap_const_lv1_1 & trunc_ln534_11_fu_1651_p1) & ap_const_lv1_0);
    zext_ln515_17_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_17_cast_fu_1655_p4),137));
    zext_ln515_18_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_2_fu_1641_p4),12));
    zext_ln515_19_cast_fu_1826_p4 <= ((ap_const_lv1_1 & trunc_ln534_12_fu_1822_p1) & ap_const_lv1_0);
    zext_ln515_19_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_19_cast_fu_1826_p4),137));
    zext_ln515_20_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_3_fu_1812_p4),12));
    zext_ln515_21_cast_fu_1998_p4 <= ((ap_const_lv1_1 & trunc_ln534_13_fu_1994_p1) & ap_const_lv1_0);
    zext_ln515_21_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_21_cast_fu_1998_p4),137));
    zext_ln515_22_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_4_fu_1984_p4),12));
    zext_ln515_23_cast_fu_2169_p4 <= ((ap_const_lv1_1 & trunc_ln534_14_fu_2165_p1) & ap_const_lv1_0);
    zext_ln515_23_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_23_cast_fu_2169_p4),137));
    zext_ln515_24_fu_2183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_5_fu_2155_p4),12));
    zext_ln515_25_cast_fu_2341_p4 <= ((ap_const_lv1_1 & trunc_ln534_15_fu_2337_p1) & ap_const_lv1_0);
    zext_ln515_25_fu_2351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_25_cast_fu_2341_p4),137));
    zext_ln515_26_fu_2355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_6_fu_2327_p4),12));
    zext_ln515_27_cast_fu_2512_p4 <= ((ap_const_lv1_1 & trunc_ln534_16_fu_2508_p1) & ap_const_lv1_0);
    zext_ln515_27_fu_2522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln515_27_cast_fu_2512_p4),137));
    zext_ln515_28_fu_2526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_7_fu_2498_p4),12));
    zext_ln515_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_fu_920_p4),12));
end behav;
