Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 10 18:21:18 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file saqwdf_timing_summary_routed.rpt -pb saqwdf_timing_summary_routed.pb -rpx saqwdf_timing_summary_routed.rpx -warn_on_violation
| Design       : saqwdf
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.974ns (44.924%)  route 4.872ns (55.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[12]/Q
                         net (fo=2, routed)           4.872     5.328    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.846 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.846    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 3.963ns (45.064%)  route 4.832ns (54.936%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  count_reg[13]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[13]/Q
                         net (fo=2, routed)           4.832     5.288    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.795 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.795    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 3.977ns (45.258%)  route 4.811ns (54.742%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[15]/Q
                         net (fo=2, routed)           4.811     5.267    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.788 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.788    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.378ns  (logic 3.971ns (47.404%)  route 4.406ns (52.596%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           4.406     4.862    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.378 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.378    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 3.981ns (50.166%)  route 3.955ns (49.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[10]/Q
                         net (fo=2, routed)           3.955     4.411    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.936 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.936    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 3.964ns (50.277%)  route 3.921ns (49.723%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=2, routed)           3.921     4.377    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.885 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.885    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 3.960ns (54.822%)  route 3.263ns (45.178%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[11]/Q
                         net (fo=2, routed)           3.263     3.719    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.223 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.223    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.960ns (61.339%)  route 2.496ns (38.661%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[8]/Q
                         net (fo=2, routed)           2.496     2.952    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.456 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.456    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.336ns  (logic 3.986ns (62.904%)  route 2.350ns (37.096%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=2, routed)           2.350     2.806    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.336 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.336    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 3.962ns (62.641%)  route 2.363ns (37.359%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[6]/Q
                         net (fo=2, routed)           2.363     2.819    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.325 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.325    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P1/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  P1/Q1_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/Q1_reg/Q
                         net (fo=1, routed)           0.116     0.257    P1/Q1
    SLICE_X1Y15          FDRE                                         r  P1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  P1/Q2_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/Q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    P1/Q2
    SLICE_X1Y18          FDRE                                         r  P1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/Q1_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.382%)  route 0.176ns (48.618%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[2]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    P1/count_int_reg[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  P1/Q1_i_1/O
                         net (fo=1, routed)           0.111     0.362    P1/eqOp
    SLICE_X0Y14          FDRE                                         r  P1/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  P1/count_int_reg[14]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[14]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  P1/count_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    P1/count_int_reg[12]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  P1/count_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[2]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  P1/count_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    P1/count_int_reg[0]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  P1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  P1/count_int_reg[6]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[6]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  P1/count_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    P1/count_int_reg[4]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  P1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  P1/count_int_reg[10]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    P1/count_int_reg[10]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  P1/count_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    P1/count_int_reg[8]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  P1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  P1/count_int_reg[14]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[14]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  P1/count_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    P1/count_int_reg[12]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  P1/count_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  P1/count_int_reg[2]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  P1/count_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    P1/count_int_reg[0]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  P1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/count_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  P1/count_int_reg[6]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P1/count_int_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    P1/count_int_reg[6]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  P1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    P1/count_int_reg[4]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  P1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------





