{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607480784639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607480784639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:26:24 2020 " "Processing started: Wed Dec 09 10:26:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607480784639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607480784639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_PROJECT -c ALU_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_PROJECT -c ALU_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607480784640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607480785318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_design.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_DESIGN " "Found entity 1: ALU_DESIGN" {  } { { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mshiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mshiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mShiftReg " "Found entity 1: mShiftReg" {  } { { "mShiftReg.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mShiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "malu.v 1 1 " "Found 1 design units, including 1 entities, in source file malu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mALU " "Found entity 1: mALU" {  } { { "mALU.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marithmeticunit.v 1 1 " "Found 1 design units, including 1 entities, in source file marithmeticunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mArithmeticUnit " "Found entity 1: mArithmeticUnit" {  } { { "mArithmeticUnit.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m16bitsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file m16bitsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 m16Bitsubtracter " "Found entity 1: m16Bitsubtracter" {  } { { "m16Bitsubtracter.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitsubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file mfullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mFullsubtracter " "Found entity 1: mFullsubtracter" {  } { { "mFullsubtracter.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFullsubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mhalfsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file mhalfsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mHalfsubtracter " "Found entity 1: mHalfsubtracter" {  } { { "mHalfsubtracter.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mHalfsubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m16bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file m16bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 m16Bitadder " "Found entity 1: m16Bitadder" {  } { { "m16Bitadder.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file mfulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mFulladder " "Found entity 1: mFulladder" {  } { { "mFulladder.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mhalfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file mhalfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mHalfadder " "Found entity 1: mHalfadder" {  } { { "mHalfadder.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mHalfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdff_risingedge_resetasynclow.v 1 1 " "Found 1 design units, including 1 entities, in source file mdff_risingedge_resetasynclow.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDFF_Risingedge_Resetasynclow " "Found entity 1: mDFF_Risingedge_Resetasynclow" {  } { { "mDFF_Risingedge_Resetasynclow.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mDFF_Risingedge_Resetasynclow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mlogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mLogicUnit " "Found entity 1: mLogicUnit" {  } { { "mLogicUnit.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnotb.v 1 1 " "Found 1 design units, including 1 entities, in source file mnotb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mNOTb " "Found entity 1: mNOTb" {  } { { "mNOTb.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mNOTb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morgate.v 1 1 " "Found 1 design units, including 1 entities, in source file morgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mORgate " "Found entity 1: mORgate" {  } { { "mORgate.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mORgate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mxorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file mxorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mXORgate " "Found entity 1: mXORgate" {  } { { "mXORgate.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mXORgate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandgate.v 1 1 " "Found 1 design units, including 1 entities, in source file mandgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mANDgate " "Found entity 1: mANDgate" {  } { { "mANDgate.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mANDgate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnota.v 1 1 " "Found 1 design units, including 1 entities, in source file mnota.v" { { "Info" "ISGN_ENTITY_NAME" "1 mNOTa " "Found entity 1: mNOTa" {  } { { "mNOTa.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mNOTa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607480785491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607480785491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "checkifsub mArithmeticUnit.v(24) " "Verilog HDL Implicit Net warning at mArithmeticUnit.v(24): created implicit net for \"checkifsub\"" {  } { { "mArithmeticUnit.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607480785491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_DESIGN " "Elaborating entity \"ALU_DESIGN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607480785537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mALU mALU:ALU_BLOCK " "Elaborating entity \"mALU\" for hierarchy \"mALU:ALU_BLOCK\"" {  } { { "ALU_DESIGN.v" "ALU_BLOCK" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mLogicUnit mALU:ALU_BLOCK\|mLogicUnit:logic_unit " "Elaborating entity \"mLogicUnit\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\"" {  } { { "mALU.v" "logic_unit" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mNOTa mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mNOTa:NOTa " "Elaborating entity \"mNOTa\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mNOTa:NOTa\"" {  } { { "mLogicUnit.v" "NOTa" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mNOTb mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mNOTb:NOTb " "Elaborating entity \"mNOTb\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mNOTb:NOTb\"" {  } { { "mLogicUnit.v" "NOTb" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mANDgate mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mANDgate:ANDgate " "Elaborating entity \"mANDgate\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mANDgate:ANDgate\"" {  } { { "mLogicUnit.v" "ANDgate" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mORgate mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mORgate:ORgate " "Elaborating entity \"mORgate\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mORgate:ORgate\"" {  } { { "mLogicUnit.v" "ORgate" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mXORgate mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mXORgate:XORgate " "Elaborating entity \"mXORgate\" for hierarchy \"mALU:ALU_BLOCK\|mLogicUnit:logic_unit\|mXORgate:XORgate\"" {  } { { "mLogicUnit.v" "XORgate" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mArithmeticUnit mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit " "Elaborating entity \"mArithmeticUnit\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\"" {  } { { "mALU.v" "arith_unit" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m16Bitadder mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder " "Elaborating entity \"m16Bitadder\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder\"" {  } { { "mArithmeticUnit.v" "bit16Adder" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mFulladder mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder\|mFulladder:forlooping\[0\].Fulladder " "Elaborating entity \"mFulladder\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder\|mFulladder:forlooping\[0\].Fulladder\"" {  } { { "m16Bitadder.v" "forlooping\[0\].Fulladder" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitadder.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mHalfadder mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder\|mFulladder:forlooping\[0\].Fulladder\|mHalfadder:Halfadder_0 " "Elaborating entity \"mHalfadder\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitadder:bit16Adder\|mFulladder:forlooping\[0\].Fulladder\|mHalfadder:Halfadder_0\"" {  } { { "mFulladder.v" "Halfadder_0" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFulladder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m16Bitsubtracter mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter " "Elaborating entity \"m16Bitsubtracter\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter\"" {  } { { "mArithmeticUnit.v" "bit16subtracter" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mFullsubtracter mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter\|mFullsubtracter:forlooping\[0\].Fullsubtracter " "Elaborating entity \"mFullsubtracter\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter\|mFullsubtracter:forlooping\[0\].Fullsubtracter\"" {  } { { "m16Bitsubtracter.v" "forlooping\[0\].Fullsubtracter" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitsubtracter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mHalfsubtracter mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter\|mFullsubtracter:forlooping\[0\].Fullsubtracter\|mHalfsubtracter:Halfsubtracter " "Elaborating entity \"mHalfsubtracter\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|m16Bitsubtracter:bit16subtracter\|mFullsubtracter:forlooping\[0\].Fullsubtracter\|mHalfsubtracter:Halfsubtracter\"" {  } { { "mFullsubtracter.v" "Halfsubtracter" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFullsubtracter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDFF_Risingedge_Resetasynclow mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|mDFF_Risingedge_Resetasynclow:Carryflag " "Elaborating entity \"mDFF_Risingedge_Resetasynclow\" for hierarchy \"mALU:ALU_BLOCK\|mArithmeticUnit:arith_unit\|mDFF_Risingedge_Resetasynclow:Carryflag\"" {  } { { "mArithmeticUnit.v" "Carryflag" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mShiftReg mShiftReg:REGA_BLOCK " "Elaborating entity \"mShiftReg\" for hierarchy \"mShiftReg:REGA_BLOCK\"" {  } { { "ALU_DESIGN.v" "REGA_BLOCK" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607480785924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607480787654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607480787654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607480787784 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607480787784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607480787784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607480787784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607480787878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:26:27 2020 " "Processing ended: Wed Dec 09 10:26:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607480787878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607480787878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607480787878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607480787878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607480789329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607480789330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:26:28 2020 " "Processing started: Wed Dec 09 10:26:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607480789330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607480789330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607480789330 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607480789449 ""}
{ "Info" "0" "" "Project  = ALU_PROJECT" {  } {  } 0 0 "Project  = ALU_PROJECT" 0 0 "Fitter" 0 0 1607480789450 ""}
{ "Info" "0" "" "Revision = ALU_PROJECT" {  } {  } 0 0 "Revision = ALU_PROJECT" 0 0 "Fitter" 0 0 1607480789450 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607480789596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU_PROJECT EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ALU_PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607480789617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607480789668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607480789669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607480789744 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607480789759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607480790231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607480790231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607480790231 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607480790231 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607480790233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607480790233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607480790233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607480790233 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[0\] " "Pin oAccumulator\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[1\] " "Pin oAccumulator\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[2\] " "Pin oAccumulator\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[3\] " "Pin oAccumulator\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[3] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[4\] " "Pin oAccumulator\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[4] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[5\] " "Pin oAccumulator\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[5] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[6\] " "Pin oAccumulator\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[6] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[7\] " "Pin oAccumulator\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[7] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[8\] " "Pin oAccumulator\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[8] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[9\] " "Pin oAccumulator\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[9] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[10\] " "Pin oAccumulator\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[10] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[11\] " "Pin oAccumulator\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[11] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[12\] " "Pin oAccumulator\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[12] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[13\] " "Pin oAccumulator\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[13] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[14\] " "Pin oAccumulator\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[14] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oAccumulator\[15\] " "Pin oAccumulator\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oAccumulator[15] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oAccumulator[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nCarryflagout " "Pin nCarryflagout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nCarryflagout } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCarryflagout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nZeroflagout " "Pin nZeroflagout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nZeroflagout } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nZeroflagout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iAluOpcode\[2\] " "Pin iAluOpcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iAluOpcode[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iAluOpcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iAluOpcode\[0\] " "Pin iAluOpcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iAluOpcode[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iAluOpcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iAluOpcode\[1\] " "Pin iAluOpcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iAluOpcode[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iAluOpcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iClock " "Pin iClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iClock } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[0\] " "Pin iA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegACommand\[2\] " "Pin iRegACommand\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegACommand[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegACommand[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[15\] " "Pin iA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[15] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegACommand\[1\] " "Pin iRegACommand\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegACommand[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegACommand[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[1\] " "Pin iA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegACommand\[0\] " "Pin iRegACommand\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegACommand[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegACommand[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[0\] " "Pin iB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegBCommand\[2\] " "Pin iRegBCommand\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegBCommand[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegBCommand[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[15\] " "Pin iB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[15] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegBCommand\[1\] " "Pin iRegBCommand\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegBCommand[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegBCommand[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[1\] " "Pin iB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[1] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iRegBCommand\[0\] " "Pin iRegBCommand\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iRegBCommand[0] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iRegBCommand[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[14\] " "Pin iA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[14] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[14\] " "Pin iB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[14] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[13\] " "Pin iA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[13] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[13\] " "Pin iB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[13] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[12\] " "Pin iA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[12] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[12\] " "Pin iB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[12] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[11\] " "Pin iA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[11] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[11\] " "Pin iB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[11] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[10\] " "Pin iA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[10] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[10\] " "Pin iB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[10] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[9\] " "Pin iA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[9] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[9\] " "Pin iB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[9] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[8\] " "Pin iA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[8] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[8\] " "Pin iB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[8] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[7\] " "Pin iA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[7] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[7\] " "Pin iB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[7] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[6\] " "Pin iA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[6] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[6\] " "Pin iB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[6] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[5\] " "Pin iA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[5] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[5\] " "Pin iB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[5] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[4\] " "Pin iA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[4] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[4\] " "Pin iB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[4] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[3\] " "Pin iA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[3] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[3\] " "Pin iB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[3] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iA\[2\] " "Pin iA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iA[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iB\[2\] " "Pin iB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iB[2] } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607480790363 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1607480790363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'ALU_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607480790555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607480790556 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607480790559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iClock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node iClock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607480790578 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iClock } } } { "ALU_DESIGN.v" "" { Text "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607480790578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607480790659 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607480790660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607480790660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607480790661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607480790661 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607480790662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607480790662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607480790662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607480790673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607480790674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607480790674 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 41 18 0 " "Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 41 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1607480790677 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1607480790677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607480790677 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607480790678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1607480790678 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607480790678 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607480790705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607480792191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607480792309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607480792316 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607480793043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607480793043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607480793116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607480793835 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607480793835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607480794601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607480794603 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607480794603 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607480794614 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607480794617 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[0\] 0 " "Pin \"oAccumulator\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[1\] 0 " "Pin \"oAccumulator\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[2\] 0 " "Pin \"oAccumulator\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[3\] 0 " "Pin \"oAccumulator\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[4\] 0 " "Pin \"oAccumulator\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[5\] 0 " "Pin \"oAccumulator\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[6\] 0 " "Pin \"oAccumulator\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[7\] 0 " "Pin \"oAccumulator\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[8\] 0 " "Pin \"oAccumulator\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[9\] 0 " "Pin \"oAccumulator\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[10\] 0 " "Pin \"oAccumulator\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[11\] 0 " "Pin \"oAccumulator\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[12\] 0 " "Pin \"oAccumulator\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[13\] 0 " "Pin \"oAccumulator\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[14\] 0 " "Pin \"oAccumulator\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAccumulator\[15\] 0 " "Pin \"oAccumulator\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nCarryflagout 0 " "Pin \"nCarryflagout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nZeroflagout 0 " "Pin \"nZeroflagout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607480794624 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607480794624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607480794762 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607480794787 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607480794928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607480795177 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607480795257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/output_files/ALU_PROJECT.fit.smsg " "Generated suppressed messages file C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/output_files/ALU_PROJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607480795373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607480795994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:26:35 2020 " "Processing ended: Wed Dec 09 10:26:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607480795994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607480795994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607480795994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607480795994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607480796990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607480796991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:26:36 2020 " "Processing started: Wed Dec 09 10:26:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607480796991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607480796991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607480796992 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607480798176 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607480798232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607480798799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:26:38 2020 " "Processing ended: Wed Dec 09 10:26:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607480798799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607480798799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607480798799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607480798799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607480799432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607480800468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607480800468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:26:39 2020 " "Processing started: Wed Dec 09 10:26:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607480800468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607480800468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_PROJECT -c ALU_PROJECT " "Command: quartus_sta ALU_PROJECT -c ALU_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607480800469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607480800596 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607480800864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607480800927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607480800927 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'ALU_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607480801041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607480801042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iClock iClock " "create_clock -period 1.000 -name iClock iClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801043 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607480801046 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1607480801058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607480801079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.818 " "Worst-case setup slack is -8.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.818       -16.766 iClock  " "   -8.818       -16.766 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.503 " "Worst-case hold slack is 1.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.503         0.000 iClock  " "    1.503         0.000 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607480801188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607480801198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -43.179 iClock  " "   -1.631       -43.179 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801209 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607480801320 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1607480801322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607480801339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.553 " "Worst-case setup slack is -2.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553        -4.799 iClock  " "   -2.553        -4.799 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.564 " "Worst-case hold slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564         0.000 iClock  " "    0.564         0.000 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607480801370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1607480801380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -35.380 iClock  " "   -1.380       -35.380 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607480801425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607480801425 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607480801659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607480801718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607480801719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607480802217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:26:42 2020 " "Processing ended: Wed Dec 09 10:26:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607480802217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607480802217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607480802217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607480802217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607480803366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607480803366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:26:43 2020 " "Processing started: Wed Dec 09 10:26:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607480803366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607480803366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_PROJECT -c ALU_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607480803366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_PROJECT.vo C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/simulation/modelsim/ simulation " "Generated file ALU_PROJECT.vo in folder \"C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607480803880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607480803939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:26:43 2020 " "Processing ended: Wed Dec 09 10:26:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607480803939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607480803939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607480803939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607480803939 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607480804546 ""}
