{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543639534216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543639534222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 23:45:34 2018 " "Processing started: Fri Nov 30 23:45:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543639534222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639534222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639534222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543639534723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543639534723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc7segdecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file proc7segdecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog7segdecoder_tb " "Found entity 1: prog7segdecoder_tb" {  } { { "proc7segdecoder_tb.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/proc7segdecoder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file proc7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc7segdecoder " "Found entity 1: proc7segdecoder" {  } { { "proc7segdecoder.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/proc7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primarycontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file primarycontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 primaryControl " "Found entity 1: primaryControl" {  } { { "primaryControl.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/primaryControl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypressed.v 1 1 " "Found 1 design units, including 1 entities, in source file keypressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypressed " "Found entity 1: keypressed" {  } { { "keypressed.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/keypressed.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_setup " "Found entity 1: countdown_setup" {  } { { "countdown_setup.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/countdown_setup.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "countdown.v(66) " "Verilog HDL information at countdown.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "countdown.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/countdown.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543639544544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/countdown.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockface_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file clockface_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockface_setup " "Found entity 1: clockface_setup" {  } { { "clockface_setup.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/clockface_setup.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockface.v 1 1 " "Found 1 design units, including 1 entities, in source file clockface.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockface " "Found entity 1: clockface" {  } { { "clockface.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/clockface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4top.v 1 1 " "Found 1 design units, including 1 entities, in source file project4top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project4Top " "Found entity 1: project4Top" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543639544548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639544548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project4Top " "Elaborating entity \"project4Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543639544579 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED project4Top.v(13) " "Output port \"LED\" at project4Top.v(13) has no driver" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543639544584 "|project4Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc7segdecoder proc7segdecoder:H1_dec " "Elaborating entity \"proc7segdecoder\" for hierarchy \"proc7segdecoder:H1_dec\"" {  } { { "project4Top.v" "H1_dec" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypressed keypressed:K1 " "Elaborating entity \"keypressed\" for hierarchy \"keypressed:K1\"" {  } { { "project4Top.v" "K1" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "primaryControl primaryControl:PC " "Elaborating entity \"primaryControl\" for hierarchy \"primaryControl:PC\"" {  } { { "project4Top.v" "PC" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown primaryControl:PC\|countdown:CD " "Elaborating entity \"countdown\" for hierarchy \"primaryControl:PC\|countdown:CD\"" {  } { { "primaryControl.v" "CD" { Text "D:/GitHub/ECE3544/Project04/P4/primaryControl.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "countdown.v(53) " "Verilog HDL Case Statement information at countdown.v(53): all case item expressions in this case statement are onehot" {  } { { "countdown.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/countdown.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 "|project4Top|primaryControl:PC|countdown:CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_setup primaryControl:PC\|countdown:CD\|countdown_setup:CDS " "Elaborating entity \"countdown_setup\" for hierarchy \"primaryControl:PC\|countdown:CD\|countdown_setup:CDS\"" {  } { { "countdown.v" "CDS" { Text "D:/GitHub/ECE3544/Project04/P4/countdown.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockface primaryControl:PC\|clockface:CF " "Elaborating entity \"clockface\" for hierarchy \"primaryControl:PC\|clockface:CF\"" {  } { { "primaryControl.v" "CF" { Text "D:/GitHub/ECE3544/Project04/P4/primaryControl.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockface_setup primaryControl:PC\|clockface:CF\|clockface_setup:CFS " "Elaborating entity \"clockface_setup\" for hierarchy \"primaryControl:PC\|clockface:CF\|clockface_setup:CFS\"" {  } { { "clockface.v" "CFS" { Text "D:/GitHub/ECE3544/Project04/P4/clockface.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clockface_setup.v(22) " "Verilog HDL Case Statement information at clockface_setup.v(22): all case item expressions in this case statement are onehot" {  } { { "clockface_setup.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/clockface_setup.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543639544604 "|project4Top|primaryControl:PC|clockface:CF|clockface_setup:CFS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543639545254 "|project4Top|HEX0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543639545254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543639545334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543639545554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE3544/Project04/P4/output_files/project4Top.map.smsg " "Generated suppressed messages file D:/GitHub/ECE3544/Project04/P4/output_files/project4Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639545594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543639545724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543639545724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project4Top.v" "" { Text "D:/GitHub/ECE3544/Project04/P4/project4Top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543639545814 "|project4Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543639545814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543639545814 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543639545814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543639545814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543639545814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543639545854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 23:45:45 2018 " "Processing ended: Fri Nov 30 23:45:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543639545854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543639545854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543639545854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543639545854 ""}
