Analysis & Elaboration report for HW8_902912673
Mon Apr 24 14:40:19 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: hw6_vga2pixel:vga2pixel
  5. Parameter Settings for User Entity Instance: hw6_transpose:transpose
  6. Parameter Settings for User Entity Instance: hw6_edge:edgedetect
  7. Parameter Settings for User Entity Instance: hw6_edge:edgedetect|simpleFIFO:fifo_1
  8. Parameter Settings for User Entity Instance: hw6_edge:edgedetect|simpleFIFO:fifo_2
  9. Parameter Settings for User Entity Instance: hw6_pixel2vga:pixel2vga
 10. Parameter Settings for User Entity Instance: hw6_pixel2vga:pixel2vga|simpleFIFO:fifo
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "hw6_pixel2vga:pixel2vga|simpleFIFO:fifo"
 13. Port Connectivity Checks: "hw6_edge:edgedetect|hw6_shift_reg:shift_reg_2"
 14. Port Connectivity Checks: "hw6_edge:edgedetect|simpleFIFO:fifo_2"
 15. Port Connectivity Checks: "hw6_edge:edgedetect|simpleFIFO:fifo_1"
 16. Port Connectivity Checks: "hw6_transpose:transpose|hw6_ram:ram"
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Apr 24 14:40:19 2017       ;
; Quartus Prime Version         ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                 ; HW8_902912673                               ;
; Top-level Entity Name         ; hw6_top                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_vga2pixel:vga2pixel ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; IDLE            ; 0     ; Signed Integer                             ;
; ACTIVE          ; 1     ; Signed Integer                             ;
; counter_wid     ; 32    ; Signed Integer                             ;
; bit_depth       ; 8     ; Signed Integer                             ;
; rows            ; 512   ; Signed Integer                             ;
; cols            ; 512   ; Signed Integer                             ;
; VGA_pixels      ; 800   ; Signed Integer                             ;
; VGA_lines       ; 600   ; Signed Integer                             ;
; HS_front_porch  ; 40    ; Signed Integer                             ;
; HS_sync_pulse   ; 168   ; Signed Integer                             ;
; HS_back_porch   ; 256   ; Signed Integer                             ;
; VS_front_porch  ; 1     ; Signed Integer                             ;
; VS_sync_pulse   ; 5     ; Signed Integer                             ;
; VS_back_porch   ; 28    ; Signed Integer                             ;
; HS_total_pixels ; 1056  ; Signed Integer                             ;
; VS_total_pixels ; 628   ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_transpose:transpose ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IDLE           ; 0     ; Signed Integer                              ;
; IN             ; 1     ; Signed Integer                              ;
; WAIT           ; 2     ; Signed Integer                              ;
; OUT            ; 3     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_edge:edgedetect ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IDLE           ; 0     ; Signed Integer                          ;
; ACTIVE         ; 1     ; Signed Integer                          ;
; END            ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_edge:edgedetect|simpleFIFO:fifo_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                            ;
; RAM_DEPTH      ; 512   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_edge:edgedetect|simpleFIFO:fifo_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                            ;
; RAM_DEPTH      ; 512   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_pixel2vga:pixel2vga ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; DATA_WIDTH      ; 8     ; Signed Integer                             ;
; ADDR_WIDTH      ; 18    ; Signed Integer                             ;
; IDLE            ; 0     ; Signed Integer                             ;
; ACTIVE          ; 1     ; Signed Integer                             ;
; counter_wid     ; 32    ; Signed Integer                             ;
; bit_depth       ; 8     ; Signed Integer                             ;
; rows            ; 512   ; Signed Integer                             ;
; cols            ; 512   ; Signed Integer                             ;
; VGA_pixels      ; 800   ; Signed Integer                             ;
; VGA_lines       ; 600   ; Signed Integer                             ;
; HS_front_porch  ; 40    ; Signed Integer                             ;
; HS_sync_pulse   ; 168   ; Signed Integer                             ;
; HS_back_porch   ; 256   ; Signed Integer                             ;
; VS_front_porch  ; 1     ; Signed Integer                             ;
; VS_sync_pulse   ; 5     ; Signed Integer                             ;
; VS_back_porch   ; 28    ; Signed Integer                             ;
; HS_total_pixels ; 1056  ; Signed Integer                             ;
; VS_total_pixels ; 628   ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw6_pixel2vga:pixel2vga|simpleFIFO:fifo ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; DATA_WIDTH     ; 8      ; Signed Integer                                             ;
; ADDR_WIDTH     ; 18     ; Signed Integer                                             ;
; RAM_DEPTH      ; 262144 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; hw6_top            ; HW8_902912673      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw6_pixel2vga:pixel2vga|simpleFIFO:fifo"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at GND                                                                        ;
; empty_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw6_edge:edgedetect|hw6_shift_reg:shift_reg_2"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw6_edge:edgedetect|simpleFIFO:fifo_2"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; empty_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw6_edge:edgedetect|simpleFIFO:fifo_1"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; empty_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "hw6_transpose:transpose|hw6_ram:ram" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Apr 24 14:40:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW8_902912673 -c HW8_902912673 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simplefifo.v
    Info (12023): Found entity 1: simpleFIFO File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file hw6_vga2pixel.v
    Info (12023): Found entity 1: hw6_vga2pixel File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 21
Warning (10238): Verilog Module Declaration warning at hw6_transpose.v(28): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "hw6_transpose" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw6_transpose.v
    Info (12023): Found entity 1: hw6_transpose File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hw6_top.v
    Info (12023): Found entity 1: hw6_top File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hw6_tb.v
    Info (12023): Found entity 1: hw6_tb File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v Line: 22
Warning (10463): Verilog HDL Declaration warning at hw6_ram.v(35): "do" is SystemVerilog-2005 keyword File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v Line: 35
Warning (10463): Verilog HDL Declaration warning at hw6_ram.v(37): "do" is SystemVerilog-2005 keyword File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file hw6_ram.v
    Info (12023): Found entity 1: hw6_ram File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hw6_pixel2vga.v
    Info (12023): Found entity 1: hw6_pixel2vga File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 3
Warning (10238): Verilog Module Declaration warning at hw6_edge.v(28): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "hw6_edge" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw6_edge.v
    Info (12023): Found entity 1: hw6_edge File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 21
Info (12127): Elaborating entity "hw6_top" for the top level hierarchy
Info (12128): Elaborating entity "hw6_vga2pixel" for hierarchy "hw6_vga2pixel:vga2pixel" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(42): object "G_reg" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(42): object "B_reg" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(43): object "HS_reg" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(131): object "HS_FP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(132): object "HS_SY" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(133): object "HS_BP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(137): object "VS_FP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(138): object "VS_SY" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at hw6_vga2pixel.v(139): object "VS_BP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 139
Warning (10230): Verilog HDL assignment warning at hw6_vga2pixel.v(113): truncated value with size 32 to match size of target (11) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 113
Warning (10230): Verilog HDL assignment warning at hw6_vga2pixel.v(117): truncated value with size 32 to match size of target (10) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 117
Warning (10230): Verilog HDL assignment warning at hw6_vga2pixel.v(123): truncated value with size 32 to match size of target (10) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 123
Warning (10230): Verilog HDL assignment warning at hw6_vga2pixel.v(150): truncated value with size 32 to match size of target (1) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 150
Warning (10230): Verilog HDL assignment warning at hw6_vga2pixel.v(152): truncated value with size 32 to match size of target (1) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v Line: 152
Info (12128): Elaborating entity "hw6_transpose" for hierarchy "hw6_transpose:transpose" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(115): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 115
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(120): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 120
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(122): truncated value with size 32 to match size of target (18) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 122
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(132): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 132
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(137): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 137
Warning (10230): Verilog HDL assignment warning at hw6_transpose.v(139): truncated value with size 32 to match size of target (18) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 139
Info (12128): Elaborating entity "hw6_ram" for hierarchy "hw6_transpose:transpose|hw6_ram:ram" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v Line: 70
Info (12128): Elaborating entity "hw6_edge" for hierarchy "hw6_edge:edgedetect" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v Line: 86
Warning (10230): Verilog HDL assignment warning at hw6_edge.v(170): truncated value with size 32 to match size of target (8) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 170
Warning (10230): Verilog HDL assignment warning at hw6_edge.v(204): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 204
Warning (10230): Verilog HDL assignment warning at hw6_edge.v(209): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 209
Warning (10230): Verilog HDL assignment warning at hw6_edge.v(216): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 216
Warning (10230): Verilog HDL assignment warning at hw6_edge.v(221): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 221
Info (12128): Elaborating entity "simpleFIFO" for hierarchy "hw6_edge:edgedetect|simpleFIFO:fifo_1" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 98
Warning (10230): Verilog HDL assignment warning at simpleFIFO.v(93): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v Line: 93
Warning (10230): Verilog HDL assignment warning at simpleFIFO.v(105): truncated value with size 32 to match size of target (9) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v Line: 105
Warning (12125): Using design file hw6_shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hw6_shift_reg File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_shift_reg.v Line: 21
Info (12128): Elaborating entity "hw6_shift_reg" for hierarchy "hw6_edge:edgedetect|hw6_shift_reg:shift_reg_1" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v Line: 119
Info (12128): Elaborating entity "hw6_pixel2vga" for hierarchy "hw6_pixel2vga:pixel2vga" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at hw6_pixel2vga.v(88): object "HS_FP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at hw6_pixel2vga.v(90): object "HS_BP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at hw6_pixel2vga.v(94): object "VS_FP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at hw6_pixel2vga.v(96): object "VS_BP" assigned a value but never read File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 96
Warning (10230): Verilog HDL assignment warning at hw6_pixel2vga.v(78): truncated value with size 32 to match size of target (11) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 78
Warning (10230): Verilog HDL assignment warning at hw6_pixel2vga.v(82): truncated value with size 32 to match size of target (10) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 82
Warning (10230): Verilog HDL assignment warning at hw6_pixel2vga.v(140): truncated value with size 32 to match size of target (1) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 140
Warning (10230): Verilog HDL assignment warning at hw6_pixel2vga.v(142): truncated value with size 32 to match size of target (1) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 142
Info (12128): Elaborating entity "simpleFIFO" for hierarchy "hw6_pixel2vga:pixel2vga|simpleFIFO:fifo" File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v Line: 120
Warning (10230): Verilog HDL assignment warning at simpleFIFO.v(93): truncated value with size 32 to match size of target (18) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v Line: 93
Warning (10230): Verilog HDL assignment warning at simpleFIFO.v(105): truncated value with size 32 to match size of target (18) File: C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v Line: 105
Info (144001): Generated suppressed messages file C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/output_files/HW8_902912673.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Mon Apr 24 14:40:19 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:34


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/output_files/HW8_902912673.map.smsg.


