alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2590 card_driver_tb.v : (13, 1): Undefined port W_STB in module card_driver.
# Warning: VCP2590 card_driver_tb.v : (14, 1): Undefined port W_DATA in module card_driver.
# Warning: VCP2590 card_driver_tb.v : (15, 1): Undefined port W_ACK in module card_driver.
# Warning: VCP2590 card_driver_tb.v : (16, 1): Undefined port R_STB in module card_driver.
# Warning: VCP2590 card_driver_tb.v : (17, 1): Undefined port R_DATA in module card_driver.
# Warning: VCP2590 card_driver_tb.v : (18, 1): Undefined port R_ACK in module card_driver.
# Warning: VCP2597 card_driver_tb.v : (10, 1): Some unconnected ports remain at instance: driver. Module card_driver has unconnected  port(s) : WR_STB, WR_ADDR, WR_ACK, WD_STB, WD_DATA, WD_ACK, RD_STB, RD_ADDR, RD_ACK, RES_STB, RES_DATA, RES_ACK.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 7 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 card_driver_tb.v : (17, 2): Syntax error. Unexpected token: ..
# Error: VCP2020 card_driver_tb.v : (40, 4): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 card_driver_tb.v : (40, 4): Syntax error. Unexpected token: end[_END].
# Error: VCP2000 card_driver_tb.v : (54, 4): Syntax error. Unexpected token: end[_END].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 card_driver_tb.v : (49, 15): Undeclared identifier: WR.
# Error: VCP5103 card_driver_tb.v : (50, 15): Undeclared identifier: WR.
# Error: VCP5103 card_driver_tb.v : (50, 26): Undeclared identifier: WR_DATA.
# Error: VCP5103 card_driver_tb.v : (51, 15): Undeclared identifier: WR.
# Error: VCP5103 card_driver_tb.v : (51, 26): Undeclared identifier: WR_DATA.
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.9 [s]
# SLP: Finished : 2.1 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.5 [s].
# KERNEL: SLP loading done - time: 1.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:09, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
run @200ns
# KERNEL: stopped at time: 200 ns
run @300ns
# KERNEL: stopped at time: 300 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:12, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 1.0 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:34, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
run @200ns
# KERNEL: stopped at time: 200 ns
run @1.2us
# KERNEL: stopped at time: 1200 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:40, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @1us
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.6 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:41, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @1us
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:56, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning:  (-1): Index of bit-select [2] is out of range [1:0] of 'period'.
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  13:58, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (121): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 65 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  14:04, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/R' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/SCK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MI' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MO' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/CS' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_A' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'card_driver' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI_cont' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (120): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  14:06, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/R' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/SCK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MI' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MO' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/CS' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/R' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_S' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_AC' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/SCK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MI' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/MO' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/CS' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WD_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RES_D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/WR_A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/card_driver_tb/RD_A' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (122): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.8 [s]
# SLP: Finished : 0.9 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5521 kB (elbread=1280 elab2=4108 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  14:19, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (126): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4109 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  14:54, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 18 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
run @400ns
# KERNEL: stopped at time: 400 ns
run
endsim
# KERNEL: stopped at time: 230483 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 64 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4109 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  14:54, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 102021 ns
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 card_driver.v : (31, 27): Syntax error. Unexpected token: ;.
# Error: VCP2000 card_driver.v : (60, 7): Syntax error. Unexpected token: always[_ALWAYS].
# Error: VCP2020 card_driver.v : (120, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 card_driver.v : (120, 12): Syntax error. Unexpected token: end[_END].
# Error: VCP1023 card_driver_tb.v : (1, 11): Compiler directive `timescale is not allowed inside a module.
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work card_driver $dsn/src/SPI_cont.v $dsn/src/card_driver.v $dsn/src/card_driver_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: card_driver_tb.
# $root top modules: card_driver_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+card_driver_tb card_driver_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: card_driver.v (129): Length of connection (1) does not match the length of port "W_DATA" (8) on instance "/card_driver_tb/driver/SPI".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5522 kB (elbread=1280 elab2=4109 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver\src\wave.asdb
#  15:02, pi¹tek, 1 listopada 2019
#  Simulation has been initialized
# 19 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/wave.asdb'.
run @200ns
# KERNEL: stopped at time: 200 ns
run
endsim
# KERNEL: stopped at time: 232686 ns
# VSIM: Simulation has finished.
