
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 03:06:35 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:375:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:376:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:296:97)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:296:110)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:296:124)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:296:143)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:296:160)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:296:177)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:296:194)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:296:211)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:296:227)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:296:243)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:296:259)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:315:65)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:315:92)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:315:111)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:315:128)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:315:145)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:315:162)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:315:179)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:315:195)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:315:211)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:315:227)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:334:46)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:334:59)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:334:73)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:334:92)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:334:109)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:334:126)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:334:143)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:334:160)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:334:176)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:334:192)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:334:208)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:347:78)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:347:92)
WARNING: [HLS 207-5292] unused parameter 'vu1' (code_generated.cpp:347:111)
WARNING: [HLS 207-5292] unused parameter 've1' (code_generated.cpp:347:128)
WARNING: [HLS 207-5292] unused parameter 'vu2' (code_generated.cpp:347:145)
WARNING: [HLS 207-5292] unused parameter 've2' (code_generated.cpp:347:162)
WARNING: [HLS 207-5292] unused parameter 'vw' (code_generated.cpp:347:179)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:347:195)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:347:211)
WARNING: [HLS 207-5292] unused parameter 'vz' (code_generated.cpp:347:227)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.98 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.71 seconds; current allocated memory: 247.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 4,000 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,720 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,176 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,400 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,440 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,348,968 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,708 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,711 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,548 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,479 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,177 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,473 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/gemver_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_355_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:355:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_357_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:357:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_339_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:339:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:323:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:304:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_355_4' (code_generated.cpp:355:20) in function 'task3' completely with a factor of 1 (code_generated.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_357_5' (code_generated.cpp:357:39) in function 'task3' completely with a factor of 400 (code_generated.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_3' (code_generated.cpp:339:20) in function 'task2' completely with a factor of 200 (code_generated.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_4' (code_generated.cpp:322:20) in function 'task1' completely with a factor of 400 (code_generated.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_5' (code_generated.cpp:323:35) in function 'task1' completely with a factor of 2 (code_generated.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_4' (code_generated.cpp:303:20) in function 'task0' completely with a factor of 1 (code_generated.cpp:296:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_5' (code_generated.cpp:304:39) in function 'task0' completely with a factor of 400 (code_generated.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_u1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_e2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_e1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_u2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_z(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_w(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_w(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:271:0)
INFO: [HLS 214-248] Applying array_partition to 'z': Complete partitioning on dimension 1. (code_generated.cpp:399:8)
INFO: [HLS 214-248] Applying array_partition to 'u1': Cyclic partitioning with factor 2 on dimension 1. (code_generated.cpp:400:11)
INFO: [HLS 214-248] Applying array_partition to 'e2': Complete partitioning on dimension 1. (code_generated.cpp:401:11)
INFO: [HLS 214-248] Applying array_partition to 'w': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:402:11)
INFO: [HLS 214-248] Applying array_partition to 'e1': Complete partitioning on dimension 1. (code_generated.cpp:403:11)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (code_generated.cpp:404:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:406:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:407:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vu1' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 've1' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vu2' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 've2' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vw' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vz' with compact=none mode in 512-bits (code_generated.cpp:373:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_u1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) has been inferred on bundle 'kernel_e2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on bundle 'kernel_e1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_83_1'(code_generated.cpp:83:19) has been inferred on bundle 'kernel_u2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:83:19)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 512 in loop 'VITIS_LOOP_106_1'(code_generated.cpp:106:20) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:106:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_154_1'(code_generated.cpp:154:20) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:154:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_177_1'(code_generated.cpp:177:20) has been inferred on bundle 'kernel_z'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:177:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_200_1'(code_generated.cpp:200:20) has been inferred on bundle 'kernel_w'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:200:20)
INFO: [HLS 214-115] Multiple burst writes of length 10000 and bit width 512 in loop 'VITIS_LOOP_223_1'(code_generated.cpp:223:20) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:223:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_249_1'(code_generated.cpp:249:20) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:249:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_273_1'(code_generated.cpp:273:20) has been inferred on bundle 'kernel_w'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:273:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 57.53 seconds. CPU system time: 1.35 seconds. Elapsed time: 75.24 seconds; current allocated memory: 254.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 41.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 42.32 seconds; current allocated memory: 286.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.15 seconds; current allocated memory: 327.609 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task3' (code_generated.cpp:350:23)...399 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 107.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 109.02 seconds; current allocated memory: 389.195 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_223_1'(code_generated.cpp:223:20) and 'VITIS_LOOP_224_2'(code_generated.cpp:224:27) in function 'store_A' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_106_1'(code_generated.cpp:106:20) and 'VITIS_LOOP_107_2'(code_generated.cpp:107:27) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_1' (code_generated.cpp:223:20) in function 'store_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (code_generated.cpp:106:20) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 74.69 seconds. CPU system time: 0.21 seconds. Elapsed time: 75.41 seconds; current allocated memory: 829.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-885] The II Violation in module 'load_u1_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'store' operation 0 bit ('u1_0_addr_1_write_ln19', code_generated.cpp:19) of variable 'bitcast_ln16_2', code_generated.cpp:16 on array 'u1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'u1_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u1_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'store' operation 0 bit ('u1_0_addr_3_write_ln23', code_generated.cpp:23) of variable 'bitcast_ln16_6', code_generated.cpp:16 on array 'u1_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'u1_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u1_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'store' operation 0 bit ('u1_0_addr_5_write_ln27', code_generated.cpp:27) of variable 'bitcast_ln16_10', code_generated.cpp:16 on array 'u1_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'u1_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.99 seconds; current allocated memory: 837.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 837.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 837.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 837.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e2_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 842.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 2.68 seconds; current allocated memory: 842.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 842.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 842.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e1_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.46 seconds; current allocated memory: 847.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 847.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_e1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 847.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 4.02 seconds; current allocated memory: 848.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u2_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
WARNING: [HLS 200-885] The II Violation in module 'load_u2_Pipeline_VITIS_LOOP_83_1' (loop 'VITIS_LOOP_83_1'): Unable to schedule 'store' operation 0 bit ('u2_addr_1_write_ln87', code_generated.cpp:87) of variable 'bitcast_ln85_1', code_generated.cpp:85 on array 'u2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'u2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u2_Pipeline_VITIS_LOOP_83_1' (loop 'VITIS_LOOP_83_1'): Unable to schedule 'store' operation 0 bit ('u2_addr_3_write_ln89', code_generated.cpp:89) of variable 'bitcast_ln85_3', code_generated.cpp:85 on array 'u2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'u2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u2_Pipeline_VITIS_LOOP_83_1' (loop 'VITIS_LOOP_83_1'): Unable to schedule 'store' operation 0 bit ('u2_addr_5_write_ln91', code_generated.cpp:91) of variable 'bitcast_ln85_5', code_generated.cpp:85 on array 'u2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'u2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u2_Pipeline_VITIS_LOOP_83_1' (loop 'VITIS_LOOP_83_1'): Unable to schedule 'store' operation 0 bit ('u2_addr_7_write_ln93', code_generated.cpp:93) of variable 'bitcast_ln85_7', code_generated.cpp:85 on array 'u2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'u2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_u2_Pipeline_VITIS_LOOP_83_1' (loop 'VITIS_LOOP_83_1'): Unable to schedule 'store' operation 0 bit ('u2_addr_13_write_ln99', code_generated.cpp:99) of variable 'bitcast_ln85_13', code_generated.cpp:85 on array 'u2' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'u2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 8.22 seconds; current allocated memory: 850.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 850.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_u2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 850.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.3 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 878.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_177_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 880.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 880.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 880.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 881.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_w_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 882.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 882.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 883.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_301_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_301_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.52 seconds; current allocated memory: 950.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.78 seconds; current allocated memory: 951.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_3'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add29_s', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add29_s', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add29_s', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add29_s', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_320_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('x_0_0_write_ln326', code_generated.cpp:326) of variable 'add29_s', code_generated.cpp:326 on local variable 'x_0_0' and 'load' operation 32 bit ('x_0_0_load', code_generated.cpp:326) on local variable 'x_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 29, loop 'VITIS_LOOP_320_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.98 seconds. CPU system time: 0.13 seconds. Elapsed time: 85.67 seconds; current allocated memory: 1020.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.24 seconds; current allocated memory: 1020.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_2'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_337_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between wire write operation ('x_0_write_ln341', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341) and wire read operation ('x_0_read', code_generated.cpp:341) on port 'x_0' (code_generated.cpp:341).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 13, loop 'VITIS_LOOP_337_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 25.62 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_Pipeline_VITIS_LOOP_353_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'VITIS_LOOP_353_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.34 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.84 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3_Pipeline_VITIS_LOOP_367_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_367_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.44 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.32 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_w_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_273_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.12 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_u1_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u1_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.54 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e2_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_e2_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e2_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e2_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e1_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_e1_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_e1_Pipeline_VITIS_LOOP_60_1/m_axi_kernel_e1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e1_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_e1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_e1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u2_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_u2_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_u2_Pipeline_VITIS_LOOP_83_1/m_axi_kernel_u2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u2_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_u2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_u2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' is 32000 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_y_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_z_Pipeline_VITIS_LOOP_177_1' pipeline 'VITIS_LOOP_177_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_z_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z_Pipeline_VITIS_LOOP_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_w_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_w_Pipeline_VITIS_LOOP_200_1' pipeline 'VITIS_LOOP_200_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_w_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_w_Pipeline_VITIS_LOOP_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_w'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_301_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 326243 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.22 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.58 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_320_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 42688 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.45 seconds. CPU system time: 0.76 seconds. Elapsed time: 23.76 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_337_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 34 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.49 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.02 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_Pipeline_VITIS_LOOP_353_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_Pipeline_VITIS_LOOP_353_3' pipeline 'VITIS_LOOP_353_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3_Pipeline_VITIS_LOOP_353_3' is 89745 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 399 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_Pipeline_VITIS_LOOP_353_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.69 seconds. CPU system time: 0.21 seconds. Elapsed time: 22.09 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3_Pipeline_VITIS_LOOP_367_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3_Pipeline_VITIS_LOOP_367_6' pipeline 'VITIS_LOOP_367_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3_Pipeline_VITIS_LOOP_367_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.69 seconds; current allocated memory: 2.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46905_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46909_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46913_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46917_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46921_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46925_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46929_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46933_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46937_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46941_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46945_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46949_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46953_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46957_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46961_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46965_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46969_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46973_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46977_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46981_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46985_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46989_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46993_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46997_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47001_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47005_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47009_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47013_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47017_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47021_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47025_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47029_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47033_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47037_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47041_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47045_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47049_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47053_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47057_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47061_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47065_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47069_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47073_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47077_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47081_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47085_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47089_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47093_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47097_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47101_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47105_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47109_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47113_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47117_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47121_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47125_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47129_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47133_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47137_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47141_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47145_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47149_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47153_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47157_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47161_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47165_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47169_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47173_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47177_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47181_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47185_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47189_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47193_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47197_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47201_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47205_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47209_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47213_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47217_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47221_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47225_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47229_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47233_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47237_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47241_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47245_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47249_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47253_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47257_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47261_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47265_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47269_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47273_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47277_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47281_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47285_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47289_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47293_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47297_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47301_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47305_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47309_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47313_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47317_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47321_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47325_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47329_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47333_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47337_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47341_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47345_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47349_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47353_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47357_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47361_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47365_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47369_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47373_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47377_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47381_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47385_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47389_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47393_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47397_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47401_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47405_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47409_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47413_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47417_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47421_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47425_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47429_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47433_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47437_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47441_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47445_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47449_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47453_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47457_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47461_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47465_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47469_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47473_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47477_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47481_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47485_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47489_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47493_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47497_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47501_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47505_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47509_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47513_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47517_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47521_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47525_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47529_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47581_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47585_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47589_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47593_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47597_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47601_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47605_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47609_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47613_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47617_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47621_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47625_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47629_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47633_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47637_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47641_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47645_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47649_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47653_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47657_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47661_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47665_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47669_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47673_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47677_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47681_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47685_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47689_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47693_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47697_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47701_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47705_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47709_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47713_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47717_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47721_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47725_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47729_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47733_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47737_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47741_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47745_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47749_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47753_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47757_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47761_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47765_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47769_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47773_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47777_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47781_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47785_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47789_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47793_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_47797_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46205_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46209_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46213_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46217_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46221_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46225_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46229_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46233_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46237_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46241_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46245_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46249_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46253_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46257_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46261_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46265_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46269_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46273_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46277_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46281_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46285_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46289_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46293_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46297_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46301_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46305_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46309_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46313_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46317_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46321_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46325_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46329_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46333_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46337_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46341_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46345_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46349_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46353_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46357_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46361_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46365_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46369_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46373_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46377_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46381_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46385_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46389_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46393_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46397_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46401_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46405_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46409_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46413_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46417_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46421_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46425_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46429_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46433_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46437_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46441_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46445_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46449_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46453_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46457_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46461_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46465_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46469_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46473_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46477_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46481_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46485_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46489_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46493_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46497_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46501_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46505_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46509_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46513_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46517_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46521_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46525_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46529_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46581_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46585_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46589_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46593_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46597_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46601_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46605_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46609_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46613_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46617_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46621_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46625_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46629_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46633_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46637_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46641_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46645_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46649_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46653_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46657_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46661_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46665_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46669_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46673_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46677_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46681_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46685_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46689_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46693_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46697_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46701_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46705_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46709_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46713_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46717_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46721_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46725_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46729_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46733_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46737_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46741_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46745_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46749_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46753_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46757_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46761_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46765_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46769_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46773_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46777_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46781_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46785_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46789_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46793_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46797_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46801_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46805_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46809_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46813_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46817_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46821_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46825_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46829_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46833_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46841_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46845_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46849_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46853_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46857_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46861_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46865_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46869_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46873_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46877_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46881_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46885_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46889_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46893_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46897_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task3/grp_fu_46901_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 8474 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 399 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_task3_w_red_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.77 seconds. CPU system time: 0.4 seconds. Elapsed time: 172.4 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline 'VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' is 6400 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 18.65 seconds; current allocated memory: 2.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_A' is 7200 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.24 seconds; current allocated memory: 2.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_w_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_w_Pipeline_VITIS_LOOP_273_1' pipeline 'VITIS_LOOP_273_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_w_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_w_Pipeline_VITIS_LOOP_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.92 seconds; current allocated memory: 2.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_w' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_w'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.42 seconds; current allocated memory: 2.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_w' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_z' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vA', 'vu1', 've1', 'vu2', 've2', 'vw', 'vx', 'vy', 'vz' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 112363 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 399 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_u1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_w_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_u2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.97 seconds. CPU system time: 0.91 seconds. Elapsed time: 62.52 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.69 seconds. CPU system time: 0.91 seconds. Elapsed time: 7.8 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.16 seconds. CPU system time: 0.18 seconds. Elapsed time: 21.58 seconds; current allocated memory: 3.049 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 284.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 568.63 seconds. CPU system time: 8.15 seconds. Elapsed time: 985.83 seconds; current allocated memory: 2.813 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.473 ; gain = 24.867 ; free physical = 46631 ; free virtual = 381410
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 03:26:13 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 165.71 seconds. CPU system time: 3.07 seconds. Elapsed time: 196.5 seconds; current allocated memory: 19.758 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 737.04 seconds. Total CPU system time: 12.33 seconds. Total elapsed time: 1191.04 seconds; peak allocated memory: 3.049 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 03:26:26 2024...
