<center>
    <h1>Digital Logic Design and Computer Architecture</h1>
    <h2>Instructor: <a href="https://sites.google.com/view/sayandeepsaha/home" target=_blank>Prof. Sayandeep Saha</a></h2>
</center>

---------

<h2>Course Details</h2>


<table>

<tr>
<td>

* Lecture Slot: TBD
* Lecture Venue: TBD
* Lecture Days: TBD
* Piazza class: TBD
* Instructor office hours: After class or get \
an appointment via email

</td>
<td>

Head TA:
- [Mrityunjay Shukla](https://mrityunjayshukla411.github.io/) (mrityunjay@cse.iitb.ac.in)

</td>
</tr>
</table>

<br>

---------

<h2>Course Outline</h2>
1. Logic gates, SOP, POS, KMAPs, Number system: fixed point, floating-point, combinational circuits 
2. Combinational circuits, sequential circuits 
3. Sequential circuits, FSMs 
4. FSM, FSM Minimization 
5. Intro to processors, CPU. Von Neumann architecture, ISA vs microarchitecture, computer organization 
6. Instruction pipelining 
7. Mid-sem Week 
8. Superscalar processors 
9. Superscalar processors, SMTs 
10. Memory hierarchy including virtual memory 
11. More on Caches, DRAM 
<br>

---------

<h2>Grading Policy (Tentative)</h2>

- Quiz                     : **30 %** (2 Quizzes 15% each)
- Midsem                   : **30 %**
- Endsem                   : **40 %**

---------

