Timing Analyzer report for pinball
Sat Sep 07 17:38:00 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_i'
 13. Slow 1200mV 85C Model Hold: 'clock_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_i'
 22. Slow 1200mV 0C Model Hold: 'clock_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_i'
 30. Fast 1200mV 0C Model Hold: 'clock_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pinball                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock_i    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 313.87 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clock_i ; -2.186 ; -396.147         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_i ; 0.342 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clock_i ; -3.000 ; -326.000                       ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_i'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.118      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.182 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.114      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.160 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.092      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.092 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.659      ;
; -2.019 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.951      ;
; -1.995 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.927      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.980 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.547      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.940 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.872      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[12] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[13] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[15] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[11] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[10] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.930 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.863      ;
; -1.924 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.857      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.879 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.811      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.444      ;
; -1.877 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.808      ;
; -1.877 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.808      ;
; -1.874 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 2.804      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.868 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.800      ;
; -1.854 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.786      ;
; -1.848 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.781      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12]            ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11]            ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
; -1.835 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10]            ; clock_i      ; clock_i     ; 1.000        ; 0.288      ; 3.118      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_i'                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; clock_i      ; clock_i     ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.589      ;
; 0.373 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][7]  ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                              ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[0]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[0]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.378 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.598      ;
; 0.388 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.608      ;
; 0.392 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.614      ;
; 0.402 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.623      ;
; 0.404 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.623      ;
; 0.407 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.626      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.424 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.644      ;
; 0.431 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][4]  ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.651      ;
; 0.432 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.652      ;
; 0.432 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][15] ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.652      ;
; 0.433 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.653      ;
; 0.434 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.654      ;
; 0.477 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.696      ;
; 0.479 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][20]     ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.699      ;
; 0.484 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|setup_config_done_s       ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s          ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.704      ;
; 0.489 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][23]     ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.709      ;
; 0.494 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.713      ;
; 0.495 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]                   ; clock_i      ; clock_i     ; 0.000        ; 0.428      ; 1.080      ;
; 0.496 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.716      ;
; 0.497 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]                   ; clock_i      ; clock_i     ; 0.000        ; 0.428      ; 1.082      ;
; 0.497 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.716      ;
; 0.501 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[20]        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.721      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.723      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.723      ;
; 0.510 ; rx_uart_i_s                                                                         ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.729      ;
; 0.510 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0]                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.730      ;
; 0.515 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[4]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.734      ;
; 0.515 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[7]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.737      ;
; 0.523 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.744      ;
; 0.525 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][23] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[23]        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.745      ;
; 0.526 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[12]        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.746      ;
; 0.526 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.746      ;
; 0.532 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.752      ;
; 0.548 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.768      ;
; 0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.773      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 344.35 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -1.904 ; -325.678        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.298 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -326.000                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.904 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.843      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.901 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.840      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.827      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.793 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.404      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.683      ;
; -1.704 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.643      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.700 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.311      ;
; -1.695 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.634      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.628      ;
; -1.639 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.580      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[12] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[13] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[15] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[11] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[10] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.636 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.576      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.626 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.565      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.620 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.559      ;
; -1.614 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.553      ;
; -1.614 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.553      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.611 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.384     ; 2.222      ;
; -1.590 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.528      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12]            ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]             ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11]            ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10]            ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.843      ;
; -1.585 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12]            ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.840      ;
; -1.585 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; clock_i      ; clock_i     ; 1.000        ; 0.260      ; 2.840      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; clock_i      ; clock_i     ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.529      ;
; 0.335 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.535      ;
; 0.338 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.538      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][7]  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[0]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[0]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                              ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.346 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.546      ;
; 0.348 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.548      ;
; 0.355 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.558      ;
; 0.363 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.563      ;
; 0.368 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.568      ;
; 0.377 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.577      ;
; 0.379 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][15] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.578      ;
; 0.382 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.581      ;
; 0.385 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][4]  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.584      ;
; 0.386 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.585      ;
; 0.394 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.593      ;
; 0.424 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.623      ;
; 0.434 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][20]     ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][23]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.634      ;
; 0.437 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]                   ; clock_i      ; clock_i     ; 0.000        ; 0.384      ; 0.965      ;
; 0.437 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|setup_config_done_s       ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.636      ;
; 0.444 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]                   ; clock_i      ; clock_i     ; 0.000        ; 0.384      ; 0.972      ;
; 0.445 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.644      ;
; 0.446 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.645      ;
; 0.448 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.647      ;
; 0.462 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[20]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.663      ;
; 0.463 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.663      ;
; 0.465 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[4]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[7]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0]                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.666      ;
; 0.474 ; rx_uart_i_s                                                                         ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.673      ;
; 0.480 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.680      ;
; 0.481 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.681      ;
; 0.482 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][23] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[23]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.681      ;
; 0.482 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.682      ;
; 0.484 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[12]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.683      ;
; 0.491 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.690      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.692      ;
; 0.498 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                                              ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -0.723 ; -98.001         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.178 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -344.139                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.673      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.722 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.672      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.669      ;
; -0.702 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.652      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.437      ;
; -0.684 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.634      ;
; -0.683 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.633      ;
; -0.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.612      ;
; -0.661 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.611      ;
; -0.658 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.608      ;
; -0.642 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.592      ;
; -0.639 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.586      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.582      ;
; -0.627 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.574      ;
; -0.625 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.575      ;
; -0.618 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                        ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.566      ;
; -0.618 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                        ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.566      ;
; -0.618 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                                   ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.568      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.612 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.365      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.549      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[12] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[13] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[15] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[11] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[10] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|cnt_rst_s[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.548      ;
; -0.593 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s               ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[2]              ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s               ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]              ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.543      ;
; -0.585 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                     ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                       ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.535      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.579 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.527      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7]            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.524      ;
; -0.576 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                       ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.519      ;
; -0.575 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.523      ;
; -0.575 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                             ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                        ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.523      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; clock_i      ; clock_i     ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|rst_done_s          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[0]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[0]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                              ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][7]  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.326      ;
; 0.210 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.339      ;
; 0.229 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.350      ;
; 0.230 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][15] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.351      ;
; 0.230 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.351      ;
; 0.232 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.353      ;
; 0.236 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][4]  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.357      ;
; 0.252 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][20]     ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|setup_config_done_s       ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][20] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[20]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.378      ;
; 0.261 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][23]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; rx_uart_i_s                                                                         ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                            ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][7]      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[4]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[4]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[7]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]                   ; clock_i      ; clock_i     ; 0.000        ; 0.234      ; 0.585      ;
; 0.267 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][23] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[23]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0]                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][12] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[12]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]                    ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]                   ; clock_i      ; clock_i     ; 0.000        ; 0.234      ; 0.588      ;
; 0.271 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]         ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.392      ;
; 0.290 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|en_start_i_ss       ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_rst_mng:ws2812_rst_mng_inst|start_cnt_s         ; clock_i      ; clock_i     ; 0.000        ; 0.245      ; 0.619      ;
; 0.291 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|reg_data_valid_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.413      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.186   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clock_i         ; -2.186   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -396.147 ; 0.0   ; 0.0      ; 0.0     ; -344.139            ;
;  clock_i         ; -396.147 ; 0.000 ; N/A      ; N/A     ; -344.139            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_uart_o       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ws2812_data_0_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_rx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_tx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_uart_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_i                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 3288     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 3288     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 325   ; 325  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock_i ; clock_i ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws2812_data_0_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws2812_data_0_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Sep 07 17:37:56 2019
Info: Command: quartus_sta pinball -c pinball
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_i clock_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.186            -396.147 clock_i 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -326.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.904            -325.678 clock_i 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -326.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.723             -98.001 clock_i 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.139 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Sat Sep 07 17:38:00 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


