/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* LM35 */
#define LM35__0__INTTYPE CYREG_PICU15_INTTYPE1
#define LM35__0__MASK 0x02u
#define LM35__0__PC CYREG_IO_PC_PRT15_PC1
#define LM35__0__PORT 15u
#define LM35__0__SHIFT 1u
#define LM35__AG CYREG_PRT15_AG
#define LM35__AMUX CYREG_PRT15_AMUX
#define LM35__BIE CYREG_PRT15_BIE
#define LM35__BIT_MASK CYREG_PRT15_BIT_MASK
#define LM35__BYP CYREG_PRT15_BYP
#define LM35__CTL CYREG_PRT15_CTL
#define LM35__DM0 CYREG_PRT15_DM0
#define LM35__DM1 CYREG_PRT15_DM1
#define LM35__DM2 CYREG_PRT15_DM2
#define LM35__DR CYREG_PRT15_DR
#define LM35__INP_DIS CYREG_PRT15_INP_DIS
#define LM35__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LM35__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LM35__LCD_EN CYREG_PRT15_LCD_EN
#define LM35__MASK 0x02u
#define LM35__PORT 15u
#define LM35__PRT CYREG_PRT15_PRT
#define LM35__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LM35__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LM35__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LM35__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LM35__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LM35__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LM35__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LM35__PS CYREG_PRT15_PS
#define LM35__SHIFT 1u
#define LM35__SLW CYREG_PRT15_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* SLED1 */
#define SLED1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SLED1__0__MASK 0x10u
#define SLED1__0__PC CYREG_PRT12_PC4
#define SLED1__0__PORT 12u
#define SLED1__0__SHIFT 4u
#define SLED1__AG CYREG_PRT12_AG
#define SLED1__BIE CYREG_PRT12_BIE
#define SLED1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SLED1__BYP CYREG_PRT12_BYP
#define SLED1__DM0 CYREG_PRT12_DM0
#define SLED1__DM1 CYREG_PRT12_DM1
#define SLED1__DM2 CYREG_PRT12_DM2
#define SLED1__DR CYREG_PRT12_DR
#define SLED1__INP_DIS CYREG_PRT12_INP_DIS
#define SLED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SLED1__MASK 0x10u
#define SLED1__PORT 12u
#define SLED1__PRT CYREG_PRT12_PRT
#define SLED1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SLED1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SLED1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SLED1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SLED1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SLED1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SLED1__PS CYREG_PRT12_PS
#define SLED1__SHIFT 4u
#define SLED1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SLED1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SLED1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SLED1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SLED1__SLW CYREG_PRT12_SLW

/* SLED2 */
#define SLED2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SLED2__0__MASK 0x10u
#define SLED2__0__PC CYREG_PRT1_PC4
#define SLED2__0__PORT 1u
#define SLED2__0__SHIFT 4u
#define SLED2__AG CYREG_PRT1_AG
#define SLED2__AMUX CYREG_PRT1_AMUX
#define SLED2__BIE CYREG_PRT1_BIE
#define SLED2__BIT_MASK CYREG_PRT1_BIT_MASK
#define SLED2__BYP CYREG_PRT1_BYP
#define SLED2__CTL CYREG_PRT1_CTL
#define SLED2__DM0 CYREG_PRT1_DM0
#define SLED2__DM1 CYREG_PRT1_DM1
#define SLED2__DM2 CYREG_PRT1_DM2
#define SLED2__DR CYREG_PRT1_DR
#define SLED2__INP_DIS CYREG_PRT1_INP_DIS
#define SLED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SLED2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SLED2__LCD_EN CYREG_PRT1_LCD_EN
#define SLED2__MASK 0x10u
#define SLED2__PORT 1u
#define SLED2__PRT CYREG_PRT1_PRT
#define SLED2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SLED2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SLED2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SLED2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SLED2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SLED2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SLED2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SLED2__PS CYREG_PRT1_PS
#define SLED2__SHIFT 4u
#define SLED2__SLW CYREG_PRT1_SLW

/* isrRx */
#define isrRx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrRx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrRx__INTC_MASK 0x02u
#define isrRx__INTC_NUMBER 1u
#define isrRx__INTC_PRIOR_NUM 7u
#define isrRx__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isrRx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrRx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Display1 */
#define Display1_Com__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Display1_Com__0__MASK 0x01u
#define Display1_Com__0__PC CYREG_PRT0_PC0
#define Display1_Com__0__PORT 0u
#define Display1_Com__0__SHIFT 0u
#define Display1_Com__AG CYREG_PRT0_AG
#define Display1_Com__AMUX CYREG_PRT0_AMUX
#define Display1_Com__BIE CYREG_PRT0_BIE
#define Display1_Com__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Com__BYP CYREG_PRT0_BYP
#define Display1_Com__CTL CYREG_PRT0_CTL
#define Display1_Com__DM0 CYREG_PRT0_DM0
#define Display1_Com__DM1 CYREG_PRT0_DM1
#define Display1_Com__DM2 CYREG_PRT0_DM2
#define Display1_Com__DR CYREG_PRT0_DR
#define Display1_Com__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Com__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Display1_Com__LCD_COM_MASK__0 0x01u
#define Display1_Com__LCD_COM_MASK__1 0x00u
#define Display1_Com__LCD_COM_MASK__12 0x00u
#define Display1_Com__LCD_COM_MASK__15 0x00u
#define Display1_Com__LCD_COM_MASK__2 0x00u
#define Display1_Com__LCD_COM_MASK__3 0x00u
#define Display1_Com__LCD_COM_MASK__4 0x00u
#define Display1_Com__LCD_COM_MASK__5 0x00u
#define Display1_Com__LCD_COM_MASK__6 0x00u
#define Display1_Com__LCD_COM_PIN__0 0u
#define Display1_Com__LCD_COM_PORT__0 0u
#define Display1_Com__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Com__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Com__LCD_SEG_MASK__0 0x00u
#define Display1_Com__LCD_SEG_MASK__1 0x00u
#define Display1_Com__LCD_SEG_MASK__12 0x00u
#define Display1_Com__LCD_SEG_MASK__15 0x00u
#define Display1_Com__LCD_SEG_MASK__2 0x00u
#define Display1_Com__LCD_SEG_MASK__3 0x00u
#define Display1_Com__LCD_SEG_MASK__4 0x00u
#define Display1_Com__LCD_SEG_MASK__5 0x00u
#define Display1_Com__LCD_SEG_MASK__6 0x00u
#define Display1_Com__MASK 0x01u
#define Display1_Com__PORT 0u
#define Display1_Com__PRT CYREG_PRT0_PRT
#define Display1_Com__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Com__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Com__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Com__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Com__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Com__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Com__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Com__PS CYREG_PRT0_PS
#define Display1_Com__SHIFT 0u
#define Display1_Com__SLW CYREG_PRT0_SLW
#define Display1_GCom__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Display1_GCom__0__MASK 0x01u
#define Display1_GCom__0__PC CYREG_PRT3_PC0
#define Display1_GCom__0__PORT 3u
#define Display1_GCom__0__SHIFT 0u
#define Display1_GCom__AG CYREG_PRT3_AG
#define Display1_GCom__AMUX CYREG_PRT3_AMUX
#define Display1_GCom__BIE CYREG_PRT3_BIE
#define Display1_GCom__BIT_MASK CYREG_PRT3_BIT_MASK
#define Display1_GCom__BYP CYREG_PRT3_BYP
#define Display1_GCom__CTL CYREG_PRT3_CTL
#define Display1_GCom__DM0 CYREG_PRT3_DM0
#define Display1_GCom__DM1 CYREG_PRT3_DM1
#define Display1_GCom__DM2 CYREG_PRT3_DM2
#define Display1_GCom__DR CYREG_PRT3_DR
#define Display1_GCom__INP_DIS CYREG_PRT3_INP_DIS
#define Display1_GCom__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Display1_GCom__LCD_COM_MASK__0 0x00u
#define Display1_GCom__LCD_COM_MASK__1 0x00u
#define Display1_GCom__LCD_COM_MASK__12 0x00u
#define Display1_GCom__LCD_COM_MASK__15 0x00u
#define Display1_GCom__LCD_COM_MASK__2 0x00u
#define Display1_GCom__LCD_COM_MASK__3 0x01u
#define Display1_GCom__LCD_COM_MASK__4 0x00u
#define Display1_GCom__LCD_COM_MASK__5 0x00u
#define Display1_GCom__LCD_COM_MASK__6 0x00u
#define Display1_GCom__LCD_COM_PIN__0 0u
#define Display1_GCom__LCD_COM_PORT__0 3u
#define Display1_GCom__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Display1_GCom__LCD_EN CYREG_PRT3_LCD_EN
#define Display1_GCom__LCD_SEG_MASK__0 0x00u
#define Display1_GCom__LCD_SEG_MASK__1 0x00u
#define Display1_GCom__LCD_SEG_MASK__12 0x00u
#define Display1_GCom__LCD_SEG_MASK__15 0x00u
#define Display1_GCom__LCD_SEG_MASK__2 0x00u
#define Display1_GCom__LCD_SEG_MASK__3 0x00u
#define Display1_GCom__LCD_SEG_MASK__4 0x00u
#define Display1_GCom__LCD_SEG_MASK__5 0x00u
#define Display1_GCom__LCD_SEG_MASK__6 0x00u
#define Display1_GCom__MASK 0x01u
#define Display1_GCom__PORT 3u
#define Display1_GCom__PRT CYREG_PRT3_PRT
#define Display1_GCom__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Display1_GCom__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Display1_GCom__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Display1_GCom__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Display1_GCom__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Display1_GCom__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Display1_GCom__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Display1_GCom__PS CYREG_PRT3_PS
#define Display1_GCom__SHIFT 0u
#define Display1_GCom__SLW CYREG_PRT3_SLW
#define Display1_InClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Display1_InClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Display1_InClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Display1_InClock__CFG2_SRC_SEL_MASK 0x07u
#define Display1_InClock__INDEX 0x02u
#define Display1_InClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Display1_InClock__PM_ACT_MSK 0x04u
#define Display1_InClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Display1_InClock__PM_STBY_MSK 0x04u
#define Display1_Lcd_Dma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Display1_Lcd_Dma__DRQ_NUMBER 0u
#define Display1_Lcd_Dma__NUMBEROF_TDS 0u
#define Display1_Lcd_Dma__PRIORITY 2u
#define Display1_Lcd_Dma__TERMIN_EN 0u
#define Display1_Lcd_Dma__TERMIN_SEL 0u
#define Display1_Lcd_Dma__TERMOUT0_EN 1u
#define Display1_Lcd_Dma__TERMOUT0_SEL 0u
#define Display1_Lcd_Dma__TERMOUT1_EN 0u
#define Display1_Lcd_Dma__TERMOUT1_SEL 0u
#define Display1_LCD_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Display1_LCD_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Display1_LCD_ISR__INTC_MASK 0x01u
#define Display1_LCD_ISR__INTC_NUMBER 0u
#define Display1_LCD_ISR__INTC_PRIOR_NUM 7u
#define Display1_LCD_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Display1_LCD_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Display1_LCD_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Display1_Seg__0__AG CYREG_PRT0_AG
#define Display1_Seg__0__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__0__BIE CYREG_PRT0_BIE
#define Display1_Seg__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__0__BYP CYREG_PRT0_BYP
#define Display1_Seg__0__CTL CYREG_PRT0_CTL
#define Display1_Seg__0__DM0 CYREG_PRT0_DM0
#define Display1_Seg__0__DM1 CYREG_PRT0_DM1
#define Display1_Seg__0__DM2 CYREG_PRT0_DM2
#define Display1_Seg__0__DR CYREG_PRT0_DR
#define Display1_Seg__0__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Display1_Seg__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__0__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__0__MASK 0x02u
#define Display1_Seg__0__PC CYREG_PRT0_PC1
#define Display1_Seg__0__PORT 0u
#define Display1_Seg__0__PRT CYREG_PRT0_PRT
#define Display1_Seg__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__0__PS CYREG_PRT0_PS
#define Display1_Seg__0__SHIFT 1u
#define Display1_Seg__0__SLW CYREG_PRT0_SLW
#define Display1_Seg__1__AG CYREG_PRT0_AG
#define Display1_Seg__1__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__1__BIE CYREG_PRT0_BIE
#define Display1_Seg__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__1__BYP CYREG_PRT0_BYP
#define Display1_Seg__1__CTL CYREG_PRT0_CTL
#define Display1_Seg__1__DM0 CYREG_PRT0_DM0
#define Display1_Seg__1__DM1 CYREG_PRT0_DM1
#define Display1_Seg__1__DM2 CYREG_PRT0_DM2
#define Display1_Seg__1__DR CYREG_PRT0_DR
#define Display1_Seg__1__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__1__INTTYPE CYREG_PICU0_INTTYPE2
#define Display1_Seg__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__1__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__1__MASK 0x04u
#define Display1_Seg__1__PC CYREG_PRT0_PC2
#define Display1_Seg__1__PORT 0u
#define Display1_Seg__1__PRT CYREG_PRT0_PRT
#define Display1_Seg__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__1__PS CYREG_PRT0_PS
#define Display1_Seg__1__SHIFT 2u
#define Display1_Seg__1__SLW CYREG_PRT0_SLW
#define Display1_Seg__10__AG CYREG_PRT2_AG
#define Display1_Seg__10__AMUX CYREG_PRT2_AMUX
#define Display1_Seg__10__BIE CYREG_PRT2_BIE
#define Display1_Seg__10__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display1_Seg__10__BYP CYREG_PRT2_BYP
#define Display1_Seg__10__CTL CYREG_PRT2_CTL
#define Display1_Seg__10__DM0 CYREG_PRT2_DM0
#define Display1_Seg__10__DM1 CYREG_PRT2_DM1
#define Display1_Seg__10__DM2 CYREG_PRT2_DM2
#define Display1_Seg__10__DR CYREG_PRT2_DR
#define Display1_Seg__10__INP_DIS CYREG_PRT2_INP_DIS
#define Display1_Seg__10__INTTYPE CYREG_PICU2_INTTYPE5
#define Display1_Seg__10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display1_Seg__10__LCD_EN CYREG_PRT2_LCD_EN
#define Display1_Seg__10__MASK 0x20u
#define Display1_Seg__10__PC CYREG_PRT2_PC5
#define Display1_Seg__10__PORT 2u
#define Display1_Seg__10__PRT CYREG_PRT2_PRT
#define Display1_Seg__10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display1_Seg__10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display1_Seg__10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display1_Seg__10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display1_Seg__10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display1_Seg__10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display1_Seg__10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display1_Seg__10__PS CYREG_PRT2_PS
#define Display1_Seg__10__SHIFT 5u
#define Display1_Seg__10__SLW CYREG_PRT2_SLW
#define Display1_Seg__11__AG CYREG_PRT2_AG
#define Display1_Seg__11__AMUX CYREG_PRT2_AMUX
#define Display1_Seg__11__BIE CYREG_PRT2_BIE
#define Display1_Seg__11__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display1_Seg__11__BYP CYREG_PRT2_BYP
#define Display1_Seg__11__CTL CYREG_PRT2_CTL
#define Display1_Seg__11__DM0 CYREG_PRT2_DM0
#define Display1_Seg__11__DM1 CYREG_PRT2_DM1
#define Display1_Seg__11__DM2 CYREG_PRT2_DM2
#define Display1_Seg__11__DR CYREG_PRT2_DR
#define Display1_Seg__11__INP_DIS CYREG_PRT2_INP_DIS
#define Display1_Seg__11__INTTYPE CYREG_PICU2_INTTYPE4
#define Display1_Seg__11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display1_Seg__11__LCD_EN CYREG_PRT2_LCD_EN
#define Display1_Seg__11__MASK 0x10u
#define Display1_Seg__11__PC CYREG_PRT2_PC4
#define Display1_Seg__11__PORT 2u
#define Display1_Seg__11__PRT CYREG_PRT2_PRT
#define Display1_Seg__11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display1_Seg__11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display1_Seg__11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display1_Seg__11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display1_Seg__11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display1_Seg__11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display1_Seg__11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display1_Seg__11__PS CYREG_PRT2_PS
#define Display1_Seg__11__SHIFT 4u
#define Display1_Seg__11__SLW CYREG_PRT2_SLW
#define Display1_Seg__12__AG CYREG_PRT3_AG
#define Display1_Seg__12__AMUX CYREG_PRT3_AMUX
#define Display1_Seg__12__BIE CYREG_PRT3_BIE
#define Display1_Seg__12__BIT_MASK CYREG_PRT3_BIT_MASK
#define Display1_Seg__12__BYP CYREG_PRT3_BYP
#define Display1_Seg__12__CTL CYREG_PRT3_CTL
#define Display1_Seg__12__DM0 CYREG_PRT3_DM0
#define Display1_Seg__12__DM1 CYREG_PRT3_DM1
#define Display1_Seg__12__DM2 CYREG_PRT3_DM2
#define Display1_Seg__12__DR CYREG_PRT3_DR
#define Display1_Seg__12__INP_DIS CYREG_PRT3_INP_DIS
#define Display1_Seg__12__INTTYPE CYREG_PICU3_INTTYPE3
#define Display1_Seg__12__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Display1_Seg__12__LCD_EN CYREG_PRT3_LCD_EN
#define Display1_Seg__12__MASK 0x08u
#define Display1_Seg__12__PC CYREG_PRT3_PC3
#define Display1_Seg__12__PORT 3u
#define Display1_Seg__12__PRT CYREG_PRT3_PRT
#define Display1_Seg__12__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Display1_Seg__12__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Display1_Seg__12__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Display1_Seg__12__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Display1_Seg__12__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Display1_Seg__12__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Display1_Seg__12__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Display1_Seg__12__PS CYREG_PRT3_PS
#define Display1_Seg__12__SHIFT 3u
#define Display1_Seg__12__SLW CYREG_PRT3_SLW
#define Display1_Seg__13__AG CYREG_PRT3_AG
#define Display1_Seg__13__AMUX CYREG_PRT3_AMUX
#define Display1_Seg__13__BIE CYREG_PRT3_BIE
#define Display1_Seg__13__BIT_MASK CYREG_PRT3_BIT_MASK
#define Display1_Seg__13__BYP CYREG_PRT3_BYP
#define Display1_Seg__13__CTL CYREG_PRT3_CTL
#define Display1_Seg__13__DM0 CYREG_PRT3_DM0
#define Display1_Seg__13__DM1 CYREG_PRT3_DM1
#define Display1_Seg__13__DM2 CYREG_PRT3_DM2
#define Display1_Seg__13__DR CYREG_PRT3_DR
#define Display1_Seg__13__INP_DIS CYREG_PRT3_INP_DIS
#define Display1_Seg__13__INTTYPE CYREG_PICU3_INTTYPE4
#define Display1_Seg__13__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Display1_Seg__13__LCD_EN CYREG_PRT3_LCD_EN
#define Display1_Seg__13__MASK 0x10u
#define Display1_Seg__13__PC CYREG_PRT3_PC4
#define Display1_Seg__13__PORT 3u
#define Display1_Seg__13__PRT CYREG_PRT3_PRT
#define Display1_Seg__13__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Display1_Seg__13__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Display1_Seg__13__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Display1_Seg__13__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Display1_Seg__13__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Display1_Seg__13__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Display1_Seg__13__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Display1_Seg__13__PS CYREG_PRT3_PS
#define Display1_Seg__13__SHIFT 4u
#define Display1_Seg__13__SLW CYREG_PRT3_SLW
#define Display1_Seg__2__AG CYREG_PRT0_AG
#define Display1_Seg__2__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__2__BIE CYREG_PRT0_BIE
#define Display1_Seg__2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__2__BYP CYREG_PRT0_BYP
#define Display1_Seg__2__CTL CYREG_PRT0_CTL
#define Display1_Seg__2__DM0 CYREG_PRT0_DM0
#define Display1_Seg__2__DM1 CYREG_PRT0_DM1
#define Display1_Seg__2__DM2 CYREG_PRT0_DM2
#define Display1_Seg__2__DR CYREG_PRT0_DR
#define Display1_Seg__2__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__2__INTTYPE CYREG_PICU0_INTTYPE3
#define Display1_Seg__2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__2__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__2__MASK 0x08u
#define Display1_Seg__2__PC CYREG_PRT0_PC3
#define Display1_Seg__2__PORT 0u
#define Display1_Seg__2__PRT CYREG_PRT0_PRT
#define Display1_Seg__2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__2__PS CYREG_PRT0_PS
#define Display1_Seg__2__SHIFT 3u
#define Display1_Seg__2__SLW CYREG_PRT0_SLW
#define Display1_Seg__3__AG CYREG_PRT0_AG
#define Display1_Seg__3__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__3__BIE CYREG_PRT0_BIE
#define Display1_Seg__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__3__BYP CYREG_PRT0_BYP
#define Display1_Seg__3__CTL CYREG_PRT0_CTL
#define Display1_Seg__3__DM0 CYREG_PRT0_DM0
#define Display1_Seg__3__DM1 CYREG_PRT0_DM1
#define Display1_Seg__3__DM2 CYREG_PRT0_DM2
#define Display1_Seg__3__DR CYREG_PRT0_DR
#define Display1_Seg__3__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__3__INTTYPE CYREG_PICU0_INTTYPE4
#define Display1_Seg__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__3__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__3__MASK 0x10u
#define Display1_Seg__3__PC CYREG_PRT0_PC4
#define Display1_Seg__3__PORT 0u
#define Display1_Seg__3__PRT CYREG_PRT0_PRT
#define Display1_Seg__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__3__PS CYREG_PRT0_PS
#define Display1_Seg__3__SHIFT 4u
#define Display1_Seg__3__SLW CYREG_PRT0_SLW
#define Display1_Seg__4__AG CYREG_PRT0_AG
#define Display1_Seg__4__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__4__BIE CYREG_PRT0_BIE
#define Display1_Seg__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__4__BYP CYREG_PRT0_BYP
#define Display1_Seg__4__CTL CYREG_PRT0_CTL
#define Display1_Seg__4__DM0 CYREG_PRT0_DM0
#define Display1_Seg__4__DM1 CYREG_PRT0_DM1
#define Display1_Seg__4__DM2 CYREG_PRT0_DM2
#define Display1_Seg__4__DR CYREG_PRT0_DR
#define Display1_Seg__4__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__4__INTTYPE CYREG_PICU0_INTTYPE5
#define Display1_Seg__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__4__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__4__MASK 0x20u
#define Display1_Seg__4__PC CYREG_PRT0_PC5
#define Display1_Seg__4__PORT 0u
#define Display1_Seg__4__PRT CYREG_PRT0_PRT
#define Display1_Seg__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__4__PS CYREG_PRT0_PS
#define Display1_Seg__4__SHIFT 5u
#define Display1_Seg__4__SLW CYREG_PRT0_SLW
#define Display1_Seg__5__AG CYREG_PRT0_AG
#define Display1_Seg__5__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__5__BIE CYREG_PRT0_BIE
#define Display1_Seg__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__5__BYP CYREG_PRT0_BYP
#define Display1_Seg__5__CTL CYREG_PRT0_CTL
#define Display1_Seg__5__DM0 CYREG_PRT0_DM0
#define Display1_Seg__5__DM1 CYREG_PRT0_DM1
#define Display1_Seg__5__DM2 CYREG_PRT0_DM2
#define Display1_Seg__5__DR CYREG_PRT0_DR
#define Display1_Seg__5__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__5__INTTYPE CYREG_PICU0_INTTYPE7
#define Display1_Seg__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__5__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__5__MASK 0x80u
#define Display1_Seg__5__PC CYREG_PRT0_PC7
#define Display1_Seg__5__PORT 0u
#define Display1_Seg__5__PRT CYREG_PRT0_PRT
#define Display1_Seg__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__5__PS CYREG_PRT0_PS
#define Display1_Seg__5__SHIFT 7u
#define Display1_Seg__5__SLW CYREG_PRT0_SLW
#define Display1_Seg__6__AG CYREG_PRT0_AG
#define Display1_Seg__6__AMUX CYREG_PRT0_AMUX
#define Display1_Seg__6__BIE CYREG_PRT0_BIE
#define Display1_Seg__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Display1_Seg__6__BYP CYREG_PRT0_BYP
#define Display1_Seg__6__CTL CYREG_PRT0_CTL
#define Display1_Seg__6__DM0 CYREG_PRT0_DM0
#define Display1_Seg__6__DM1 CYREG_PRT0_DM1
#define Display1_Seg__6__DM2 CYREG_PRT0_DM2
#define Display1_Seg__6__DR CYREG_PRT0_DR
#define Display1_Seg__6__INP_DIS CYREG_PRT0_INP_DIS
#define Display1_Seg__6__INTTYPE CYREG_PICU0_INTTYPE6
#define Display1_Seg__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Display1_Seg__6__LCD_EN CYREG_PRT0_LCD_EN
#define Display1_Seg__6__MASK 0x40u
#define Display1_Seg__6__PC CYREG_PRT0_PC6
#define Display1_Seg__6__PORT 0u
#define Display1_Seg__6__PRT CYREG_PRT0_PRT
#define Display1_Seg__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Display1_Seg__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Display1_Seg__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Display1_Seg__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Display1_Seg__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Display1_Seg__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Display1_Seg__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Display1_Seg__6__PS CYREG_PRT0_PS
#define Display1_Seg__6__SHIFT 6u
#define Display1_Seg__6__SLW CYREG_PRT0_SLW
#define Display1_Seg__7__AG CYREG_PRT3_AG
#define Display1_Seg__7__AMUX CYREG_PRT3_AMUX
#define Display1_Seg__7__BIE CYREG_PRT3_BIE
#define Display1_Seg__7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Display1_Seg__7__BYP CYREG_PRT3_BYP
#define Display1_Seg__7__CTL CYREG_PRT3_CTL
#define Display1_Seg__7__DM0 CYREG_PRT3_DM0
#define Display1_Seg__7__DM1 CYREG_PRT3_DM1
#define Display1_Seg__7__DM2 CYREG_PRT3_DM2
#define Display1_Seg__7__DR CYREG_PRT3_DR
#define Display1_Seg__7__INP_DIS CYREG_PRT3_INP_DIS
#define Display1_Seg__7__INTTYPE CYREG_PICU3_INTTYPE1
#define Display1_Seg__7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Display1_Seg__7__LCD_EN CYREG_PRT3_LCD_EN
#define Display1_Seg__7__MASK 0x02u
#define Display1_Seg__7__PC CYREG_PRT3_PC1
#define Display1_Seg__7__PORT 3u
#define Display1_Seg__7__PRT CYREG_PRT3_PRT
#define Display1_Seg__7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Display1_Seg__7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Display1_Seg__7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Display1_Seg__7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Display1_Seg__7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Display1_Seg__7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Display1_Seg__7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Display1_Seg__7__PS CYREG_PRT3_PS
#define Display1_Seg__7__SHIFT 1u
#define Display1_Seg__7__SLW CYREG_PRT3_SLW
#define Display1_Seg__8__AG CYREG_PRT3_AG
#define Display1_Seg__8__AMUX CYREG_PRT3_AMUX
#define Display1_Seg__8__BIE CYREG_PRT3_BIE
#define Display1_Seg__8__BIT_MASK CYREG_PRT3_BIT_MASK
#define Display1_Seg__8__BYP CYREG_PRT3_BYP
#define Display1_Seg__8__CTL CYREG_PRT3_CTL
#define Display1_Seg__8__DM0 CYREG_PRT3_DM0
#define Display1_Seg__8__DM1 CYREG_PRT3_DM1
#define Display1_Seg__8__DM2 CYREG_PRT3_DM2
#define Display1_Seg__8__DR CYREG_PRT3_DR
#define Display1_Seg__8__INP_DIS CYREG_PRT3_INP_DIS
#define Display1_Seg__8__INTTYPE CYREG_PICU3_INTTYPE2
#define Display1_Seg__8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Display1_Seg__8__LCD_EN CYREG_PRT3_LCD_EN
#define Display1_Seg__8__MASK 0x04u
#define Display1_Seg__8__PC CYREG_PRT3_PC2
#define Display1_Seg__8__PORT 3u
#define Display1_Seg__8__PRT CYREG_PRT3_PRT
#define Display1_Seg__8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Display1_Seg__8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Display1_Seg__8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Display1_Seg__8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Display1_Seg__8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Display1_Seg__8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Display1_Seg__8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Display1_Seg__8__PS CYREG_PRT3_PS
#define Display1_Seg__8__SHIFT 2u
#define Display1_Seg__8__SLW CYREG_PRT3_SLW
#define Display1_Seg__9__AG CYREG_PRT2_AG
#define Display1_Seg__9__AMUX CYREG_PRT2_AMUX
#define Display1_Seg__9__BIE CYREG_PRT2_BIE
#define Display1_Seg__9__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display1_Seg__9__BYP CYREG_PRT2_BYP
#define Display1_Seg__9__CTL CYREG_PRT2_CTL
#define Display1_Seg__9__DM0 CYREG_PRT2_DM0
#define Display1_Seg__9__DM1 CYREG_PRT2_DM1
#define Display1_Seg__9__DM2 CYREG_PRT2_DM2
#define Display1_Seg__9__DR CYREG_PRT2_DR
#define Display1_Seg__9__INP_DIS CYREG_PRT2_INP_DIS
#define Display1_Seg__9__INTTYPE CYREG_PICU2_INTTYPE7
#define Display1_Seg__9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display1_Seg__9__LCD_EN CYREG_PRT2_LCD_EN
#define Display1_Seg__9__MASK 0x80u
#define Display1_Seg__9__PC CYREG_PRT2_PC7
#define Display1_Seg__9__PORT 2u
#define Display1_Seg__9__PRT CYREG_PRT2_PRT
#define Display1_Seg__9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display1_Seg__9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display1_Seg__9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display1_Seg__9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display1_Seg__9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display1_Seg__9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display1_Seg__9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display1_Seg__9__PS CYREG_PRT2_PS
#define Display1_Seg__9__SHIFT 7u
#define Display1_Seg__9__SLW CYREG_PRT2_SLW
#define Display1_Seg__LCD_COM_MASK__0 0x00u
#define Display1_Seg__LCD_COM_MASK__1 0x00u
#define Display1_Seg__LCD_COM_MASK__12 0x00u
#define Display1_Seg__LCD_COM_MASK__15 0x00u
#define Display1_Seg__LCD_COM_MASK__2 0x00u
#define Display1_Seg__LCD_COM_MASK__3 0x00u
#define Display1_Seg__LCD_COM_MASK__4 0x00u
#define Display1_Seg__LCD_COM_MASK__5 0x00u
#define Display1_Seg__LCD_COM_MASK__6 0x00u
#define Display1_Seg__LCD_SEG_MASK__0 0xFEu
#define Display1_Seg__LCD_SEG_MASK__1 0x00u
#define Display1_Seg__LCD_SEG_MASK__12 0x00u
#define Display1_Seg__LCD_SEG_MASK__15 0x00u
#define Display1_Seg__LCD_SEG_MASK__2 0xB0u
#define Display1_Seg__LCD_SEG_MASK__3 0x1Eu
#define Display1_Seg__LCD_SEG_MASK__4 0x00u
#define Display1_Seg__LCD_SEG_MASK__5 0x00u
#define Display1_Seg__LCD_SEG_MASK__6 0x00u
#define Display1_Seg__LCD_SEG_PIN__0 1u
#define Display1_Seg__LCD_SEG_PIN__1 2u
#define Display1_Seg__LCD_SEG_PIN__10 5u
#define Display1_Seg__LCD_SEG_PIN__11 4u
#define Display1_Seg__LCD_SEG_PIN__12 3u
#define Display1_Seg__LCD_SEG_PIN__13 4u
#define Display1_Seg__LCD_SEG_PIN__2 3u
#define Display1_Seg__LCD_SEG_PIN__3 4u
#define Display1_Seg__LCD_SEG_PIN__4 5u
#define Display1_Seg__LCD_SEG_PIN__5 7u
#define Display1_Seg__LCD_SEG_PIN__6 6u
#define Display1_Seg__LCD_SEG_PIN__7 1u
#define Display1_Seg__LCD_SEG_PIN__8 2u
#define Display1_Seg__LCD_SEG_PIN__9 7u
#define Display1_Seg__LCD_SEG_PORT__0 0u
#define Display1_Seg__LCD_SEG_PORT__1 0u
#define Display1_Seg__LCD_SEG_PORT__10 2u
#define Display1_Seg__LCD_SEG_PORT__11 2u
#define Display1_Seg__LCD_SEG_PORT__12 3u
#define Display1_Seg__LCD_SEG_PORT__13 3u
#define Display1_Seg__LCD_SEG_PORT__2 0u
#define Display1_Seg__LCD_SEG_PORT__3 0u
#define Display1_Seg__LCD_SEG_PORT__4 0u
#define Display1_Seg__LCD_SEG_PORT__5 0u
#define Display1_Seg__LCD_SEG_PORT__6 0u
#define Display1_Seg__LCD_SEG_PORT__7 3u
#define Display1_Seg__LCD_SEG_PORT__8 3u
#define Display1_Seg__LCD_SEG_PORT__9 2u

/* Pulsador */
#define Pulsador__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pulsador__0__MASK 0x40u
#define Pulsador__0__PC CYREG_PRT1_PC6
#define Pulsador__0__PORT 1u
#define Pulsador__0__SHIFT 6u
#define Pulsador__AG CYREG_PRT1_AG
#define Pulsador__AMUX CYREG_PRT1_AMUX
#define Pulsador__BIE CYREG_PRT1_BIE
#define Pulsador__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pulsador__BYP CYREG_PRT1_BYP
#define Pulsador__CTL CYREG_PRT1_CTL
#define Pulsador__DM0 CYREG_PRT1_DM0
#define Pulsador__DM1 CYREG_PRT1_DM1
#define Pulsador__DM2 CYREG_PRT1_DM2
#define Pulsador__DR CYREG_PRT1_DR
#define Pulsador__INP_DIS CYREG_PRT1_INP_DIS
#define Pulsador__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pulsador__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pulsador__LCD_EN CYREG_PRT1_LCD_EN
#define Pulsador__MASK 0x40u
#define Pulsador__PORT 1u
#define Pulsador__PRT CYREG_PRT1_PRT
#define Pulsador__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pulsador__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pulsador__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pulsador__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pulsador__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pulsador__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pulsador__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pulsador__PS CYREG_PRT1_PS
#define Pulsador__SHIFT 6u
#define Pulsador__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Lm35_7_segmentos"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000002u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define StSegLcdPort__PORT_GROUP "0,2,3"
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
