{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479581306497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479581306498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 18:48:26 2016 " "Processing started: Sat Nov 19 18:48:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479581306498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581306498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581306499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479581306856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ir_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ir_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Latch-Behave " "Found design unit 1: IR_Latch-Behave" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318957 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Latch " "Found entity 1: IR_Latch" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-Structure " "Found design unit 1: Shifter-Structure" {  } { { "Shifter.vhd" "" { Text "/home/krishna/GIT/Toplevel/Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/home/krishna/GIT/Toplevel/Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-Behave " "Found design unit 1: DataRegister-Behave" {  } { { "DataRegister.vhd" "" { Text "/home/krishna/GIT/Toplevel/DataRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318958 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhd" "" { Text "/home/krishna/GIT/Toplevel/DataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_nand-Formula " "Found design unit 1: sixteen_bit_nand-Formula" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_nand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318959 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_nand " "Found entity 1: sixteen_bit_nand" {  } { { "sixteen_bit_nand.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final-Structf " "Found design unit 1: Final-Structf" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extender_by_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sign_Extender_by_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender_by_7-Structure " "Found design unit 1: Sign_Extender_by_7-Structure" {  } { { "Sign_Extender_by_7.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender_by_7 " "Found entity 1: Sign_Extender_by_7" {  } { { "Sign_Extender_by_7.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Structure " "Found design unit 1: memory-Structure" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318960 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_subtracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_subtracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_subtracter-formula " "Found design unit 1: sixteen_bit_subtracter-formula" {  } { { "sixteen_bit_subtracter.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_subtracter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318961 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_subtracter " "Found entity 1: sixteen_bit_subtracter" {  } { { "sixteen_bit_subtracter.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_subtracter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behave " "Found design unit 1: controller-Behave" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318962 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318962 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1479581318962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-Struct2 " "Found design unit 1: mux41-Struct2" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318962 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhd" "" { Text "/home/krishna/GIT/Toplevel/Components.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structure " "Found design unit 1: RegFile-Structure" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318964 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-Structure " "Found design unit 1: PriorityEncoder-Structure" {  } { { "PriorityEncoder.vhd" "" { Text "/home/krishna/GIT/Toplevel/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318965 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/krishna/GIT/Toplevel/PriorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-Struct3 " "Found design unit 1: mux81-Struct3" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extender_by_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sign_Extender_by_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender_by_10-Structure " "Found design unit 1: Sign_Extender_by_10-Structure" {  } { { "Sign_Extender_by_10.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender_by_10 " "Found entity 1: Sign_Extender_by_10" {  } { { "Sign_Extender_by_10.vhd" "" { Text "/home/krishna/GIT/Toplevel/Sign_Extender_by_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-Formula " "Found design unit 1: sixteen_bit_adder-Formula" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318966 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "/home/krishna/GIT/Toplevel/sixteen_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-dataflow " "Found design unit 1: datapath-dataflow" {  } { { "Datapath.vhd" "" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318967 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Struct1 " "Found design unit 1: mux21-Struct1" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318967 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-Behave " "Found design unit 1: flag-Behave" {  } { { "flag.vhd" "" { Text "/home/krishna/GIT/Toplevel/flag.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318968 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.vhd" "" { Text "/home/krishna/GIT/Toplevel/flag.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479581318968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581318968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479581319100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CP " "Elaborating entity \"controller\" for hierarchy \"controller:CP\"" {  } { { "final.vhd" "CP" { Text "/home/krishna/GIT/Toplevel/final.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319102 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"Mem_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_a_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_a_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_b_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_b_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T5_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"T5_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T6_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"T6_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A1_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A2_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"A3_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3_mux controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"D3_mux\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_opcode controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"ALU_opcode\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flagset controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"flagset\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagset controller.vhd(31) " "Inferred latch for \"flagset\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[0\] controller.vhd(31) " "Inferred latch for \"ALU_opcode\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_opcode\[1\] controller.vhd(31) " "Inferred latch for \"ALU_opcode\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_mux\[0\] controller.vhd(31) " "Inferred latch for \"D3_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_mux\[1\] controller.vhd(31) " "Inferred latch for \"D3_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[0\] controller.vhd(31) " "Inferred latch for \"A3_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[1\] controller.vhd(31) " "Inferred latch for \"A3_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_mux\[2\] controller.vhd(31) " "Inferred latch for \"A3_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_mux\[0\] controller.vhd(31) " "Inferred latch for \"A2_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_mux\[1\] controller.vhd(31) " "Inferred latch for \"A2_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319105 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_mux controller.vhd(31) " "Inferred latch for \"A1_mux\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T6_mux controller.vhd(31) " "Inferred latch for \"T6_mux\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_mux\[0\] controller.vhd(31) " "Inferred latch for \"T5_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5_mux\[1\] controller.vhd(31) " "Inferred latch for \"T5_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[0\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[1\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_b_mux\[2\] controller.vhd(31) " "Inferred latch for \"ALU_b_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[0\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[1\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_a_mux\[2\] controller.vhd(31) " "Inferred latch for \"ALU_a_mux\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_mux\[0\] controller.vhd(31) " "Inferred latch for \"Mem_mux\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_mux\[1\] controller.vhd(31) " "Inferred latch for \"Mem_mux\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "/home/krishna/GIT/Toplevel/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319106 "|Final|controller:CP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "final.vhd" "DP" { Text "/home/krishna/GIT/Toplevel/final.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\"" {  } { { "Datapath.vhd" "DUT_ALU" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319110 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(17) " "VHDL Process Statement warning at ALU.vhd(17): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(17) " "Inferred latch for \"c\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z ALU.vhd(17) " "Inferred latch for \"z\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] ALU.vhd(17) " "Inferred latch for \"s\[0\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] ALU.vhd(17) " "Inferred latch for \"s\[1\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] ALU.vhd(17) " "Inferred latch for \"s\[2\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] ALU.vhd(17) " "Inferred latch for \"s\[3\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ALU.vhd(17) " "Inferred latch for \"s\[4\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ALU.vhd(17) " "Inferred latch for \"s\[5\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ALU.vhd(17) " "Inferred latch for \"s\[6\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ALU.vhd(17) " "Inferred latch for \"s\[7\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] ALU.vhd(17) " "Inferred latch for \"s\[8\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] ALU.vhd(17) " "Inferred latch for \"s\[9\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319111 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] ALU.vhd(17) " "Inferred latch for \"s\[10\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] ALU.vhd(17) " "Inferred latch for \"s\[11\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] ALU.vhd(17) " "Inferred latch for \"s\[12\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] ALU.vhd(17) " "Inferred latch for \"s\[13\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] ALU.vhd(17) " "Inferred latch for \"s\[14\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] ALU.vhd(17) " "Inferred latch for \"s\[15\]\" at ALU.vhd(17)" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 "|Final|datapath:DP|ALU:DUT_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder datapath:DP\|ALU:DUT_ALU\|sixteen_bit_adder:DUT1 " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_adder:DUT1\"" {  } { { "ALU.vhd" "DUT1" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_subtracter datapath:DP\|ALU:DUT_ALU\|sixteen_bit_subtracter:DUT3 " "Elaborating entity \"sixteen_bit_subtracter\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_subtracter:DUT3\"" {  } { { "ALU.vhd" "DUT3" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_nand datapath:DP\|ALU:DUT_ALU\|sixteen_bit_nand:DUT4 " "Elaborating entity \"sixteen_bit_nand\" for hierarchy \"datapath:DP\|ALU:DUT_ALU\|sixteen_bit_nand:DUT4\"" {  } { { "ALU.vhd" "DUT4" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:DP\|RegFile:DUT_RegFile " "Elaborating entity \"RegFile\" for hierarchy \"datapath:DP\|RegFile:DUT_RegFile\"" {  } { { "Datapath.vhd" "DUT_RegFile" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319118 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 RegFile.vhd(16) " "VHDL Process Statement warning at RegFile.vhd(16): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 RegFile.vhd(16) " "VHDL Process Statement warning at RegFile.vhd(16): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] RegFile.vhd(16) " "Inferred latch for \"D2\[0\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] RegFile.vhd(16) " "Inferred latch for \"D2\[1\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] RegFile.vhd(16) " "Inferred latch for \"D2\[2\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] RegFile.vhd(16) " "Inferred latch for \"D2\[3\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] RegFile.vhd(16) " "Inferred latch for \"D2\[4\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] RegFile.vhd(16) " "Inferred latch for \"D2\[5\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] RegFile.vhd(16) " "Inferred latch for \"D2\[6\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] RegFile.vhd(16) " "Inferred latch for \"D2\[7\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] RegFile.vhd(16) " "Inferred latch for \"D2\[8\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] RegFile.vhd(16) " "Inferred latch for \"D2\[9\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] RegFile.vhd(16) " "Inferred latch for \"D2\[10\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] RegFile.vhd(16) " "Inferred latch for \"D2\[11\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] RegFile.vhd(16) " "Inferred latch for \"D2\[12\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] RegFile.vhd(16) " "Inferred latch for \"D2\[13\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] RegFile.vhd(16) " "Inferred latch for \"D2\[14\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] RegFile.vhd(16) " "Inferred latch for \"D2\[15\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] RegFile.vhd(16) " "Inferred latch for \"D1\[0\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] RegFile.vhd(16) " "Inferred latch for \"D1\[1\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] RegFile.vhd(16) " "Inferred latch for \"D1\[2\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] RegFile.vhd(16) " "Inferred latch for \"D1\[3\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] RegFile.vhd(16) " "Inferred latch for \"D1\[4\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] RegFile.vhd(16) " "Inferred latch for \"D1\[5\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] RegFile.vhd(16) " "Inferred latch for \"D1\[6\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] RegFile.vhd(16) " "Inferred latch for \"D1\[7\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] RegFile.vhd(16) " "Inferred latch for \"D1\[8\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] RegFile.vhd(16) " "Inferred latch for \"D1\[9\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] RegFile.vhd(16) " "Inferred latch for \"D1\[10\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] RegFile.vhd(16) " "Inferred latch for \"D1\[11\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] RegFile.vhd(16) " "Inferred latch for \"D1\[12\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] RegFile.vhd(16) " "Inferred latch for \"D1\[13\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] RegFile.vhd(16) " "Inferred latch for \"D1\[14\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] RegFile.vhd(16) " "Inferred latch for \"D1\[15\]\" at RegFile.vhd(16)" {  } { { "RegFile.vhd" "" { Text "/home/krishna/GIT/Toplevel/RegFile.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319120 "|Final|datapath:DP|RegFile:DUT_RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extender_by_7 datapath:DP\|Sign_Extender_by_7:DUT_SE7 " "Elaborating entity \"Sign_Extender_by_7\" for hierarchy \"datapath:DP\|Sign_Extender_by_7:DUT_SE7\"" {  } { { "Datapath.vhd" "DUT_SE7" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extender_by_10 datapath:DP\|Sign_Extender_by_10:DUT_SE10 " "Elaborating entity \"Sign_Extender_by_10\" for hierarchy \"datapath:DP\|Sign_Extender_by_10:DUT_SE10\"" {  } { { "Datapath.vhd" "DUT_SE10" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter datapath:DP\|Shifter:DUT_Shifter " "Elaborating entity \"Shifter\" for hierarchy \"datapath:DP\|Shifter:DUT_Shifter\"" {  } { { "Datapath.vhd" "DUT_Shifter" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:DP\|PriorityEncoder:DUT_PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:DP\|PriorityEncoder:DUT_PE\"" {  } { { "Datapath.vhd" "DUT_PE" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:DP\|memory:DUT_Mem " "Elaborating entity \"memory\" for hierarchy \"datapath:DP\|memory:DUT_Mem\"" {  } { { "Datapath.vhd" "DUT_Mem" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319124 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout memory.vhd(50) " "VHDL Process Statement warning at memory.vhd(50): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319128 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] memory.vhd(50) " "Inferred latch for \"Dout\[0\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] memory.vhd(50) " "Inferred latch for \"Dout\[1\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] memory.vhd(50) " "Inferred latch for \"Dout\[2\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] memory.vhd(50) " "Inferred latch for \"Dout\[3\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] memory.vhd(50) " "Inferred latch for \"Dout\[4\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] memory.vhd(50) " "Inferred latch for \"Dout\[5\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] memory.vhd(50) " "Inferred latch for \"Dout\[6\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319129 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] memory.vhd(50) " "Inferred latch for \"Dout\[7\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] memory.vhd(50) " "Inferred latch for \"Dout\[8\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] memory.vhd(50) " "Inferred latch for \"Dout\[9\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] memory.vhd(50) " "Inferred latch for \"Dout\[10\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] memory.vhd(50) " "Inferred latch for \"Dout\[11\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] memory.vhd(50) " "Inferred latch for \"Dout\[12\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] memory.vhd(50) " "Inferred latch for \"Dout\[13\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] memory.vhd(50) " "Inferred latch for \"Dout\[14\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] memory.vhd(50) " "Inferred latch for \"Dout\[15\]\" at memory.vhd(50)" {  } { { "memory.vhd" "" { Text "/home/krishna/GIT/Toplevel/memory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319130 "|Final|datapath:DP|memory:DUT_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Latch datapath:DP\|IR_Latch:DUT_IRlatch " "Elaborating entity \"IR_Latch\" for hierarchy \"datapath:DP\|IR_Latch:DUT_IRlatch\"" {  } { { "Datapath.vhd" "DUT_IRlatch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319219 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout Ir_latch.vhd(15) " "VHDL Process Statement warning at Ir_latch.vhd(15): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[0\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[1\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[2\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[3\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[4\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[5\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[6\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[7\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[8\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[9\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[10\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[11\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[12\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[13\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[14\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] Ir_latch.vhd(15) " "Inferred latch for \"Dout\[15\]\" at Ir_latch.vhd(15)" {  } { { "Ir_latch.vhd" "" { Text "/home/krishna/GIT/Toplevel/Ir_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319220 "|Final|datapath:DP|IR_Latch:DUT_IRlatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister datapath:DP\|DataRegister:DUT_T1latch " "Elaborating entity \"DataRegister\" for hierarchy \"datapath:DP\|DataRegister:DUT_T1latch\"" {  } { { "Datapath.vhd" "DUT_T1latch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag datapath:DP\|flag:DUT_T6flag " "Elaborating entity \"flag\" for hierarchy \"datapath:DP\|flag:DUT_T6flag\"" {  } { { "Datapath.vhd" "DUT_T6flag" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister datapath:DP\|DataRegister:DUT_T10_latch " "Elaborating entity \"DataRegister\" for hierarchy \"datapath:DP\|DataRegister:DUT_T10_latch\"" {  } { { "Datapath.vhd" "DUT_T10_latch" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 datapath:DP\|mux81:DUT_ALU_a_mux_device " "Elaborating entity \"mux81\" for hierarchy \"datapath:DP\|mux81:DUT_ALU_a_mux_device\"" {  } { { "Datapath.vhd" "DUT_ALU_a_mux_device" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319226 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux81.vhd(14) " "VHDL Process Statement warning at mux81.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux81.vhd(17) " "Inferred latch for \"x\[0\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux81.vhd(17) " "Inferred latch for \"x\[1\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux81.vhd(17) " "Inferred latch for \"x\[2\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux81.vhd(17) " "Inferred latch for \"x\[3\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux81.vhd(17) " "Inferred latch for \"x\[4\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux81.vhd(17) " "Inferred latch for \"x\[5\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux81.vhd(17) " "Inferred latch for \"x\[6\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux81.vhd(17) " "Inferred latch for \"x\[7\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux81.vhd(17) " "Inferred latch for \"x\[8\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux81.vhd(17) " "Inferred latch for \"x\[9\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux81.vhd(17) " "Inferred latch for \"x\[10\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux81.vhd(17) " "Inferred latch for \"x\[11\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux81.vhd(17) " "Inferred latch for \"x\[12\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux81.vhd(17) " "Inferred latch for \"x\[13\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux81.vhd(17) " "Inferred latch for \"x\[14\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux81.vhd(17) " "Inferred latch for \"x\[15\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319229 "|Final|datapath:DP|mux81:DUT_ALU_a_mux_device"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:DP\|mux41:DUT_Mem_mux " "Elaborating entity \"mux41\" for hierarchy \"datapath:DP\|mux41:DUT_Mem_mux\"" {  } { { "Datapath.vhd" "DUT_Mem_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319230 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux41.vhd(16) " "VHDL Process Statement warning at mux41.vhd(16): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux41.vhd(19) " "Inferred latch for \"x\[0\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux41.vhd(19) " "Inferred latch for \"x\[1\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux41.vhd(19) " "Inferred latch for \"x\[2\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux41.vhd(19) " "Inferred latch for \"x\[3\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux41.vhd(19) " "Inferred latch for \"x\[4\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux41.vhd(19) " "Inferred latch for \"x\[5\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux41.vhd(19) " "Inferred latch for \"x\[6\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux41.vhd(19) " "Inferred latch for \"x\[7\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux41.vhd(19) " "Inferred latch for \"x\[8\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux41.vhd(19) " "Inferred latch for \"x\[9\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux41.vhd(19) " "Inferred latch for \"x\[10\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux41.vhd(19) " "Inferred latch for \"x\[11\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux41.vhd(19) " "Inferred latch for \"x\[12\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux41.vhd(19) " "Inferred latch for \"x\[13\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux41.vhd(19) " "Inferred latch for \"x\[14\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux41.vhd(19) " "Inferred latch for \"x\[15\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319231 "|Final|datapath:DP|mux41:DUT_Mem_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:DP\|mux21:DUT_A1_mux " "Elaborating entity \"mux21\" for hierarchy \"datapath:DP\|mux21:DUT_A1_mux\"" {  } { { "Datapath.vhd" "DUT_A1_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319232 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux21.vhd(14) " "VHDL Process Statement warning at mux21.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319232 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux21.vhd(17) " "Inferred latch for \"x\[0\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319232 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux21.vhd(17) " "Inferred latch for \"x\[1\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319232 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux21.vhd(17) " "Inferred latch for \"x\[2\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319232 "|Final|datapath:DP|mux21:DUT_A1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:DP\|mux41:DUT_A2_mux " "Elaborating entity \"mux41\" for hierarchy \"datapath:DP\|mux41:DUT_A2_mux\"" {  } { { "Datapath.vhd" "DUT_A2_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux41.vhd(16) " "VHDL Process Statement warning at mux41.vhd(16): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux41.vhd(19) " "Inferred latch for \"x\[0\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux41.vhd(19) " "Inferred latch for \"x\[1\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux41.vhd(19) " "Inferred latch for \"x\[2\]\" at mux41.vhd(19)" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 "|Final|datapath:DP|mux41:DUT_A2_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 datapath:DP\|mux81:DUT_A3_mux " "Elaborating entity \"mux81\" for hierarchy \"datapath:DP\|mux81:DUT_A3_mux\"" {  } { { "Datapath.vhd" "DUT_A3_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319233 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux81.vhd(14) " "VHDL Process Statement warning at mux81.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319234 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux81.vhd(17) " "Inferred latch for \"x\[0\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319234 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux81.vhd(17) " "Inferred latch for \"x\[1\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319234 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux81.vhd(17) " "Inferred latch for \"x\[2\]\" at mux81.vhd(17)" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319234 "|Final|datapath:DP|mux81:DUT_A3_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:DP\|mux21:DUT_T6_mux " "Elaborating entity \"mux21\" for hierarchy \"datapath:DP\|mux21:DUT_T6_mux\"" {  } { { "Datapath.vhd" "DUT_T6_mux" { Text "/home/krishna/GIT/Toplevel/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581319235 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mux21.vhd(14) " "VHDL Process Statement warning at mux21.vhd(14): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479581319235 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mux21.vhd(17) " "Inferred latch for \"x\[0\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319235 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mux21.vhd(17) " "Inferred latch for \"x\[1\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319235 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mux21.vhd(17) " "Inferred latch for \"x\[2\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mux21.vhd(17) " "Inferred latch for \"x\[3\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mux21.vhd(17) " "Inferred latch for \"x\[4\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mux21.vhd(17) " "Inferred latch for \"x\[5\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mux21.vhd(17) " "Inferred latch for \"x\[6\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mux21.vhd(17) " "Inferred latch for \"x\[7\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] mux21.vhd(17) " "Inferred latch for \"x\[8\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] mux21.vhd(17) " "Inferred latch for \"x\[9\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] mux21.vhd(17) " "Inferred latch for \"x\[10\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] mux21.vhd(17) " "Inferred latch for \"x\[11\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] mux21.vhd(17) " "Inferred latch for \"x\[12\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] mux21.vhd(17) " "Inferred latch for \"x\[13\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] mux21.vhd(17) " "Inferred latch for \"x\[14\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] mux21.vhd(17) " "Inferred latch for \"x\[15\]\" at mux21.vhd(17)" {  } { { "mux21.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux21.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581319236 "|Final|datapath:DP|mux21:DUT_T6_mux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[0\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[1\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[2\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[3\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[4\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[5\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[6\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[7\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[8\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[9\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[10\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[11\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[12\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[13\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[14\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[15\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_T5_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_T5_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[10\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[11\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[12\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[13\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[14\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_D3_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux41:DUT_D3_mux\|x\[15\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_A2_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_A2_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[0\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[1\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[2\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[3\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[4\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[5\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[6\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[7\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[8\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux41:DUT_Mem_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux41:DUT_Mem_mux\|x\[9\]\" is permanently enabled" {  } { { "mux41.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux41.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[0\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[1\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[2\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[3\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[4\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[5\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[6\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[7\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[8\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[9\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[10\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[11\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[12\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[13\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[14\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|ALU:DUT_ALU\|s\[15\] " "LATCH primitive \"datapath:DP\|ALU:DUT_ALU\|s\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/krishna/GIT/Toplevel/ALU.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581319899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[3\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[3\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[4\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[4\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[5\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[5\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[6\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[6\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[7\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[7\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[8\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[8\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[9\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[9\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[10\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[10\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[11\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[11\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[12\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[12\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[13\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[13\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[14\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[14\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[15\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[15\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_b_mux\|x\[15\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_b_mux\|x\[15\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[14\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[14\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[13\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[13\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[12\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[12\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[11\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[11\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[10\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[10\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[9\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[9\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[8\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[8\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[7\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[7\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[6\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[6\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[5\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[5\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[4\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[4\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[3\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[3\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_ALU_a_mux_device\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[2\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[2\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[1\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[1\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:DP\|mux81:DUT_A3_mux\|x\[0\] " "LATCH primitive \"datapath:DP\|mux81:DUT_A3_mux\|x\[0\]\" is permanently enabled" {  } { { "mux81.vhd" "" { Text "/home/krishna/GIT/Toplevel/mux81.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479581320147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "257 " "257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479581320450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479581320642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479581320642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "final.vhd" "" { Text "/home/krishna/GIT/Toplevel/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479581321235 "|Final|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479581321235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479581321245 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479581321245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479581321245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479581321268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 18:48:41 2016 " "Processing ended: Sat Nov 19 18:48:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479581321268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479581321268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479581321268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479581321268 ""}
