 
****************************************
Report : area
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Wed May 21 23:14:31 2025
****************************************

Library(s) Used:

    saed14rvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db)

Number of ports:                        11951
Number of nets:                         45121
Number of cells:                        33850
Number of combinational cells:          31518
Number of sequential cells:              2258
Number of macros/black boxes:               0
Number of buf/inv:                      14073
Number of references:                       2

Combinational area:              10848.607108
Buf/Inv area:                     3313.616414
Noncombinational area:            2407.678885
Macro/Black Box area:                0.000000
Net Interconnect area:           20078.388680

Total cell area:                 13256.285993
Total area:                      33334.674672

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_top                      13256.2860    100.0      0.4884     0.0000  0.0000  cv32e40p_top
core_i                            13255.7976    100.0    133.0668     0.0000  0.0000  cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1
core_i/cs_registers_i              1622.9088     12.2    985.3692   492.4848  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1
core_i/cs_registers_i/add_1387       41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2
core_i/cs_registers_i/add_1387_G3    41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1
core_i/cs_registers_i/add_1387_G4    41.9136      0.3     41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0
core_i/cs_registers_i/eq_1307        19.3140      0.1     19.3140     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0
core_i/ex_stage_i                  5035.0931     38.0     85.5144     7.4592  0.0000  cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
core_i/ex_stage_i/alu_i            1903.4280     14.4   1031.0124     0.0000  0.0000  cv32e40p_alu
core_i/ex_stage_i/alu_i/add_168      35.8752      0.3     35.8752     0.0000  0.0000  cv32e40p_alu_DW01_add_2
core_i/ex_stage_i/alu_i/add_186      32.1012      0.2     32.1012     0.0000  0.0000  cv32e40p_alu_DW01_add_1
core_i/ex_stage_i/alu_i/alu_div_i   439.2492      3.3    192.2076   114.0192  0.0000  cv32e40p_alu_div
core_i/ex_stage_i/alu_i/alu_div_i/add_109
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_alu_div_DW01_add_0
core_i/ex_stage_i/alu_i/alu_div_i/r76
                                     33.3000      0.3     33.3000     0.0000  0.0000  cv32e40p_alu_div_DW01_cmp6_0
core_i/ex_stage_i/alu_i/alu_div_i/sub_102
                                     29.0376      0.2     29.0376     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_1
core_i/ex_stage_i/alu_i/alu_div_i/sub_109
                                     38.2728      0.3     38.2728     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0
core_i/ex_stage_i/alu_i/eq_343       20.2908      0.2     20.2908     0.0000  0.0000  cv32e40p_alu_DW01_cmp6_4
core_i/ex_stage_i/alu_i/ff_one_i     17.1828      0.1     17.1828     0.0000  0.0000  cv32e40p_ff_one
core_i/ex_stage_i/alu_i/popcnt_i     77.2116      0.6     77.2116     0.0000  0.0000  cv32e40p_popcnt
core_i/ex_stage_i/alu_i/sll_812      22.4664      0.2     22.4664     0.0000  0.0000  cv32e40p_alu_DW01_ash_1
core_i/ex_stage_i/alu_i/sll_813      75.7908      0.6     75.7908     0.0000  0.0000  cv32e40p_alu_DW01_ash_0
core_i/ex_stage_i/alu_i/srl_300     152.2476      1.1    152.2476     0.0000  0.0000  cv32e40p_alu_DW_rash_0
core_i/ex_stage_i/mult_i           3038.6915     22.9    230.7468     4.2624  0.0000  cv32e40p_mult
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2
                                     34.7208      0.3     34.7208     0.0000  0.0000  cv32e40p_mult_DW01_add_15
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2
                                     32.6784      0.2     32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_8
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_271_4
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_0
core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_305_2
                                     32.6784      0.2     32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_11
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_111_2
                                     33.6108      0.3     33.6108     0.0000  0.0000  cv32e40p_mult_DW01_add_16
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_224_2
                                     32.6784      0.2     32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_10
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_271_4
                                     32.4120      0.2     32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_1
core_i/ex_stage_i/mult_i/add_1_root_add_0_root_add_305_2
                                     32.6784      0.2     32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_12
core_i/ex_stage_i/mult_i/add_2_root_add_271_4
                                     20.4240      0.2     20.4240     0.0000  0.0000  cv32e40p_mult_DW01_add_3
core_i/ex_stage_i/mult_i/add_3_root_add_271_4
                                     19.4028      0.1     19.4028     0.0000  0.0000  cv32e40p_mult_DW01_add_2
core_i/ex_stage_i/mult_i/mult_110   404.3508      3.1    375.3576     0.0000  0.0000  cv32e40p_mult_DW02_mult_7
core_i/ex_stage_i/mult_i/mult_110/FS_1
                                     28.9932      0.2     28.9932     0.0000  0.0000  cv32e40p_mult_DW01_add_17
core_i/ex_stage_i/mult_i/mult_224   709.3344      5.4    709.3344     0.0000  0.0000  cv32e40p_mult_DW02_mult_4
core_i/ex_stage_i/mult_i/mult_266   115.6620      0.9    101.2320     0.0000  0.0000  cv32e40p_mult_DW02_mult_0
core_i/ex_stage_i/mult_i/mult_266/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_4
core_i/ex_stage_i/mult_i/mult_267   115.9284      0.9    101.4984     0.0000  0.0000  cv32e40p_mult_DW02_mult_1
core_i/ex_stage_i/mult_i/mult_267/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_5
core_i/ex_stage_i/mult_i/mult_268   113.7972      0.9     99.3672     0.0000  0.0000  cv32e40p_mult_DW02_mult_2
core_i/ex_stage_i/mult_i/mult_268/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_6
core_i/ex_stage_i/mult_i/mult_269   114.0636      0.9     99.6336     0.0000  0.0000  cv32e40p_mult_DW02_mult_3
core_i/ex_stage_i/mult_i/mult_269/FS_1
                                     14.4300      0.1     14.4300     0.0000  0.0000  cv32e40p_mult_DW01_add_7
core_i/ex_stage_i/mult_i/mult_299   400.7100      3.0    374.8248     0.0000  0.0000  cv32e40p_mult_DW02_mult_5
core_i/ex_stage_i/mult_i/mult_299/FS_1
                                     25.8852      0.2     25.8852     0.0000  0.0000  cv32e40p_mult_DW01_add_13
core_i/ex_stage_i/mult_i/mult_300   401.5092      3.0    375.6240     0.0000  0.0000  cv32e40p_mult_DW02_mult_6
core_i/ex_stage_i/mult_i/mult_300/FS_1
                                     25.8852      0.2     25.8852     0.0000  0.0000  cv32e40p_mult_DW01_add_14
core_i/ex_stage_i/mult_i/sll_98      25.6188      0.2     25.6188     0.0000  0.0000  cv32e40p_mult_DW01_ash_0
core_i/ex_stage_i/mult_i/sra_114     99.0120      0.7     99.0120     0.0000  0.0000  cv32e40p_mult_DW_rash_1
core_i/id_stage_i                  4903.0033     37.0    742.4568   294.1056  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1
core_i/id_stage_i/add_575            31.6572      0.2     31.6572     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1
core_i/id_stage_i/add_576            33.9660      0.3     33.9660     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0
core_i/id_stage_i/controller_i      165.1236      1.2    149.9388    15.1848  0.0000  cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0
core_i/id_stage_i/decoder_i         145.5876      1.1    145.5876     0.0000  0.0000  cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
core_i/id_stage_i/int_controller_i
                                     55.4112      0.4     34.0992    21.3120  0.0000  cv32e40p_int_controller_PULP_SECURE0
core_i/id_stage_i/r153               32.6340      0.2     32.6340     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2
core_i/id_stage_i/register_file_i  3402.0613     25.7   2344.9860  1057.0752  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0
core_i/if_stage_i                  1243.3332      9.4    238.9164    71.4396  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0
core_i/if_stage_i/add_167            22.2888      0.2     22.2888     0.0000  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0
core_i/if_stage_i/aligner_i         316.0836      2.4    180.9744    89.5104  0.0000  cv32e40p_aligner
core_i/if_stage_i/aligner_i/add_63
                                     23.0436      0.2     23.0436     0.0000  0.0000  cv32e40p_aligner_DW01_add_1
core_i/if_stage_i/aligner_i/add_64
                                     22.5552      0.2     22.5552     0.0000  0.0000  cv32e40p_aligner_DW01_add_0
core_i/if_stage_i/compressed_decoder_i
                                     91.4196      0.7     91.4196     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0_ZFINX0
core_i/if_stage_i/prefetch_buffer_i
                                    503.1852      3.8     23.6208     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0
core_i/if_stage_i/prefetch_buffer_i/fifo_i
                                    145.5432      1.1     73.0824    72.4608  0.0000  cv32e40p_fifo_0_32_2
core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i
                                    189.8544      1.4    108.8688    80.9856  0.0000  cv32e40p_obi_interface_TRANS_STABLE0
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i
                                    144.1668      1.1     82.4952    39.6492  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_138
                                     22.0224      0.2     22.0224     0.0000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0
core_i/load_store_unit_i            312.7980      2.4    192.2076    44.7552  0.0000  cv32e40p_load_store_unit_PULP_OBI0
core_i/load_store_unit_i/add_346_aco
                                     33.6552      0.3     33.6552     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0
core_i/load_store_unit_i/data_obi_i
                                     29.5704      0.2     29.5704     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
core_i/load_store_unit_i/mult_add_346_aco
                                     12.6096      0.1     12.6096     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0
core_i/sleep_unit_i                   5.5944      0.0      2.3088     2.1312  0.0000  cv32e40p_sleep_unit_COREV_CLUSTER0
core_i/sleep_unit_i/core_clock_gate_i
                                      1.1544      0.0      0.3108     0.8436  0.0000  cv32e40p_clock_gate
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  10848.6071  2407.6789  0.0000

1
