System-in-Package
a significant paradigm shift from conventional wafer level manufacturing with unprecedented flexibility and cost advantages
flip chip with Cu Column, and Enhanced Processes -- proven, low cost, high performance flip chip solution
Fully Redeems Outstanding 8.5% Senior Notes due 2020.  
Redeems Outstanding 8.5% Senior Notes due 2020.  
Management Discussion and Analysis for the Three Months Ended 30 September 2018.  
Pte. Ltd. is a leading service provider of advanced semiconductor packaging design, assembly, test and distribution solutions.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated, 
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
System-in-Package
	    is committed to support and subscribe to the use of Democratic Republic of Congo (DRC) Conflict-Free Minerals which include gold (Au), tantalum (Ta), tungsten (W) and tin (Sn). “Conflict-Free” is defined to mean products that do not contain conflict minerals or their derivatives determined to be directly or indirectly financing or benefiting armed groups in the or adjoining country (Sudan, Uganda, Rwanda, Burundi, United Republic of Tanzania, Zambia, Angola, Congo, Central African Republic). 
has established and implemented procedures to comply with this policy. requires all suppliers to undertake reasonable due diligence within their supply chain to ensure that the minerals are not being sourced from mines in conflict areas. Suppliers are required to source minerals from any current published list of Responsible Minerals Initiative audited smelters.
Pte. Ltd. is a leading service provider of advanced semiconductor packaging design, assembly, test and distribution solutions.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated, 
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
System-in-Package
	    As a leading global provider of outsourced assembly and test services, is committed to the principles contained in the Responsible Business Alliance Code of Conduct ("Code"). 
We shall incorporate these principles into our Code of Business Conduct and Ethics, which addresses conduct across various areas of corporate social responsibility, including labor, health and safety, environmental and ethics. 
is committed to conducting self assessments to ensure that our policies and procedures are properly enforced.
Furthermore, will communicate our corporate social responsibility requirements to our suppliers and will require our suppliers of critical components to acknowledge and implement the Code. 
Pte. Ltd. is a leading service provider of advanced semiconductor packaging design, assembly, test and distribution solutions.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated, 
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
Dr. Lee Choon Heung joined us as our Chief Executive Officer in September 2018. He is also the Chief Executive Officer of Jiangsu Changjiang Electronics Technology Co Ltd. Prior to joining us, he was the Vice President for Advanced Packaging of Lam Research from March 2016 to September 2018. Dr. Lee served as the Chief Technology Officer of Amkor Technology, Inc from December 2013 to November 2015. Dr. Lee also served as an Executive Vice President for Worldwide Manufacturing Operations at Amkor Technology, Inc and President of Amkor Technology Korea from February 2015 to November 2015. He joined Amkor in 1996 and has served in various senior management positions, including Corporate Vice President of Business and Technology Management. Dr. Lee also has written various research papers on various packaging technology related subjects and was granted 38 patents in Korea and 21 patents in the He holds a degree in Physics and a Masters of Statistical Physics from Korea University and a Masters of Solid State Physics and a Ph.in Theoretical Solid State Physics from Case Western Reserve University.
Mr. Wang XinChao is currently the Chairman of Jiangsu Changjiang Electronics Technology Co Ltd (JCET), a company listed on the Shanghai Stock Exchange. Mr. Wang joined Jiangsu Changjiang Electronics Technology Co. Ltd (previously known as Jiangyin Transistor Factory) in 1989 and has held various management positions. Mr. Wang also sits on the board of Packaging and Testing Industry Chain Technology Innovation Strategic Alliance, National Engineering Laboratory, and is the deputy director of the China Semiconductor Industry Association. He is also an Industry Professor at Nanjing University, and part time Professor at Huazhong University of Science and Technology as well as Nanjing University.  In 2009, Mr. Wang was named as one of the top 10 influential person of the year for China’s electronic components industry and a Jiangyin City Times Pioneer. And in 2011, he was a recipient of China Gold Patent Award for inventors, and was named one of Jiangyin’s Top Ten best talents for technological innovation and entrepreneurship. In addition, he was awarded the Worker of the Year from the Ministry of Information Industry, the Outstanding Leader of the Chinese Semiconductor Industry and the Person of the Year of the Chinese Semiconductor Manufacturing. In 2014, Mr. Wang was named China’s industry leader of the year.
Mr. Liu Ming is currently the Senior Vice President of Prior to this, Mr. Liu was a member of the consulting staff of Cadence Design Systems, Inc. from 2007 to 2012 and a software engineer at Aprio Technologies, Inc. from 2005 to 2007. Mr Liu graduated with a Bachelor of Engineering (Computer Science and Technology) from Tsinghua University, Beijing in 1996. He also has a Master of Science in Computer Information Science and a Ph.in Computer Science and Engineering, both from the Ohio State University.
Mr. Cui Dong is currently the of Semiconductor Corp., a joint venture established by Semiconductor Manufacturing International Corporation (SMIC) and in 2014.  Prior to this, he was the executive vice-president of SMIC, which is listed on the Hong Kong Stock Exchange and the New York Stock Exchange. Prior to joining SMIC, Mr. Cui was the President of China Electronics Corporation Hua Hong International Inc. and its investment management arm in Silicon Valley, Capital Management Capital. He also sits on the board of Siltech Semiconductor (Shanghai) Corporation Limited, a wholly owned subsidiary of SMIC, and JCET-(Singapore) Pte. Ltd. Mr. Cui received a in Chinese Language and Literature from Beijing Normal University, a Masters of Science in Management Science and Engineering from Tongji University, Shanghai, a Master of Science in Finance from Golden Gate University, and a Certificate of Accounting in Tax from De Anza College.
Mr. Fan is currently the vice president of Sino Capital.  Prior to joining Sino Capital, he was the vice president of Capital during 2009 to 2014.  Mr. Fan was sent by Capital to work full time in various companies invested by Capital, including Kai Yuan City Development and Shao Xing Land Development Project from 2010 to 2012.   Mr. Fan was the associate in Investment Banking Department of Hong Yuan Securities Co. from 2007 to 2009 and was the analyst of Beijing International Trust Investment Co. from 2005 to 2007. Mr. Fan received his Bachelor in Physics from Nanjing University in 2005.
Mr. Luo Hong Wei is currently the executive general manager of and has more than 30 years of experiences in semiconductor packaging and assembly industry.  He has been working for since 1978.
Mr. Lai Chih-Ming is currently the Executive Vice-President of He is also the Chairman of Jiangyin Changdian Advanced Packaging Co. Ltd. (“JCAP”), a subsidiary controlled by  He joined in 2001 as executive vice president and established in 2003 and has been acting as the chief executive officer of since then.  Mr. Lai established the first 12”/8” CuP/packaging and assembly production line in China. Mr. Lai is also the Vice Chairman of Electronic Manufacturing Packaging Technology Branch of Chinese Institute of Electronic.
Mr. Woo Kwek Kiong is currently the Co-Chief Financial Officer, together with Mr. Beh Sui Lip. Mr. Woo joined us as our Chief Financial Officer in August 2015 and was appointed to our Board of Directors in February 2017. Prior to joining us, he was Chief Financial Officer at Advanpack Solutions Pte Ltd, a subsidiary of Jiangsu Changjiang Electronics Technology, with overall responsibility for the financial and accounting procedures in compliance with the standard and regulatory requirements as well as actively involved in its strategic business development. Prior to that, he was the Chief Financial Officer of Holdings, a leading provider of semiconductor manufacturing services, listed on the Singapore Stock Exchange, and had also held senior financial positions at various companies. He started his career with Mr Woo holds a Bachelor of Accountancy with Second-class Upper Division Honours from National University of Singapore and also a member of the Institute of Singapore Chartered Accountants.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
Dr. Lee Choon Heung is currently the Chief Executive Officer of the Company and a member of our Board of Directors. He is also the Chief Executive Officer of Jiangsu Changjiang Electronics Technology Co Ltd. Prior to joining us, he was the Vice President for Advanced Packaging of Lam Research from March 2016 to September 2018. Dr. Lee served as the Chief Technology Officer of Amkor Technology, Inc from December 2013 to November 2015. Dr. Lee also served as an Executive Vice President for Worldwide Manufacturing Operations at Amkor Technology, Inc and President of Amkor Technology Korea from February 2015 to November 2015. He joined Amkor in 1996 and has served in various senior management positions, including Corporate Vice President of Business and Technology Management. Dr. Lee also has written various research papers on various packaging technology related subjects and was granted 38 patents in Korea and 21 patents in the He holds a degree in Physics and a Masters of Statistical Physics from Korea University and a Masters of Solid State Physics and a Ph.in Theoretical Solid State Physics from Case Western Reserve University.
Mr. Beh Sui Lip is currently the Senior Vice President, Chief Financial Officer of He was appointed as our Co-Chief Financial Officer in November 2017, together with Mr. Woo Kwek Kiong. Prior to joining JCET, he was Chief Financial Officer for China at Avon Products, Inc. and he had also previously worked at General Electric group of companies, Digital Equipment Corporation, Cerebos Singapore Asia Pacific and 3in China and Singapore, holding various senior executive positions. Mr Beh holds a Bachelor of Business Administration in Finance from National University of Singapore and has completed the Executive Development Program at Wharton School in the U.S.
Mr. Woo Kwek Kiong is currently the Co-Chief Financial Officer, together with Mr. Beh Sui Lip. Mr. Woo joined joined us as our Chief Financial Officer in August 2015 and was appointed to our Board of Directors in February 2017. Prior to joining us, he was Chief Financial Officer at Advanpack Solutions Pte Ltd, a subsidiary of Jiangsu Changjiang Electronics Technology, with overall responsibility for the financial and accounting procedures in compliance with the standard and regulatory requirements as well as actively involved in its strategic business development. Prior to that, he was the Chief Financial Officer of Holdings, a leading provider of semiconductor manufacturing services, listed on the Singapore Stock Exchange, and had also held senior financial positions at various companies. He started his career with Mr Woo holds a Bachelor of Accountancy with Second-class Upper Division Honours from National University of Singapore and also a member of the Institute of Singapore Chartered Accountants.
Executive Vice President and Chief Sales Officer
Mr. Hal Lasky has been Chief Sales Officer since March 2008. Prior to joining us, Mr. Lasky spent 24 years at where he held a number of key leadership positions, most recently as Vice President of Worldwide Semiconductor Sales for IBM's Global Engineering Solutions group with responsibility for worldwide semiconductor revenue, sales strategy and strategic relationships with clients in the consumer, communications and information techology markets. Prior to that, he held various senior management positions in IBM's Systems and Technology Group, Microelectronics Business Line and Interconnect Products Business Line. Mr. Lasky holds a Bachelor of Science in Ceramic Engineering from Rutgers University and a Master in Materials Science and Engineering from Columbia University. He is also a graduate of the Client Executive Program at Harvard Business School.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
© 2018 Pte. Ltd.We are committed to deliver best-in-class services to our customers
and continually improve our operational excellence.
Globalization and rapid advances in technology have made today’s manufacturing environment increasingly competitive. To be a premier solutions provider delivering best in class service, we focus on better design and processes and strive to deliver a consistent level of service with consistent product performance across all our factories, providing our customers with “One-Look-One-Experience.”
At ChipPAC, we believe that quality is every employee's job and this belief permeates every business process. We strive to exceed our customers' expectations in quality, service and value. There is no finish line. We press forward relentlessly through continuous improvements.
Continuous improvement and meeting customers’ demand for best quality products and services are utmost to a company’s sustained growth and its success in this highly competitive marketplace and extremely fast-paced semiconductor industry. At ChipPAC, we believe:
1. Quality is a value to promote
2. Quality is by choice
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
provides innovative packaging and test solutions for semiconductor companies in well-established markets such as communications, consumer and computing as well as emerging markets in automotive electronics, Internet of Things (IoT) and wearable devices. With over 20 years of experience as a leading Outsourced Semiconductor Assembly and Test (OSAT) provider, we are able to offer our customers innovative, cost effective solutions that deliver higher performance, functionality and processing speeds with a significant reduction in space in an electronics device.
is wholly owned by Jiangsu Changjiang Electronics Technology Co., Ltd. (JCET).  As the third largest in the world, the Group of companies offer customers a comprehensive and broad product portfolio that includes discrete, leaded, wirebond, flip chip, Micro-Electro-Mechanical Systems (MEMS) and sensors, Integrated Passive Devices (IPD), Molded Interconnect System (MIS), advanced wafer level packaging (WLP), Through Silicon Via (TSV) and System-in-Package (SiP) solutions. Headquartered in Jiangyin, China, has an extensive global manufacturing base with operational centers in China, Singapore and South Korea and customer support offices throughout Asia, the United States and Europe. 
The Group of companies includes Jiangyin Changdian Advanced Packaging Co., Ltd. (JCAP), also wholly owned by  is the largest wafer bump and Wafer Level Chip Scale Packaging (WLCSP) provider in China with a broad set of capabilities including advanced wafer bump technology (copper pillar, gold and solder), wafer probe, WLCSP, Radio Frequency Identification (RFID), Encapsulated Chip Package (ECP) and Through Silicon Via (TSV) technology.
is a publicly-traded company that is listed on the Shanghai Stock Exchange.  For more information, visit www.jcetglobal.com .
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
To operate our processes with minimum environmental impact and occupational health and safety hazards by adopting best available technologies, compliance of relevant legislation and highest standard of safe practices.
To continue to evaluate, review and improve our performance in environment, health and safety practices.
To implement comprehensive programs to prevent potential occupational risk and reduce negative impact to the environment.
ChipPAC's Long Term Environmental, Health and Safety Goals
10 year goal from 2009 to 2018:
Reduce energy consumption / CO2 emission per unit by 30% using 2008 as baseline
Recycle >70% of hazardous and non-hazardous waste generated
Achieve world-class safety performance in terms of accident frequency and severity rate lower than industry benchmark
>   2010 Electronic Product Benchmark (Source:  Ministry of Manpower, Singapore) per million man-hours worked:
In 2017, implemented key environmental, health and safety programs and initiatives. 
Achieved 44.4% Scope 1 & 2 energy reduction (equivalent to 41.5% reduction in CO2 emissions [tonnes] / K-units) compared to 2008 baseline through Energy Conservation Programs (2017 Goal: 15% reduction)
Optimization of through reducing speed
Chiller efficiency improvement to run free cooling system on chiller in colder weather and hot recovery system from to heat city water in and fresh air in MAU
Achieved 29.5% water reduction/recycling through Water Conservation Programs (2017 Goal: 25% reduction/recycling)
Achieved 71.2% waste recycling through Waste Recycling Programs (2017 Goal: 75% recycling)
Continue to drive waste recycling program improvement
Achieved 0.4 Accident Frequency Rate (FR) and 1.9 Accident Severity Rate (SR) through Safety Programs (2017 Goal: 0.7 Frequency Rate; 10 Severity Rate)
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
System-in-Package
Pte. Ltd. is a leading service provider of advanced semiconductor packaging design, assembly, test and distribution solutions.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated, 
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
provides innovative packaging and test solutions for semiconductor companies in well-established markets such as communications, consumer and computing as well as emerging markets in automotive electronics, Internet of Things (IoT) and wearable devices. With over 20 years of experience as a leading Outsourced Semiconductor Assembly and Test (OSAT) provider, we are able to offer our customers innovative, cost effective solutions that deliver higher performance, functionality and processing speeds with a significant reduction in space in an electronics device.
is wholly owned by Jiangsu Changjiang Electronics Technology Co., Ltd. (JCET).  As the third largest in the world, the Group of companies offer customers a comprehensive and broad product portfolio that includes discrete, leaded, wirebond, flip chip, Micro-Electro-Mechanical Systems (MEMS) and sensors, Integrated Passive Devices (IPD), Molded Interconnect System (MIS), advanced wafer level packaging (WLP), Through Silicon Via (TSV) and System-in-Package (SiP) solutions. Headquartered in Jiangyin, China, has an extensive global manufacturing base with operational centers in China, Singapore and South Korea and customer support offices throughout Asia, the United States and Europe. 
The Group of companies includes Jiangyin Changdian Advanced Packaging Co., Ltd. (JCAP), also wholly owned by  is the largest wafer bump and Wafer Level Chip Scale Packaging (WLCSP) provider in China with a broad set of capabilities including advanced wafer bump technology (copper pillar, gold and solder), wafer probe, WLCSP, Radio Frequency Identification (RFID), Encapsulated Chip Package (ECP) and Through Silicon Via (TSV) technology.
is a publicly-traded company that is listed on the Shanghai Stock Exchange.  For more information, visit www.jcetglobal.com .
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated,
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
System-in-Package
Management Discussion and Analysis for the Three Months Ended 30 September 2018
Pte. Ltd. is a leading service provider of advanced semiconductor packaging design, assembly, test and distribution solutions.
trusted partner and supplier to leading semiconductor companies worldwide, provides fully integrated, 
multi-site, end-to-end packaging and testing solutions that bring products to the market faster. 
