

================================================================
== Vivado HLS Report for 'execute'
================================================================
* Date:           Tue Feb 12 15:58:47 2019

* Version:        2018.2.2 (Build 2345119 on Mon Oct 01 18:48:11 MDT 2018)
* Project:        nearest_neighbor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  211|  211|  211|  211|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- copy3_label5    |    3|    3|         2|          1|          1|     3|    yes   |
        |- execute_label2  |  200|  200|         5|          2|          1|    99|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     15|       0|    496|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      64|      2|
|Multiplexer      |        -|      -|       -|    254|
|Register         |        -|      -|     404|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     15|     468|    752|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+---------------+---------+----+----+------+-----+------+-------------+
    |  Memory |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------+---------+----+----+------+-----+------+-------------+
    |query_U  |execute_query  |        0|  64|   2|     3|   32|     1|           96|
    +---------+---------------+---------+----+----+------+-----+------+-------------+
    |Total    |               |        0|  64|   2|     3|   32|     1|           96|
    +---------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_231_p2            |     *    |      3|  0|  20|          32|          32|
    |tmp_3_i_fu_243_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp_5_i_fu_247_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp_5_i_i_fu_348_p2      |     *    |      3|  0|  20|          32|          32|
    |tmp_7_i_fu_251_p2        |     *    |      3|  0|  20|          32|          32|
    |distance_fu_361_p2       |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_342_p2            |     +    |      0|  0|  15|           7|           1|
    |i_fu_271_p2              |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_357_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp_5_fu_315_p2          |     +    |      0|  0|  14|          10|           1|
    |tmp_6_fu_326_p2          |     +    |      0|  0|  14|          10|           2|
    |tmp_9_i_fu_259_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_255_p2            |     +    |      0|  0|  32|          32|          32|
    |grp_fu_215_p2            |     -    |      0|  0|  39|          32|          32|
    |grp_fu_221_p2            |     -    |      0|  0|  39|          32|          32|
    |tmp_4_fu_304_p2          |     -    |      0|  0|  14|          10|          10|
    |tmp_4_i_i_fu_336_p2      |     -    |      0|  0|  39|          32|          32|
    |tmp_6_i_fu_237_p2        |     -    |      0|  0|  39|          32|          32|
    |exitcond_fu_282_p2       |   icmp   |      0|  0|  11|           7|           6|
    |exitcond_i_fu_265_p2     |   icmp   |      0|  0|   8|           2|           2|
    |tmp_i9_fu_367_p2         |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     15|  0| 496|         502|         477|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_index_assign_phi_fu_207_p4  |   9|          2|    7|         14|
    |i_i_reg_192                            |   9|          2|    2|          4|
    |index_assign_reg_203                   |   9|          2|    7|         14|
    |points_address0                        |  21|          4|    9|         36|
    |points_address1                        |  21|          4|    9|         36|
    |query_address0                         |  21|          4|    2|          8|
    |query_address1                         |  21|          4|    2|          8|
    |result_address0                        |  15|          3|    1|          3|
    |result_address1                        |  15|          3|    1|          3|
    |result_d0                              |  15|          3|   32|         96|
    |result_d1                              |  15|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 254|         52|  108|        336|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |exitcond_i_reg_431                  |   1|   0|    1|          0|
    |exitcond_reg_450                    |   1|   0|    1|          0|
    |i_1_reg_480                         |   7|   0|    7|          0|
    |i_i_reg_192                         |   2|   0|    2|          0|
    |index_assign_reg_203                |   7|   0|    7|          0|
    |index_assign_reg_203_pp1_iter1_reg  |   7|   0|    7|          0|
    |reg_227                             |  32|   0|   32|          0|
    |tmp_3_i_i_reg_485                   |  32|   0|   32|          0|
    |tmp_3_i_reg_406                     |  32|   0|   32|          0|
    |tmp_4_i_i_reg_474                   |  32|   0|   32|          0|
    |tmp_4_i_reg_394                     |  32|   0|   32|          0|
    |tmp_4_reg_454                       |  10|   0|   10|          0|
    |tmp_5_i_i_reg_490                   |  32|   0|   32|          0|
    |tmp_5_i_reg_411                     |  32|   0|   32|          0|
    |tmp_6_i_reg_400                     |  32|   0|   32|          0|
    |tmp_7_i_i_reg_495                   |  32|   0|   32|          0|
    |tmp_7_i_reg_416                     |  32|   0|   32|          0|
    |tmp_i7_reg_440                      |   2|   0|   64|         62|
    |tmp_i_reg_388                       |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 404|   0|  466|         62|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    execute   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    execute   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    execute   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    execute   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    execute   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    execute   | return value |
|points_address0  | out |    9|  ap_memory |    points    |     array    |
|points_ce0       | out |    1|  ap_memory |    points    |     array    |
|points_q0        |  in |   32|  ap_memory |    points    |     array    |
|points_address1  | out |    9|  ap_memory |    points    |     array    |
|points_ce1       | out |    1|  ap_memory |    points    |     array    |
|points_q1        |  in |   32|  ap_memory |    points    |     array    |
|q_address0       | out |    2|  ap_memory |       q      |     array    |
|q_ce0            | out |    1|  ap_memory |       q      |     array    |
|q_q0             |  in |   32|  ap_memory |       q      |     array    |
|result_address0  | out |    1|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   32|  ap_memory |    result    |     array    |
|result_q0        |  in |   32|  ap_memory |    result    |     array    |
|result_address1  | out |    1|  ap_memory |    result    |     array    |
|result_ce1       | out |    1|  ap_memory |    result    |     array    |
|result_we1       | out |    1|  ap_memory |    result    |     array    |
|result_d1        | out |   32|  ap_memory |    result    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

