
Sigma16_M1 simulation
........................................................................
Clock cycle 0
Computer system inputs
         reset=0 dma=1 dma_a=0000 dma_d=f100
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0000  m_real_addr = 0000  m_data = f100  m_out =0000


........................................................................
Clock cycle 1
Computer system inputs
         reset=0 dma=1 dma_a=0001 dma_d=0002
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0001  m_real_addr = 0001  m_data = 0002  m_out =0000


........................................................................
Clock cycle 2
Computer system inputs
         reset=0 dma=1 dma_a=0002 dma_d=f200
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0002  m_real_addr = 0002  m_data = f200  m_out =0000


........................................................................
Clock cycle 3
Computer system inputs
         reset=0 dma=1 dma_a=0003 dma_d=0004
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0003  m_real_addr = 0003  m_data = 0004  m_out =0000


........................................................................
Clock cycle 4
Computer system inputs
         reset=0 dma=1 dma_a=0004 dma_d=2321
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0004  m_real_addr = 0004  m_data = 2321  m_out =0000


........................................................................
Clock cycle 5
Computer system inputs
         reset=0 dma=1 dma_a=0005 dma_d=f100
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0005  m_real_addr = 0005  m_data = f100  m_out =0000


........................................................................
Clock cycle 6
Computer system inputs
         reset=0 dma=1 dma_a=0006 dma_d=0003
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0006  m_real_addr = 0006  m_data = 0003  m_out =0000


........................................................................
Clock cycle 7
Computer system inputs
         reset=0 dma=1 dma_a=0007 dma_d=f200
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0007  m_real_addr = 0007  m_data = f200  m_out =0000


........................................................................
Clock cycle 8
Computer system inputs
         reset=0 dma=1 dma_a=0008 dma_d=ffff
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0008  m_real_addr = 0008  m_data = ffff  m_out =0000


........................................................................
Clock cycle 9
Computer system inputs
         reset=0 dma=1 dma_a=0009 dma_d=2421
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0009  m_real_addr = 0009  m_data = 2421  m_out =0000


........................................................................
Clock cycle 10
Computer system inputs
         reset=0 dma=1 dma_a=000a dma_d=f100
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000a  m_real_addr = 000a  m_data = f100  m_out =0000


........................................................................
Clock cycle 11
Computer system inputs
         reset=0 dma=1 dma_a=000b dma_d=fffb
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000b  m_real_addr = 000b  m_data = fffb  m_out =0000


........................................................................
Clock cycle 12
Computer system inputs
         reset=0 dma=1 dma_a=000c dma_d=f200
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000c  m_real_addr = 000c  m_data = f200  m_out =0000


........................................................................
Clock cycle 13
Computer system inputs
         reset=0 dma=1 dma_a=000d dma_d=ffff
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000d  m_real_addr = 000d  m_data = ffff  m_out =0000


........................................................................
Clock cycle 14
Computer system inputs
         reset=0 dma=1 dma_a=000e dma_d=2521
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000e  m_real_addr = 000e  m_data = 2521  m_out =0000


........................................................................
Clock cycle 15
Computer system inputs
         reset=0 dma=1 dma_a=000f dma_d=f100
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 000f  m_real_addr = 000f  m_data = f100  m_out =0000


........................................................................
Clock cycle 16
Computer system inputs
         reset=0 dma=1 dma_a=0010 dma_d=007f
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0010  m_real_addr = 0010  m_data = 007f  m_out =0000


........................................................................
Clock cycle 17
Computer system inputs
         reset=0 dma=1 dma_a=0011 dma_d=f200
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0011  m_real_addr = 0011  m_data = f200  m_out =0000


........................................................................
Clock cycle 18
Computer system inputs
         reset=0 dma=1 dma_a=0012 dma_d=0101
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0012  m_real_addr = 0012  m_data = 0101  m_out =0000


........................................................................
Clock cycle 19
Computer system inputs
         reset=0 dma=1 dma_a=0013 dma_d=2621
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0013  m_real_addr = 0013  m_data = 2621  m_out =0000


........................................................................
Clock cycle 20
Computer system inputs
         reset=0 dma=1 dma_a=0014 dma_d=f100
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0014  m_real_addr = 0014  m_data = f100  m_out =0000


........................................................................
Clock cycle 21
Computer system inputs
         reset=0 dma=1 dma_a=0015 dma_d=00ff
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0015  m_real_addr = 0015  m_data = 00ff  m_out =0000


........................................................................
Clock cycle 22
Computer system inputs
         reset=0 dma=1 dma_a=0016 dma_d=f200
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0016  m_real_addr = 0016  m_data = f200  m_out =0000


........................................................................
Clock cycle 23
Computer system inputs
         reset=0 dma=1 dma_a=0017 dma_d=1001
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0017  m_real_addr = 0017  m_data = 1001  m_out =0000


........................................................................
Clock cycle 24
Computer system inputs
         reset=0 dma=1 dma_a=0018 dma_d=2721
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0018  m_real_addr = 0018  m_data = 2721  m_out =0000


........................................................................
Clock cycle 25
Computer system inputs
         reset=0 dma=1 dma_a=0019 dma_d=d000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 1
     m_addr = 0019  m_real_addr = 0019  m_data = d000  m_out =0000


........................................................................
Clock cycle 26
Computer system inputs
         reset=1 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = f100  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0000  m_real_addr = 0000  m_data = 0000  m_out =f100


************************************************************************
Reset: control algorithm starting
************************************************************************
........................................................................
Clock cycle 27
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 0000  pc = 0000  ad = 0000   a = 0000   b = 0000   r = 0001
     x = 0000   y = 0000   p = f100  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0000  m_real_addr = 0000  m_data = 0000  m_out =f100


........................................................................
Clock cycle 28
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0001  ad = 0000   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = f100  ma = 0000  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0000  m_real_addr = 0000  m_data = 0000  m_out =f100


........................................................................
Clock cycle 29
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0001  ad = 0000   a = 0000   b = 0000   r = 0002
     x = 0001   y = 0000   p = 0002  ma = 0001  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0001  m_real_addr = 0001  m_data = 0000  m_out =0002


........................................................................
Clock cycle 30
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0002  ad = 0002   a = 0000   b = 0000   r = 0002
     x = 0000   y = 0002   p = 0002  ma = 0002  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0002  m_real_addr = 0002  m_data = 0000  m_out =f200

Fetched displacement = 0002
Register file update: R1 := 0002

************************************************************************
Executed instruction:  lea  R1,0002[R0]   effective address = 0002
R1 := 0002 was loaded in cycle 30
Processor state:    pc = 0002  ir = f100  ad = 0002
************************************************************************

........................................................................
Clock cycle 31
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0002  ad = 0002   a = 0000   b = 0000   r = 0003
     x = 0002   y = 0000   p = f200  ma = 0002  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0002  m_real_addr = 0002  m_data = 0000  m_out =f200


........................................................................
Clock cycle 32
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0003  ad = 0002   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = f200  ma = 0002  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0002  m_real_addr = 0002  m_data = 0000  m_out =f200


........................................................................
Clock cycle 33
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0003  ad = 0002   a = 0000   b = 0000   r = 0004
     x = 0003   y = 0000   p = 0004  ma = 0003  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0003  m_real_addr = 0003  m_data = 0000  m_out =0004


........................................................................
Clock cycle 34
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0004  ad = 0004   a = 0000   b = 0000   r = 0004
     x = 0000   y = 0004   p = 0004  ma = 0004  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0000  m_out =2321

Fetched displacement = 0004
Register file update: R2 := 0004

************************************************************************
Executed instruction:  lea  R2,0004[R0]   effective address = 0004
R2 := 0004 was loaded in cycle 34
Processor state:    pc = 0004  ir = f200  ad = 0004
************************************************************************

........................................................................
Clock cycle 35
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0004  ad = 0004   a = 0000   b = 0000   r = 0005
     x = 0004   y = 0000   p = 2321  ma = 0004  md = 0000 cnd = 0
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0000  m_out =2321


........................................................................
Clock cycle 36
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 37
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 1     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 1      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 1  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 1 prod = 00000000 rx = 0000 ry = 00000000 s = 00000000

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 38
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 0 prod = 00000000 rx = 0004 ry = 00000002 s = 00000002

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 39
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 0 prod = 00000000 rx = 0002 ry = 00000004 s = 00000004

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 40
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 0 prod = 00000000 rx = 0001 ry = 00000008 s = 00000008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 41
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 2321  ma = 0004  md = 0004 cnd = 1
   ready = 1 prod = 00000008 rx = 0000 ry = 00000010 s = 00000018

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321


........................................................................
Clock cycle 42
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 1

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 1

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0004   y = 0002   p = 0008  ma = 0004  md = 0004 cnd = 1
   ready = 1 prod = 00000008 rx = 0000 ry = 00000020 s = 00000028

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0004  m_out =2321

Register file update: R3 := 0008

************************************************************************
Executed instruction:  mul  R3,0004[R2]   effective address = 0004
R3 := 0008 was loaded in cycle 42
Processor state:    pc = 0005  ir = 2321  ad = 0004
************************************************************************

........................................................................
Clock cycle 43
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2321  pc = 0005  ad = 0004   a = 0004   b = 0002   r = 0006
     x = 0005   y = 0002   p = f100  ma = 0005  md = 0004 cnd = 1
   ready = 1 prod = 00000008 rx = 0000 ry = 00000040 s = 00000048

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0005  m_real_addr = 0005  m_data = 0004  m_out =f100


........................................................................
Clock cycle 44
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0006  ad = 0004   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 2321  ma = 0004  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00000080 s = 00000088

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0004  m_real_addr = 0004  m_data = 0000  m_out =2321


........................................................................
Clock cycle 45
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0006  ad = 0004   a = 0000   b = 0000   r = 0007
     x = 0006   y = 0000   p = 0003  ma = 0006  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00000100 s = 00000108

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0006  m_real_addr = 0006  m_data = 0000  m_out =0003


........................................................................
Clock cycle 46
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0007  ad = 0003   a = 0000   b = 0000   r = 0003
     x = 0000   y = 0003   p = 0003  ma = 0003  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00000200 s = 00000208

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0003  m_real_addr = 0003  m_data = 0000  m_out =0004

Fetched displacement = 0003
Register file update: R1 := 0003

************************************************************************
Executed instruction:  lea  R1,0003[R0]   effective address = 0003
R1 := 0003 was loaded in cycle 46
Processor state:    pc = 0007  ir = f100  ad = 0003
************************************************************************

........................................................................
Clock cycle 47
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0007  ad = 0003   a = 0000   b = 0000   r = 0008
     x = 0007   y = 0000   p = f200  ma = 0007  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00000400 s = 00000408

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0007  m_real_addr = 0007  m_data = 0000  m_out =f200


........................................................................
Clock cycle 48
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0008  ad = 0003   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0004  ma = 0003  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00000800 s = 00000808

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0003  m_real_addr = 0003  m_data = 0000  m_out =0004


........................................................................
Clock cycle 49
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0008  ad = 0003   a = 0000   b = 0000   r = 0009
     x = 0008   y = 0000   p = ffff  ma = 0008  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00001000 s = 00001008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0008  m_real_addr = 0008  m_data = 0000  m_out =ffff


........................................................................
Clock cycle 50
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0009  ad = ffff   a = 0000   b = 0000   r = ffff
     x = 0000   y = ffff   p = ffff  ma = ffff  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00002000 s = 00002008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = 0000  m_out =0000

Fetched displacement = ffff
Register file update: R2 := ffff

************************************************************************
Executed instruction:  lea  R2,ffff[R0]   effective address = ffff
R2 := ffff was loaded in cycle 50
Processor state:    pc = 0009  ir = f200  ad = ffff
************************************************************************

........................................................................
Clock cycle 51
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0009  ad = ffff   a = 0000   b = 0000   r = 000a
     x = 0009   y = 0000   p = 2421  ma = 0009  md = 0000 cnd = 0
   ready = 1 prod = 00000008 rx = 0000 ry = 00004000 s = 00004008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0009  m_real_addr = 0009  m_data = 0000  m_out =2421


........................................................................
Clock cycle 52
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 00000008 rx = 0000 ry = 00008000 s = 00008008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 53
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 1     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 1      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 1  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 00000008 rx = 0000 ry = 00010000 s = 00010008

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 54
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000000 rx = ffff ry = 00000003 s = 00000003

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 55
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000003 rx = 7fff ry = 00000006 s = 00000009

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 56
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000009 rx = 3fff ry = 0000000c s = 00000015

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 57
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000015 rx = 1fff ry = 00000018 s = 0000002d

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 58
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0000002d rx = 0fff ry = 00000030 s = 0000005d

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 59
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0000005d rx = 07ff ry = 00000060 s = 000000bd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 60
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 000000bd rx = 03ff ry = 000000c0 s = 0000017d

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 61
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0000017d rx = 01ff ry = 00000180 s = 000002fd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 62
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 000002fd rx = 00ff ry = 00000300 s = 000005fd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 63
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 000005fd rx = 007f ry = 00000600 s = 00000bfd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 64
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000bfd rx = 003f ry = 00000c00 s = 000017fd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 65
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 000017fd rx = 001f ry = 00001800 s = 00002ffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 66
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00002ffd rx = 000f ry = 00003000 s = 00005ffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 67
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00005ffd rx = 0007 ry = 00006000 s = 0000bffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 68
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0000bffd rx = 0003 ry = 0000c000 s = 00017ffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 69
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00017ffd rx = 0001 ry = 00018000 s = 0002fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 70
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 0002fffd rx = 0000 ry = 00030000 s = 0005fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 71
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 1

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 1

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 0002
     x = ffff   y = 0003   p = fffd  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 0002fffd rx = 0000 ry = 00060000 s = 0008fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000

Register file update: R4 := fffd

************************************************************************
Executed instruction:  mul  R4,ffff[R2]   effective address = ffff
R4 := fffd was loaded in cycle 71
Processor state:    pc = 000a  ir = 2421  ad = ffff
************************************************************************

........................................................................
Clock cycle 72
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2421  pc = 000a  ad = ffff   a = ffff   b = 0003   r = 000b
     x = 000a   y = 0003   p = f100  ma = 000a  md = ffff cnd = 1
   ready = 1 prod = 0002fffd rx = 0000 ry = 000c0000 s = 000efffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000a  m_real_addr = 000a  m_data = ffff  m_out =f100


........................................................................
Clock cycle 73
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 000b  ad = ffff   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = ffff  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 00180000 s = 001afffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = 0000  m_out =0000


........................................................................
Clock cycle 74
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 000b  ad = ffff   a = 0000   b = 0000   r = 000c
     x = 000b   y = 0000   p = fffb  ma = 000b  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 00300000 s = 0032fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000b  m_real_addr = 000b  m_data = 0000  m_out =fffb


........................................................................
Clock cycle 75
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 000c  ad = fffb   a = 0000   b = 0000   r = fffb
     x = 0000   y = fffb   p = fffb  ma = fffb  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 00600000 s = 0062fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = fffb  m_real_addr = fffb  m_data = 0000  m_out =0000

Fetched displacement = fffb
Register file update: R1 := fffb

************************************************************************
Executed instruction:  lea  R1,fffb[R0]   effective address = fffb
R1 := fffb was loaded in cycle 75
Processor state:    pc = 000c  ir = f100  ad = fffb
************************************************************************

........................................................................
Clock cycle 76
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 000c  ad = fffb   a = 0000   b = 0000   r = 000d
     x = 000c   y = 0000   p = f200  ma = 000c  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 00c00000 s = 00c2fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000c  m_real_addr = 000c  m_data = 0000  m_out =f200


........................................................................
Clock cycle 77
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 000d  ad = fffb   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = fffb  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 01800000 s = 0182fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = fffb  m_real_addr = fffb  m_data = 0000  m_out =0000


........................................................................
Clock cycle 78
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 000d  ad = fffb   a = 0000   b = 0000   r = 000e
     x = 000d   y = 0000   p = ffff  ma = 000d  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 03000000 s = 0302fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000d  m_real_addr = 000d  m_data = 0000  m_out =ffff


........................................................................
Clock cycle 79
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 000e  ad = ffff   a = 0000   b = 0000   r = ffff
     x = 0000   y = ffff   p = ffff  ma = ffff  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 06000000 s = 0602fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = 0000  m_out =0000

Fetched displacement = ffff
Register file update: R2 := ffff

************************************************************************
Executed instruction:  lea  R2,ffff[R0]   effective address = ffff
R2 := ffff was loaded in cycle 79
Processor state:    pc = 000e  ir = f200  ad = ffff
************************************************************************

........................................................................
Clock cycle 80
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 000e  ad = ffff   a = 0000   b = 0000   r = 000f
     x = 000e   y = 0000   p = 2521  ma = 000e  md = 0000 cnd = 0
   ready = 1 prod = 0002fffd rx = 0000 ry = 0c000000 s = 0c02fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000e  m_real_addr = 000e  m_data = 0000  m_out =2521


........................................................................
Clock cycle 81
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 0002fffd rx = 0000 ry = 18000000 s = 1802fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 82
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 1     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 1      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 1  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = 0002fffd rx = 0000 ry = 30000000 s = 3002fffd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 83
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00000000 rx = ffff ry = 0000fffb s = 0000fffb

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 84
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0000fffb rx = 7fff ry = 0001fff6 s = 0002fff1

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 85
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0002fff1 rx = 3fff ry = 0003ffec s = 0006ffdd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 86
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0006ffdd rx = 1fff ry = 0007ffd8 s = 000effb5

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 87
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 000effb5 rx = 0fff ry = 000fffb0 s = 001eff65

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 88
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 001eff65 rx = 07ff ry = 001fff60 s = 003efec5

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 89
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 003efec5 rx = 03ff ry = 003ffec0 s = 007efd85

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 90
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 007efd85 rx = 01ff ry = 007ffd80 s = 00fefb05

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 91
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 00fefb05 rx = 00ff ry = 00fffb00 s = 01fef605

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 92
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 01fef605 rx = 007f ry = 01fff600 s = 03feec05

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 93
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 03feec05 rx = 003f ry = 03ffec00 s = 07fed805

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 94
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 07fed805 rx = 001f ry = 07ffd800 s = 0ffeb005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 95
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 0ffeb005 rx = 000f ry = 0fffb000 s = 1ffe6005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 96
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 1ffe6005 rx = 0007 ry = 1fff6000 s = 3ffdc005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 97
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 3ffdc005 rx = 0003 ry = 3ffec000 s = 7ffc8005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 98
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 0 prod = 7ffc8005 rx = 0001 ry = 7ffd8000 s = fffa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 99
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0000  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = fffa0005 rx = 0000 ry = fffb0000 s = fff50005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000


........................................................................
Clock cycle 100
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 1

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 1

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = fffa
     x = ffff   y = fffb   p = 0005  ma = ffff  md = ffff cnd = 1
   ready = 1 prod = fffa0005 rx = 0000 ry = fff60000 s = fff00005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = ffff  m_out =0000

Register file update: R5 := 0005

************************************************************************
Executed instruction:  mul  R5,ffff[R2]   effective address = ffff
R5 := 0005 was loaded in cycle 100
Processor state:    pc = 000f  ir = 2521  ad = ffff
************************************************************************

........................................................................
Clock cycle 101
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2521  pc = 000f  ad = ffff   a = ffff   b = fffb   r = 0010
     x = 000f   y = fffb   p = f100  ma = 000f  md = ffff cnd = 1
   ready = 1 prod = fffa0005 rx = 0000 ry = ffec0000 s = ffe60005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 000f  m_real_addr = 000f  m_data = ffff  m_out =f100


........................................................................
Clock cycle 102
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0010  ad = ffff   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = ffff  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = ffd80000 s = ffd20005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = ffff  m_real_addr = ffff  m_data = 0000  m_out =0000


........................................................................
Clock cycle 103
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0010  ad = ffff   a = 0000   b = 0000   r = 0011
     x = 0010   y = 0000   p = 007f  ma = 0010  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = ffb00000 s = ffaa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0010  m_real_addr = 0010  m_data = 0000  m_out =007f


........................................................................
Clock cycle 104
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0011  ad = 007f   a = 0000   b = 0000   r = 007f
     x = 0000   y = 007f   p = 007f  ma = 007f  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = ff600000 s = ff5a0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 007f  m_real_addr = 007f  m_data = 0000  m_out =0000

Fetched displacement = 007f
Register file update: R1 := 007f

************************************************************************
Executed instruction:  lea  R1,007f[R0]   effective address = 007f
R1 := 007f was loaded in cycle 104
Processor state:    pc = 0011  ir = f100  ad = 007f
************************************************************************

........................................................................
Clock cycle 105
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0011  ad = 007f   a = 0000   b = 0000   r = 0012
     x = 0011   y = 0000   p = f200  ma = 0011  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = fec00000 s = feba0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0011  m_real_addr = 0011  m_data = 0000  m_out =f200


........................................................................
Clock cycle 106
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0012  ad = 007f   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 007f  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = fd800000 s = fd7a0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 007f  m_real_addr = 007f  m_data = 0000  m_out =0000


........................................................................
Clock cycle 107
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0012  ad = 007f   a = 0000   b = 0000   r = 0013
     x = 0012   y = 0000   p = 0101  ma = 0012  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = fb000000 s = fafa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0012  m_real_addr = 0012  m_data = 0000  m_out =0101


........................................................................
Clock cycle 108
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0013  ad = 0101   a = 0000   b = 0000   r = 0101
     x = 0000   y = 0101   p = 0101  ma = 0101  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = f6000000 s = f5fa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0000  m_out =0000

Fetched displacement = 0101
Register file update: R2 := 0101

************************************************************************
Executed instruction:  lea  R2,0101[R0]   effective address = 0101
R2 := 0101 was loaded in cycle 108
Processor state:    pc = 0013  ir = f200  ad = 0101
************************************************************************

........................................................................
Clock cycle 109
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0013  ad = 0101   a = 0000   b = 0000   r = 0014
     x = 0013   y = 0000   p = 2621  ma = 0013  md = 0000 cnd = 0
   ready = 1 prod = fffa0005 rx = 0000 ry = ec000000 s = ebfa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0013  m_real_addr = 0013  m_data = 0000  m_out =2621


........................................................................
Clock cycle 110
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 1 prod = fffa0005 rx = 0000 ry = d8000000 s = d7fa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 111
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 1     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 1      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 1  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 1 prod = fffa0005 rx = 0000 ry = b0000000 s = affa0005

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 112
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 00000000 rx = 0101 ry = 0000007f s = 0000007f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 113
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0080 ry = 000000fe s = 0000017d

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 114
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0040 ry = 000001fc s = 0000027b

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 115
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0020 ry = 000003f8 s = 00000477

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 116
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0010 ry = 000007f0 s = 0000086f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 117
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0008 ry = 00000fe0 s = 0000105f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 118
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0004 ry = 00001fc0 s = 0000203f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 119
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0002 ry = 00003f80 s = 00003fff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 120
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 0 prod = 0000007f rx = 0001 ry = 00007f00 s = 00007f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 121
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 0000  ma = 0101  md = 0101 cnd = 1
   ready = 1 prod = 00007f7f rx = 0000 ry = 0000fe00 s = 00017d7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000


........................................................................
Clock cycle 122
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 1

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 1

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0180
     x = 0101   y = 007f   p = 7f7f  ma = 0101  md = 0101 cnd = 1
   ready = 1 prod = 00007f7f rx = 0000 ry = 0001fc00 s = 00027b7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0101  m_out =0000

Register file update: R6 := 7f7f

************************************************************************
Executed instruction:  mul  R6,0101[R2]   effective address = 0101
R6 := 7f7f was loaded in cycle 122
Processor state:    pc = 0014  ir = 2621  ad = 0101
************************************************************************

........................................................................
Clock cycle 123
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2621  pc = 0014  ad = 0101   a = 0101   b = 007f   r = 0015
     x = 0014   y = 007f   p = f100  ma = 0014  md = 0101 cnd = 1
   ready = 1 prod = 00007f7f rx = 0000 ry = 0003f800 s = 0004777f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0014  m_real_addr = 0014  m_data = 0101  m_out =f100


........................................................................
Clock cycle 124
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0015  ad = 0101   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 0101  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 0007f000 s = 00086f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0101  m_real_addr = 0101  m_data = 0000  m_out =0000


........................................................................
Clock cycle 125
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0015  ad = 0101   a = 0000   b = 0000   r = 0016
     x = 0015   y = 0000   p = 00ff  ma = 0015  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 000fe000 s = 00105f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0015  m_real_addr = 0015  m_data = 0000  m_out =00ff


........................................................................
Clock cycle 126
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0016  ad = 00ff   a = 0000   b = 0000   r = 00ff
     x = 0000   y = 00ff   p = 00ff  ma = 00ff  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 001fc000 s = 00203f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 00ff  m_real_addr = 00ff  m_data = 0000  m_out =0000

Fetched displacement = 00ff
Register file update: R1 := 00ff

************************************************************************
Executed instruction:  lea  R1,00ff[R0]   effective address = 00ff
R1 := 00ff was loaded in cycle 126
Processor state:    pc = 0016  ir = f100  ad = 00ff
************************************************************************

........................................................................
Clock cycle 127
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f100  pc = 0016  ad = 00ff   a = 0000   b = 0000   r = 0017
     x = 0016   y = 0000   p = f200  ma = 0016  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 003f8000 s = 003fff7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0016  m_real_addr = 0016  m_data = 0000  m_out =f200


........................................................................
Clock cycle 128
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0017  ad = 00ff   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 00ff  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 007f0000 s = 007f7f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 00ff  m_real_addr = 00ff  m_data = 0000  m_out =0000


........................................................................
Clock cycle 129
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 1      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 1
    ctl_ad_ld   = 1  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0017  ad = 00ff   a = 0000   b = 0000   r = 0018
     x = 0017   y = 0000   p = 1001  ma = 0017  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 00fe0000 s = 00fe7f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0017  m_real_addr = 0017  m_data = 0000  m_out =1001


........................................................................
Clock cycle 130
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 1     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 1  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 1  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0018  ad = 1001   a = 0000   b = 0000   r = 1001
     x = 0000   y = 1001   p = 1001  ma = 1001  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 01fc0000 s = 01fc7f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 0000  m_out =0000

Fetched displacement = 1001
Register file update: R2 := 1001

************************************************************************
Executed instruction:  lea  R2,1001[R0]   effective address = 1001
R2 := 1001 was loaded in cycle 130
Processor state:    pc = 0018  ir = f200  ad = 1001
************************************************************************

........................................................................
Clock cycle 131
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = f200  pc = 0018  ad = 1001   a = 0000   b = 0000   r = 0019
     x = 0018   y = 0000   p = 2721  ma = 0018  md = 0000 cnd = 0
   ready = 1 prod = 00007f7f rx = 0000 ry = 03f80000 s = 03f87f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0018  m_real_addr = 0018  m_data = 0000  m_out =2721


........................................................................
Clock cycle 132
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 1 prod = 00007f7f rx = 0000 ry = 07f00000 s = 07f07f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 133
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 1     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 1      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 1  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 1 prod = 00007f7f rx = 0000 ry = 0fe00000 s = 0fe07f7f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 134
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 00000000 rx = 1001 ry = 000000ff s = 000000ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 135
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0800 ry = 000001fe s = 000002fd

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 136
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0400 ry = 000003fc s = 000004fb

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 137
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0200 ry = 000007f8 s = 000008f7

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 138
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0100 ry = 00000ff0 s = 000010ef

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 139
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0080 ry = 00001fe0 s = 000020df

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 140
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0040 ry = 00003fc0 s = 000040bf

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 141
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0020 ry = 00007f80 s = 0000807f

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 142
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0010 ry = 0000ff00 s = 0000ffff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 143
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0008 ry = 0001fe00 s = 0001feff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 144
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0004 ry = 0003fc00 s = 0003fcff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 145
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0002 ry = 0007f800 s = 0007f8ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 146
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 0 prod = 000000ff rx = 0001 ry = 000ff000 s = 000ff0ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 147
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 1      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = 0000  ma = 1001  md = 1001 cnd = 1
   ready = 1 prod = 000ff0ff rx = 0000 ry = 001fe000 s = 002fd0ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000


........................................................................
Clock cycle 148
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 1

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 1  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 1

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 1100
     x = 1001   y = 00ff   p = f0ff  ma = 1001  md = 1001 cnd = 1
   ready = 1 prod = 000ff0ff rx = 0000 ry = 003fc000 s = 004fb0ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 1001  m_out =0000

Register file update: R7 := f0ff

************************************************************************
Executed instruction:  mul  R7,1001[R2]   effective address = 1001
R7 := f0ff was loaded in cycle 148
Processor state:    pc = 0019  ir = 2721  ad = 1001
************************************************************************

........................................................................
Clock cycle 149
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 1  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 1  ctl_alu_b   = 1  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 1  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 1  ctl_pc_ld   = 1
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 1  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = 2721  pc = 0019  ad = 1001   a = 1001   b = 00ff   r = 001a
     x = 0019   y = 00ff   p = d000  ma = 0019  md = 1001 cnd = 1
   ready = 1 prod = 000ff0ff rx = 0000 ry = 007f8000 s = 008f70ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 0019  m_real_addr = 0019  m_data = 1001  m_out =d000


........................................................................
Clock cycle 150
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 0

Control state
   st_instr_fet = 0  st_dispatch = 1       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 0      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = d000  pc = 001a  ad = 1001   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 1001  md = 0000 cnd = 0
   ready = 1 prod = 000ff0ff rx = 0000 ry = 00ff0000 s = 010ef0ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 0000  m_out =0000


........................................................................
Clock cycle 151
Computer system inputs
         reset=0 dma=0 dma_a=0000 dma_d=0000
ctl_start = 1

Control state
   st_instr_fet = 0  st_dispatch = 0       st_add = 0       st_sub = 0
        st_mul0 = 0     st_cmplt = 0     st_cmpeq = 0     st_cmpgt = 0
       st_trap0 = 1      st_lea0 = 0      st_lea1 = 0     st_load0 = 0
       st_load1 = 0     st_load2 = 0    st_store0 = 0    st_store1 = 0
      st_store2 = 0     st_jump0 = 0     st_jump1 = 0    st_jumpf0 = 0
      st_jumpf1 = 0    st_jumpt0 = 0    st_jumpt1 = 0      st_jal0 = 0
        st_jal1 = 0   st_loadxi0 = 0   st_loadxi1 = 0   st_loadxi2 = 0
     st_loadxi3 = 0      st_mul0 = 0      st_mul1 = 0      st_mul2 = 0

Control signals
    ctl_alu_a   = 0  ctl_alu_b   = 0  ctl_alu_c   = 0  ctl_alu_d   = 0
    ctl_x_pc    = 0  ctl_y_ad    = 0  ctl_rf_ld   = 0  ctl_rf_pc   = 0
    ctl_rf_alu  = 0  ctl_rf_sd   = 0  ctl_ir_ld   = 0  ctl_pc_ld   = 0
    ctl_ad_ld   = 0  ctl_ad_alu  = 0  ctl_ma_pc   = 0  ctl_sto     = 0
    ctl_rf_ds   = 0  ctl_mul_strt = 0  ctl_rf_mul_ld = 0

Datapath
    ir = d000  pc = 001a  ad = 1001   a = 0000   b = 0000   r = 0000
     x = 0000   y = 0000   p = 0000  ma = 1001  md = 0000 cnd = 0
   ready = 1 prod = 000ff0ff rx = 0000 ry = 01fe0000 s = 020df0ff

Memory
   ctl_sto = 0      m_sto = 0
     m_addr = 1001  m_real_addr = 1001  m_data = 0000  m_out =0000


************************************************************************
Trap instruction executed
Simulation of Sigma16_M1 circuit terminating
************************************************************************

************************************************************************
Executed instruction:  trap  R0,1001[R0]   effective address = 1001
Processor state:    pc = 001a  ir = d000  ad = 1001
************************************************************************

