--
--	Conversion of DualStepperController-PSoC4200-GearBest.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Dec 13 01:54:18 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \TCPWM_2:Net_81\ : bit;
SIGNAL \TCPWM_2:Net_75\ : bit;
SIGNAL \TCPWM_2:Net_69\ : bit;
SIGNAL \TCPWM_2:Net_66\ : bit;
SIGNAL \TCPWM_2:Net_82\ : bit;
SIGNAL \TCPWM_2:Net_72\ : bit;
SIGNAL Net_379 : bit;
SIGNAL Net_378 : bit;
SIGNAL Net_380 : bit;
SIGNAL Net_285 : bit;
SIGNAL Net_381 : bit;
SIGNAL Net_377 : bit;
SIGNAL Net_12 : bit;
SIGNAL \DIR_REG:clk\ : bit;
SIGNAL \DIR_REG:rst\ : bit;
SIGNAL Net_199 : bit;
SIGNAL \DIR_REG:control_out_0\ : bit;
SIGNAL Net_215 : bit;
SIGNAL \DIR_REG:control_out_1\ : bit;
SIGNAL Net_84 : bit;
SIGNAL \DIR_REG:control_out_2\ : bit;
SIGNAL Net_85 : bit;
SIGNAL \DIR_REG:control_out_3\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \DIR_REG:control_out_4\ : bit;
SIGNAL Net_87 : bit;
SIGNAL \DIR_REG:control_out_5\ : bit;
SIGNAL Net_88 : bit;
SIGNAL \DIR_REG:control_out_6\ : bit;
SIGNAL Net_89 : bit;
SIGNAL \DIR_REG:control_out_7\ : bit;
SIGNAL \DIR_REG:control_7\ : bit;
SIGNAL \DIR_REG:control_6\ : bit;
SIGNAL \DIR_REG:control_5\ : bit;
SIGNAL \DIR_REG:control_4\ : bit;
SIGNAL \DIR_REG:control_3\ : bit;
SIGNAL \DIR_REG:control_2\ : bit;
SIGNAL \DIR_REG:control_1\ : bit;
SIGNAL \DIR_REG:control_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:km_run\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:min_kill_reg\ : bit;
SIGNAL \INTERNAL_STEP:Net_68\ : bit;
SIGNAL one : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:control_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_enable\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:prevCapture\ : bit;
SIGNAL \INTERNAL_STEP:Net_180\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:capt_rising\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:capt_falling\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:hwCapture\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:hwEnable\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:trig_last\ : bit;
SIGNAL \INTERNAL_STEP:Net_178\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:trig_rise\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:trig_fall\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:trig_out\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:runmode_enable\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \INTERNAL_STEP:Net_186\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_enable\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:tc_i\ : bit;
SIGNAL \INTERNAL_STEP:Net_179\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:km_tc\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sc_kill\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:min_kill\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_kill\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:db_tc\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_sel\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:status_0\ : bit;
SIGNAL Net_802 : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:prevCompare1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_status\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_status\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_kill_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:fifo_full\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cs_addr_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cs_addr_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cs_addr_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_capture\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:nc2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:nc3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:nc1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:nc4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:nc5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:nc6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:nc7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_eq\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_less\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_eq\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_less\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:fifo_nempty\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP:PWMUDB:compare1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:compare2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm_i\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm1_i\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm2_i\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_799 : bit;
SIGNAL Net_218 : bit;
SIGNAL Net_800 : bit;
SIGNAL Net_801 : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm_temp\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODIN1_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODIN1_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \INTERNAL_STEP:Net_139\ : bit;
SIGNAL \INTERNAL_STEP:Net_138\ : bit;
SIGNAL \INTERNAL_STEP:Net_125\ : bit;
SIGNAL \INTERNAL_STEP:Net_183\ : bit;
SIGNAL \INTERNAL_STEP:Net_181\ : bit;
SIGNAL tmpOE__INTERNAL_STEP_OUT_net_0 : bit;
SIGNAL tmpFB_0__INTERNAL_STEP_OUT_net_0 : bit;
SIGNAL tmpIO_0__INTERNAL_STEP_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__INTERNAL_STEP_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INTERNAL_STEP_OUT_net_0 : bit;
SIGNAL tmpOE__PWM_OUT_A_net_0 : bit;
SIGNAL Net_201 : bit;
SIGNAL tmpFB_0__PWM_OUT_A_net_0 : bit;
SIGNAL tmpIO_0__PWM_OUT_A_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_OUT_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_OUT_A_net_0 : bit;
SIGNAL tmpOE__PWM_OUT_B_net_0 : bit;
SIGNAL tmpFB_0__PWM_OUT_B_net_0 : bit;
SIGNAL tmpIO_0__PWM_OUT_B_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_OUT_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_OUT_B_net_0 : bit;
SIGNAL tmpOE__DIR_OUT_B_net_0 : bit;
SIGNAL tmpFB_0__DIR_OUT_B_net_0 : bit;
SIGNAL tmpIO_0__DIR_OUT_B_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_OUT_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_OUT_B_net_0 : bit;
SIGNAL tmpOE__DIR_OUT_A_net_0 : bit;
SIGNAL tmpFB_0__DIR_OUT_A_net_0 : bit;
SIGNAL tmpIO_0__DIR_OUT_A_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_OUT_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_OUT_A_net_0 : bit;
SIGNAL tmpOE__STEP_INPUT_net_0 : bit;
SIGNAL Net_223 : bit;
SIGNAL tmpIO_0__STEP_INPUT_net_0 : bit;
TERMINAL tmpSIOVREF__STEP_INPUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEP_INPUT_net_0 : bit;
SIGNAL tmpOE__DIR_INPUT_net_0 : bit;
SIGNAL Net_224 : bit;
SIGNAL tmpIO_0__DIR_INPUT_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_INPUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_INPUT_net_0 : bit;
SIGNAL tmpOE__STEP_INPUT_SOURCE_net_0 : bit;
SIGNAL Net_225 : bit;
SIGNAL tmpIO_0__STEP_INPUT_SOURCE_net_0 : bit;
TERMINAL tmpSIOVREF__STEP_INPUT_SOURCE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEP_INPUT_SOURCE_net_0 : bit;
SIGNAL tmpOE__DIR_INPUT_SOURCE_net_0 : bit;
SIGNAL Net_226 : bit;
SIGNAL tmpIO_0__DIR_INPUT_SOURCE_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_INPUT_SOURCE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_INPUT_SOURCE_net_0 : bit;
SIGNAL \TCPWM_1:Net_81\ : bit;
SIGNAL \TCPWM_1:Net_75\ : bit;
SIGNAL \TCPWM_1:Net_69\ : bit;
SIGNAL \TCPWM_1:Net_66\ : bit;
SIGNAL \TCPWM_1:Net_82\ : bit;
SIGNAL \TCPWM_1:Net_72\ : bit;
SIGNAL Net_477 : bit;
SIGNAL Net_476 : bit;
SIGNAL Net_478 : bit;
SIGNAL Net_479 : bit;
SIGNAL Net_475 : bit;
SIGNAL \TCPWM_4:Net_81\ : bit;
SIGNAL \TCPWM_4:Net_75\ : bit;
SIGNAL \TCPWM_4:Net_69\ : bit;
SIGNAL \TCPWM_4:Net_66\ : bit;
SIGNAL \TCPWM_4:Net_82\ : bit;
SIGNAL \TCPWM_4:Net_72\ : bit;
SIGNAL Net_550 : bit;
SIGNAL Net_549 : bit;
SIGNAL Net_551 : bit;
SIGNAL Net_532 : bit;
SIGNAL Net_552 : bit;
SIGNAL Net_548 : bit;
SIGNAL Net_516 : bit;
SIGNAL \TCPWM_3:Net_81\ : bit;
SIGNAL \TCPWM_3:Net_75\ : bit;
SIGNAL \TCPWM_3:Net_69\ : bit;
SIGNAL \TCPWM_3:Net_66\ : bit;
SIGNAL \TCPWM_3:Net_82\ : bit;
SIGNAL \TCPWM_3:Net_72\ : bit;
SIGNAL Net_540 : bit;
SIGNAL Net_539 : bit;
SIGNAL Net_541 : bit;
SIGNAL Net_531 : bit;
SIGNAL Net_542 : bit;
SIGNAL Net_538 : bit;
SIGNAL tmpOE__PWM_OUT_B_1_net_0 : bit;
SIGNAL tmpFB_0__PWM_OUT_B_1_net_0 : bit;
SIGNAL tmpIO_0__PWM_OUT_B_1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_OUT_B_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_OUT_B_1_net_0 : bit;
SIGNAL tmpOE__PWM_OUT_A_1_net_0 : bit;
SIGNAL tmpFB_0__PWM_OUT_A_1_net_0 : bit;
SIGNAL tmpIO_0__PWM_OUT_A_1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_OUT_A_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_OUT_A_1_net_0 : bit;
SIGNAL tmpOE__INTERNAL_STEP_OUT_1_net_0 : bit;
SIGNAL Net_839 : bit;
SIGNAL tmpFB_0__INTERNAL_STEP_OUT_1_net_0 : bit;
SIGNAL tmpIO_0__INTERNAL_STEP_OUT_1_net_0 : bit;
TERMINAL tmpSIOVREF__INTERNAL_STEP_OUT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INTERNAL_STEP_OUT_1_net_0 : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:km_run\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_68\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:control_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:prevCapture\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_180\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:capt_rising\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:capt_falling\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:hwCapture\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:hwEnable\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:trig_last\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_178\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:trig_rise\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:trig_fall\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:trig_out\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_186\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:final_enable\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:tc_i\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_179\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:km_tc\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sc_kill\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:min_kill\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:final_kill\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:db_tc\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_sel\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:final_capture\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:nc7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:fifo_full\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \INTERNAL_STEP_1:PWMUDB:compare1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:compare2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm_i\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_528 : bit;
SIGNAL Net_811 : bit;
SIGNAL Net_812 : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:cmp2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_139\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_138\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_125\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_183\ : bit;
SIGNAL \INTERNAL_STEP_1:Net_181\ : bit;
SIGNAL \DIR_REG_1:clk\ : bit;
SIGNAL \DIR_REG_1:rst\ : bit;
SIGNAL Net_824 : bit;
SIGNAL \DIR_REG_1:control_out_0\ : bit;
SIGNAL Net_821 : bit;
SIGNAL \DIR_REG_1:control_out_1\ : bit;
SIGNAL Net_822 : bit;
SIGNAL \DIR_REG_1:control_out_2\ : bit;
SIGNAL Net_823 : bit;
SIGNAL \DIR_REG_1:control_out_3\ : bit;
SIGNAL Net_825 : bit;
SIGNAL \DIR_REG_1:control_out_4\ : bit;
SIGNAL Net_826 : bit;
SIGNAL \DIR_REG_1:control_out_5\ : bit;
SIGNAL Net_827 : bit;
SIGNAL \DIR_REG_1:control_out_6\ : bit;
SIGNAL Net_828 : bit;
SIGNAL \DIR_REG_1:control_out_7\ : bit;
SIGNAL \DIR_REG_1:control_7\ : bit;
SIGNAL \DIR_REG_1:control_6\ : bit;
SIGNAL \DIR_REG_1:control_5\ : bit;
SIGNAL \DIR_REG_1:control_4\ : bit;
SIGNAL \DIR_REG_1:control_3\ : bit;
SIGNAL \DIR_REG_1:control_2\ : bit;
SIGNAL \DIR_REG_1:control_1\ : bit;
SIGNAL \DIR_REG_1:control_0\ : bit;
SIGNAL tmpOE__DIR_OUT_B_1_net_0 : bit;
SIGNAL tmpFB_0__DIR_OUT_B_1_net_0 : bit;
SIGNAL tmpIO_0__DIR_OUT_B_1_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_OUT_B_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_OUT_B_1_net_0 : bit;
SIGNAL tmpOE__DIR_OUT_A_1_net_0 : bit;
SIGNAL tmpFB_0__DIR_OUT_A_1_net_0 : bit;
SIGNAL tmpIO_0__DIR_OUT_A_1_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_OUT_A_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_OUT_A_1_net_0 : bit;
SIGNAL tmpOE__STEP_INPUT_1_net_0 : bit;
SIGNAL Net_837 : bit;
SIGNAL tmpIO_0__STEP_INPUT_1_net_0 : bit;
TERMINAL tmpSIOVREF__STEP_INPUT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEP_INPUT_1_net_0 : bit;
SIGNAL tmpOE__DIR_INPUT_1_net_0 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpIO_0__DIR_INPUT_1_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_INPUT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_INPUT_1_net_0 : bit;
SIGNAL tmpOE__STEP_INPUT_SOURCE_1_net_0 : bit;
SIGNAL Net_838 : bit;
SIGNAL tmpIO_0__STEP_INPUT_SOURCE_1_net_0 : bit;
TERMINAL tmpSIOVREF__STEP_INPUT_SOURCE_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEP_INPUT_SOURCE_1_net_0 : bit;
SIGNAL tmpOE__DIR_INPUT_SOURCE_1_net_0 : bit;
SIGNAL Net_836 : bit;
SIGNAL tmpIO_0__DIR_INPUT_SOURCE_1_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_INPUT_SOURCE_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIR_INPUT_SOURCE_1_net_0 : bit;
TERMINAL Net_186 : bit;
TERMINAL Net_185 : bit;
TERMINAL Net_208 : bit;
SIGNAL \Comm:tmpOE__uart_rx_i2c_scl_spi_mosi_net_0\ : bit;
SIGNAL \Comm:Net_1001\ : bit;
SIGNAL \Comm:tmpIO_0__uart_rx_i2c_scl_spi_mosi_net_0\ : bit;
TERMINAL \Comm:tmpSIOVREF__uart_rx_i2c_scl_spi_mosi_net_0\ : bit;
SIGNAL \Comm:tmpINTERRUPT_0__uart_rx_i2c_scl_spi_mosi_net_0\ : bit;
SIGNAL \Comm:tmpOE__uart_tx_i2c_sda_spi_miso_net_0\ : bit;
SIGNAL \Comm:Net_547\ : bit;
SIGNAL \Comm:tmpIO_0__uart_tx_i2c_sda_spi_miso_net_0\ : bit;
TERMINAL \Comm:tmpSIOVREF__uart_tx_i2c_sda_spi_miso_net_0\ : bit;
SIGNAL \Comm:tmpINTERRUPT_0__uart_tx_i2c_sda_spi_miso_net_0\ : bit;
SIGNAL \Comm:select_s_wire\ : bit;
SIGNAL \Comm:rx_wire\ : bit;
SIGNAL \Comm:Net_1257\ : bit;
SIGNAL \Comm:uncfg_rx_irq\ : bit;
SIGNAL \Comm:Net_1170\ : bit;
SIGNAL Net_856 : bit;
SIGNAL \Comm:sclk_s_wire\ : bit;
SIGNAL \Comm:mosi_s_wire\ : bit;
SIGNAL \Comm:miso_m_wire\ : bit;
SIGNAL \Comm:Net_1099\ : bit;
SIGNAL \Comm:Net_1258\ : bit;
SIGNAL \Comm:Net_847\ : bit;
SIGNAL Net_855 : bit;
SIGNAL \Comm:cts_wire\ : bit;
SIGNAL \Comm:tx_wire\ : bit;
SIGNAL \Comm:rts_wire\ : bit;
SIGNAL \Comm:mosi_m_wire\ : bit;
SIGNAL \Comm:select_m_wire_3\ : bit;
SIGNAL \Comm:select_m_wire_2\ : bit;
SIGNAL \Comm:select_m_wire_1\ : bit;
SIGNAL \Comm:select_m_wire_0\ : bit;
SIGNAL \Comm:sclk_m_wire\ : bit;
SIGNAL \Comm:miso_s_wire\ : bit;
SIGNAL \Comm:scl_wire\ : bit;
SIGNAL \Comm:sda_wire\ : bit;
SIGNAL Net_858 : bit;
SIGNAL Net_857 : bit;
SIGNAL \Comm:Net_1028\ : bit;
SIGNAL Net_880 : bit;
SIGNAL Net_881 : bit;
SIGNAL Net_886 : bit;
SIGNAL Net_887 : bit;
SIGNAL Net_888 : bit;
SIGNAL Net_889 : bit;
SIGNAL Net_890 : bit;
SIGNAL Net_891 : bit;
SIGNAL Net_892 : bit;
TERMINAL Net_4467 : bit;
TERMINAL Net_4471 : bit;
TERMINAL Net_4520 : bit;
SIGNAL tmpOE__END_STOP_2_net_0 : bit;
SIGNAL Net_895 : bit;
SIGNAL tmpIO_0__END_STOP_2_net_0 : bit;
TERMINAL tmpSIOVREF__END_STOP_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__END_STOP_2_net_0 : bit;
TERMINAL Net_4525 : bit;
TERMINAL Net_4462 : bit;
SIGNAL tmpOE__STATUS_LED_2_net_0 : bit;
SIGNAL tmpFB_0__STATUS_LED_2_net_0 : bit;
SIGNAL tmpIO_0__STATUS_LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__STATUS_LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STATUS_LED_2_net_0 : bit;
TERMINAL Net_4522 : bit;
TERMINAL Net_4442 : bit;
SIGNAL tmpOE__STATUS_LED_1_net_0 : bit;
SIGNAL tmpFB_0__STATUS_LED_1_net_0 : bit;
SIGNAL tmpIO_0__STATUS_LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__STATUS_LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STATUS_LED_1_net_0 : bit;
TERMINAL Net_4517 : bit;
SIGNAL tmpOE__END_STOP_1_net_0 : bit;
SIGNAL Net_894 : bit;
SIGNAL tmpIO_0__END_STOP_1_net_0 : bit;
TERMINAL tmpSIOVREF__END_STOP_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__END_STOP_1_net_0 : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:trig_last\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \INTERNAL_STEP_1:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\INTERNAL_STEP:PWMUDB:sc_kill_tmp\\D\ <= (not \INTERNAL_STEP:PWMUDB:tc_i\);

\INTERNAL_STEP:PWMUDB:dith_count_1\\D\ <= ((not \INTERNAL_STEP:PWMUDB:dith_count_1\ and \INTERNAL_STEP:PWMUDB:tc_i\ and \INTERNAL_STEP:PWMUDB:dith_count_0\)
	OR (not \INTERNAL_STEP:PWMUDB:dith_count_0\ and \INTERNAL_STEP:PWMUDB:dith_count_1\)
	OR (not \INTERNAL_STEP:PWMUDB:tc_i\ and \INTERNAL_STEP:PWMUDB:dith_count_1\));

\INTERNAL_STEP:PWMUDB:dith_count_0\\D\ <= ((not \INTERNAL_STEP:PWMUDB:dith_count_0\ and \INTERNAL_STEP:PWMUDB:tc_i\)
	OR (not \INTERNAL_STEP:PWMUDB:tc_i\ and \INTERNAL_STEP:PWMUDB:dith_count_0\));

\INTERNAL_STEP:PWMUDB:cmp1_status\ <= ((not \INTERNAL_STEP:PWMUDB:prevCompare1\ and \INTERNAL_STEP:PWMUDB:cmp1_less\));

\INTERNAL_STEP:PWMUDB:status_2\ <= ((\INTERNAL_STEP:PWMUDB:runmode_enable\ and \INTERNAL_STEP:PWMUDB:tc_i\));

\INTERNAL_STEP:PWMUDB:pwm_i\ <= ((\INTERNAL_STEP:PWMUDB:runmode_enable\ and \INTERNAL_STEP:PWMUDB:cmp1_less\));

\INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\\D\ <= (not \INTERNAL_STEP_1:PWMUDB:tc_i\);

\INTERNAL_STEP_1:PWMUDB:dith_count_1\\D\ <= ((not \INTERNAL_STEP_1:PWMUDB:dith_count_1\ and \INTERNAL_STEP_1:PWMUDB:tc_i\ and \INTERNAL_STEP_1:PWMUDB:dith_count_0\)
	OR (not \INTERNAL_STEP_1:PWMUDB:dith_count_0\ and \INTERNAL_STEP_1:PWMUDB:dith_count_1\)
	OR (not \INTERNAL_STEP_1:PWMUDB:tc_i\ and \INTERNAL_STEP_1:PWMUDB:dith_count_1\));

\INTERNAL_STEP_1:PWMUDB:dith_count_0\\D\ <= ((not \INTERNAL_STEP_1:PWMUDB:dith_count_0\ and \INTERNAL_STEP_1:PWMUDB:tc_i\)
	OR (not \INTERNAL_STEP_1:PWMUDB:tc_i\ and \INTERNAL_STEP_1:PWMUDB:dith_count_0\));

\INTERNAL_STEP_1:PWMUDB:tc_i_reg\\D\ <= ((\INTERNAL_STEP_1:PWMUDB:runmode_enable\ and \INTERNAL_STEP_1:PWMUDB:tc_i\));

\INTERNAL_STEP_1:PWMUDB:pwm_i\ <= ((\INTERNAL_STEP_1:PWMUDB:runmode_enable\ and \INTERNAL_STEP_1:PWMUDB:cmp1_less\));

\TCPWM_2:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_12,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_379,
		overflow=>Net_378,
		compare_match=>Net_380,
		line_out=>Net_285,
		line_out_compl=>Net_381,
		interrupt=>Net_377);
Clock_PWM_MAIN:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"787416ae-b13e-4f40-8617-ce94f498dc9b",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_12,
		dig_domain_out=>open);
\DIR_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DIR_REG:control_7\, \DIR_REG:control_6\, \DIR_REG:control_5\, \DIR_REG:control_4\,
			\DIR_REG:control_3\, \DIR_REG:control_2\, Net_215, Net_199));
\INTERNAL_STEP:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12,
		enable=>one,
		clock_out=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\);
\INTERNAL_STEP:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		control=>(\INTERNAL_STEP:PWMUDB:control_7\, \INTERNAL_STEP:PWMUDB:control_6\, \INTERNAL_STEP:PWMUDB:control_5\, \INTERNAL_STEP:PWMUDB:control_4\,
			\INTERNAL_STEP:PWMUDB:control_3\, \INTERNAL_STEP:PWMUDB:control_2\, \INTERNAL_STEP:PWMUDB:control_1\, \INTERNAL_STEP:PWMUDB:control_0\));
\INTERNAL_STEP:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \INTERNAL_STEP:PWMUDB:status_5\, zero, \INTERNAL_STEP:PWMUDB:status_3\,
			\INTERNAL_STEP:PWMUDB:status_2\, \INTERNAL_STEP:PWMUDB:status_1\, \INTERNAL_STEP:PWMUDB:status_0\),
		interrupt=>Net_802);
\INTERNAL_STEP:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\INTERNAL_STEP:PWMUDB:tc_i\, \INTERNAL_STEP:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\INTERNAL_STEP:PWMUDB:nc2\,
		cl0=>\INTERNAL_STEP:PWMUDB:nc3\,
		z0=>\INTERNAL_STEP:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\INTERNAL_STEP:PWMUDB:nc4\,
		cl1=>\INTERNAL_STEP:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\INTERNAL_STEP:PWMUDB:nc6\,
		f1_blk_stat=>\INTERNAL_STEP:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\INTERNAL_STEP:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\INTERNAL_STEP:PWMUDB:tc_i\, \INTERNAL_STEP:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\INTERNAL_STEP:PWMUDB:cmp1_eq\,
		cl0=>\INTERNAL_STEP:PWMUDB:cmp1_less\,
		z0=>\INTERNAL_STEP:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\INTERNAL_STEP:PWMUDB:cmp2_eq\,
		cl1=>\INTERNAL_STEP:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\INTERNAL_STEP:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\INTERNAL_STEP:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_1\, \INTERNAL_STEP:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\INTERNAL_STEP:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
INTERNAL_STEP_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_218,
		fb=>(tmpFB_0__INTERNAL_STEP_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__INTERNAL_STEP_OUT_net_0),
		siovref=>(tmpSIOVREF__INTERNAL_STEP_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__INTERNAL_STEP_OUT_net_0);
PWM_OUT_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83c29c13-98a4-4b51-915f-d72f5a63a069",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_201,
		fb=>(tmpFB_0__PWM_OUT_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_OUT_A_net_0),
		siovref=>(tmpSIOVREF__PWM_OUT_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_OUT_A_net_0);
PWM_OUT_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1872a9a-e2e5-4fa8-bf68-a52a8d2a5226",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_285,
		fb=>(tmpFB_0__PWM_OUT_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_OUT_B_net_0),
		siovref=>(tmpSIOVREF__PWM_OUT_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_OUT_B_net_0);
DIR_OUT_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ecf930f-9f68-43d9-9c06-ecf6ba170189",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_199,
		fb=>(tmpFB_0__DIR_OUT_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIR_OUT_B_net_0),
		siovref=>(tmpSIOVREF__DIR_OUT_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_OUT_B_net_0);
DIR_OUT_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d7c9960-2258-4db3-b0e1-b3f02eaab2db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_215,
		fb=>(tmpFB_0__DIR_OUT_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIR_OUT_A_net_0),
		siovref=>(tmpSIOVREF__DIR_OUT_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_OUT_A_net_0);
STEP_INPUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7d1f408-a333-46e8-9ec4-c585a1a80291",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_223,
		analog=>(open),
		io=>(tmpIO_0__STEP_INPUT_net_0),
		siovref=>(tmpSIOVREF__STEP_INPUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEP_INPUT_net_0);
DIR_INPUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc77ba4c-c29d-4857-b94d-1b6372eb95c1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_224,
		analog=>(open),
		io=>(tmpIO_0__DIR_INPUT_net_0),
		siovref=>(tmpSIOVREF__DIR_INPUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_INPUT_net_0);
STEP_INPUT_SOURCE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d97cd9b-f51b-408e-b009-ed8ff5e367d4",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_225,
		analog=>(open),
		io=>(tmpIO_0__STEP_INPUT_SOURCE_net_0),
		siovref=>(tmpSIOVREF__STEP_INPUT_SOURCE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEP_INPUT_SOURCE_net_0);
DIR_INPUT_SOURCE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afe1087a-faeb-4f2f-91cc-3f9b725536b8",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_226,
		analog=>(open),
		io=>(tmpIO_0__DIR_INPUT_SOURCE_net_0),
		siovref=>(tmpSIOVREF__DIR_INPUT_SOURCE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_INPUT_SOURCE_net_0);
\TCPWM_1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_12,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_477,
		overflow=>Net_476,
		compare_match=>Net_478,
		line_out=>Net_201,
		line_out_compl=>Net_479,
		interrupt=>Net_475);
\TCPWM_4:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_516,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_550,
		overflow=>Net_549,
		compare_match=>Net_551,
		line_out=>Net_532,
		line_out_compl=>Net_552,
		interrupt=>Net_548);
\TCPWM_3:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_516,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_540,
		overflow=>Net_539,
		compare_match=>Net_541,
		line_out=>Net_531,
		line_out_compl=>Net_542,
		interrupt=>Net_538);
PWM_OUT_B_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98563c74-d433-46d0-8815-f5ffc08d8de1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_532,
		fb=>(tmpFB_0__PWM_OUT_B_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_OUT_B_1_net_0),
		siovref=>(tmpSIOVREF__PWM_OUT_B_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_OUT_B_1_net_0);
PWM_OUT_A_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"01373a8d-5dbe-42f2-82a0-a07ee28d1dc1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_531,
		fb=>(tmpFB_0__PWM_OUT_A_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_OUT_A_1_net_0),
		siovref=>(tmpSIOVREF__PWM_OUT_A_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_OUT_A_1_net_0);
INTERNAL_STEP_OUT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a195fa6-11ab-4aa0-8cb8-063f7121b7b9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_839,
		fb=>(tmpFB_0__INTERNAL_STEP_OUT_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__INTERNAL_STEP_OUT_1_net_0),
		siovref=>(tmpSIOVREF__INTERNAL_STEP_OUT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__INTERNAL_STEP_OUT_1_net_0);
\INTERNAL_STEP_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_516,
		enable=>one,
		clock_out=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\);
\INTERNAL_STEP_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\INTERNAL_STEP_1:PWMUDB:control_7\, \INTERNAL_STEP_1:PWMUDB:control_6\, \INTERNAL_STEP_1:PWMUDB:control_5\, \INTERNAL_STEP_1:PWMUDB:control_4\,
			\INTERNAL_STEP_1:PWMUDB:control_3\, \INTERNAL_STEP_1:PWMUDB:control_2\, \INTERNAL_STEP_1:PWMUDB:control_1\, \INTERNAL_STEP_1:PWMUDB:control_0\));
\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\INTERNAL_STEP_1:PWMUDB:tc_i\, \INTERNAL_STEP_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\INTERNAL_STEP_1:PWMUDB:nc2\,
		cl0=>\INTERNAL_STEP_1:PWMUDB:nc3\,
		z0=>\INTERNAL_STEP_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\INTERNAL_STEP_1:PWMUDB:nc4\,
		cl1=>\INTERNAL_STEP_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\INTERNAL_STEP_1:PWMUDB:nc6\,
		f1_blk_stat=>\INTERNAL_STEP_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\INTERNAL_STEP_1:PWMUDB:tc_i\, \INTERNAL_STEP_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\INTERNAL_STEP_1:PWMUDB:cmp1_eq\,
		cl0=>\INTERNAL_STEP_1:PWMUDB:cmp1_less\,
		z0=>\INTERNAL_STEP_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\INTERNAL_STEP_1:PWMUDB:cmp2_eq\,
		cl1=>\INTERNAL_STEP_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\INTERNAL_STEP_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\INTERNAL_STEP_1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_1\, \INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\INTERNAL_STEP_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\INTERNAL_STEP_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM_MAIN_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ab271086-7616-4351-9ce5-7416104207be",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_516,
		dig_domain_out=>open);
\DIR_REG_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DIR_REG_1:control_7\, \DIR_REG_1:control_6\, \DIR_REG_1:control_5\, \DIR_REG_1:control_4\,
			\DIR_REG_1:control_3\, \DIR_REG_1:control_2\, Net_821, Net_824));
DIR_OUT_B_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5abd4ca1-e816-4992-b884-cedd78fc4dcc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_824,
		fb=>(tmpFB_0__DIR_OUT_B_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIR_OUT_B_1_net_0),
		siovref=>(tmpSIOVREF__DIR_OUT_B_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_OUT_B_1_net_0);
DIR_OUT_A_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a1c7990-cd25-45fc-bc59-d060efc0d54a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_821,
		fb=>(tmpFB_0__DIR_OUT_A_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIR_OUT_A_1_net_0),
		siovref=>(tmpSIOVREF__DIR_OUT_A_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_OUT_A_1_net_0);
STEP_INPUT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f11354f-acdc-4f57-9bb6-0cebff6a74e7",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_837,
		analog=>(open),
		io=>(tmpIO_0__STEP_INPUT_1_net_0),
		siovref=>(tmpSIOVREF__STEP_INPUT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEP_INPUT_1_net_0);
DIR_INPUT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3427416-fbe8-4821-bcd8-3aaa0dce77ef",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_835,
		analog=>(open),
		io=>(tmpIO_0__DIR_INPUT_1_net_0),
		siovref=>(tmpSIOVREF__DIR_INPUT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_INPUT_1_net_0);
STEP_INPUT_SOURCE_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2af0c592-e4e5-4dfc-858b-718dac63389c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_838,
		analog=>(open),
		io=>(tmpIO_0__STEP_INPUT_SOURCE_1_net_0),
		siovref=>(tmpSIOVREF__STEP_INPUT_SOURCE_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEP_INPUT_SOURCE_1_net_0);
DIR_INPUT_SOURCE_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b721bcfb-62ea-4b21-94c2-6c4c35c93dee",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_836,
		analog=>(open),
		io=>(tmpIO_0__DIR_INPUT_SOURCE_1_net_0),
		siovref=>(tmpSIOVREF__DIR_INPUT_SOURCE_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIR_INPUT_SOURCE_1_net_0);
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_186);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_185, Net_186));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_208, Net_186));
\Comm:uart_rx_i2c_scl_spi_mosi\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ec6effd-8f31-4dd5-a825-0c49238d524e/546f1f28-3a33-4888-bf93-14a95800f230",
		drive_mode=>"001",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\Comm:Net_1001\,
		analog=>(open),
		io=>(\Comm:tmpIO_0__uart_rx_i2c_scl_spi_mosi_net_0\),
		siovref=>(\Comm:tmpSIOVREF__uart_rx_i2c_scl_spi_mosi_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Comm:tmpINTERRUPT_0__uart_rx_i2c_scl_spi_mosi_net_0\);
\Comm:uart_tx_i2c_sda_spi_miso\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ec6effd-8f31-4dd5-a825-0c49238d524e/e4eef7cc-20a7-45a2-a6af-d619f5982693",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\Comm:Net_547\,
		analog=>(open),
		io=>(\Comm:tmpIO_0__uart_tx_i2c_sda_spi_miso_net_0\),
		siovref=>(\Comm:tmpSIOVREF__uart_tx_i2c_sda_spi_miso_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Comm:tmpINTERRUPT_0__uart_tx_i2c_sda_spi_miso_net_0\);
\Comm:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_855);
\Comm:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>5)
	PORT MAP(clock=>Net_856,
		interrupt=>Net_855,
		rx=>zero,
		tx=>\Comm:tx_wire\,
		cts=>zero,
		rts=>\Comm:rts_wire\,
		mosi_m=>\Comm:mosi_m_wire\,
		miso_m=>\Comm:Net_547\,
		select_m=>(\Comm:select_m_wire_3\, \Comm:select_m_wire_2\, \Comm:select_m_wire_1\, \Comm:select_m_wire_0\),
		sclk_m=>\Comm:sclk_m_wire\,
		mosi_s=>\Comm:Net_1001\,
		miso_s=>\Comm:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\Comm:scl_wire\,
		sda=>\Comm:sda_wire\,
		tx_req=>Net_858,
		rx_req=>Net_857);
CommCLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"786223dc-1513-4501-b429-4fe9d5fff01b",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_856,
		dig_domain_out=>open);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_4467);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_4471);
SW_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4471, Net_4520));
END_STOP_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1efb4634-55fc-4c10-aead-d840f6ee18ac",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M2",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_895,
		analog=>(open),
		io=>(tmpIO_0__END_STOP_2_net_0),
		siovref=>(tmpSIOVREF__END_STOP_2_net_0),
		annotation=>Net_4520,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__END_STOP_2_net_0);
Resistor_LED_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4467, Net_4525));
LED_SW_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_4462, Net_4525));
STATUS_LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f4367c0-c8a0-4e05-bfdb-f8e9ae8460e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M2",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__STATUS_LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__STATUS_LED_2_net_0),
		siovref=>(tmpSIOVREF__STATUS_LED_2_net_0),
		annotation=>Net_4462,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STATUS_LED_2_net_0);
Resistor_LED_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4467, Net_4522));
LED_SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_4442, Net_4522));
STATUS_LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc4b0964-0d4f-430c-a31f-8fbb9a95ec0e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M1",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__STATUS_LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__STATUS_LED_1_net_0),
		siovref=>(tmpSIOVREF__STATUS_LED_1_net_0),
		annotation=>Net_4442,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STATUS_LED_1_net_0);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4471, Net_4517));
END_STOP_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M1",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_894,
		analog=>(open),
		io=>(tmpIO_0__END_STOP_1_net_0),
		siovref=>(tmpSIOVREF__END_STOP_1_net_0),
		annotation=>Net_4517,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__END_STOP_1_net_0);
\INTERNAL_STEP:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:min_kill_reg\);
\INTERNAL_STEP:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:prevCapture\);
\INTERNAL_STEP:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:trig_last\);
\INTERNAL_STEP:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:runmode_enable\);
\INTERNAL_STEP:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:sc_kill_tmp\\D\,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:sc_kill_tmp\);
\INTERNAL_STEP:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:ltch_kill_reg\);
\INTERNAL_STEP:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:dith_count_1\);
\INTERNAL_STEP:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:dith_count_0\);
\INTERNAL_STEP:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:cmp1_less\,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:prevCompare1\);
\INTERNAL_STEP:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:status_0\);
\INTERNAL_STEP:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:status_1\);
\INTERNAL_STEP:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:status_5\);
\INTERNAL_STEP:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:pwm_i\,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_218);
\INTERNAL_STEP:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:pwm1_i_reg\);
\INTERNAL_STEP:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:pwm2_i_reg\);
\INTERNAL_STEP:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP:PWMUDB:status_2\,
		clk=>\INTERNAL_STEP:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP:PWMUDB:tc_i_reg\);
\INTERNAL_STEP_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:min_kill_reg\);
\INTERNAL_STEP_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:prevCapture\);
\INTERNAL_STEP_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:trig_last\);
\INTERNAL_STEP_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:runmode_enable\);
\INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:sc_kill_tmp\);
\INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:ltch_kill_reg\);
\INTERNAL_STEP_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:dith_count_1\);
\INTERNAL_STEP_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:dith_count_0\);
\INTERNAL_STEP_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:pwm_i\,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_839);
\INTERNAL_STEP_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:pwm1_i_reg\);
\INTERNAL_STEP_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:pwm2_i_reg\);
\INTERNAL_STEP_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\INTERNAL_STEP_1:PWMUDB:tc_i_reg\\D\,
		clk=>\INTERNAL_STEP_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\INTERNAL_STEP_1:PWMUDB:tc_i_reg\);

END R_T_L;
