{"files":[{"patch":"@@ -2414,0 +2414,10 @@\n+    switch (opcode) {\n+      case Op_VectorLoadShuffle:\n+      case Op_VectorRearrange:\n+        if (vlen < 4) {\n+          return false;\n+        }\n+        break;\n+      default:\n+        break;\n+    }\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":10,"deletions":0,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -4018,1 +4018,1 @@\n-  format %{ \"sve_tbl $dst, H, $src, $shuffle\\t# vector rearrange (H)\" %}\n+  format %{ \"sve_tbl $dst, H, $src, $shuffle\\t# vector rearrange (S)\" %}\n@@ -4032,1 +4032,1 @@\n-  format %{ \"sve_tbl $dst, S, $src, $shuffle\\t# vector rearrange (S)\" %}\n+  format %{ \"sve_tbl $dst, S, $src, $shuffle\\t# vector rearrange (I)\" %}\n@@ -4046,1 +4046,1 @@\n-  format %{ \"sve_tbl $dst, S, $src, $shuffle\\t# vector rearrange (S)\" %}\n+  format %{ \"sve_tbl $dst, S, $src, $shuffle\\t# vector rearrange (F)\" %}\n@@ -4060,1 +4060,1 @@\n-  format %{ \"sve_tbl $dst, D, $src, $shuffle\\t# vector rearrange (D)\" %}\n+  format %{ \"sve_tbl $dst, D, $src, $shuffle\\t# vector rearrange (L)\" %}\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -2348,1 +2348,1 @@\n-  format %{ \"sve_tbl $dst, $2, $src, $shuffle\\t# vector rearrange ($2)\" %}\n+  format %{ \"sve_tbl $dst, $2, $src, $shuffle\\t# vector rearrange ($1)\" %}\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}