// Seed: 3009553687
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    output tri1 id_8,
    input wand id_9
);
endmodule
macromodule module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7
);
  logic id_9;
  assign id_9 = {id_1, id_0, id_3 * (-1)};
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0
  );
endmodule : SymbolIdentifier
