// Seed: 3454052806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1
);
  tri id_3 = 1;
  id_4(
      .id_0(id_1), .id_1(id_3)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  supply0 id_2;
  wire id_3;
  wire id_4;
  tri0 id_5 = 1, id_6, id_7, id_8;
endmodule
