// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _pitchshifting_HH_
#define _pitchshifting_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic.h"
#include "IFFT.h"
#include "top_mul_38s_39ns_77_5.h"
#include "top_mul_32s_9ns_38_3.h"
#include "top_mul_32s_32s_38_6.h"
#include "top_mul_6ns_32s_38_3.h"
#include "top_mul_38s_6ns_44_3.h"
#include "pitchshifting_previousPhase_V.h"
#include "pitchshifting_phaseCumulative_V.h"
#include "pitchshifting_wn_V.h"
#include "pitchshifting_real_V.h"

namespace ap_rtl {

struct pitchshifting : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > amplitude_V_address0;
    sc_out< sc_logic > amplitude_V_ce0;
    sc_in< sc_lv<32> > amplitude_V_q0;
    sc_out< sc_lv<10> > angle_V_address0;
    sc_out< sc_logic > angle_V_ce0;
    sc_in< sc_lv<11> > angle_V_q0;
    sc_out< sc_lv<10> > output_array_V_address0;
    sc_out< sc_logic > output_array_V_ce0;
    sc_out< sc_logic > output_array_V_we0;
    sc_out< sc_lv<32> > output_array_V_d0;


    // Module declarations
    pitchshifting(sc_module_name name);
    SC_HAS_PROCESS(pitchshifting);

    ~pitchshifting();

    sc_trace_file* mVcdFile;

    pitchshifting_previousPhase_V* previousPhase_V_U;
    pitchshifting_phaseCumulative_V* phaseCumulative_V_U;
    pitchshifting_wn_V* wn_V_U;
    pitchshifting_real_V* real_V_U;
    pitchshifting_real_V* imag_V_U;
    cordic* grp_cordic_fu_290;
    IFFT* grp_IFFT_fu_295;
    top_mul_38s_39ns_77_5<36,5,38,39,77>* top_mul_38s_39ns_77_5_U36;
    top_mul_32s_9ns_38_3<37,3,32,9,38>* top_mul_32s_9ns_38_3_U37;
    top_mul_38s_39ns_77_5<38,5,38,39,77>* top_mul_38s_39ns_77_5_U38;
    top_mul_32s_9ns_38_3<39,3,32,9,38>* top_mul_32s_9ns_38_3_U39;
    top_mul_32s_32s_38_6<40,6,32,32,38>* top_mul_32s_32s_38_6_U40;
    top_mul_32s_32s_38_6<41,6,32,32,38>* top_mul_32s_32s_38_6_U41;
    top_mul_6ns_32s_38_3<42,3,6,32,38>* top_mul_6ns_32s_38_3_U42;
    top_mul_38s_6ns_44_3<43,3,38,6,44>* top_mul_38s_6ns_44_3_U43;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<10> > previousPhase_V_address0;
    sc_signal< sc_logic > previousPhase_V_ce0;
    sc_signal< sc_logic > previousPhase_V_we0;
    sc_signal< sc_lv<32> > previousPhase_V_d0;
    sc_signal< sc_lv<10> > phaseCumulative_V_address0;
    sc_signal< sc_logic > phaseCumulative_V_ce0;
    sc_signal< sc_lv<32> > phaseCumulative_V_q0;
    sc_signal< sc_lv<10> > phaseCumulative_V_address1;
    sc_signal< sc_logic > phaseCumulative_V_ce1;
    sc_signal< sc_logic > phaseCumulative_V_we1;
    sc_signal< sc_lv<32> > phaseCumulative_V_d1;
    sc_signal< sc_lv<10> > wn_V_address0;
    sc_signal< sc_logic > wn_V_ce0;
    sc_signal< sc_lv<6> > wn_V_q0;
    sc_signal< sc_lv<11> > i_6_reg_230;
    sc_signal< sc_lv<11> > j_reg_241;
    sc_signal< sc_lv<11> > m_reg_278;
    sc_signal< sc_lv<32> > reg_329;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it35;
    sc_signal< sc_lv<1> > exitcond6_reg_922;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it28;
    sc_signal< sc_lv<1> > tmp_i_reg_1008;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it28;
    sc_signal< sc_lv<1> > tmp_i_112_reg_1012;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it28;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1016;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it28;
    sc_signal< sc_lv<32> > grp_fu_317_p2;
    sc_signal< sc_lv<32> > reg_335;
    sc_signal< sc_lv<32> > grp_fu_323_p2;
    sc_signal< sc_lv<32> > reg_341;
    sc_signal< sc_lv<32> > reg_347;
    sc_signal< sc_lv<1> > exitcond7_fu_353_p2;
    sc_signal< sc_lv<1> > exitcond7_reg_850;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond7_reg_850_pp0_it10;
    sc_signal< sc_lv<11> > i_fu_359_p2;
    sc_signal< sc_lv<64> > OP2_V_fu_365_p1;
    sc_signal< sc_lv<64> > OP2_V_reg_859;
    sc_signal< sc_lv<10> > phaseCumulative_V_addr_1_reg_869;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it1;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it2;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it3;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it4;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it5;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it6;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it7;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it8;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it9;
    sc_signal< sc_lv<10> > ap_reg_ppstg_phaseCumulative_V_addr_1_reg_869_pp0_it10;
    sc_signal< sc_lv<38> > t_V_fu_376_p3;
    sc_signal< sc_lv<38> > t_V_reg_875;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it2;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it3;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it4;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it5;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it6;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it7;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it8;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it9;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_reg_875_pp0_it10;
    sc_signal< sc_lv<1> > tmp_125_reg_885;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_125_reg_885_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_125_reg_885_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_125_reg_885_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_125_reg_885_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_125_reg_885_pp0_it6;
    sc_signal< sc_lv<77> > grp_fu_388_p2;
    sc_signal< sc_lv<77> > mul_i_reg_891;
    sc_signal< sc_lv<31> > trunc_i_cast_fu_415_p1;
    sc_signal< sc_lv<31> > trunc_i_cast_reg_897;
    sc_signal< sc_lv<31> > neg_ti_i_fu_419_p2;
    sc_signal< sc_lv<31> > neg_ti_i_reg_902;
    sc_signal< sc_lv<32> > result_fu_476_p3;
    sc_signal< sc_lv<32> > result_reg_907;
    sc_signal< sc_lv<38> > grp_fu_493_p2;
    sc_signal< sc_lv<38> > rhs_V3_i56_cast_reg_917;
    sc_signal< sc_lv<1> > exitcond6_fu_514_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond6_reg_922_pp1_it34;
    sc_signal< sc_lv<11> > j_1_fu_520_p2;
    sc_signal< sc_lv<64> > tmp_4_fu_526_p1;
    sc_signal< sc_lv<64> > tmp_4_reg_931;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it24;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it25;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it26;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it27;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it28;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it29;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it30;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it31;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it32;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it33;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_931_pp1_it34;
    sc_signal< sc_lv<38> > t_V_63_fu_531_p3;
    sc_signal< sc_lv<38> > t_V_63_reg_943;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it2;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it3;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it4;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it5;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it6;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it7;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it8;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it9;
    sc_signal< sc_lv<38> > ap_reg_ppstg_t_V_63_reg_943_pp1_it10;
    sc_signal< sc_lv<1> > tmp_131_reg_953;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_131_reg_953_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_131_reg_953_pp1_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_131_reg_953_pp1_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_131_reg_953_pp1_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_131_reg_953_pp1_it6;
    sc_signal< sc_lv<77> > grp_fu_543_p2;
    sc_signal< sc_lv<77> > mul_i1_reg_959;
    sc_signal< sc_lv<31> > trunc_i1_cast_fu_570_p1;
    sc_signal< sc_lv<31> > trunc_i1_cast_reg_965;
    sc_signal< sc_lv<31> > neg_ti_i1_fu_574_p2;
    sc_signal< sc_lv<31> > neg_ti_i1_reg_970;
    sc_signal< sc_lv<32> > result_1_fu_631_p3;
    sc_signal< sc_lv<32> > result_1_reg_975;
    sc_signal< sc_lv<38> > grp_fu_648_p2;
    sc_signal< sc_lv<38> > rhs_V3_i83_cast_reg_985;
    sc_signal< sc_lv<32> > real_angle_V_reg_990;
    sc_signal< sc_lv<31> > agg_result_V_i86_cast1_reg_997;
    sc_signal< sc_lv<7> > agg_result_V_i86_cast_reg_1003;
    sc_signal< sc_lv<1> > tmp_i_fu_688_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_reg_1008_pp1_it29;
    sc_signal< sc_lv<1> > tmp_i_112_fu_693_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_i_112_reg_1012_pp1_it29;
    sc_signal< sc_lv<1> > tmp_61_i_fu_705_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_61_i_reg_1016_pp1_it29;
    sc_signal< sc_lv<38> > OP1_V_cast_fu_752_p1;
    sc_signal< sc_lv<1> > exitcond5_fu_798_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_1041;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1041_pp2_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1041_pp2_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1041_pp2_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1041_pp2_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1041_pp2_it5;
    sc_signal< sc_lv<11> > m_1_fu_804_p2;
    sc_signal< sc_lv<64> > tmp_fu_810_p1;
    sc_signal< sc_lv<64> > tmp_reg_1050;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_1050_pp2_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_1050_pp2_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_1050_pp2_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_1050_pp2_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_1050_pp2_it5;
    sc_signal< sc_lv<38> > grp_fu_824_p2;
    sc_signal< sc_lv<38> > r_V_reg_1075;
    sc_signal< sc_logic > grp_IFFT_fu_295_ap_done;
    sc_signal< sc_lv<10> > real_V_address0;
    sc_signal< sc_logic > real_V_ce0;
    sc_signal< sc_logic > real_V_we0;
    sc_signal< sc_lv<32> > real_V_d0;
    sc_signal< sc_lv<32> > real_V_q0;
    sc_signal< sc_lv<10> > real_V_address1;
    sc_signal< sc_logic > real_V_ce1;
    sc_signal< sc_lv<32> > real_V_q1;
    sc_signal< sc_lv<10> > imag_V_address0;
    sc_signal< sc_logic > imag_V_ce0;
    sc_signal< sc_logic > imag_V_we0;
    sc_signal< sc_lv<32> > imag_V_d0;
    sc_signal< sc_lv<32> > imag_V_q0;
    sc_signal< sc_lv<10> > imag_V_address1;
    sc_signal< sc_logic > imag_V_ce1;
    sc_signal< sc_lv<32> > imag_V_q1;
    sc_signal< sc_lv<32> > grp_cordic_fu_290_theta_V;
    sc_signal< sc_lv<32> > grp_cordic_fu_290_ap_return_0;
    sc_signal< sc_lv<32> > grp_cordic_fu_290_ap_return_1;
    sc_signal< sc_logic > grp_cordic_fu_290_ap_ce;
    sc_signal< sc_logic > grp_IFFT_fu_295_ap_start;
    sc_signal< sc_logic > grp_IFFT_fu_295_ap_idle;
    sc_signal< sc_logic > grp_IFFT_fu_295_ap_ready;
    sc_signal< sc_lv<10> > grp_IFFT_fu_295_xreal_V_address0;
    sc_signal< sc_logic > grp_IFFT_fu_295_xreal_V_ce0;
    sc_signal< sc_logic > grp_IFFT_fu_295_xreal_V_we0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_xreal_V_d0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_xreal_V_q0;
    sc_signal< sc_lv<10> > grp_IFFT_fu_295_xreal_V_address1;
    sc_signal< sc_logic > grp_IFFT_fu_295_xreal_V_ce1;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_xreal_V_q1;
    sc_signal< sc_lv<10> > grp_IFFT_fu_295_ximag_V_address0;
    sc_signal< sc_logic > grp_IFFT_fu_295_ximag_V_ce0;
    sc_signal< sc_logic > grp_IFFT_fu_295_ximag_V_we0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_ximag_V_d0;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_ximag_V_q0;
    sc_signal< sc_lv<10> > grp_IFFT_fu_295_ximag_V_address1;
    sc_signal< sc_logic > grp_IFFT_fu_295_ximag_V_ce1;
    sc_signal< sc_lv<32> > grp_IFFT_fu_295_ximag_V_q1;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_sin_value_V_reg_252pp1_it30;
    sc_signal< sc_lv<32> > sin_value_V_phi_fu_255_p8;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_sin_value_V_reg_252pp1_it29;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_cos_value_V_reg_265pp1_it30;
    sc_signal< sc_lv<32> > cos_value_V_phi_fu_268_p8;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_cos_value_V_reg_265pp1_it29;
    sc_signal< sc_lv<32> > this_addr_i12_0_0_i_fu_727_p1;
    sc_signal< sc_lv<32> > r_V_68_i_cast_fu_737_p1;
    sc_signal< sc_lv<32> > r_V_i_cast_fu_747_p1;
    sc_signal< sc_logic > grp_IFFT_fu_295_ap_start_ap_start_reg;
    sc_signal< sc_lv<38> > grp_fu_388_p0;
    sc_signal< sc_lv<39> > grp_fu_388_p1;
    sc_signal< sc_lv<77> > neg_mul_i_fu_394_p2;
    sc_signal< sc_lv<77> > sel_i_fu_399_p3;
    sc_signal< sc_lv<30> > tmp_126_fu_405_p4;
    sc_signal< sc_lv<31> > neg_ti_i_fu_419_p1;
    sc_signal< sc_lv<31> > tmp_i1_fu_425_p3;
    sc_signal< sc_lv<25> > tmp_127_fu_430_p4;
    sc_signal< sc_lv<32> > ret_V_1_i_fu_456_p0;
    sc_signal< sc_lv<32> > tmp_i1_108_fu_440_p1;
    sc_signal< sc_lv<6> > tmp_129_fu_452_p1;
    sc_signal< sc_lv<1> > tmp_1_i_fu_462_p2;
    sc_signal< sc_lv<32> > p_i_fu_468_p1;
    sc_signal< sc_lv<32> > ret_V_1_i_fu_456_p2;
    sc_signal< sc_lv<1> > tmp_128_fu_444_p3;
    sc_signal< sc_lv<32> > p_i_fu_468_p3;
    sc_signal< sc_lv<32> > result_fu_476_p2;
    sc_signal< sc_lv<32> > tmp_130_fu_484_p2;
    sc_signal< sc_lv<32> > grp_fu_493_p0;
    sc_signal< sc_lv<9> > grp_fu_493_p1;
    sc_signal< sc_lv<38> > r_V_146_fu_499_p2;
    sc_signal< sc_lv<38> > grp_fu_543_p0;
    sc_signal< sc_lv<39> > grp_fu_543_p1;
    sc_signal< sc_lv<77> > neg_mul_i1_fu_549_p2;
    sc_signal< sc_lv<77> > sel_i1_fu_554_p3;
    sc_signal< sc_lv<30> > tmp_132_fu_560_p4;
    sc_signal< sc_lv<31> > neg_ti_i1_fu_574_p1;
    sc_signal< sc_lv<31> > tmp_i2_fu_580_p3;
    sc_signal< sc_lv<25> > tmp_133_fu_585_p4;
    sc_signal< sc_lv<32> > ret_V_1_i1_fu_611_p0;
    sc_signal< sc_lv<32> > tmp_i2_111_fu_595_p1;
    sc_signal< sc_lv<6> > tmp_135_fu_607_p1;
    sc_signal< sc_lv<1> > tmp_1_i1_fu_617_p2;
    sc_signal< sc_lv<32> > p_i1_fu_623_p1;
    sc_signal< sc_lv<32> > ret_V_1_i1_fu_611_p2;
    sc_signal< sc_lv<1> > tmp_134_fu_599_p3;
    sc_signal< sc_lv<32> > p_i1_fu_623_p3;
    sc_signal< sc_lv<32> > result_1_fu_631_p2;
    sc_signal< sc_lv<32> > tmp_136_fu_639_p2;
    sc_signal< sc_lv<32> > grp_fu_648_p0;
    sc_signal< sc_lv<9> > grp_fu_648_p1;
    sc_signal< sc_lv<38> > r_V_147_fu_654_p2;
    sc_signal< sc_lv<37> > lhs_V_64_fu_698_p3;
    sc_signal< sc_lv<37> > r_V_148_fu_711_p2;
    sc_signal< sc_lv<31> > tmp_137_fu_717_p4;
    sc_signal< sc_lv<31> > r_V_68_i_fu_732_p2;
    sc_signal< sc_lv<7> > r_V_i_fu_742_p2;
    sc_signal< sc_lv<32> > grp_fu_760_p0;
    sc_signal< sc_lv<32> > grp_fu_760_p1;
    sc_signal< sc_lv<32> > grp_fu_770_p0;
    sc_signal< sc_lv<32> > grp_fu_770_p1;
    sc_signal< sc_lv<38> > grp_fu_760_p2;
    sc_signal< sc_lv<38> > grp_fu_770_p2;
    sc_signal< sc_lv<6> > grp_fu_824_p0;
    sc_signal< sc_lv<32> > grp_fu_824_p1;
    sc_signal< sc_lv<38> > grp_fu_833_p0;
    sc_signal< sc_lv<6> > grp_fu_833_p1;
    sc_signal< sc_lv<44> > grp_fu_833_p2;
    sc_signal< sc_logic > grp_fu_388_ce;
    sc_signal< sc_logic > grp_fu_493_ce;
    sc_signal< sc_logic > grp_fu_543_ce;
    sc_signal< sc_logic > grp_fu_648_ce;
    sc_signal< sc_logic > grp_fu_760_ce;
    sc_signal< sc_logic > grp_fu_770_ce;
    sc_signal< sc_logic > grp_fu_824_ce;
    sc_signal< sc_logic > grp_fu_833_ce;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<38> > grp_fu_824_p00;
    sc_signal< bool > ap_sig_bdd_176;
    sc_signal< bool > ap_sig_bdd_87;
    sc_signal< bool > ap_sig_bdd_1416;
    sc_signal< bool > ap_sig_bdd_1418;
    sc_signal< bool > ap_sig_bdd_1415;
    sc_signal< bool > ap_sig_bdd_1422;
    sc_signal< bool > ap_sig_bdd_1424;
    sc_signal< bool > ap_sig_bdd_1426;
    sc_signal< bool > ap_sig_bdd_468;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_pp1_stg0_fsm_2;
    static const sc_lv<3> ap_ST_st50_fsm_3;
    static const sc_lv<3> ap_ST_st51_fsm_4;
    static const sc_lv<3> ap_ST_pp2_stg0_fsm_5;
    static const sc_lv<3> ap_ST_st59_fsm_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<77> ap_const_lv77_51832F1FD8;
    static const sc_lv<77> ap_const_lv77_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<38> ap_const_lv38_192;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_C9;
    static const sc_lv<37> ap_const_lv37_4B60;
    static const sc_lv<37> ap_const_lv37_1FFFFFB4A0;
    static const sc_lv<31> ap_const_lv31_7FFFFF37;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<44> ap_const_lv44_2D;
    static const sc_lv<32> ap_const_lv32_2B;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_752_p1();
    void thread_OP2_V_fu_365_p1();
    void thread_amplitude_V_address0();
    void thread_amplitude_V_ce0();
    void thread_angle_V_address0();
    void thread_angle_V_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_cos_value_V_reg_265pp1_it29();
    void thread_ap_reg_phiprechg_sin_value_V_reg_252pp1_it29();
    void thread_ap_sig_bdd_1415();
    void thread_ap_sig_bdd_1416();
    void thread_ap_sig_bdd_1418();
    void thread_ap_sig_bdd_1422();
    void thread_ap_sig_bdd_1424();
    void thread_ap_sig_bdd_1426();
    void thread_ap_sig_bdd_176();
    void thread_ap_sig_bdd_468();
    void thread_ap_sig_bdd_87();
    void thread_cos_value_V_phi_fu_268_p8();
    void thread_exitcond5_fu_798_p2();
    void thread_exitcond6_fu_514_p2();
    void thread_exitcond7_fu_353_p2();
    void thread_grp_IFFT_fu_295_ap_start();
    void thread_grp_IFFT_fu_295_ximag_V_q0();
    void thread_grp_IFFT_fu_295_ximag_V_q1();
    void thread_grp_IFFT_fu_295_xreal_V_q0();
    void thread_grp_IFFT_fu_295_xreal_V_q1();
    void thread_grp_cordic_fu_290_ap_ce();
    void thread_grp_cordic_fu_290_theta_V();
    void thread_grp_fu_317_p2();
    void thread_grp_fu_323_p2();
    void thread_grp_fu_388_ce();
    void thread_grp_fu_388_p0();
    void thread_grp_fu_388_p1();
    void thread_grp_fu_493_ce();
    void thread_grp_fu_493_p0();
    void thread_grp_fu_493_p1();
    void thread_grp_fu_543_ce();
    void thread_grp_fu_543_p0();
    void thread_grp_fu_543_p1();
    void thread_grp_fu_648_ce();
    void thread_grp_fu_648_p0();
    void thread_grp_fu_648_p1();
    void thread_grp_fu_760_ce();
    void thread_grp_fu_760_p0();
    void thread_grp_fu_760_p1();
    void thread_grp_fu_770_ce();
    void thread_grp_fu_770_p0();
    void thread_grp_fu_770_p1();
    void thread_grp_fu_824_ce();
    void thread_grp_fu_824_p0();
    void thread_grp_fu_824_p00();
    void thread_grp_fu_824_p1();
    void thread_grp_fu_833_ce();
    void thread_grp_fu_833_p0();
    void thread_grp_fu_833_p1();
    void thread_i_fu_359_p2();
    void thread_imag_V_address0();
    void thread_imag_V_address1();
    void thread_imag_V_ce0();
    void thread_imag_V_ce1();
    void thread_imag_V_d0();
    void thread_imag_V_we0();
    void thread_j_1_fu_520_p2();
    void thread_lhs_V_64_fu_698_p3();
    void thread_m_1_fu_804_p2();
    void thread_neg_mul_i1_fu_549_p2();
    void thread_neg_mul_i_fu_394_p2();
    void thread_neg_ti_i1_fu_574_p1();
    void thread_neg_ti_i1_fu_574_p2();
    void thread_neg_ti_i_fu_419_p1();
    void thread_neg_ti_i_fu_419_p2();
    void thread_output_array_V_address0();
    void thread_output_array_V_ce0();
    void thread_output_array_V_d0();
    void thread_output_array_V_we0();
    void thread_p_i1_fu_623_p1();
    void thread_p_i1_fu_623_p3();
    void thread_p_i_fu_468_p1();
    void thread_p_i_fu_468_p3();
    void thread_phaseCumulative_V_address0();
    void thread_phaseCumulative_V_address1();
    void thread_phaseCumulative_V_ce0();
    void thread_phaseCumulative_V_ce1();
    void thread_phaseCumulative_V_d1();
    void thread_phaseCumulative_V_we1();
    void thread_previousPhase_V_address0();
    void thread_previousPhase_V_ce0();
    void thread_previousPhase_V_d0();
    void thread_previousPhase_V_we0();
    void thread_r_V_146_fu_499_p2();
    void thread_r_V_147_fu_654_p2();
    void thread_r_V_148_fu_711_p2();
    void thread_r_V_68_i_cast_fu_737_p1();
    void thread_r_V_68_i_fu_732_p2();
    void thread_r_V_i_cast_fu_747_p1();
    void thread_r_V_i_fu_742_p2();
    void thread_real_V_address0();
    void thread_real_V_address1();
    void thread_real_V_ce0();
    void thread_real_V_ce1();
    void thread_real_V_d0();
    void thread_real_V_we0();
    void thread_result_1_fu_631_p2();
    void thread_result_1_fu_631_p3();
    void thread_result_fu_476_p2();
    void thread_result_fu_476_p3();
    void thread_ret_V_1_i1_fu_611_p0();
    void thread_ret_V_1_i1_fu_611_p2();
    void thread_ret_V_1_i_fu_456_p0();
    void thread_ret_V_1_i_fu_456_p2();
    void thread_sel_i1_fu_554_p3();
    void thread_sel_i_fu_399_p3();
    void thread_sin_value_V_phi_fu_255_p8();
    void thread_t_V_63_fu_531_p3();
    void thread_t_V_fu_376_p3();
    void thread_this_addr_i12_0_0_i_fu_727_p1();
    void thread_tmp_126_fu_405_p4();
    void thread_tmp_127_fu_430_p4();
    void thread_tmp_128_fu_444_p3();
    void thread_tmp_129_fu_452_p1();
    void thread_tmp_130_fu_484_p2();
    void thread_tmp_132_fu_560_p4();
    void thread_tmp_133_fu_585_p4();
    void thread_tmp_134_fu_599_p3();
    void thread_tmp_135_fu_607_p1();
    void thread_tmp_136_fu_639_p2();
    void thread_tmp_137_fu_717_p4();
    void thread_tmp_1_i1_fu_617_p2();
    void thread_tmp_1_i_fu_462_p2();
    void thread_tmp_4_fu_526_p1();
    void thread_tmp_61_i_fu_705_p2();
    void thread_tmp_fu_810_p1();
    void thread_tmp_i1_108_fu_440_p1();
    void thread_tmp_i1_fu_425_p3();
    void thread_tmp_i2_111_fu_595_p1();
    void thread_tmp_i2_fu_580_p3();
    void thread_tmp_i_112_fu_693_p2();
    void thread_tmp_i_fu_688_p2();
    void thread_trunc_i1_cast_fu_570_p1();
    void thread_trunc_i_cast_fu_415_p1();
    void thread_wn_V_address0();
    void thread_wn_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
