DESIGN CODDE

`timescale 1ns/1ps
module mux2to1(input a,b,sel,output y);
assign y = sel ? b : a;
endmodule



TEST_BENCH_CODE


`timescale 1ns/1ps
module tb_mux2to1;
reg a,b,sel;
wire y;
mux2to1 uut(a,b,sel,y);
initial begin
$dumpfile("dump.vcd"); $dumpvars(0,tb_mux2to1);
a=0; b=0; sel=0; #10;
a=0; b=1; sel=0; #10;
a=1; b=0; sel=1; #10;
a=1; b=1; sel=1; #10;
$finish;
end
endmodule
