{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738002044997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002044998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 02:20:44 2025 " "Processing started: Tue Jan 28 02:20:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002044998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002044998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002044998 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002045285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738002045313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MATCH_COUNT match_count dop_detector.v(23) " "Verilog HDL Declaration information at dop_detector.v(23): object \"MATCH_COUNT\" differs only in case from object \"match_count\" in the same scope" {  } { { "dop_detector.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dop_detector.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738002052775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dop_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file dop_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_detector " "Found entity 1: dop_detector" {  } { { "dop_detector.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dop_detector.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file dsd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsd_master " "Found entity 1: dsd_master" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feedback_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file feedback_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 feedback_gen " "Found entity 1: feedback_gen" {  } { { "feedback_gen.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/feedback_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_if.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_if " "Found entity 1: i2c_if" {  } { { "i2c_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2c_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_extender " "Found entity 1: pulse_extender" {  } { { "pulse_extender.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/pulse_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circ_buf.v(51) " "Verilog HDL warning at circ_buf.v(51): extended using \"x\" or \"z\"" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738002052785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circ_buf.v(53) " "Verilog HDL warning at circ_buf.v(53): extended using \"x\" or \"z\"" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738002052786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file circ_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 circ_buf " "Found entity 1: circ_buf" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fx2_if.v(66) " "Verilog HDL warning at fx2_if.v(66): extended using \"x\" or \"z\"" {  } { { "fx2_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/fx2_if.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738002052788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx2_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fx2_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx2_if " "Found entity 1: fx2_if" {  } { { "fx2_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/fx2_if.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "i2s_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2s_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "pos_edge_det.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/pos_edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_edge_det " "Found entity 1: dual_edge_det" {  } { { "dual_edge_det.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dual_edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_if " "Found entity 1: audio_if" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738002052795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002052795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "word_size_bits_minus_one i2s_master.v(28) " "Verilog HDL Implicit Net warning at i2s_master.v(28): created implicit net for \"word_size_bits_minus_one\"" {  } { { "i2s_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2s_master.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738002052832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx2_if fx2_if:inst9 " "Elaborating entity \"fx2_if\" for hierarchy \"fx2_if:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 64 8 216 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_extender fx2_if:inst9\|pulse_extender:write_done_ext " "Elaborating entity \"pulse_extender\" for hierarchy \"fx2_if:inst9\|pulse_extender:write_done_ext\"" {  } { { "fx2_if.v" "write_done_ext" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/fx2_if.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_edge_det fx2_if:inst9\|dual_edge_det:write_req_det " "Elaborating entity \"dual_edge_det\" for hierarchy \"fx2_if:inst9\|dual_edge_det:write_req_det\"" {  } { { "fx2_if.v" "write_req_det" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/fx2_if.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst25 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst25\"" {  } { { "top.bdf" "inst25" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { -328 744 1040 -120 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_if i2c_if:inst24 " "Elaborating entity \"i2c_if\" for hierarchy \"i2c_if:inst24\"" {  } { { "top.bdf" "inst24" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { -312 216 480 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_if.v(60) " "Verilog HDL assignment warning at i2c_if.v(60): truncated value with size 32 to match size of target (3)" {  } { { "i2c_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2c_if.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052837 "|top|i2c_if:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_if.v(133) " "Verilog HDL assignment warning at i2c_if.v(133): truncated value with size 32 to match size of target (3)" {  } { { "i2c_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2c_if.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052837 "|top|i2c_if:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_if.v(149) " "Verilog HDL assignment warning at i2c_if.v(149): truncated value with size 32 to match size of target (3)" {  } { { "i2c_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2c_if.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052837 "|top|i2c_if:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det i2c_if:inst24\|pos_edge_det:scl_edge_det " "Elaborating entity \"pos_edge_det\" for hierarchy \"i2c_if:inst24\|pos_edge_det:scl_edge_det\"" {  } { { "i2c_if.v" "scl_edge_det" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2c_if.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback_gen feedback_gen:inst2 " "Elaborating entity \"feedback_gen\" for hierarchy \"feedback_gen:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 352 24 192 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_buf circ_buf:inst1 " "Elaborating entity \"circ_buf\" for hierarchy \"circ_buf:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 80 680 1040 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 circ_buf.v(44) " "Verilog HDL assignment warning at circ_buf.v(44): truncated value with size 32 to match size of target (16)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052841 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 circ_buf.v(51) " "Verilog HDL assignment warning at circ_buf.v(51): truncated value with size 32 to match size of target (16)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052841 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(52) " "Verilog HDL assignment warning at circ_buf.v(52): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052841 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(54) " "Verilog HDL assignment warning at circ_buf.v(54): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052841 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(55) " "Verilog HDL assignment warning at circ_buf.v(55): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052841 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(56) " "Verilog HDL assignment warning at circ_buf.v(56): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052842 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(57) " "Verilog HDL assignment warning at circ_buf.v(57): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052842 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(87) " "Verilog HDL assignment warning at circ_buf.v(87): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052842 "|top|circ_buf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 circ_buf.v(93) " "Verilog HDL assignment warning at circ_buf.v(93): truncated value with size 32 to match size of target (18)" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052842 "|top|circ_buf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_if audio_if:inst11 " "Elaborating entity \"audio_if\" for hierarchy \"audio_if:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 0 1544 1768 240 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 audio_if.v(34) " "Verilog HDL assignment warning at audio_if.v(34): truncated value with size 32 to match size of target (3)" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052843 "|top|audio_if:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider audio_if:inst11\|clk_divider:clk_div_inst " "Elaborating entity \"clk_divider\" for hierarchy \"audio_if:inst11\|clk_divider:clk_div_inst\"" {  } { { "audio_if.v" "clk_div_inst" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master audio_if:inst11\|i2s_master:i2s_master_inst " "Elaborating entity \"i2s_master\" for hierarchy \"audio_if:inst11\|i2s_master:i2s_master_inst\"" {  } { { "audio_if.v" "i2s_master_inst" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2s_master.v(28) " "Verilog HDL assignment warning at i2s_master.v(28): truncated value with size 32 to match size of target (1)" {  } { { "i2s_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2s_master.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052845 "|top|audio_if:inst11|i2s_master:i2s_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_master.v(61) " "Verilog HDL assignment warning at i2s_master.v(61): truncated value with size 32 to match size of target (5)" {  } { { "i2s_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2s_master.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052845 "|top|audio_if:inst11|i2s_master:i2s_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2s_master.v(69) " "Verilog HDL assignment warning at i2s_master.v(69): truncated value with size 32 to match size of target (5)" {  } { { "i2s_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/i2s_master.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052845 "|top|audio_if:inst11|i2s_master:i2s_master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsd_master audio_if:inst11\|dsd_master:dsd_master_inst " "Elaborating entity \"dsd_master\" for hierarchy \"audio_if:inst11\|dsd_master:dsd_master_inst\"" {  } { { "audio_if.v" "dsd_master_inst" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dsd_master.v(52) " "Verilog HDL assignment warning at dsd_master.v(52): truncated value with size 32 to match size of target (3)" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052847 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dsd_master.v(55) " "Verilog HDL Case Statement warning at dsd_master.v(55): incomplete case statement has no default case item" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738002052849 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsd_master.v(55) " "Verilog HDL Case Statement information at dsd_master.v(55): all case item expressions in this case statement are onehot" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1738002052849 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsd_master.v(106) " "Verilog HDL assignment warning at dsd_master.v(106): truncated value with size 32 to match size of target (5)" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052851 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsd_master.v(111) " "Verilog HDL assignment warning at dsd_master.v(111): truncated value with size 32 to match size of target (5)" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052851 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsd_master.v(117) " "Verilog HDL assignment warning at dsd_master.v(117): truncated value with size 32 to match size of target (5)" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052852 "|top|audio_if:inst11|dsd_master:dsd_master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_detector dop_detector:inst15 " "Elaborating entity \"dop_detector\" for hierarchy \"dop_detector:inst15\"" {  } { { "top.bdf" "inst15" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 224 312 512 368 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738002052875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dop_detector.v(112) " "Verilog HDL assignment warning at dop_detector.v(112): truncated value with size 32 to match size of target (5)" {  } { { "dop_detector.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dop_detector.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738002052876 "|top|dop_detector:inst15"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|dsd_master:dsd_master_inst\|data_req~0 " "Found clock multiplexer audio_if:inst11\|dsd_master:dsd_master_inst\|data_req~0" {  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|dsd_master:dsd_master_inst|data_req~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div\[0\] " "Found clock multiplexer audio_if:inst11\|sck_div\[0\]" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div~0 " "Found clock multiplexer audio_if:inst11\|sck_div~0" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div\[1\] " "Found clock multiplexer audio_if:inst11\|sck_div\[1\]" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div~1 " "Found clock multiplexer audio_if:inst11\|sck_div~1" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div\[2\] " "Found clock multiplexer audio_if:inst11\|sck_div\[2\]" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|sck_div~2 " "Found clock multiplexer audio_if:inst11\|sck_div~2" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|sck_div~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~0 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~0" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~1 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~1" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~2 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~2" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~3 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~3" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~4 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~4" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~5 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~5" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~6 " "Found clock multiplexer audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out~6" {  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738002052952 "|top|audio_if:inst11|clk_divider:clk_div_inst|clk1_out~6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1738002052952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led6 VCC " "Pin \"led6\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 424 1144 1320 440 "led6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002053465 "|top|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 200 1144 1320 216 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002053465 "|top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 216 1144 1320 232 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002053465 "|top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 232 1144 1320 248 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738002053465 "|top|sram_ce_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738002053465 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 24 -1 0 } } { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 23 -1 0 } } { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 88 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738002053474 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738002053619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "819 " "Implemented 819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738002053642 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738002053642 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1738002053642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738002053642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738002053642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/FPGA/fx2lp_uac2_epm1270/output_files/fx2lp_uac2_epm1270.map.smsg " "Generated suppressed messages file D:/Documents/FPGA/fx2lp_uac2_epm1270/output_files/fx2lp_uac2_epm1270.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002053689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002053710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 02:20:53 2025 " "Processing ended: Tue Jan 28 02:20:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002053710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002053710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002053710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738002053710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1738002055739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002055740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 02:20:54 2025 " "Processing started: Tue Jan 28 02:20:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002055740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1738002055740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1738002055740 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1738002055829 ""}
{ "Info" "0" "" "Project  = fx2lp_uac2_epm1270" {  } {  } 0 0 "Project  = fx2lp_uac2_epm1270" 0 0 "Fitter" 0 0 1738002055829 ""}
{ "Info" "0" "" "Revision = fx2lp_uac2_epm1270" {  } {  } 0 0 "Revision = fx2lp_uac2_epm1270" 0 0 "Fitter" 0 0 1738002055830 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1738002055873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1738002055879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fx2lp_uac2_epm1270 EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"fx2lp_uac2_epm1270\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738002055882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738002055918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738002055918 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1738002055949 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738002055953 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738002056035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738002056035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738002056035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738002056035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738002056035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738002056035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fx2lp_uac2_epm1270.sdc " "Synopsys Design Constraints File file not found: 'fx2lp_uac2_epm1270.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1738002056115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1738002056116 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1738002056130 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1738002056130 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 aud_ck_delay_in " "   1.000 aud_ck_delay_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " "   1.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " "   1.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 " "   1.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cy_ifclk " "   1.000     cy_ifclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738002056130 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1738002056130 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738002056148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738002056149 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1738002056156 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cy_ifclk Global clock " "Automatically promoted some destinations of signal \"cy_ifclk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|sram_we_n~0 " "Destination \"circ_buf:inst1\|sram_we_n~0\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 18 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056178 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|sram_oe_n~0 " "Destination \"circ_buf:inst1\|sram_oe_n~0\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056178 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|sram_a\[17\]~1 " "Destination \"circ_buf:inst1\|sram_a\[17\]~1\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056178 ""}  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 104 -272 -104 120 "cy_ifclk" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1738002056178 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "cy_ifclk " "Pin \"cy_ifclk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cy_ifclk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cy_ifclk" } } } } { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 104 -272 -104 120 "cy_ifclk" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/FPGA/fx2lp_uac2_epm1270/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1738002056178 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out Global clock " "Automatically promoted some destinations of signal \"audio_if:inst11\|clk_divider:clk_div_inst\|clk1_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "audio_if:inst11\|aud_sck~0 " "Destination \"audio_if:inst11\|aud_sck~0\" may be non-global or may not use global clock" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""}  } { { "clk_divider.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/clk_divider.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1738002056179 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "audio_if:inst11\|dsd_master:dsd_master_inst\|data_req Global clock " "Automatically promoted some destinations of signal \"audio_if:inst11\|dsd_master:dsd_master_inst\|data_req\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "audio_if:inst11\|data_req~0 " "Destination \"audio_if:inst11\|data_req~0\" may be non-global or may not use global clock" {  } { { "audio_if.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/audio_if.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""}  } { { "dsd_master.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/dsd_master.v" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1738002056179 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "circ_buf:inst1\|pos_edge_det:rd_req_det\|out Global clock " "Automatically promoted some destinations of signal \"circ_buf:inst1\|pos_edge_det:rd_req_det\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "data_ok " "Destination \"data_ok\" may be non-global or may not use global clock" {  } { { "top.bdf" "" { Schematic "D:/Documents/FPGA/fx2lp_uac2_epm1270/top.bdf" { { 312 1840 2016 328 "data_ok" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|do_read " "Destination \"circ_buf:inst1\|do_read\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 36 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|sram_oe_n~0 " "Destination \"circ_buf:inst1\|sram_oe_n~0\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "circ_buf:inst1\|ef_n~11 " "Destination \"circ_buf:inst1\|ef_n~11\" may be non-global or may not use global clock" {  } { { "circ_buf.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/circ_buf.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1738002056179 ""}  } { { "pos_edge_det.v" "" { Text "D:/Documents/FPGA/fx2lp_uac2_epm1270/pos_edge_det.v" 5 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1738002056179 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1738002056179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1738002056181 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1738002056261 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1738002056426 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1738002056427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1738002056427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738002056427 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1738002056468 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002056833 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002058020 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002058020 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002058700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002058702 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002058735 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002058735 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002059667 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002059667 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002060611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1738002060613 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1738002060641 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1738002060644 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738002060647 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1738002060651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738002060775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738002061188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738002061194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738002064847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738002064847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738002064956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/Documents/FPGA/fx2lp_uac2_epm1270/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738002065542 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738002065542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738002067574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.98 " "Total time spent on timing analysis during the Fitter is 2.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738002067591 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738002067599 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1738002067658 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1738002067659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/FPGA/fx2lp_uac2_epm1270/output_files/fx2lp_uac2_epm1270.fit.smsg " "Generated suppressed messages file D:/Documents/FPGA/fx2lp_uac2_epm1270/output_files/fx2lp_uac2_epm1270.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738002067857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5401 " "Peak virtual memory: 5401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002067895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 02:21:07 2025 " "Processing ended: Tue Jan 28 02:21:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002067895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002067895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002067895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738002067895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1738002069655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002069655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 02:21:08 2025 " "Processing started: Tue Jan 28 02:21:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002069655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1738002069655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1738002069655 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1738002069908 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1738002069913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002070345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 02:21:10 2025 " "Processing ended: Tue Jan 28 02:21:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002070345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002070345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002070345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1738002070345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1738002070929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1738002072245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002072245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 02:21:11 2025 " "Processing started: Tue Jan 28 02:21:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002072245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738002072245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270 " "Command: quartus_sta fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738002072245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738002072330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738002072467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002072501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002072501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738002072546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738002073173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fx2lp_uac2_epm1270.sdc " "Synopsys Design Constraints File file not found: 'fx2lp_uac2_epm1270.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1738002073242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073243 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cy_ifclk cy_ifclk " "create_clock -period 1.000 -name cy_ifclk cy_ifclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aud_ck_delay_in aud_ck_delay_in " "create_clock -period 1.000 -name aud_ck_delay_in aud_ck_delay_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " "create_clock -period 1.000 -name audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 " "create_clock -period 1.000 -name circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " "create_clock -period 1.000 -name audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738002073246 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738002073246 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738002073252 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738002073271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738002073288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.927 " "Worst-case setup slack is -16.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.927           -1350.287 cy_ifclk  " "  -16.927           -1350.287 cy_ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.893           -1561.861 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0  " "  -16.893           -1561.861 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.769            -951.433 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE  " "  -15.769            -951.433 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.230           -1292.898 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst  " "  -14.230           -1292.898 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.423           -1211.391 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst  " "  -13.423           -1211.391 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.005           -1169.173 aud_ck_delay_in  " "  -13.005           -1169.173 aud_ck_delay_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.795            -945.963 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst  " "  -10.795            -945.963 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.316            -897.584 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst  " "  -10.316            -897.584 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.800            -846.661 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst  " "   -9.800            -846.661 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419             -61.649 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0  " "   -4.419             -61.649 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.765 " "Worst-case hold slack is -16.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.765            -839.502 aud_ck_delay_in  " "  -16.765            -839.502 aud_ck_delay_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.726            -526.706 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst  " "  -13.726            -526.706 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.210            -475.111 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst  " "  -13.210            -475.111 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.731            -428.429 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst  " "  -12.731            -428.429 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.103            -172.178 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst  " "  -10.103            -172.178 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.296            -111.136 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst  " "   -9.296            -111.136 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.633             -42.174 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0  " "   -6.633             -42.174 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658            -288.125 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE  " "   -5.658            -288.125 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.235             -44.585 cy_ifclk  " "   -5.235             -44.585 cy_ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.913               0.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0  " "    3.913               0.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.230 " "Worst-case recovery slack is -10.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.230             -10.230 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst  " "  -10.230             -10.230 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.723            -492.381 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0  " "   -9.723            -492.381 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.599            -140.787 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst  " "   -8.599            -140.787 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.516              -8.516 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst  " "   -8.516              -8.516 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.484              -7.484 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst  " "   -7.484              -7.484 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.271            -220.966 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst  " "   -7.271            -220.966 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.044            -448.992 cy_ifclk  " "   -5.044            -448.992 cy_ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.964             -93.934 aud_ck_delay_in  " "   -3.964             -93.934 aud_ck_delay_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536            -152.213 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE  " "   -2.536            -152.213 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.242 " "Worst-case removal slack is -6.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.242            -557.146 aud_ck_delay_in  " "   -6.242            -557.146 aud_ck_delay_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203            -250.207 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst  " "   -3.203            -250.207 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.687            -198.091 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst  " "   -2.687            -198.091 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.208            -149.712 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst  " "   -2.208            -149.712 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst  " "    0.420               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst  " "    1.227               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.728               0.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE  " "    1.728               0.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.368               0.000 cy_ifclk  " "    3.368               0.000 cy_ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.890               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0  " "    3.890               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.010 " "Worst-case minimum pulse width slack is -6.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.010           -2388.796 aud_ck_delay_in  " "   -6.010           -2388.796 aud_ck_delay_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 cy_ifclk  " "   -2.289              -2.289 cy_ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[2\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[3\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[4\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[5\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|_\[6\].dff_inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0  " "    0.234               0.000 audio_if:inst11\|clk_divider:clk_div_inst\|dff_inst0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE  " "    0.234               0.000 audio_if:inst11\|dsd_master:dsd_master_inst\|state.STATE_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0  " "    0.234               0.000 circ_buf:inst1\|pos_edge_det:rd_req_det\|q0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738002073325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738002073325 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1738002073667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738002073703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738002073705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002073788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 02:21:13 2025 " "Processing ended: Tue Jan 28 02:21:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002073788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002073788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002073788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738002073788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1738002075665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738002075665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 02:21:14 2025 " "Processing started: Tue Jan 28 02:21:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738002075665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738002075665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fx2lp_uac2_epm1270 -c fx2lp_uac2_epm1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738002075666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fx2lp_uac2_epm1270.vo D:/Documents/FPGA/fx2lp_uac2_epm1270/simulation/modelsim/ simulation " "Generated file fx2lp_uac2_epm1270.vo in folder \"D:/Documents/FPGA/fx2lp_uac2_epm1270/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738002076226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738002076246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 02:21:16 2025 " "Processing ended: Tue Jan 28 02:21:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738002076246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738002076246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738002076246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738002076246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738002076872 ""}
