# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.543   */2.368         */0.395         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.543   */5.219         */0.395         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.529   */8.167         */0.410         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.529   */10.669        */0.410         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.565   */11.985        */0.375         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.564   */12.189        */0.376         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.564   */12.627        */0.376         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.532   */12.875        */0.408         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.565   */12.991        */0.375         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.565   */13.281        */0.375         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.565   */13.441        */0.375         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.552   */13.670        */0.388         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.564   */13.845        */0.376         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.542   */13.846        */0.398         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.542   */14.387        */0.398         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.539   */14.593        */0.401         ALU/\ALU_OUT_reg[5] /D    1
@(R)->ALU_CLK(R)	19.465   15.029/*        0.339/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.471   15.034/*        0.334/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.471   15.034/*        0.334/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.471   15.034/*        0.334/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.470   15.034/*        0.334/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.471   15.034/*        0.334/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.471   15.034/*        0.334/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.470   15.034/*        0.334/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.470   15.034/*        0.334/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.470   15.034/*        0.334/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.469   15.034/*        0.334/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.470   15.034/*        0.334/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.470   15.035/*        0.334/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.469   15.035/*        0.334/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.469   15.035/*        0.334/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.469   15.037/*        0.334/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.468   15.037/*        0.334/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.622   15.920/*        0.256/*         FIFO_TOP/wptr_full/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.607   16.088/*        0.284/*         DATA_SYNC/\sync_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.582   */16.147        */0.296         FIFO_TOP/fifomem/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.150        */0.295         FIFO_TOP/fifomem/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.152        */0.295         FIFO_TOP/fifomem/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.155        */0.295         FIFO_TOP/fifomem/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.158        */0.295         FIFO_TOP/fifomem/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.159        */0.295         FIFO_TOP/fifomem/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.582   */16.160        */0.293         FIFO_TOP/fifomem/\mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.162        */0.294         FIFO_TOP/fifomem/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.164        */0.293         FIFO_TOP/fifomem/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.165        */0.294         FIFO_TOP/fifomem/\mem_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.166        */0.292         FIFO_TOP/fifomem/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.584   */16.166        */0.298         FIFO_TOP/fifomem/\mem_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.167        */0.293         FIFO_TOP/fifomem/\mem_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.167        */0.292         FIFO_TOP/fifomem/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.168        */0.292         FIFO_TOP/fifomem/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.168        */0.292         FIFO_TOP/fifomem/\mem_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.172        */0.292         FIFO_TOP/fifomem/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.582   */16.174        */0.295         FIFO_TOP/fifomem/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.181        */0.295         FIFO_TOP/fifomem/\mem_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.182        */0.295         FIFO_TOP/fifomem/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.186        */0.294         FIFO_TOP/fifomem/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.191        */0.294         FIFO_TOP/fifomem/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.193        */0.292         FIFO_TOP/fifomem/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.584   */16.193        */0.293         FIFO_TOP/fifomem/\mem_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.193        */0.293         FIFO_TOP/fifomem/\mem_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.193        */0.294         FIFO_TOP/fifomem/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.193        */0.294         FIFO_TOP/fifomem/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.194        */0.294         FIFO_TOP/fifomem/\mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.196        */0.292         FIFO_TOP/fifomem/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.584   */16.196        */0.292         FIFO_TOP/fifomem/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.199        */0.293         FIFO_TOP/fifomem/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.202        */0.292         FIFO_TOP/fifomem/\mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.494   */16.224        */0.378         RegFile/\registers_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.585   */16.225        */0.301         FIFO_TOP/fifomem/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.499   */16.239        */0.373         RegFile/\registers_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.243        */0.296         FIFO_TOP/fifomem/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.244        */0.296         FIFO_TOP/fifomem/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.248        */0.296         FIFO_TOP/fifomem/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.249        */0.295         FIFO_TOP/fifomem/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.257        */0.293         FIFO_TOP/fifomem/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.260        */0.292         FIFO_TOP/fifomem/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.262        */0.293         FIFO_TOP/fifomem/\mem_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.554   */16.264        */0.368         RegFile/\registers_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.506   */16.264        */0.367         RegFile/\registers_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.506   */16.264        */0.368         RegFile/\registers_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.268        */0.368         RegFile/\registers_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.574   */16.269        */0.363         RegFile/\registers_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.585   */16.273        */0.364         RegFile/\registers_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.573   */16.273        */0.360         RegFile/\registers_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.575   */16.277        */0.359         RegFile/\registers_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.557   */16.277        */0.376         RegFile/\registers_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.567   */16.278        */0.366         RegFile/\registers_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.278        */0.363         RegFile/\registers_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.545   */16.279        */0.372         RegFile/\registers_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.279        */0.362         RegFile/\registers_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.280        */0.361         RegFile/\registers_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.586   */16.280        */0.294         FIFO_TOP/fifomem/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.280        */0.360         RegFile/\registers_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.280        */0.362         RegFile/\registers_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.282        */0.362         RegFile/\registers_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.557   16.282/*        0.318/*         FIFO_TOP/sync_r2w/\out_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.559   16.282/*        0.318/*         FIFO_TOP/wptr_full/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.560   16.282/*        0.318/*         FIFO_TOP/wptr_full/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.282        */0.362         RegFile/\registers_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.554   16.282/*        0.318/*         RegFile/\registers_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.560   16.283/*        0.318/*         FIFO_TOP/wptr_full/\wbin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.552   16.283/*        0.319/*         SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.560   16.283/*        0.318/*         FIFO_TOP/wptr_full/\wbin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.560   16.283/*        0.318/*         FIFO_TOP/wptr_full/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.554   16.283/*        0.318/*         RegFile/\registers_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.553   16.283/*        0.319/*         SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.283        */0.294         FIFO_TOP/fifomem/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.560   16.283/*        0.318/*         FIFO_TOP/wptr_full/\wbin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.555   16.283/*        0.318/*         RegFile/\registers_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.283        */0.362         RegFile/\registers_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.555   16.283/*        0.318/*         RegFile/\registers_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.560   16.283/*        0.318/*         FIFO_TOP/wptr_full/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.557   16.283/*        0.318/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.506   */16.283        */0.368         RegFile/\registers_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.577   */16.283        */0.362         RegFile/\registers_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.557   16.284/*        0.318/*         FIFO_TOP/sync_r2w/\out_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.551   16.284/*        0.319/*         SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.561   16.284/*        0.318/*         FIFO_TOP/wptr_full/\wbin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   */16.284        */0.360         RegFile/\registers_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.284        */0.362         RegFile/\registers_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.560   16.285/*        0.318/*         FIFO_TOP/wptr_full/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.285        */0.361         RegFile/\registers_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.553   16.285/*        0.318/*         SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.557   16.285/*        0.318/*         FIFO_TOP/sync_r2w/\out_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.285        */0.362         RegFile/\registers_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.558   16.285/*        0.318/*         FIFO_TOP/sync_r2w/\out_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.286        */0.360         RegFile/\registers_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.508   */16.286        */0.366         RegFile/\registers_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.555   16.286/*        0.318/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.556   16.286/*        0.318/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.552   16.286/*        0.319/*         SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.286        */0.363         RegFile/\registers_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.556   16.286/*        0.318/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.287        */0.366         RegFile/\registers_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.586   */16.287        */0.358         RegFile/\registers_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.287        */0.294         FIFO_TOP/fifomem/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.553   16.287/*        0.318/*         RegFile/\registers_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.287        */0.294         FIFO_TOP/fifomem/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.288        */0.366         RegFile/\registers_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.508   */16.288        */0.367         RegFile/\registers_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.553   16.288/*        0.319/*         SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.580   */16.288        */0.358         RegFile/\registers_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.288        */0.293         FIFO_TOP/fifomem/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.288        */0.293         FIFO_TOP/fifomem/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.506   */16.289        */0.367         RegFile/\registers_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.559   */16.289        */0.362         RegFile/\registers_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.505   */16.289        */0.367         RegFile/\registers_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.508   */16.289        */0.364         RegFile/\registers_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.290        */0.367         RegFile/\registers_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.559   */16.292        */0.362         RegFile/\registers_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.292        */0.361         RegFile/\registers_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.293        */0.361         RegFile/\registers_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.552   16.293/*        0.319/*         SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.293        */0.362         RegFile/\registers_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.294        */0.359         RegFile/\registers_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.572   */16.294        */0.361         RegFile/\registers_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.573   */16.294        */0.360         RegFile/\registers_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.295        */0.291         FIFO_TOP/fifomem/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.568   */16.296        */0.365         RegFile/\registers_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.296        */0.286         FIFO_TOP/fifomem/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.509   */16.297        */0.362         RegFile/\registers_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.568   */16.297        */0.358         RegFile/\registers_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.562   */16.298        */0.371         RegFile/\registers_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.574   */16.298        */0.359         RegFile/\registers_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.299        */0.359         RegFile/\registers_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.299        */0.359         RegFile/\registers_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.569   */16.299        */0.359         RegFile/\registers_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.299        */0.356         RegFile/\registers_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.300        */0.361         RegFile/\registers_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.300        */0.359         RegFile/\registers_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.546   */16.302        */0.358         RegFile/\registers_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.582   */16.302        */0.357         RegFile/\registers_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.303        */0.357         RegFile/\registers_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.573   */16.303        */0.359         RegFile/\registers_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.586   */16.303        */0.362         RegFile/\registers_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.303        */0.358         RegFile/\registers_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.304        */0.361         RegFile/\registers_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.559   */16.304        */0.362         RegFile/\registers_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.304        */0.358         RegFile/\registers_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.305        */0.294         FIFO_TOP/fifomem/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.585   */16.307        */0.363         RegFile/\registers_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.563   */16.307        */0.358         RegFile/\registers_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.308        */0.359         RegFile/\registers_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.578   */16.308        */0.292         FIFO_TOP/fifomem/\mem_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.309        */0.360         RegFile/\registers_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.587   */16.309        */0.293         FIFO_TOP/fifomem/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   */16.309        */0.361         RegFile/\registers_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.563   */16.310        */0.359         RegFile/\registers_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.314        */0.359         RegFile/\registers_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.314        */0.293         FIFO_TOP/fifomem/\mem_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.315        */0.292         FIFO_TOP/fifomem/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.316        */0.292         FIFO_TOP/fifomem/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.574   */16.317        */0.359         RegFile/\registers_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.318        */0.359         RegFile/\registers_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.318        */0.292         FIFO_TOP/fifomem/\mem_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.319        */0.358         RegFile/\registers_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.319        */0.291         FIFO_TOP/fifomem/\mem_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.320        */0.291         FIFO_TOP/fifomem/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.321        */0.359         RegFile/\registers_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.321        */0.291         FIFO_TOP/fifomem/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.323        */0.290         FIFO_TOP/fifomem/\mem_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.327        */0.364         RegFile/\registers_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.589   */16.330        */0.361         RegFile/\registers_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.331        */0.288         FIFO_TOP/fifomem/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.597   */16.333        */0.289         FIFO_TOP/fifomem/\mem_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.333        */0.288         FIFO_TOP/fifomem/\mem_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.333        */0.363         RegFile/\registers_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.588   16.333/*        0.314/*         RegFile/\registers_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.334        */0.364         RegFile/\registers_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.334        */0.287         FIFO_TOP/fifomem/\mem_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   16.336/*        0.314/*         RegFile/\registers_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.337        */0.287         FIFO_TOP/fifomem/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   16.339/*        0.313/*         RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.594   16.340/*        0.313/*         RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.594   16.340/*        0.313/*         RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.342        */0.364         RegFile/\registers_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   16.342/*        0.313/*         RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.597   16.343/*        0.313/*         RegFile/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.344        */0.361         RegFile/\registers_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.344        */0.358         RegFile/\registers_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.344        */0.359         RegFile/\registers_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.345        */0.364         RegFile/\registers_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.346        */0.360         RegFile/\registers_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.346        */0.358         RegFile/\registers_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.348        */0.365         RegFile/\registers_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   */16.348        */0.359         RegFile/\registers_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.349        */0.361         RegFile/\registers_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.350        */0.360         RegFile/\registers_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.350        */0.363         RegFile/\registers_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.351        */0.361         RegFile/\registers_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.590   */16.351        */0.360         RegFile/\registers_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.597   */16.352        */0.360         RegFile/\registers_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.355        */0.360         RegFile/\registers_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.355        */0.357         RegFile/\registers_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.355        */0.361         RegFile/\registers_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.356        */0.362         RegFile/\registers_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.356        */0.360         RegFile/\registers_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.358        */0.359         RegFile/\registers_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.359        */0.357         RegFile/\registers_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.359        */0.364         RegFile/\registers_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.518   */16.360        */0.360         FIFO_TOP/wptr_full/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.361        */0.358         RegFile/\registers_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.362        */0.359         RegFile/\registers_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.364        */0.360         RegFile/\registers_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.364        */0.360         RegFile/\registers_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   */16.369        */0.360         RegFile/\registers_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.369        */0.360         RegFile/\registers_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.376        */0.359         RegFile/\registers_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.599   */16.377        */0.357         RegFile/\registers_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.593   */16.377        */0.361         RegFile/\registers_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.377        */0.360         RegFile/\registers_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.596   */16.378        */0.359         RegFile/\registers_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.646   16.380/*        0.311/*         RegFile/\registers_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.597   */16.380        */0.358         RegFile/\registers_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   */16.381        */0.359         RegFile/\registers_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.594   */16.381        */0.361         RegFile/\registers_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.598   */16.382        */0.358         RegFile/\registers_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.598   */16.382        */0.358         RegFile/\registers_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.601   */16.384        */0.356         RegFile/\registers_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.599   */16.386        */0.357         RegFile/\registers_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.601   */16.387        */0.356         RegFile/\registers_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.597   */16.388        */0.357         RegFile/\registers_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.600   */16.389        */0.357         RegFile/\registers_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.597   */16.389        */0.356         RegFile/\registers_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.646   16.389/*        0.311/*         RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.601   */16.390        */0.356         RegFile/\registers_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.645   16.390/*        0.311/*         RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.645   16.390/*        0.311/*         RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.646   16.392/*        0.311/*         RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.646   16.393/*        0.311/*         RegFile/\registers_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.646   16.395/*        0.311/*         RegFile/\registers_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.645   16.401/*        0.311/*         RegFile/\registers_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.645   16.404/*        0.311/*         RegFile/\registers_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.519   */16.447        */0.357         FIFO_TOP/wptr_full/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.522   */16.512        */0.356         FIFO_TOP/wptr_full/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.553   */16.607        */0.354         RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.897   16.632/*        -0.027/*        SYS_CTRL/\Address_reg[2] /SN    1
REF_CLK(R)->REF_CLK(R)	20.554   */16.652        */0.353         RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.608   */16.685        */0.349         RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.505   */16.692        */0.373         FIFO_TOP/wptr_full/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.505   */16.692        */0.373         FIFO_TOP/wptr_full/\wbin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.952   16.698/*        -0.035/*        RegFile/\registers_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.511   */16.707        */0.367         FIFO_TOP/wptr_full/\wbin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.557   */16.716        */0.353         RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.607   */16.727        */0.349         RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.555   */16.727        */0.352         RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.604   */16.755        */0.352         RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.512   */16.757        */0.366         FIFO_TOP/wptr_full/\wbin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.607   */16.769        */0.350         RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.553   */16.908        */0.357         RegFile/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.520   */16.946        */0.359         FIFO_TOP/wptr_full/\wbin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.549   17.153/*        0.324/*         RegFile/\registers_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   17.153/*        0.324/*         RegFile/\registers_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   17.153/*        0.324/*         RegFile/\registers_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   17.153/*        0.324/*         RegFile/\registers_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   17.153/*        0.324/*         RegFile/\registers_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   17.154/*        0.324/*         RegFile/\registers_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   17.154/*        0.324/*         RegFile/\registers_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   17.154/*        0.324/*         RegFile/\registers_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.551   17.155/*        0.324/*         RegFile/\registers_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.497   */17.183        */0.372         SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.634   17.238/*        0.317/*         RegFile/\registers_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.238/*        0.317/*         RegFile/\registers_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.240/*        0.317/*         RegFile/\registers_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.240/*        0.317/*         RegFile/\registers_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.240/*        0.317/*         RegFile/\registers_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.240/*        0.317/*         RegFile/\registers_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.241/*        0.317/*         RegFile/\registers_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.241/*        0.317/*         RegFile/\registers_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.241/*        0.317/*         RegFile/\registers_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.241/*        0.317/*         RegFile/\registers_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.241/*        0.317/*         RegFile/\registers_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.241/*        0.317/*         RegFile/\registers_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.242/*        0.317/*         RegFile/\registers_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.242/*        0.317/*         RegFile/\registers_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.636   17.242/*        0.317/*         RegFile/\registers_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.243/*        0.317/*         RegFile/\registers_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.244/*        0.317/*         RegFile/\registers_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.244/*        0.317/*         RegFile/\registers_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.244/*        0.317/*         RegFile/\registers_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.245/*        0.317/*         RegFile/\registers_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.246/*        0.317/*         RegFile/\registers_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.246/*        0.317/*         RegFile/\registers_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.247/*        0.317/*         RegFile/\registers_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.247/*        0.317/*         RegFile/\registers_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.247/*        0.317/*         RegFile/\registers_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.248/*        0.317/*         RegFile/\registers_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.248/*        0.317/*         RegFile/\registers_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.248/*        0.317/*         RegFile/\registers_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.250/*        0.316/*         RegFile/\registers_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.250/*        0.316/*         RegFile/\registers_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.251/*        0.316/*         RegFile/\registers_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.251/*        0.316/*         RegFile/\registers_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.251/*        0.316/*         RegFile/\registers_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.252/*        0.316/*         RegFile/\registers_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.638   17.254/*        0.316/*         RegFile/\registers_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.623   17.257/*        0.316/*         RegFile/\registers_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.258/*        0.316/*         RegFile/\registers_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.259/*        0.316/*         RegFile/\registers_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.264/*        0.316/*         RegFile/\registers_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.265/*        0.316/*         RegFile/\registers_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.265/*        0.316/*         RegFile/\registers_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.266/*        0.316/*         RegFile/\registers_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.266/*        0.316/*         RegFile/\registers_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.632   17.266/*        0.316/*         RegFile/\registers_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.632   17.267/*        0.316/*         RegFile/\registers_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.639   17.267/*        0.316/*         RegFile/\registers_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.268/*        0.316/*         RegFile/\registers_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.633   17.268/*        0.316/*         RegFile/\registers_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.269/*        0.316/*         RegFile/\registers_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.269/*        0.316/*         RegFile/\registers_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.272/*        0.316/*         RegFile/\registers_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.637   17.272/*        0.316/*         RegFile/\registers_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.273/*        0.316/*         RegFile/\registers_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.634   17.280/*        0.316/*         RegFile/\registers_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.282/*        0.316/*         RegFile/\registers_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.287/*        0.316/*         RegFile/\registers_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.290/*        0.316/*         RegFile/\registers_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.291/*        0.316/*         RegFile/\registers_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.635   17.293/*        0.316/*         RegFile/\registers_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.633   17.294/*        0.316/*         RegFile/\registers_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.643   17.394/*        0.228/*         SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.649   17.424/*        0.222/*         SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.609   17.484/*        0.087/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.494   */17.525        */0.376         SYS_CTRL/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.509   */17.542        */0.362         SYS_CTRL/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.510   */17.546        */0.361         SYS_CTRL/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.636   17.549/*        0.235/*         SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.512   */17.559        */0.358         SYS_CTRL/\Address_reg[3] /D    1
@(R)->REF_CLK(R)	20.690   17.746/*        0.259/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.696   17.752/*        0.255/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.623   18.022/*        0.316/*         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.550   18.026/*        0.326/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.026/*        0.326/*         DATA_SYNC/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.026/*        0.326/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.026/*        0.326/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.553   18.029/*        0.325/*         DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.555   18.031/*        0.325/*         DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.561   18.038/*        0.324/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.564   18.041/*        0.324/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.568   18.045/*        0.323/*         DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.568   18.046/*        0.323/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.571   18.050/*        0.323/*         RegFile/\registers_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.053/*        0.323/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.053/*        0.323/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.575   18.054/*        0.323/*         RegFile/\registers_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.573   18.056/*        0.323/*         RegFile/\registers_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.056/*        0.323/*         RegFile/\registers_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.057/*        0.323/*         RegFile/\registers_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.058/*        0.323/*         RegFile/\registers_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.058/*        0.323/*         RegFile/\registers_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.058/*        0.323/*         RegFile/\registers_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.064/*        0.322/*         RegFile/\registers_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.064/*        0.322/*         RegFile/\registers_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.065/*        0.322/*         RegFile/\registers_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.065/*        0.322/*         RegFile/\registers_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.600   18.083/*        0.321/*         RegFile/\registers_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.600   18.083/*        0.321/*         RegFile/\registers_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.600   18.084/*        0.321/*         RegFile/\registers_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.601   18.087/*        0.321/*         RegFile/\registers_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.601   18.087/*        0.321/*         RegFile/\registers_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.601   18.090/*        0.320/*         RegFile/\registers_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.606   18.092/*        0.320/*         RegFile/\registers_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.100/*        0.320/*         RegFile/\registers_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.106/*        0.320/*         RegFile/\registers_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.108/*        0.320/*         RegFile/\registers_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.109/*        0.320/*         RegFile/\registers_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.608   18.110/*        0.320/*         RegFile/\registers_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.110/*        0.320/*         RegFile/\registers_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.114/*        0.320/*         RegFile/\registers_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.115/*        0.319/*         RegFile/\registers_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.613   18.117/*        0.319/*         RegFile/\registers_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.615   18.122/*        0.319/*         RegFile/\registers_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.618   18.130/*        0.319/*         RegFile/\registers_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.619   18.131/*        0.319/*         RegFile/\registers_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.621   18.138/*        0.319/*         RegFile/\registers_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.626   18.143/*        0.318/*         RegFile/\registers_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.518   */18.146        */0.357         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.629   18.148/*        0.318/*         RegFile/\registers_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.630   18.148/*        0.318/*         RegFile/\registers_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.628   18.149/*        0.318/*         RegFile/\registers_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.519   */18.151        */0.356         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.630   18.156/*        0.318/*         RegFile/\registers_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.630   18.159/*        0.318/*         RegFile/\registers_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.520   */18.161        */0.355         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.630   18.163/*        0.318/*         RegFile/\registers_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.543   */18.165        */0.356         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.630   18.167/*        0.318/*         RegFile/\registers_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.631   18.167/*        0.318/*         RegFile/\registers_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.631   18.167/*        0.318/*         RegFile/\registers_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.631   18.167/*        0.318/*         RegFile/\registers_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.631   18.168/*        0.318/*         RegFile/\registers_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.532   */18.171        */0.354         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */18.172        */0.354         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */18.176        */0.353         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.546   */18.186        */0.352         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.958   18.444/*        -0.025/*        RegFile/\registers_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.958   18.450/*        -0.025/*        RegFile/\registers_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.513   */18.512        */0.362         DATA_SYNC/enable_pulse_d_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.313   */18.755        */0.491         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.319   */18.771        */0.485         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.320   */18.775        */0.485         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.318   */18.775        */0.484         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.320   */18.777        */0.484         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.320   */18.777        */0.484         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.321   */18.780        */0.484         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.322   */18.787        */0.483         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.322   */18.795        */0.481         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.798        */0.480         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.798        */0.477         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.799        */0.480         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.801        */0.480         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.802        */0.480         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.804        */0.479         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.807        */0.479         ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.517   */18.876        */0.361         DATA_SYNC/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.524   */18.940        */0.351         FIFO_TOP/sync_r2w/\out_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */18.942        */0.348         DATA_SYNC/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.524   */18.943        */0.351         FIFO_TOP/sync_r2w/\out_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.524   */18.947        */0.351         FIFO_TOP/sync_r2w/\out_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.525   */18.947        */0.351         FIFO_TOP/sync_r2w/\out_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.605   */18.948        */0.344         RST_SYNC_1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */80.630        */0.511         FIFO_TOP/fifomem/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */80.774        */0.455         RegFile/\registers_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */80.794        */0.453         RegFile/\registers_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.857   */94.480        */0.345         RX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.854   */94.589        */0.348         TX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  94.696/*        0.320/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  94.757/*        0.287/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  94.863/*        0.322/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  95.029/*        0.307/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */95.220        */0.409         RX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */95.223        */0.408         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */95.226        */0.402         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */95.227        */0.407         RX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */95.228        */0.402         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */95.228        */0.407         RX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.231        */0.407         RX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */95.232        */0.401         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.232        */0.407         RX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.233        */0.407         RX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.234        */0.406         RX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.816  */95.241        */0.403         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */95.282        */0.417         TX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */95.304        */0.413         TX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */95.327        */0.409         TX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */95.338        */0.408         TX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.344        */0.407         TX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.344        */0.407         TX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */95.347        */0.407         TX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.792  */95.547        */0.427         UART_RX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */95.578        */0.435         RX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */95.593        */0.423         UART_RX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  95.650/*        0.274/*         UART_RX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  95.655/*        0.290/*         UART_RX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */95.699        */0.399         UART_RX_TOP/S2/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */95.706        */0.396         UART_RX_TOP/P1/PARITY_ERROR_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */95.720        */0.434         TX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */95.736        */0.407         UART_RX_TOP/D2/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  95.966/*        0.303/*         UART_RX_TOP/D2/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  95.973/*        0.301/*         UART_RX_TOP/D2/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  95.979/*        0.300/*         UART_RX_TOP/D2/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  95.982/*        0.299/*         UART_RX_TOP/D2/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  95.986/*        0.298/*         UART_RX_TOP/D2/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  95.988/*        0.298/*         UART_RX_TOP/D2/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */96.136        */0.414         UART_RX_TOP/D2/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */96.328        */0.393         UART_RX_TOP/S1/start_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */97.135        */0.396         UART_TX_TOP/\DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */97.141        */0.395         UART_TX_TOP/\DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.148        */0.394         UART_TX_TOP/\DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.150        */0.394         UART_TX_TOP/\DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.151        */0.393         UART_TX_TOP/\DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.154        */0.393         UART_TX_TOP/\DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.158        */0.392         UART_TX_TOP/\DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.160        */0.392         UART_TX_TOP/\DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  97.186/*        0.326/*         FIFO_TOP/rptr_empty/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.342        */0.395         UART_TX_TOP/S1/S_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */97.351        */0.396         UART_TX_TOP/S1/\temp_registers_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */97.356        */0.395         UART_TX_TOP/S1/\temp_registers_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.356        */0.395         UART_TX_TOP/S1/\temp_registers_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.362        */0.394         UART_TX_TOP/S1/\temp_registers_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.364        */0.394         UART_TX_TOP/S1/\temp_registers_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.366        */0.393         UART_TX_TOP/S1/\temp_registers_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */97.369        */0.393         UART_TX_TOP/S1/\temp_registers_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */97.373        */0.392         UART_TX_TOP/S1/\temp_registers_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.897   97.397/*        0.305/*         TX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.897   97.397/*        0.305/*         RX_CLK_DIV/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  97.431/*        0.321/*         UART_RX_TOP/D1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.989  97.501/*        0.285/*         UART_TX_TOP/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  97.503/*        0.299/*         UART_RX_TOP/D1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  97.508/*        0.301/*         UART_RX_TOP/D1/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.910  97.522/*        0.363/*         UART_TX_TOP/\DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.523/*        0.363/*         UART_TX_TOP/\DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.523/*        0.363/*         UART_TX_TOP/\DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.523/*        0.363/*         UART_TX_TOP/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.523/*        0.363/*         UART_TX_TOP/\DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.523/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.523/*        0.363/*         UART_TX_TOP/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.524/*        0.363/*         UART_TX_TOP/\DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.524/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.524/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.913  97.525/*        0.363/*         UART_TX_TOP/F1/\current_state_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.525/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.913  97.525/*        0.363/*         UART_TX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.913  97.525/*        0.363/*         UART_TX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.912  97.525/*        0.363/*         UART_TX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.913  97.525/*        0.363/*         UART_TX_TOP/P1/PARITY_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	100.913  97.526/*        0.363/*         UART_TX_TOP/S1/DONE_reg/RN    1
@(R)->SCAN_CLK(R)	100.913  97.526/*        0.363/*         UART_TX_TOP/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.526/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.912  97.526/*        0.363/*         UART_TX_TOP/S1/S_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	100.910  97.527/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.912  97.527/*        0.363/*         UART_TX_TOP/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.529/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.530/*        0.363/*         UART_TX_TOP/flag_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.961  97.530/*        0.313/*         UART_TX_TOP/S1/\count_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.910  97.531/*        0.363/*         UART_TX_TOP/S1/\temp_registers_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.907  97.531/*        0.363/*         UART_TX_TOP/\DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.536/*        0.363/*         UART_TX_TOP/\DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.908  97.537/*        0.363/*         UART_TX_TOP/\DATA_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  97.544/*        0.311/*         UART_TX_TOP/S1/\count_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.902  97.547/*        0.363/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.548/*        0.363/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.548/*        0.363/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.553/*        0.363/*         FIFO_TOP/sync_w2r/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.554/*        0.363/*         FIFO_TOP/sync_w2r/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.902  97.555/*        0.363/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */97.642        */0.395         FIFO_TOP/rptr_empty/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.987  97.675/*        0.288/*         UART_TX_TOP/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.007  97.703/*        0.269/*         UART_TX_TOP/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  97.715/*        0.257/*         UART_TX_TOP/S1/DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */97.723        */0.400         FIFO_TOP/rptr_empty/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.002  97.734/*        0.273/*         UART_TX_TOP/P1/PARITY_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.737   */97.738        */0.465         TX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.738   */97.741        */0.464         RX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */97.800        */0.397         FIFO_TOP/rptr_empty/\rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	101.235  97.848/*        0.040/*         UART_TX_TOP/F1/\current_state_reg[0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */97.876        */0.403         PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */97.960        */0.410         FIFO_TOP/rptr_empty/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */97.961        */0.410         FIFO_TOP/rptr_empty/\rbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */98.011        */0.404         FIFO_TOP/rptr_empty/\rbin_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.023        */0.415         UART_TX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.032        */0.412         FIFO_TOP/rptr_empty/\rbin_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */98.261        */0.392         FIFO_TOP/rptr_empty/\rbin_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.859  98.300/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.301/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.302/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.860  98.303/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.304/*        0.362/*         UART_RX_TOP/S2/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.859  98.304/*        0.362/*         UART_RX_TOP/P1/PARITY_ERROR_reg/RN    1
@(R)->SCAN_CLK(R)	100.859  98.304/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.304/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.305/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.306/*        0.362/*         UART_RX_TOP/D2/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.306/*        0.362/*         UART_RX_TOP/S1/start_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.858  98.309/*        0.362/*         UART_RX_TOP/D1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.857  98.310/*        0.361/*         UART_RX_TOP/D1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.857  98.313/*        0.361/*         UART_RX_TOP/D1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.316/*        0.361/*         UART_RX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.316/*        0.361/*         UART_RX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.316/*        0.361/*         UART_RX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.317/*        0.361/*         UART_RX_TOP/F1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.857  98.317/*        0.361/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.317/*        0.361/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.317/*        0.361/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.323/*        0.360/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.323/*        0.360/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.329/*        0.360/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.329/*        0.360/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.332/*        0.360/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.860  98.335/*        0.360/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.910  98.343/*        0.354/*         PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.911  98.343/*        0.354/*         PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.911  98.344/*        0.354/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.910  98.345/*        0.354/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.910  98.346/*        0.354/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  98.355/*        0.254/*         UART_TX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.363        */0.385         UART_TX_TOP/F1/\current_state_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.004  98.394/*        0.272/*         UART_TX_TOP/F1/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.943  98.424/*        0.365/*         RX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.428/*        0.365/*         RX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.430/*        0.365/*         RX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.434/*        0.365/*         RX_CLK_DIV/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.435        */0.549         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.987  98.435/*        0.289/*         UART_TX_TOP/F1/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.943  98.436/*        0.364/*         RX_CLK_DIV/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.441/*        0.364/*         RX_CLK_DIV/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.443/*        0.364/*         TX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.443/*        0.364/*         TX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.444/*        0.364/*         RX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.445/*        0.364/*         TX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.450/*        0.364/*         TX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.452/*        0.364/*         TX_CLK_DIV/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.460/*        0.364/*         TX_CLK_DIV/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.943  98.462/*        0.364/*         TX_CLK_DIV/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.489        */0.532         SYS_CTRL/\Address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.524        */0.523         RegFile/\registers_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.541        */0.517         RegFile/\registers_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.543        */0.515         RegFile/\registers_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.549        */0.559         UART_RX_TOP/S1/start_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.555        */0.547         FIFO_TOP/rptr_empty/\rbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.555        */0.512         SYS_CTRL/\Address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.556        */0.515         SYS_CTRL/\Address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.565        */0.515         RegFile/\registers_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.566        */0.511         RegFile/\registers_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.567        */0.507         UART_TX_TOP/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.569        */0.511         RegFile/\registers_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.572        */0.538         UART_RX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.572        */0.509         RegFile/\registers_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.575        */0.551         FIFO_TOP/rptr_empty/\rbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.576        */0.509         RegFile/\registers_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.596        */0.508         RegFile/\registers_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.598        */0.504         RegFile/\registers_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.604        */0.506         RegFile/\registers_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.606        */0.496         RegFile/\registers_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.625        */0.512         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.629        */0.498         RegFile/\registers_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.631        */0.490         RegFile/\registers_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.636        */0.487         RegFile/\registers_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.780  */98.645        */0.483         RegFile/\registers_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.650        */0.496         RegFile/\registers_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.652        */0.526         UART_RX_TOP/S2/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.659        */0.489         RegFile/\registers_reg[1][4] /SI    1
@(R)->SCAN_CLK(R)	101.239  98.671/*        0.026/*         FIFO_TOP/rptr_empty/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.677        */0.484         RegFile/\registers_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.679        */0.488         FIFO_TOP/wptr_full/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.682        */0.498         UART_TX_TOP/S1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.759  */98.687        */0.482         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.690        */0.478         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.760  */98.694        */0.547         TX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */98.694        */0.481         RegFile/\registers_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.696        */0.485         FIFO_TOP/wptr_full/\wbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.699        */0.492         RegFile/\registers_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.699        */0.469         RegFile/\registers_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.702        */0.507         UART_RX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.704        */0.507         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.706        */0.511         UART_RX_TOP/D1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.708        */0.466         RegFile/\registers_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */98.711        */0.475         RegFile/\registers_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */98.711        */0.473         RegFile/\registers_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.713        */0.475         RegFile/\registers_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.713        */0.465         RegFile/\registers_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.715        */0.507         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.715        */0.466         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.715        */0.465         RegFile/\registers_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.792  */98.715        */0.471         RegFile/\registers_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.716        */0.481         DATA_SYNC/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */98.717        */0.474         RegFile/\registers_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.717        */0.475         RegFile/\registers_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.719        */0.464         RegFile/\registers_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.719        */0.480         FIFO_TOP/wptr_full/\wbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.720        */0.464         SYS_CTRL/\Address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.720        */0.516         FIFO_TOP/fifomem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.723        */0.463         RegFile/\registers_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.725        */0.505         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.727        */0.549         RX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  */98.732        */0.471         RegFile/\registers_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  */98.732        */0.475         RegFile/\registers_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  */98.733        */0.475         RegFile/\registers_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  */98.735        */0.471         RegFile/\registers_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.736        */0.550         TX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.740        */0.477         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.674  */98.740        */0.526         FIFO_TOP/fifomem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.745        */0.514         UART_TX_TOP/F1/\current_state_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.752        */0.471         DATA_SYNC/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.755        */0.511         UART_TX_TOP/S1/S_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.757        */0.500         UART_TX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */98.758        */0.526         UART_TX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.759        */0.466         RegFile/\RdData_reg[7] /SI    1
@(R)->SCAN_CLK(R)	101.261  98.761/*        0.047/*         RX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.764        */0.467         RegFile/\RdData_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.265  98.765/*        0.043/*         TX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.760  */98.766        */0.469         DATA_SYNC/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.766        */0.502         UART_TX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.767        */0.465         DATA_SYNC/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */98.769        */0.494         UART_TX_TOP/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.769        */0.470         FIFO_TOP/wptr_full/\wbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.769        */0.524         RX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.770        */0.464         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.770        */0.505         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.771        */0.523         TX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.772        */0.523         TX_CLK_DIV/\count_reg[5] /SI    1
@(R)->SCAN_CLK(R)	100.988  98.772/*        0.320/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.773        */0.498         UART_TX_TOP/S1/\temp_registers_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.773        */0.468         DATA_SYNC/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.780  */98.774        */0.495         UART_TX_TOP/P1/PARITY_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.760  */98.775        */0.505         FIFO_TOP/rptr_empty/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.775        */0.469         DATA_SYNC/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */98.776        */0.463         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.776        */0.504         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.776        */0.465         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.779        */0.502         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.757  */98.779        */0.464         DATA_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.759  */98.779        */0.470         DATA_SYNC/\sync_bus_reg[7] /SI    1
@(R)->SCAN_CLK(R)	100.996  98.780/*        0.312/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.781        */0.516         UART_RX_TOP/D1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.786  */98.782        */0.522         TX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.786  */98.782        */0.521         TX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.783        */0.464         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.784        */0.467         DATA_SYNC/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.784        */0.502         UART_RX_TOP/D2/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */98.787        */0.526         UART_TX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.787        */0.512         UART_RX_TOP/P1/PARITY_ERROR_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.787  */98.787        */0.521         RX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.789        */0.463         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.789        */0.502         UART_RX_TOP/D1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.787  */98.789        */0.520         RX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.790        */0.502         UART_RX_TOP/D2/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.791        */0.520         RX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.792        */0.520         TX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.793        */0.502         FIFO_TOP/rptr_empty/\rbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.793        */0.520         RX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.794        */0.519         RX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.794        */0.516         UART_TX_TOP/\DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.794        */0.460         RegFile/\registers_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.794        */0.467         RegFile/\registers_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.794        */0.459         RegFile/\registers_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */98.795        */0.459         RegFile/\registers_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.795        */0.513         UART_RX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */98.795        */0.459         RegFile/\registers_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */98.796        */0.459         RegFile/\registers_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.796        */0.519         TX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.796        */0.466         RegFile/\registers_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.796        */0.459         RegFile/\registers_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.797        */0.505         UART_TX_TOP/\DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.797        */0.504         UART_TX_TOP/\DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.798        */0.502         UART_RX_TOP/D2/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.786  */98.798        */0.521         RX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.798        */0.502         UART_RX_TOP/D2/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.798        */0.502         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.797  */98.798        */0.461         RegFile/\registers_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.798        */0.504         UART_TX_TOP/\DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.798        */0.466         RegFile/\registers_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.798        */0.466         RegFile/\registers_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.799        */0.459         RegFile/\registers_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.799        */0.459         RegFile/\registers_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */98.799        */0.459         RegFile/\registers_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.800        */0.502         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.800        */0.459         RegFile/\registers_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.795  */98.800        */0.513         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.801        */0.459         RegFile/\registers_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.801        */0.459         RegFile/\registers_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */98.801        */0.458         RegFile/\registers_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.801        */0.463         FIFO_TOP/sync_r2w/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.801        */0.458         RegFile/\registers_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.802        */0.458         RegFile/\registers_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.802        */0.512         UART_RX_TOP/D2/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.802        */0.459         RegFile/\registers_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.802        */0.503         UART_TX_TOP/\DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.802        */0.458         RegFile/\registers_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.803        */0.458         RegFile/\registers_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.803        */0.459         RegFile/\registers_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.803        */0.458         RegFile/\registers_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.803        */0.458         RegFile/\registers_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.803        */0.458         RegFile/\registers_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.803        */0.458         RegFile/\registers_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.803        */0.458         RegFile/\registers_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.804        */0.503         UART_TX_TOP/\DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.804        */0.459         RegFile/\registers_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.804        */0.502         UART_TX_TOP/\DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.804        */0.458         RegFile/\registers_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.804        */0.458         RegFile/\registers_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.804        */0.503         UART_TX_TOP/S1/\temp_registers_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.804        */0.502         UART_RX_TOP/D2/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.805        */0.458         RegFile/\registers_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.805        */0.458         RegFile/\registers_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.805        */0.458         RegFile/\registers_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.806        */0.458         RegFile/\registers_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.806        */0.458         RegFile/\registers_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.806        */0.457         RegFile/\registers_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.807        */0.458         RegFile/\registers_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.807        */0.458         RegFile/\registers_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.807        */0.464         RegFile/\registers_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.807        */0.462         FIFO_TOP/wptr_full/\wbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.808        */0.457         RegFile/\registers_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.808        */0.458         RegFile/\registers_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */98.808        */0.458         RegFile/\registers_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.808        */0.464         RegFile/\registers_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.808        */0.457         RegFile/\registers_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.808        */0.459         RegFile/\registers_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.808        */0.464         RegFile/\registers_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.809        */0.457         RegFile/\registers_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.805  */98.809        */0.458         RegFile/\registers_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.809        */0.457         RegFile/\registers_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.809        */0.457         RegFile/\registers_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.809        */0.457         RegFile/\registers_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.809        */0.457         RegFile/\registers_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.809        */0.502         UART_TX_TOP/S1/\temp_registers_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.809        */0.464         FIFO_TOP/sync_r2w/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.809        */0.502         UART_TX_TOP/\DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */98.809        */0.515         FIFO_TOP/rptr_empty/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.809        */0.457         RegFile/\registers_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.810        */0.458         RegFile/\registers_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.811        */0.457         RegFile/\registers_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.811        */0.457         RegFile/\registers_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.811        */0.458         RegFile/\registers_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.811        */0.457         RegFile/\registers_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.811        */0.457         RegFile/\registers_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.811        */0.457         RegFile/\registers_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */98.811        */0.469         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.812        */0.457         RegFile/\registers_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.812        */0.457         RegFile/\registers_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */98.812        */0.457         RegFile/\registers_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.812        */0.458         RegFile/\registers_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.812        */0.464         RegFile/\registers_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.812        */0.464         RegFile/\registers_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.812        */0.457         RegFile/\registers_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.813        */0.459         RegFile/\registers_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.814        */0.501         UART_RX_TOP/D2/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.814        */0.456         RegFile/\registers_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.814        */0.463         FIFO_TOP/wptr_full/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.815        */0.459         RegFile/\registers_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.816        */0.457         RegFile/\registers_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.816        */0.456         RegFile/\registers_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.816        */0.463         FIFO_TOP/sync_r2w/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */98.816        */0.456         RegFile/\registers_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.817        */0.456         RegFile/\registers_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.818        */0.501         UART_TX_TOP/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.818        */0.501         UART_TX_TOP/S1/\temp_registers_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */98.818        */0.456         RegFile/\registers_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.818        */0.456         RegFile/\registers_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.818        */0.456         RegFile/\registers_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.819        */0.456         RegFile/\registers_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.819        */0.462         FIFO_TOP/sync_r2w/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.819        */0.457         RegFile/\registers_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.820        */0.456         RegFile/\registers_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.821        */0.517         FIFO_TOP/fifomem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.822        */0.500         FIFO_TOP/sync_w2r/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.822        */0.461         DATA_SYNC/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.823        */0.500         UART_TX_TOP/S1/\temp_registers_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.824        */0.503         UART_RX_TOP/D2/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.825        */0.499         UART_TX_TOP/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.825        */0.499         UART_TX_TOP/S1/\temp_registers_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.827        */0.499         UART_TX_TOP/S1/\temp_registers_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.827        */0.499         UART_TX_TOP/S1/\temp_registers_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */98.828        */0.499         UART_TX_TOP/S1/DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.828        */0.499         FIFO_TOP/sync_w2r/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.828        */0.499         FIFO_TOP/sync_w2r/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.829        */0.461         FIFO_TOP/wptr_full/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.829        */0.499         FIFO_TOP/rptr_empty/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.830        */0.507         UART_RX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.831        */0.460         FIFO_TOP/sync_r2w/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.832        */0.498         PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.833        */0.457         DATA_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.834        */0.456         RegFile/\registers_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.835        */0.460         FIFO_TOP/sync_r2w/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.835        */0.456         RegFile/\registers_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.835        */0.514         FIFO_TOP/fifomem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.836        */0.514         FIFO_TOP/fifomem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.836        */0.514         FIFO_TOP/fifomem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.836        */0.459         FIFO_TOP/wptr_full/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.836        */0.462         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.836        */0.514         FIFO_TOP/fifomem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.837        */0.499         PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.837        */0.460         FIFO_TOP/sync_r2w/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.837        */0.460         FIFO_TOP/sync_r2w/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.837        */0.514         FIFO_TOP/fifomem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.838        */0.514         FIFO_TOP/fifomem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.838        */0.514         FIFO_TOP/fifomem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.839        */0.514         FIFO_TOP/fifomem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.839        */0.497         FIFO_TOP/sync_w2r/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.839        */0.514         FIFO_TOP/fifomem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.840        */0.513         FIFO_TOP/fifomem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.841        */0.514         FIFO_TOP/fifomem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.841        */0.513         FIFO_TOP/fifomem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.841        */0.514         FIFO_TOP/fifomem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.842        */0.514         FIFO_TOP/fifomem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.842        */0.497         FIFO_TOP/sync_w2r/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */98.842        */0.459         FIFO_TOP/wptr_full/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.842        */0.513         FIFO_TOP/fifomem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.843        */0.513         FIFO_TOP/fifomem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.843        */0.497         FIFO_TOP/sync_w2r/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.843        */0.449         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.844        */0.496         FIFO_TOP/rptr_empty/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.844        */0.513         FIFO_TOP/fifomem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.844        */0.513         FIFO_TOP/fifomem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.844        */0.515         FIFO_TOP/fifomem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.846        */0.513         FIFO_TOP/fifomem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.846        */0.513         FIFO_TOP/fifomem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.846        */0.496         FIFO_TOP/rptr_empty/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.846        */0.513         FIFO_TOP/fifomem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.846        */0.498         FIFO_TOP/sync_w2r/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.847        */0.496         FIFO_TOP/sync_w2r/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.848        */0.513         FIFO_TOP/fifomem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.848        */0.512         FIFO_TOP/fifomem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.848        */0.512         FIFO_TOP/fifomem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.848        */0.512         FIFO_TOP/fifomem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.848        */0.513         FIFO_TOP/fifomem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.849        */0.512         FIFO_TOP/fifomem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.849        */0.512         FIFO_TOP/fifomem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.849        */0.512         FIFO_TOP/fifomem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.849        */0.512         FIFO_TOP/fifomem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.850        */0.512         FIFO_TOP/fifomem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.850        */0.512         FIFO_TOP/fifomem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.851        */0.512         FIFO_TOP/fifomem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.852        */0.512         FIFO_TOP/fifomem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.852        */0.511         FIFO_TOP/fifomem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.852        */0.512         FIFO_TOP/fifomem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.853        */0.512         FIFO_TOP/fifomem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.853        */0.511         FIFO_TOP/fifomem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.854        */0.512         FIFO_TOP/fifomem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.855        */0.512         FIFO_TOP/fifomem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.855        */0.512         FIFO_TOP/fifomem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.856        */0.512         FIFO_TOP/fifomem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.856        */0.512         FIFO_TOP/fifomem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.858        */0.511         FIFO_TOP/fifomem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.858        */0.512         FIFO_TOP/fifomem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.858        */0.511         FIFO_TOP/fifomem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.859        */0.511         FIFO_TOP/fifomem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.859        */0.511         FIFO_TOP/fifomem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.859        */0.512         FIFO_TOP/fifomem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.859        */0.511         FIFO_TOP/fifomem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.859        */0.511         FIFO_TOP/fifomem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.860        */0.512         FIFO_TOP/fifomem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.860        */0.511         FIFO_TOP/fifomem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.860        */0.512         FIFO_TOP/fifomem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.861        */0.404         PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.862        */0.511         FIFO_TOP/fifomem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.864        */0.511         FIFO_TOP/fifomem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.865        */0.510         FIFO_TOP/fifomem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  */98.866        */0.505         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.866        */0.510         FIFO_TOP/fifomem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.871        */0.504         FIFO_TOP/fifomem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */98.888        */0.459         RegFile/\registers_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */98.894        */0.458         RegFile/\registers_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.895        */0.455         RegFile/\registers_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.896        */0.458         RegFile/\registers_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.898        */0.458         RegFile/\registers_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.759  */98.904        */0.506         FIFO_TOP/rptr_empty/\rbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.912        */0.354         FIFO_TOP/sync_r2w/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.914        */0.354         FIFO_TOP/sync_r2w/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */98.930        */0.351         FIFO_TOP/sync_r2w/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.930        */0.351         FIFO_TOP/sync_r2w/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.946        */0.391         FIFO_TOP/sync_w2r/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.948        */0.388         FIFO_TOP/sync_w2r/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.951        */0.388         FIFO_TOP/sync_w2r/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.952        */0.388         FIFO_TOP/sync_w2r/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.956        */0.387         FIFO_TOP/sync_w2r/\out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.958        */0.389         FIFO_TOP/sync_w2r/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.966        */0.387         FIFO_TOP/sync_w2r/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.971        */0.400         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.971        */0.387         FIFO_TOP/sync_w2r/\Q1_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	218.162  214.887/*       54.253/*        Stop_Error    1
RX_CLK(R)->RX_CLK(R)	218.162  215.598/*       54.253/*        Parity_Error    1
RX_CLK(R)->TX_CLK(R)	252.398  249.819/*       20.000/*        SO[0]    1
TX_CLK(R)->TX_CLK(R)	8679.979 8675.771/*      1.695/*         TX_OUT    1
