;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB -207, <-120
	SLT @12, @10
	SUB @4, 0
	JMP -1, @-20
	JMP 20, <12
	JMP 20, <12
	SUB -207, <-120
	SUB <121, -6
	CMP -6, @17
	SUB -6, @17
	SUB 40, 200
	CMP -207, <-120
	SUB -207, <-126
	CMP @-127, 300
	MOV -4, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB <61, <170
	SUB @4, 0
	CMP -207, <-126
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-126
	JMP <-127, 100
	JMP <-127, 100
	JMP 121, -6
	ADD #270, <1
	DAT <216, #300
	CMP -207, <-120
	SUB @121, 103
	DAT <216, #300
	ADD -1, <-20
	SLT 0, -1
	DAT #-1, #-20
	SUB 12, @30
	SLT 0, -1
	JMP 0, @-1
	DAT #-1, #-20
	DJN -1, @-20
	SLT 160, 1
	CMP 0, @0
	CMP -207, <-126
	ADD #270, <1
	SLT #216, 300
	ADD 240, 61
	SUB -207, <-120
	SUB -207, <-120
