v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
T 49300 40900 9 14 1 0 0 0 2
Example 351
Transient Analysis - TTL Inverter
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
090908 PF
C 50850 43950 1 0 0 spice-directive.sym
{
T 50850 44650 5 10 0 0 0 0 1
device=directive
T 50950 44350 5 10 1 1 0 0 1
refdes=A1
T 50950 44050 5 10 1 1 0 0 1
value=.TRAN 0.1ns 200ns
}
C 44850 44100 1 0 0 pwr-gnd.sym
{
T 45140 44760 5 10 0 0 0 0 1
value=GND
T 45130 45150 5 10 0 0 0 0 1
device=SYMBOL
}
N 44850 44300 44850 44400 4
C 47950 44200 1 90 0 res.sym
{
T 47350 44350 5 10 0 0 90 0 1
device=RESISTOR
T 48050 44700 5 10 1 1 0 0 1
refdes=R3
T 48050 44500 5 10 1 1 0 0 1
value=1k
T 46950 44350 5 10 0 0 90 0 1
footprint=1206.fp
}
C 47850 43850 1 0 0 pwr-gnd.sym
{
T 48140 44510 5 10 0 0 0 0 1
value=GND
T 48130 44900 5 10 0 0 0 0 1
device=SYMBOL
}
C 48750 44350 1 0 0 pwr-gnd.sym
{
T 49040 45010 5 10 0 0 0 0 1
value=GND
T 49030 45400 5 10 0 0 0 0 1
device=SYMBOL
}
N 47850 44050 47850 44200 4
N 48750 44550 48750 44800 4
N 48150 45200 47850 45200 4
N 47850 45100 47850 45500 4
C 48850 46700 1 90 0 res.sym
{
T 48250 46850 5 10 0 0 90 0 1
device=RESISTOR
T 48950 47200 5 10 1 1 0 0 1
refdes=R2
T 48950 47000 5 10 1 1 0 0 1
value=1k
T 47850 46850 5 10 0 0 90 0 1
footprint=1206.fp
}
N 48750 45600 48750 46700 4
N 47850 46300 47850 46500 4
N 47850 46500 48750 46500 4
N 47250 45900 46950 45900 4
N 48750 47600 48750 47850 4
N 46550 47850 46550 47600 4
C 46650 46700 1 90 0 res.sym
{
T 46050 46850 5 10 0 0 90 0 1
device=RESISTOR
T 46750 47200 5 10 1 1 0 0 1
refdes=R1
T 46750 47000 5 10 1 1 0 0 1
value=4k
T 45650 46850 5 10 0 0 90 0 1
footprint=1206.fp
}
N 46550 46700 46550 46500 4
N 48750 46500 49750 46500 4
N 46150 45900 44850 45900 4
{
T 44650 45750 5 10 1 1 0 0 1
netname=IN
}
N 44850 45900 44850 45600 4
C 44850 46200 1 0 0 pwr-gnd.sym
{
T 45140 46860 5 10 0 0 0 0 1
value=GND
T 45130 47250 5 10 0 0 0 0 1
device=SYMBOL
}
N 44850 46400 44850 46500 4
C 44550 46500 1 0 0 spice-vdc.sym
{
T 45250 47150 5 10 1 1 0 0 1
refdes=V2
T 45250 46950 5 10 1 1 0 0 1
value=DC 5V
T 45250 47550 5 10 0 0 0 0 1
device=SPICE
}
N 44850 47850 48750 47850 4
{
T 44850 47900 5 10 1 1 0 0 1
netname=VCC
}
N 44850 47850 44850 47700 4
C 48150 44800 1 0 0 npn.sym
{
T 48250 46550 5 10 0 0 0 0 1
device=NPN
T 48850 45150 5 8 1 1 0 0 1
refdes=Q3
T 48750 45200 5 8 0 1 0 0 1
value=NPN
}
C 47250 45500 1 0 0 npn.sym
{
T 47350 47250 5 10 0 0 0 0 1
device=NPN
T 47900 45850 5 8 1 1 0 0 1
refdes=Q2
T 47850 45900 5 8 0 1 0 0 1
value=NPN
}
C 46150 46500 1 270 0 npn.sym
{
T 47900 46400 5 10 0 0 270 0 1
device=NPN
T 46500 45750 5 8 1 1 0 0 1
refdes=Q1
T 46450 45700 5 8 0 1 0 0 1
value=NPN
}
C 44550 44400 1 0 0 spice-vpulse.sym
{
T 45250 45050 5 10 1 1 0 0 1
refdes=V1
T 45250 45450 5 10 0 0 0 0 1
device=SPICE
T 43350 43750 5 10 1 1 0 0 1
value=DC 0 PULSE 0 3.5V 1ns 1ns 1ns 38ns 80ns
}
C 49750 46400 1 0 0 port-sout.sym
{
T 50000 46500 5 10 1 1 0 1 1
net=OUT:1
T 49950 46700 5 10 0 0 0 0 1
device=SYMBOL
T 50900 47750 5 10 0 0 0 7 1
value=NET
}
