$date
	Wed Nov 27 15:22:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module processor $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 32 $ ReadDataM [31:0] $end
$var wire 32 % PCF [31:0] $end
$var wire 1 & MemWriteM $end
$var wire 32 ' InstrF [31:0] $end
$var wire 32 ( DataAdrM [31:0] $end
$scope module DataMem $end
$var wire 1 ! clk $end
$var wire 32 ) read_data [31:0] $end
$var wire 32 * write_data [31:0] $end
$var wire 1 & we $end
$var wire 32 + address [31:0] $end
$upscope $end
$scope module InstrMem $end
$var wire 32 , instruction [31:0] $end
$var wire 32 - address [31:0] $end
$upscope $end
$scope module arm $end
$var wire 1 . CarryE $end
$var wire 32 / InstrF [31:0] $end
$var wire 32 0 ReadDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 1 WriteDataM [31:0] $end
$var wire 1 2 StallF $end
$var wire 1 3 StallD $end
$var wire 1 4 RegWriteW $end
$var wire 1 5 RegWriteM $end
$var wire 2 6 RegSrcD [1:0] $end
$var wire 1 7 PCWrPendingF $end
$var wire 1 8 PCSrcW $end
$var wire 32 9 PCF [31:0] $end
$var wire 1 : MemtoRegW $end
$var wire 1 ; MemtoRegE $end
$var wire 1 & MemWriteM $end
$var wire 1 < Match_2E_W $end
$var wire 1 = Match_2E_M $end
$var wire 1 > Match_1E_W $end
$var wire 1 ? Match_1E_M $end
$var wire 1 @ Match_12D_E $end
$var wire 32 A InstrD [31:0] $end
$var wire 2 B ImmSrcD [1:0] $end
$var wire 2 C ForwardBE [1:0] $end
$var wire 2 D ForwardAE [1:0] $end
$var wire 1 E FlushE $end
$var wire 1 F FlushD $end
$var wire 1 G BranchTakenE $end
$var wire 1 H ALUSrcE $end
$var wire 32 I ALUOutM [31:0] $end
$var wire 5 J ALUFlagsE [4:0] $end
$var wire 5 K ALUControlE [4:0] $end
$var parameter 32 L ALUCONTROL_WIDTH $end
$var parameter 32 M ALU_FLAGS_WIDTH $end
$scope module Control_unit $end
$var wire 1 G BranchTakenE $end
$var wire 1 N CarryD $end
$var wire 1 . CarryE $end
$var wire 20 O InstrD [31:12] $end
$var wire 1 P MemWriteGatedE $end
$var wire 1 Q PCSrcD $end
$var wire 1 R PCSrcGatedE $end
$var wire 1 7 PCWrPendingF $end
$var wire 1 S RegWriteGatedE $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 T modifies_memory $end
$var wire 1 U is_data_op $end
$var wire 1 V is_branch $end
$var wire 1 W is_alu_src $end
$var wire 1 4 RegWriteW $end
$var wire 1 5 RegWriteM $end
$var wire 1 X RegWriteE $end
$var wire 1 Y RegWriteD $end
$var wire 2 Z RegSrcD [1:0] $end
$var wire 1 8 PCSrcW $end
$var wire 1 [ PCSrcM $end
$var wire 1 \ PCSrcE $end
$var wire 1 : MemtoRegW $end
$var wire 1 ] MemtoRegM $end
$var wire 1 ; MemtoRegE $end
$var wire 1 ^ MemtoRegD $end
$var wire 1 & MemWriteM $end
$var wire 1 _ MemWriteE $end
$var wire 1 ` MemWriteD $end
$var wire 2 a ImmSrcD [1:0] $end
$var wire 1 E FlushE $end
$var wire 4 b FlagsNextE [3:0] $end
$var wire 4 c FlagsE [3:0] $end
$var wire 2 d FlagWriteE [1:0] $end
$var wire 1 e CondExE $end
$var wire 4 f CondE [3:0] $end
$var wire 1 g BranchE $end
$var wire 1 h BranchD $end
$var wire 1 H ALUSrcE $end
$var wire 1 i ALUSrcD $end
$var wire 1 j ALUOpD $end
$var wire 5 k ALUFlagsE [4:0] $end
$var wire 5 l ALUControlE [4:0] $end
$var parameter 32 m ALUCONTROL_WIDTH $end
$var parameter 32 n ALU_FLAGS_WIDTH $end
$var reg 5 o ALUControlD [4:0] $end
$var reg 2 p FlagWriteD [1:0] $end
$scope module Cond $end
$var wire 2 q FlagsWrite [1:0] $end
$var wire 1 . carry $end
$var wire 1 r ge $end
$var wire 1 s zero $end
$var wire 1 t overflow $end
$var wire 1 u neg $end
$var wire 4 v FlagsNext [3:0] $end
$var wire 4 w Flags [3:0] $end
$var wire 4 x Cond [3:0] $end
$var wire 5 y ALUFlags [4:0] $end
$var parameter 32 z ALU_FLAGS_WIDTH $end
$var reg 1 e CondEx $end
$upscope $end
$scope module condregE $end
$var wire 1 ! clk $end
$var wire 4 { d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 | WIDTH $end
$var reg 4 } q [3:0] $end
$upscope $end
$scope module flagsreg $end
$var wire 1 ! clk $end
$var wire 4 ~ d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 !" WIDTH $end
$var reg 4 "" q [3:0] $end
$upscope $end
$scope module flushedregsE $end
$var wire 1 ! clk $end
$var wire 7 #" d [6:0] $end
$var wire 1 $" en $end
$var wire 1 " reset $end
$var wire 1 E clear $end
$var parameter 32 %" WIDTH $end
$var reg 7 &" q [6:0] $end
$upscope $end
$scope module regsE $end
$var wire 1 ! clk $end
$var wire 7 '" d [6:0] $end
$var wire 1 " reset $end
$var parameter 33 (" WIDTH $end
$var reg 7 )" q [6:0] $end
$upscope $end
$scope module regs_M $end
$var wire 1 ! clk $end
$var wire 4 *" d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 +" WIDTH $end
$var reg 4 ," q [3:0] $end
$upscope $end
$scope module regs_W $end
$var wire 1 ! clk $end
$var wire 3 -" d [2:0] $end
$var wire 1 " reset $end
$var parameter 32 ." WIDTH $end
$var reg 3 /" q [2:0] $end
$upscope $end
$upscope $end
$scope module Data_path $end
$var wire 5 0" ALUControlE [4:0] $end
$var wire 1 H ALUSrcE $end
$var wire 1 G BranchTakenE $end
$var wire 1 . CarryE $end
$var wire 2 1" ImmSrcD [1:0] $end
$var wire 32 2" InstrF [31:0] $end
$var wire 1 @ Match_12D_E $end
$var wire 1 : MemtoRegW $end
$var wire 32 3" PCPlus8D [31:0] $end
$var wire 1 8 PCSrcW $end
$var wire 32 4" ReadDataM [31:0] $end
$var wire 2 5" RegSrcD [1:0] $end
$var wire 1 4 RegWriteW $end
$var wire 1 6" carryE $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 7" rd2E [31:0] $end
$var wire 32 8" rd2D [31:0] $end
$var wire 32 9" rd1E [31:0] $end
$var wire 32 :" rd1D [31:0] $end
$var wire 32 ;" WriteDataM [31:0] $end
$var wire 32 <" WriteDataE [31:0] $end
$var wire 4 =" WA3W [3:0] $end
$var wire 4 >" WA3M [3:0] $end
$var wire 4 ?" WA3E [3:0] $end
$var wire 1 2 StallF $end
$var wire 1 3 StallD $end
$var wire 32 @" SrcBE [31:0] $end
$var wire 32 A" SrcAE [31:0] $end
$var wire 32 B" ResultW [31:0] $end
$var wire 32 C" ReadDataW [31:0] $end
$var wire 4 D" RA2E [3:0] $end
$var wire 4 E" RA2D [3:0] $end
$var wire 4 F" RA1E [3:0] $end
$var wire 4 G" RA1D [3:0] $end
$var wire 32 H" PCnextF [31:0] $end
$var wire 32 I" PCnext1F [31:0] $end
$var wire 32 J" PCPlus4F [31:0] $end
$var wire 32 K" PCF [31:0] $end
$var wire 1 < Match_2E_W $end
$var wire 1 = Match_2E_M $end
$var wire 1 L" Match_2D_E $end
$var wire 1 > Match_1E_W $end
$var wire 1 ? Match_1E_M $end
$var wire 1 M" Match_1D_E $end
$var wire 32 N" InstrD [31:0] $end
$var wire 2 O" ForwardBE [1:0] $end
$var wire 2 P" ForwardAE [1:0] $end
$var wire 1 F FlushD $end
$var wire 32 Q" ExtImmE [31:0] $end
$var wire 32 R" ExtImmD [31:0] $end
$var wire 32 S" ALUResultE [31:0] $end
$var wire 32 T" ALUOutW [31:0] $end
$var wire 32 U" ALUOutM [31:0] $end
$var wire 5 V" ALUFlagsE [4:0] $end
$var parameter 32 W" ALUCONTROL_WIDTH $end
$var parameter 32 X" ALU_FLAGS_WIDTH $end
$scope module ALU $end
$var wire 5 Y" ALUControl [4:0] $end
$var wire 1 6" CarryIn $end
$var wire 1 Z" carry_adc $end
$var wire 1 [" carry_sbc $end
$var wire 1 \" overflow $end
$var wire 1 ]" zero $end
$var wire 32 ^" udiv_result [31:0] $end
$var wire 5 _" shift_amount [4:0] $end
$var wire 32 `" sdiv_result [31:0] $end
$var wire 1 a" saturated $end
$var wire 1 b" neg $end
$var wire 33 c" extended_sub [32:0] $end
$var wire 33 d" extended_add [32:0] $end
$var wire 1 e" carry_sub $end
$var wire 1 f" carry_shift $end
$var wire 1 g" carry $end
$var wire 32 h" b [31:0] $end
$var wire 32 i" a [31:0] $end
$var wire 5 j" ALUFlags [4:0] $end
$var parameter 5 k" ADC $end
$var parameter 5 l" ADD $end
$var parameter 32 m" ALUCONTROL_WIDTH $end
$var parameter 32 n" ALU_FLAGS_WIDTH $end
$var parameter 5 o" AND_OP $end
$var parameter 5 p" ASHIFT $end
$var parameter 5 q" BIC $end
$var parameter 5 r" CMN $end
$var parameter 5 s" CMP $end
$var parameter 32 t" DATA_WIDTH $end
$var parameter 5 u" EOR $end
$var parameter 5 v" LSHIFT $end
$var parameter 5 w" MOV $end
$var parameter 5 x" MUL $end
$var parameter 5 y" ORN $end
$var parameter 5 z" ORR $end
$var parameter 5 {" QADD $end
$var parameter 5 |" QSUB $end
$var parameter 5 }" ROR $end
$var parameter 5 ~" RRX $end
$var parameter 5 !# RSB $end
$var parameter 5 "# RSHIFT $end
$var parameter 32 ## SATURATED_MAX $end
$var parameter 32 $# SATURATED_MIN $end
$var parameter 5 %# SBC $end
$var parameter 5 &# SDIV $end
$var parameter 5 '# SUB $end
$var parameter 5 (# TEQ $end
$var parameter 5 )# TST $end
$var parameter 5 *# UDIV $end
$var reg 32 +# Result [31:0] $end
$upscope $end
$scope module Registros $end
$var wire 1 ! clk $end
$var wire 32 ,# r15 [31:0] $end
$var wire 1 4 we3 $end
$var wire 32 -# wd3 [31:0] $end
$var wire 4 .# wa3 [3:0] $end
$var wire 32 /# rd2 [31:0] $end
$var wire 32 0# rd1 [31:0] $end
$var wire 4 1# ra2 [3:0] $end
$var wire 4 2# ra1 [3:0] $end
$upscope $end
$scope module alu_out_reg $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 3# d [31:0] $end
$var parameter 32 4# WIDTH $end
$var reg 32 5# q [31:0] $end
$upscope $end
$scope module alu_res_reg $end
$var wire 1 ! clk $end
$var wire 32 6# d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 7# WIDTH $end
$var reg 32 8# q [31:0] $end
$upscope $end
$scope module branch_mux $end
$var wire 32 9# d1 [31:0] $end
$var wire 1 G s $end
$var wire 32 :# y [31:0] $end
$var wire 32 ;# d0 [31:0] $end
$var parameter 32 <# WIDTH $end
$upscope $end
$scope module by_pass1_mux $end
$var wire 32 =# d2 [31:0] $end
$var wire 32 ># y [31:0] $end
$var wire 2 ?# s [1:0] $end
$var wire 32 @# d1 [31:0] $end
$var wire 32 A# d0 [31:0] $end
$var parameter 32 B# WIDTH $end
$upscope $end
$scope module by_pass2_mux $end
$var wire 32 C# d2 [31:0] $end
$var wire 32 D# y [31:0] $end
$var wire 2 E# s [1:0] $end
$var wire 32 F# d1 [31:0] $end
$var wire 32 G# d0 [31:0] $end
$var parameter 32 H# WIDTH $end
$upscope $end
$scope module extender $end
$var wire 2 I# ImmSrc [1:0] $end
$var wire 24 J# Instr [23:0] $end
$var reg 32 K# ExtImm [31:0] $end
$upscope $end
$scope module imm_reg $end
$var wire 1 ! clk $end
$var wire 32 L# d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 M# WIDTH $end
$var reg 32 N# q [31:0] $end
$upscope $end
$scope module instr_reg $end
$var wire 1 ! clk $end
$var wire 32 O# d [31:0] $end
$var wire 1 P# en $end
$var wire 1 " reset $end
$var wire 1 F clear $end
$var parameter 32 Q# WIDTH $end
$var reg 32 R# q [31:0] $end
$upscope $end
$scope module m0 $end
$var wire 1 ? y $end
$var wire 4 S# b [3:0] $end
$var wire 4 T# a [3:0] $end
$var parameter 32 U# WIDTH $end
$upscope $end
$scope module m1 $end
$var wire 1 > y $end
$var wire 4 V# b [3:0] $end
$var wire 4 W# a [3:0] $end
$var parameter 32 X# WIDTH $end
$upscope $end
$scope module m2 $end
$var wire 1 = y $end
$var wire 4 Y# b [3:0] $end
$var wire 4 Z# a [3:0] $end
$var parameter 32 [# WIDTH $end
$upscope $end
$scope module m3 $end
$var wire 1 < y $end
$var wire 4 \# b [3:0] $end
$var wire 4 ]# a [3:0] $end
$var parameter 32 ^# WIDTH $end
$upscope $end
$scope module m4a $end
$var wire 1 M" y $end
$var wire 4 _# b [3:0] $end
$var wire 4 `# a [3:0] $end
$var parameter 32 a# WIDTH $end
$upscope $end
$scope module m4b $end
$var wire 1 L" y $end
$var wire 4 b# b [3:0] $end
$var wire 4 c# a [3:0] $end
$var parameter 32 d# WIDTH $end
$upscope $end
$scope module pc_add $end
$var wire 32 e# b [31:0] $end
$var wire 32 f# y [31:0] $end
$var wire 32 g# a [31:0] $end
$var parameter 32 h# WIDTH $end
$upscope $end
$scope module pc_next_mux $end
$var wire 32 i# d0 [31:0] $end
$var wire 1 8 s $end
$var wire 32 j# y [31:0] $end
$var wire 32 k# d1 [31:0] $end
$var parameter 32 l# WIDTH $end
$upscope $end
$scope module pc_reg_Stalls $end
$var wire 1 ! clk $end
$var wire 32 m# d [31:0] $end
$var wire 1 n# en $end
$var wire 1 " reset $end
$var parameter 32 o# WIDTH $end
$var reg 32 p# q [31:0] $end
$upscope $end
$scope module ra1_mux $end
$var wire 4 q# d0 [3:0] $end
$var wire 4 r# d1 [3:0] $end
$var wire 1 s# s $end
$var wire 4 t# y [3:0] $end
$var parameter 32 u# WIDTH $end
$upscope $end
$scope module ra1_reg $end
$var wire 1 ! clk $end
$var wire 4 v# d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 w# WIDTH $end
$var reg 4 x# q [3:0] $end
$upscope $end
$scope module ra2_mux $end
$var wire 4 y# d0 [3:0] $end
$var wire 4 z# d1 [3:0] $end
$var wire 1 {# s $end
$var wire 4 |# y [3:0] $end
$var parameter 32 }# WIDTH $end
$upscope $end
$scope module ra2_reg $end
$var wire 1 ! clk $end
$var wire 4 ~# d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 !$ WIDTH $end
$var reg 4 "$ q [3:0] $end
$upscope $end
$scope module rd1_reg $end
$var wire 1 ! clk $end
$var wire 32 #$ d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 $$ WIDTH $end
$var reg 32 %$ q [31:0] $end
$upscope $end
$scope module rd2_reg $end
$var wire 1 ! clk $end
$var wire 32 &$ d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 '$ WIDTH $end
$var reg 32 ($ q [31:0] $end
$upscope $end
$scope module rd_reg $end
$var wire 1 ! clk $end
$var wire 32 )$ d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 *$ WIDTH $end
$var reg 32 +$ q [31:0] $end
$upscope $end
$scope module res_mux $end
$var wire 32 ,$ d0 [31:0] $end
$var wire 32 -$ d1 [31:0] $end
$var wire 1 : s $end
$var wire 32 .$ y [31:0] $end
$var parameter 32 /$ WIDTH $end
$upscope $end
$scope module srcb_mux $end
$var wire 32 0$ d0 [31:0] $end
$var wire 32 1$ d1 [31:0] $end
$var wire 1 H s $end
$var wire 32 2$ y [31:0] $end
$var parameter 32 3$ WIDTH $end
$upscope $end
$scope module wa3e_reg $end
$var wire 1 ! clk $end
$var wire 4 4$ d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 5$ WIDTH $end
$var reg 4 6$ q [3:0] $end
$upscope $end
$scope module wa3m_reg $end
$var wire 1 ! clk $end
$var wire 4 7$ d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 8$ WIDTH $end
$var reg 4 9$ q [3:0] $end
$upscope $end
$scope module wa3w_reg $end
$var wire 1 ! clk $end
$var wire 4 :$ d [3:0] $end
$var wire 1 " reset $end
$var parameter 32 ;$ WIDTH $end
$var reg 4 <$ q [3:0] $end
$upscope $end
$scope module wd_reg $end
$var wire 1 ! clk $end
$var wire 32 =$ d [31:0] $end
$var wire 1 " reset $end
$var parameter 32 >$ WIDTH $end
$var reg 32 ?$ q [31:0] $end
$upscope $end
$upscope $end
$scope module Hazard_unit $end
$var wire 1 G BranchTakenE $end
$var wire 1 F FlushD $end
$var wire 1 E FlushE $end
$var wire 1 @ Match_12D_E $end
$var wire 1 ? Match_1E_M $end
$var wire 1 > Match_1E_W $end
$var wire 1 = Match_2E_M $end
$var wire 1 < Match_2E_W $end
$var wire 1 ; MemtoRegE $end
$var wire 1 8 PCSrcW $end
$var wire 1 7 PCWrPendingF $end
$var wire 1 5 RegWriteM $end
$var wire 1 4 RegWriteW $end
$var wire 1 3 StallD $end
$var wire 1 2 StallF $end
$var wire 1 ! clk $end
$var wire 1 @$ ldrStallD $end
$var wire 1 " reset $end
$var reg 2 A$ ForwardAE [1:0] $end
$var reg 2 B$ ForwardBE [1:0] $end
$var reg 1 C$ temp $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 >$
b100 ;$
b100 8$
b100 5$
b100000 3$
b100000 /$
b100000 *$
b100000 '$
b100000 $$
b100 !$
b100 }#
b100 w#
b100 u#
b100000 o#
b100000 l#
b100000 h#
b100 d#
b100 a#
b100 ^#
b100 [#
b100 X#
b100 U#
b100000 Q#
b100000 M#
b100000 H#
b100000 B#
b100000 <#
b100000 7#
b100000 4#
b1110 *#
b10110 )#
b10111 (#
b11 '#
b1111 &#
b100 %#
b10000000000000000000000000000000 $#
b1111111111111111111111111111111 ##
b11010 "#
b101 !#
b11110 ~"
b11101 }"
b110 |"
b10 {"
b10010 z"
b10011 y"
b111 x"
b11001 w"
b11100 v"
b10100 u"
b100000 t"
b11000 s"
b10101 r"
b10001 q"
b11011 p"
b10000 o"
b101 n"
b101 m"
b0 l"
b1 k"
b101 X"
b101 W"
b11 ."
b100 +"
b111 ("
b111 %"
b100 !"
b100 |
b101 z
b101 n
b101 m
b101 M
b101 L
$end
#0
$dumpvars
0C$
bx B$
bx A$
x@$
bx ?$
bx =$
bx <$
bx :$
bx 9$
bx 7$
bx 6$
bx 4$
bx 2$
bx 1$
bx 0$
bx .$
bx -$
bx ,$
bx +$
bx )$
bx ($
bx &$
bx %$
bx #$
bx "$
bx ~#
bx |#
x{#
bx z#
bx y#
bx x#
bx v#
bx t#
xs#
b1111 r#
bx q#
bx p#
xn#
bx m#
bx k#
bx j#
bx i#
bx g#
bx f#
b100 e#
bx c#
bx b#
bx `#
bx _#
bx ]#
bx \#
bx Z#
bx Y#
bx W#
bx V#
bx T#
bx S#
bx R#
xP#
bx O#
bx N#
bx L#
bx K#
bx J#
bx I#
bx G#
bx F#
bx E#
bx D#
bx C#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx ;#
bx :#
bx 9#
bx 8#
bx 6#
bx 5#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bxzx j"
bx i"
bx h"
xg"
xf"
xe"
bx d"
bx c"
xb"
xa"
bx `"
bx _"
bx ^"
x]"
x\"
x["
xZ"
bx Y"
bxzx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
xM"
xL"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
z6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx -"
bx ,"
bx *"
bx )"
bx00000z '"
bx &"
1$"
b0xxxxx #"
bx ""
bx ~
bx }
bx {
bxzx y
bx x
bx w
bx v
xu
xt
xs
xr
bx q
b0 p
b0 o
bx l
bxzx k
xj
xi
xh
xg
bx f
xe
bx d
bx c
bx b
bx a
x`
x_
x^
x]
x\
x[
bx Z
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
bx O
zN
bx K
bxzx J
bx I
xH
xG
xF
xE
bx D
bx C
bx B
bx A
x@
x?
x>
x=
x<
x;
x:
bx 9
x8
x7
bx 6
x5
x4
x3
x2
bx 1
bx 0
bx /
x.
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
x&
bx %
bx $
bx #
0"
0!
$end
#5000
0f"
b0xxzx J
b0xxzx k
b0xxzx y
b0xxzx V"
b0xxzx j"
0a"
b0 d
b0 q
b0 K
b0 l
b0 0"
b0 Y"
b0xxxxx &"
bx00000z )"
1!
#10000
0!
#15000
1!
#20000
0!
#25000
1!
#30000
0!
#35000
1!
#40000
0!
#45000
1!
#50000
0Z"
0["
1n#
0F
0\"
02
0g"
0b"
07
b0 ^"
b0 `"
b0 _"
b1z0 J
b1z0 k
b1z0 y
b1z0 V"
b1z0 j"
1]"
b0 S"
b0 +#
b0 6#
b0 9#
1M"
b0 G"
b0 2#
b0 _#
b0 t#
b0 v#
b0 c"
b0 d"
b0 @"
b0 h"
b0 2$
0e"
0s#
1{#
b0 R"
b0 K#
b0 L#
b100000z '"
1i
0Q
b0 <"
b0 D#
b0 0$
b0 =$
b0 A"
b0 i"
b0 >#
1@
b10 6
b10 Z
b10 5"
b1 B
b1 a
b1 1"
b1 I#
0^
1Y
1`
b1100 #"
0h
0j
1P#
0E
1L"
b0 E"
b0 1#
b0 b#
b0 |#
b0 ~#
0U
0V
0W
0T
b0 {
b100 H"
b100 :#
b100 m#
b0 b
b0 v
b0 ~
1r
0e
03
0@$
0R
0S
0P
0G
b0 B"
b0 -#
b0 @#
b0 F#
b0 k#
b0 .$
b0 C
b0 O"
b0 E#
b0 B$
b0 D
b0 P"
b0 ?#
b0 A$
b11101011100100000000000000001010 $
b11101011100100000000000000001010 )
b11101011100100000000000000001010 0
b11101011100100000000000000001010 4"
b11101011100100000000000000001010 )$
b0 4$
b0 J#
b0 z#
b0 y#
b0 q#
b0 O
b100 I"
b100 ;#
b100 j#
b11101011100100000000000000001010 '
b11101011100100000000000000001010 ,
b11101011100100000000000000001010 /
b11101011100100000000000000001010 2"
b11101011100100000000000000001010 O#
08
04
0:
0[
05
b0 -"
0]
0&
0u
0s
0.
0t
0H
b0 *"
0;
0\
0X
0_
0g
1<
1>
b0 ="
b0 .#
b0 W#
b0 ]#
b0 <$
b0 C"
b0 +$
b0 -$
b0 T"
b0 5#
b0 ,$
1=
1?
b0 >"
b0 T#
b0 Z#
b0 9$
b0 :$
b0 #
b0 *
b0 1
b0 ;"
b0 ?$
b0 (
b0 +
b0 I
b0 U"
b0 3#
b0 8#
b0 =#
b0 C#
b0 D"
b0 Y#
b0 \#
b0 "$
b0 F"
b0 S#
b0 V#
b0 x#
b0 ?"
b0 `#
b0 c#
b0 6$
b0 7$
b0 Q"
b0 N#
b0 1$
b0 7"
b0 G#
b0 ($
b0 9"
b0 A#
b0 %$
b0 A
b0 N"
b0 R#
b100 3"
b100 ,#
b100 J"
b100 f#
b100 i#
b0 %
b0 -
b0 9
b0 K"
b0 g#
b0 p#
b0 /"
b0 ,"
b0 c
b0 w
b0 ""
b0 f
b0 x
b0 }
b0 )"
b0 &"
0!
1"
#55000
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
0"
#105000
x["
xZ"
x\"
0L"
b1010 E"
b1010 1#
b1010 b#
b1010 |#
b1010 ~#
xg"
xb"
0{#
b10 p
b101100z '"
b1100 o
xe"
b0xxzx J
b0xxzx k
b0xxzx y
b0xxzx V"
b0xxzx j"
x]"
bx S"
bx +#
bx 6#
bx 9#
b0 6
b0 Z
b0 5"
b0 B
b0 a
b0 1"
b0 I#
b1000100 #"
0`
1j
bx <"
bx D#
bx 0$
bx =$
bx c"
bx d"
bx A"
bx i"
bx >#
b1010 R"
b1010 K#
b1010 L#
1U
1W
1T
b1110 {
b1000 H"
b1000 :#
b1000 m#
b100100000000000000001010 J#
b1010 y#
b11101011100100000000 O
b1000 I"
b1000 ;#
b1000 j#
bx '
bx ,
bx /
bx 2"
bx O#
1H
1X
1_
b11101011100100000000000000001010 C"
b11101011100100000000000000001010 +$
b11101011100100000000000000001010 -$
bx 7"
bx G#
bx ($
bx 9"
bx A#
bx %$
b11101011100100000000000000001010 A
b11101011100100000000000000001010 N"
b11101011100100000000000000001010 R#
b1000 3"
b1000 ,#
b1000 J"
b1000 f#
b1000 i#
b100 %
b100 -
b100 9
b100 K"
b100 g#
b100 p#
b100000z )"
b1100 &"
1!
#110000
0!
#115000
xn#
xF
x2
x7
0Z"
0["
b100 b
b100 v
b100 ~
xs#
x{#
xQ
x@
bx 6
bx Z
bx 5"
bx B
bx a
bx 1"
bx I#
x^
xY
x`
xh
xj
xi
0b"
0g"
b10 *"
1S
b1100 H"
b1100 :#
b1100 m#
bx R"
bx K#
bx L#
xL"
bx E"
bx 1#
bx b#
bx |#
bx ~#
xM"
bx G"
bx 2#
bx _#
bx t#
bx v#
b0xxxxx #"
b0 p
bx00000z '"
b0 o
xU
xV
xW
xT
bx {
bx ^"
bx `"
b1010 _"
b1zx J
b1zx k
b1zx y
b1zx V"
b1zx j"
1]"
b0 S"
b0 +#
b0 6#
b0 9#
0_
b10 d
b10 q
b1100 K
b1100 l
b1100 0"
b1100 Y"
1e
b1100 I"
b1100 ;#
b1100 j#
bx 4$
bx J#
bx z#
bx y#
bx q#
bx O
b1010 @"
b1010 h"
b1010 2$
bx $
bx )
bx 0
bx 4"
bx )$
b1000100 &"
b101100z )"
b1110 f
b1110 x
b1110 }
b1100 3"
b1100 ,#
b1100 J"
b1100 f#
b1100 i#
b1000 %
b1000 -
b1000 9
b1000 K"
b1000 g#
b1000 p#
bx A
bx N"
bx R#
b1010 Q"
b1010 N#
b1010 1$
0<
0=
b1010 D"
b1010 Y#
b1010 \#
b1010 "$
bx (
bx +
bx I
bx U"
bx 3#
bx 8#
bx =#
bx C#
bx #
bx *
bx 1
bx ;"
bx ?$
1!
#120000
0!
#125000
xZ"
x["
xb"
xP#
bx H"
bx :#
bx m#
xE
bx _"
xg"
b0xxzx J
b0xxzx k
b0xxzx y
b0xxzx V"
b0xxzx j"
x]"
bx S"
bx +#
bx 6#
bx 9#
x3
x@$
xR
xS
xP
xG
bx B"
bx -#
bx @#
bx F#
bx k#
bx .$
b11101011100100000000000000001010 $
b11101011100100000000000000001010 )
b11101011100100000000000000001010 0
b11101011100100000000000000001010 4"
b11101011100100000000000000001010 )$
bx @"
bx h"
bx 2$
b10 -"
15
1s
xe
b0 K
b0 l
b0 0"
b0 Y"
xH
bx *"
x;
x\
xX
x_
xg
b0 d
b0 q
bx C"
bx +$
bx -$
bx T"
bx 5#
bx ,$
b0 (
b0 +
b0 I
b0 U"
b0 3#
b0 8#
b0 =#
b0 C#
x<
x=
bx D"
bx Y#
bx \#
bx "$
x>
x?
bx F"
bx S#
bx V#
bx x#
bx ?"
bx `#
bx c#
bx 6$
bx 7$
bx Q"
bx N#
bx 1$
b10 ,"
b100 c
b100 w
b100 ""
bx f
bx x
bx }
bx00000z )"
b0xxxxx &"
1!
#130000
0!
#135000
x[
x5
bx -"
x]
x&
14
bx $
bx )
bx 0
bx 4"
bx )$
b0 B"
b0 -#
b0 @#
b0 F#
b0 k#
b0 .$
bx ,"
b10 /"
bx (
bx +
bx I
bx U"
bx 3#
bx 8#
bx =#
bx C#
bx >"
bx T#
bx Z#
bx 9$
bx :$
b0 T"
b0 5#
b0 ,$
b11101011100100000000000000001010 C"
b11101011100100000000000000001010 +$
b11101011100100000000000000001010 -$
1!
#140000
0!
#145000
bx I"
bx ;#
bx j#
bx B"
bx -#
bx @#
bx F#
bx k#
bx .$
x8
x4
x:
bx ="
bx .#
bx W#
bx ]#
bx <$
bx C"
bx +$
bx -$
bx T"
bx 5#
bx ,$
bx /"
1!
#150000
0!
#155000
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
0!
