
*** Running vivado
    with args -log design_1_generateBoardMatrix_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_generateBoardMatrix_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_generateBoardMatrix_0_1.tcl -notrace
Command: synth_design -top design_1_generateBoardMatrix_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 420.992 ; gain = 110.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_generateBoardMatrix_0_1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_1/synth/design_1_generateBoardMatrix_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state24 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state371 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state372 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state373 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state374 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state384 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state385 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state394 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state404 bound to: 23'b10000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:195]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrbkb' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:43]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrbkb_rom' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './generateBoardMatrbkb_rom.dat' is read successfully [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrbkb_rom' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrbkb' (2#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrcud' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:56]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrcud_rom' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:24]
INFO: [Synth 8-3876] $readmem data file './generateBoardMatrcud_rom.dat' is read successfully [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:27]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrcud_rom' (3#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrcud' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v:56]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_CTRL_BUS_s_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_BOARDOFFSET_DATA_0 bound to: 6'b010000 
	Parameter ADDR_BOARDOFFSET_CTRL bound to: 6'b010100 
	Parameter ADDR_PIECECHAR_DATA_0 bound to: 6'b011000 
	Parameter ADDR_PIECECHAR_CTRL bound to: 6'b011100 
	Parameter ADDR_BOARDARRAYOFFSET_DATA_0 bound to: 6'b100000 
	Parameter ADDR_BOARDARRAYOFFSET_CTRL bound to: 6'b100100 
	Parameter ADDR_LANDINGHEIGHTARRAYOFFSET_DATA_0 bound to: 6'b101000 
	Parameter ADDR_LANDINGHEIGHTARRAYOFFSET_CTRL bound to: 6'b101100 
	Parameter ADDR_PLACEMENTVALIDOFFSET_DATA_0 bound to: 6'b110000 
	Parameter ADDR_PLACEMENTVALIDOFFSET_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:225]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:264]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:342]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_CTRL_BUS_s_axi' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_throttl' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo' (7#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized0' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_buffer' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized1' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized2' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_write' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_buffer__parameterized0' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice__parameterized0' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity generateBoardMatrix_mem_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_read' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrdEe' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v:46]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrdEe_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrdEe_ram' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrdEe' (14#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v:46]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrfYi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v:58]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrfYi_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v:25]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrfYi_ram' (15#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrfYi' (16#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v:58]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrBew' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v:46]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrBew_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v:22]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrBew_ram' (17#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrBew' (18#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v:46]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrCeG' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v:46]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrCeG_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v:22]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrCeG_ram' (19#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrCeG' (20#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v:46]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrDeQ' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrDeQ_div' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrDeQ_div_u' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:54]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrDeQ_div_u' (21#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:10]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrDeQ_div' (22#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:70]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrDeQ' (23#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v:131]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrEe0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrEe0.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrEe0' (24#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrEe0.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:22300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:22320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:22340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:22368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:22376]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15329]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15337]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15345]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15353]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp4_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15361]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AR_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15971]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AW_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15979]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_B_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15987]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_R_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15995]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_W_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:16003]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state22_pp0_stage0_iter19_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18363]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state370_pp1_stage1_iter43_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18681]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state383_pp2_stage0_iter8_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18711]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state393_pp3_stage0_iter7_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18739]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state403_pp4_stage0_iter8_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18771]
WARNING: [Synth 8-6014] Unused sequential element ap_condition_28803_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18907]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:5047]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:17965]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage1_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:17981]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage3_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:17999]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage4_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18011]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp2_stage0_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18043]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_stage0_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18057]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp4_stage0_flag00011011_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:18071]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter10_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10286]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10310]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10316]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter4_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10322]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter5_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10328]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter6_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10334]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter7_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10340]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter8_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10346]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter9_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10286]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter1_tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10364]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_13770_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10364]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter10_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10372]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter11_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10380]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter12_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10389]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter13_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10398]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter14_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10408]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter15_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10418]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter16_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10429]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter17_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10440]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter18_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10452]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter19_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10464]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter1_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10477]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter20_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10481]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter21_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10494]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter22_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10508]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter23_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10522]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter24_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10537]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter25_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10552]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter26_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10568]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter27_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10584]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter28_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10601]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter29_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10618]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter2_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10636]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter30_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10640]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter31_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10658]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter32_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10677]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter33_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10696]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter34_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10716]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter35_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10736]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter36_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10757]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter37_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10778]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter38_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10800]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter39_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10822]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter3_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10845]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter40_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10850]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter41_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10873]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter4_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10896]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter5_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10901]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter6_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10907]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter7_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10913]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter8_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10920]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp1_iter9_curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:10372]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_13858_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11148]
WARNING: [Synth 8-6014] Unused sequential element tmp5_cast_mid2_v_reg_18752_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11760]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_cast1_mid2_v_reg_19109_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11799]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast2_reg_14124_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11805]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_18719_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11814]
WARNING: [Synth 8-6014] Unused sequential element landingHeightCurrent_reg_18654_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12079]
WARNING: [Synth 8-6014] Unused sequential element tmp7_cast_reg_18931_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12165]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_cast_reg_13739_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12184]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_cast_reg_13759_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12185]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_cast_reg_13749_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12186]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_13744_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12187]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_cast_reg_13754_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12188]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_14036_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15243]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_cast_reg_18917_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:15261]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_cast_reg_13739_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21612]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix' (25#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_generateBoardMatrix_0_1' (26#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_1/synth/design_1_generateBoardMatrix_0_1.v:58]
WARNING: [Synth 8-3331] design generateBoardMatrDeQ_div_u has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrCeG has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrBew has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrdEe has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrfYi has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrcud has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 701.355 ; gain = 390.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 701.355 ; gain = 390.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_1/constraints/generateBoardMatrix_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_1/constraints/generateBoardMatrix_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 932.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 932.992 ; gain = 622.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "tmp_5_fu_9512_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_9713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_12971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_13146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_13333_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_13425_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_13587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_9731_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_13164_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_9562_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_13605_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_12989_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_9386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_9392_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_9430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_9424_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_9458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_9464_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_9635_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_46_cast_cast_fu_9482_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_24_cast_cast_fu_9398_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_36_cast_cast_fu_9436_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_18_fu_9450_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'generateBoardMatrix_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 932.992 ; gain = 622.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 134   
	   2 Input      3 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 280   
	                5 Bit    Registers := 49    
	                4 Bit    Registers := 123   
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 2101  
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 94    
	   2 Input      5 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 28    
	   5 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 329   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generateBoardMatrbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generateBoardMatrcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module generateBoardMatrix_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrix_mem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrix_mem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module generateBoardMatrix_mem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module generateBoardMatrdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrBew_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module generateBoardMatrCeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrDeQ_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module generateBoardMatrDeQ_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module generateBoardMatrEe0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 23    
Module generateBoardMatrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 132   
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 276   
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 119   
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2002  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 93    
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 47    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 204   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_13858_reg' and it is trimmed from '6' to '5' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11148]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_18719_reg' and it is trimmed from '6' to '5' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:11814]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:21612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v:20300]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_21_fu_9464_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_9458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_9424_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_9430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_9392_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_9386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_9635_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_13146_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design generateBoardMatrDeQ has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[3]' (FDRE) to 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[1]' (FDRE) to 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[0]' (FDRE) to 'inst/ap_phi_precharge_reg_pp1_iter0_height_2_reg_3743_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[3]' (FDE) to 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[1]' (FDE) to 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[0]' (FDE) to 'inst/ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter1_height_2_reg_3743_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_12_reg_14020_reg[0]' (FDE) to 'inst/curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_30_reg_13853_reg[4]' (FDE) to 'inst/tmp_31_reg_13858_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_30_reg_13853_reg[3]' (FDE) to 'inst/tmp_31_reg_13858_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_30_reg_13853_reg[2]' (FDE) to 'inst/tmp_31_reg_13858_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_30_reg_13853_reg[0]' (FDE) to 'inst/tmp_31_reg_13858_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter1_foundHeight_2_0_1_reg_3766_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter1_foundHeight_2_0_2_reg_3810_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter1_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter1_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter2_foundHeight_2_1_reg_3916_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter2_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter2_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter3_foundHeight_2_1_1_reg_3960_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter3_foundHeight_2_1_2_reg_4004_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter3_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter3_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter4_foundHeight_2_2_reg_4110_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter4_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter4_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter5_foundHeight_2_2_1_reg_4154_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter5_foundHeight_2_2_2_reg_4198_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter5_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter5_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter6_foundHeight_2_3_reg_4304_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter6_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter6_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter7_foundHeight_2_3_1_reg_4348_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter7_foundHeight_2_3_2_reg_4392_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter7_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter7_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter8_foundHeight_2_4_reg_4498_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter8_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter8_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter9_foundHeight_2_4_1_reg_4542_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter9_foundHeight_2_4_2_reg_4586_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter9_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter9_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter10_foundHeight_2_5_reg_4692_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter10_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter10_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter11_foundHeight_2_5_1_reg_4736_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter11_foundHeight_2_5_2_reg_4780_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter11_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter11_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter12_foundHeight_2_6_reg_4886_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter12_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter12_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter13_foundHeight_2_6_1_reg_4930_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter13_foundHeight_2_6_2_reg_4974_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter13_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter13_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter14_foundHeight_2_7_reg_5080_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter14_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter14_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter15_foundHeight_2_7_1_reg_5124_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter15_foundHeight_2_7_2_reg_5168_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter15_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter15_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter16_foundHeight_2_8_reg_5274_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter16_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter16_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter17_foundHeight_2_8_1_reg_5318_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter17_foundHeight_2_8_2_reg_5362_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter17_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter17_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter18_foundHeight_2_9_reg_5468_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter18_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter18_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter19_foundHeight_2_9_1_reg_5512_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter19_foundHeight_2_9_2_reg_5556_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter19_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter19_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter20_foundHeight_2_s_reg_5662_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter20_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter20_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter21_foundHeight_2_10_1_reg_5706_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter21_foundHeight_2_10_2_reg_5750_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter21_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter21_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter22_foundHeight_2_10_reg_5856_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter22_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter22_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter23_foundHeight_2_11_1_reg_5900_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter23_foundHeight_2_11_2_reg_5944_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter23_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter23_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter24_foundHeight_2_11_reg_6050_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter24_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter24_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter25_foundHeight_2_12_1_reg_6094_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter25_foundHeight_2_12_2_reg_6138_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter25_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter25_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter26_foundHeight_2_12_reg_6244_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter26_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter26_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter27_foundHeight_2_13_1_reg_6288_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter27_foundHeight_2_13_2_reg_6332_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter27_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter27_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter28_foundHeight_2_13_reg_6438_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter28_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter28_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter29_foundHeight_2_14_1_reg_6482_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter29_foundHeight_2_14_2_reg_6526_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter29_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter29_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter30_foundHeight_2_14_reg_6632_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter30_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter30_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter31_foundHeight_2_15_1_reg_6676_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter31_foundHeight_2_15_2_reg_6720_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter31_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter31_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter32_foundHeight_2_15_reg_6826_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter32_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter32_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter33_foundHeight_2_16_1_reg_6870_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter33_foundHeight_2_16_2_reg_6914_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter33_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter33_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter34_foundHeight_2_16_reg_7020_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter34_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter34_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter35_foundHeight_2_17_1_reg_7064_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter35_foundHeight_2_17_2_reg_7108_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter35_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter35_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter36_foundHeight_2_17_reg_7214_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter36_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter36_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter37_foundHeight_2_18_1_reg_7258_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter37_foundHeight_2_18_2_reg_7302_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter37_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter37_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter38_foundHeight_2_18_reg_7408_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter38_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter38_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter39_foundHeight_2_19_1_reg_7452_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter39_foundHeight_2_19_2_reg_7496_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[10]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[30]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[31]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[11]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[12]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[13]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[14]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[15]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[16]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[17]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[18]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[19]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[20]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[21]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[22]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[23]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[24]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[25]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[26]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[27]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/tmp7_cast_reg_18931_reg[28]' (FDE) to 'inst/tmp7_cast_reg_18931_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ap_reg_pp1_iter39_tmp_12_reg_14020_reg[0]' (FDE) to 'inst/ap_reg_pp1_iter39_curShift_mid2_reg_13883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[5].divisor_tmp_reg[6][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter40_foundHeight_2_19_reg_7602_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_31_reg_13858_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_31_reg_13858_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_31_reg_13858_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_31_reg_13858_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter41_foundHeight_2_20_1_reg_7646_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ap_phi_precharge_reg_pp1_iter41_foundHeight_2_20_2_reg_7690_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_13744_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_13744_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_1_cast_reg_13739_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrix_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/generateBoardMatrDeQ_U0/\generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[29]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[28]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[27]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[26]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[25]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[24]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[23]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[22]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[21]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[20]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[19]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[18]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[17]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[16]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[15]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[14]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[13]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[12]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[11]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[10]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[9]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[8]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[7]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[6]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[5]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[4]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[3]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[2]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[29]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[28]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[27]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[26]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[25]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[24]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[23]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[22]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[21]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[20]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[19]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[18]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[17]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[16]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[15]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[14]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[13]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[12]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[11]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[10]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[9]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[8]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[7]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[6]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[5]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[4]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[3]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 951.609 ; gain = 641.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|generateBoardMatrbkb_rom | p_0_out    | 32x4          | LUT            | 
|generateBoardMatrcud_rom | p_0_out    | 512x1         | LUT            | 
|generateBoardMatrcud_rom | p_0_out    | 512x1         | LUT            | 
|generateBoardMatrix      | p_0_out    | 32x4          | LUT            | 
|generateBoardMatrix      | p_0_out    | 512x1         | LUT            | 
|generateBoardMatrix      | p_0_out    | 512x1         | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generateBoardMatrix_mem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generateBoardMatrix_mem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                              | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+---------------------------------------------------------+----------------+----------------------+------------------------------+
|inst        | oldBoard_0_U/generateBoardMatrdEe_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|inst        | oldBoard_1_U/generateBoardMatrdEe_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|inst        | oldBoard_2_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_3_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_4_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_5_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_6_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_7_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_8_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_9_U/generateBoardMatrfYi_ram_U/ram_reg         | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_10_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_11_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_12_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_13_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_14_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_15_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_16_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_17_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_18_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_19_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_20_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_21_U/generateBoardMatrfYi_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1D x 1                 | 
|inst        | oldBoard_22_U/generateBoardMatrdEe_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|inst        | oldBoard_23_U/generateBoardMatrdEe_ram_U/ram_reg        | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|inst        | placementHeightArr_U/generateBoardMatrBew_ram_U/ram_reg | User Attribute | 64 x 6               | RAM16X1S x 6  RAM32X1S x 6   | 
|inst        | validPlacementArr_U/generateBoardMatrCeG_ram_U/ram_reg  | User Attribute | 64 x 1               | RAM16X1S x 1  RAM32X1S x 1   | 
+------------+---------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 951.609 ; gain = 641.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/generateBoardMatrix_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/generateBoardMatrix_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|generateBoardMatrix | generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|generateBoardMatrix | generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | generateBoardMatrDeQ_U0/generateBoardMatrDeQ_div_U/generateBoardMatrDeQ_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp0_iter19_bW_i_mid2_reg_13795_reg[3]                                                                   | 18     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|generateBoardMatrix | ap_reg_pp0_iter10_exitcond_flatten_reg_13775_reg[0]                                                            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp3_iter6_tmp_35_reg_18955_reg[0]                                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp4_iter7_exitcond_flatten3_reg_19094_reg[0]                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp2_iter7_exitcond_flatten4_reg_18738_reg[0]                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp1_iter42_tmp_12_reg_14020_reg[5]                                                                      | 42     | 5     | NO           | NO                 | YES               | 0      | 10      | 
|generateBoardMatrix | ap_reg_pp0_iter10_exitcond_reg_13790_reg[0]                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_reg_pp0_iter10_bH_i_1_reg_13784_reg[4]                                                                      | 9      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|generateBoardMatrix | ap_reg_pp0_iter10_tmp_reg_13770_reg[7]                                                                         | 9      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|generateBoardMatrix | ap_reg_pp0_iter19_bH_i_mid2_reg_13800_reg[4]                                                                   | 18     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|generateBoardMatrix | ap_enable_reg_pp0_iter12_reg                                                                                   | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_enable_reg_pp0_iter19_reg                                                                                   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_enable_reg_pp2_iter7_reg                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_enable_reg_pp3_iter6_reg                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|generateBoardMatrix | ap_enable_reg_pp4_iter7_reg                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   125|
|2     |LUT1     |   212|
|3     |LUT2     |   853|
|4     |LUT3     |  1090|
|5     |LUT4     |   782|
|6     |LUT5     |   808|
|7     |LUT6     |  2823|
|8     |MUXF7    |     8|
|9     |MUXF8    |     1|
|10    |RAM16X1D |    20|
|11    |RAM16X1S |    11|
|12    |RAM32X1S |     7|
|13    |RAMB18E1 |     2|
|14    |SRL16E   |    99|
|15    |SRLC32E  |    19|
|16    |FDRE     |  5056|
|17    |FDSE     |   162|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------------------------------+------+
|      |Instance                                 |Module                                                  |Cells |
+------+-----------------------------------------+--------------------------------------------------------+------+
|1     |top                                      |                                                        | 12078|
|2     |  inst                                   |generateBoardMatrix                                     | 12078|
|3     |    generateBoardMatrDeQ_U0              |generateBoardMatrDeQ                                    |   136|
|4     |      generateBoardMatrDeQ_div_U         |generateBoardMatrDeQ_div                                |   136|
|5     |        generateBoardMatrDeQ_div_u_0     |generateBoardMatrDeQ_div_u                              |   125|
|6     |    generateBoardMatrix_CTRL_BUS_s_axi_U |generateBoardMatrix_CTRL_BUS_s_axi                      |   446|
|7     |    generateBoardMatrix_mem_m_axi_U      |generateBoardMatrix_mem_m_axi                           |  2421|
|8     |      bus_read                           |generateBoardMatrix_mem_m_axi_read                      |   790|
|9     |        buff_rdata                       |generateBoardMatrix_mem_m_axi_buffer__parameterized0    |    78|
|10    |        fifo_rctl                        |generateBoardMatrix_mem_m_axi_fifo__parameterized1_44   |    43|
|11    |        fifo_rreq                        |generateBoardMatrix_mem_m_axi_fifo__parameterized0_45   |   122|
|12    |        rs_rdata                         |generateBoardMatrix_mem_m_axi_reg_slice__parameterized0 |    81|
|13    |        rs_rreq                          |generateBoardMatrix_mem_m_axi_reg_slice_46              |   100|
|14    |      bus_write                          |generateBoardMatrix_mem_m_axi_write                     |  1612|
|15    |        buff_wdata                       |generateBoardMatrix_mem_m_axi_buffer                    |   285|
|16    |        \bus_equal_gen.fifo_burst        |generateBoardMatrix_mem_m_axi_fifo                      |    82|
|17    |        fifo_resp                        |generateBoardMatrix_mem_m_axi_fifo__parameterized1      |    26|
|18    |        fifo_resp_to_user                |generateBoardMatrix_mem_m_axi_fifo__parameterized2      |   341|
|19    |        fifo_wreq                        |generateBoardMatrix_mem_m_axi_fifo__parameterized0      |    87|
|20    |        rs_wreq                          |generateBoardMatrix_mem_m_axi_reg_slice                 |   372|
|21    |      wreq_throttl                       |generateBoardMatrix_mem_m_axi_throttl                   |    19|
|22    |    maxShift_U                           |generateBoardMatrbkb                                    |    13|
|23    |      generateBoardMatrbkb_rom_U         |generateBoardMatrbkb_rom                                |    13|
|24    |    oldBoard_0_U                         |generateBoardMatrdEe                                    |    43|
|25    |      generateBoardMatrdEe_ram_U         |generateBoardMatrdEe_ram_43                             |    43|
|26    |    oldBoard_10_U                        |generateBoardMatrfYi                                    |   132|
|27    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_42                             |   132|
|28    |    oldBoard_11_U                        |generateBoardMatrfYi_0                                  |   143|
|29    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_41                             |   143|
|30    |    oldBoard_12_U                        |generateBoardMatrfYi_1                                  |   139|
|31    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_40                             |   139|
|32    |    oldBoard_13_U                        |generateBoardMatrfYi_2                                  |   136|
|33    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_39                             |   136|
|34    |    oldBoard_14_U                        |generateBoardMatrfYi_3                                  |   145|
|35    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_38                             |   145|
|36    |    oldBoard_15_U                        |generateBoardMatrfYi_4                                  |   140|
|37    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_37                             |   140|
|38    |    oldBoard_16_U                        |generateBoardMatrfYi_5                                  |   146|
|39    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_36                             |   146|
|40    |    oldBoard_17_U                        |generateBoardMatrfYi_6                                  |   135|
|41    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_35                             |   135|
|42    |    oldBoard_18_U                        |generateBoardMatrfYi_7                                  |   139|
|43    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_34                             |   139|
|44    |    oldBoard_19_U                        |generateBoardMatrfYi_8                                  |   149|
|45    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_33                             |   149|
|46    |    oldBoard_1_U                         |generateBoardMatrdEe_9                                  |    82|
|47    |      generateBoardMatrdEe_ram_U         |generateBoardMatrdEe_ram_32                             |    82|
|48    |    oldBoard_20_U                        |generateBoardMatrfYi_10                                 |   153|
|49    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_31                             |   153|
|50    |    oldBoard_21_U                        |generateBoardMatrfYi_11                                 |   103|
|51    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_30                             |   103|
|52    |    oldBoard_22_U                        |generateBoardMatrdEe_12                                 |    81|
|53    |      generateBoardMatrdEe_ram_U         |generateBoardMatrdEe_ram_29                             |    81|
|54    |    oldBoard_23_U                        |generateBoardMatrdEe_13                                 |    48|
|55    |      generateBoardMatrdEe_ram_U         |generateBoardMatrdEe_ram                                |    48|
|56    |    oldBoard_2_U                         |generateBoardMatrfYi_14                                 |   110|
|57    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_28                             |   110|
|58    |    oldBoard_3_U                         |generateBoardMatrfYi_15                                 |   134|
|59    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_27                             |   134|
|60    |    oldBoard_4_U                         |generateBoardMatrfYi_16                                 |   139|
|61    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_26                             |   139|
|62    |    oldBoard_5_U                         |generateBoardMatrfYi_17                                 |   128|
|63    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_25                             |   128|
|64    |    oldBoard_6_U                         |generateBoardMatrfYi_18                                 |   135|
|65    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_24                             |   135|
|66    |    oldBoard_7_U                         |generateBoardMatrfYi_19                                 |   138|
|67    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_23                             |   138|
|68    |    oldBoard_8_U                         |generateBoardMatrfYi_20                                 |   139|
|69    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram_22                             |   139|
|70    |    oldBoard_9_U                         |generateBoardMatrfYi_21                                 |   132|
|71    |      generateBoardMatrfYi_ram_U         |generateBoardMatrfYi_ram                                |   132|
|72    |    pieceArray_U                         |generateBoardMatrcud                                    |    57|
|73    |      generateBoardMatrcud_rom_U         |generateBoardMatrcud_rom                                |    57|
|74    |    placementHeightArr_U                 |generateBoardMatrBew                                    |    30|
|75    |      generateBoardMatrBew_ram_U         |generateBoardMatrBew_ram                                |    30|
|76    |    validPlacementArr_U                  |generateBoardMatrCeG                                    |    19|
|77    |      generateBoardMatrCeG_ram_U         |generateBoardMatrCeG_ram                                |    19|
+------+-----------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 1053.934 ; gain = 743.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 562 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1053.934 ; gain = 511.723
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 1053.934 ; gain = 743.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM16X1S => RAM32X1S (RAMS32): 11 instances
  RAM32X1S => RAM32X1S (RAMS32): 7 instances

440 Infos, 341 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 1053.934 ; gain = 749.992
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_1_synth_1/design_1_generateBoardMatrix_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_1/design_1_generateBoardMatrix_0_1.xci
INFO: [Coretcl 2-1174] Renamed 76 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_1_synth_1/design_1_generateBoardMatrix_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1053.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 23:36:16 2019...
