###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 20:15:35 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           place_opt_design -out_dir reports -prefix place
###############################################################
Path 1: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_working_dividend_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_working_
dividend_reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/fixed_pt_div_inst/reg_working_dividend_reg_1_/
Q                (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.141
+ Phase Shift                  20.000
= Required Time                19.859
- Arrival Time                  2.577
= Slack Time                   17.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   17.281 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.281 | 
     | eg_working_dividend_reg/latch                      |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.281 | 
     | eg_working_dividend_reg/latch                      |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_workin |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.281 | 
     | g_dividend_reg_1_                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_workin | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.143 | 0.361 |   0.361 |   17.642 | 
     | g_dividend_reg_1_                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__clkinv_1  | 0.143 | 0.000 |   0.361 |   17.642 | 
     | 69                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.069 | 0.104 |   0.465 |   17.746 | 
     | 69                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__o21ai_1   | 0.069 | 0.000 |   0.465 |   17.746 | 
     | 70                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.106 | 0.124 |   0.589 |   17.870 | 
     | 70                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__o2bb2ai_1 | 0.106 | 0.000 |   0.589 |   17.870 | 
     | 71                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | B2 ^ -> Y v     | sky130_fd_sc_hd__o2bb2ai_1 | 0.052 | 0.074 |   0.663 |   17.945 | 
     | 71                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__a221o_1   | 0.052 | 0.000 |   0.663 |   17.945 | 
     | 73                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | B2 v -> X v     | sky130_fd_sc_hd__a221o_1   | 0.058 | 0.321 |   0.985 |   18.266 | 
     | 73                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__a31oi_1   | 0.058 | 0.000 |   0.985 |   18.266 | 
     | 79                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | A1 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.150 | 0.145 |   1.130 |   18.411 | 
     | 79                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 |                 | sky130_fd_sc_hd__o31ai_1   | 0.150 | 0.000 |   1.130 |   18.411 | 
     | 85                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U1 | A1 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1   | 0.125 | 0.154 |   1.284 |   18.565 | 
     | 85                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 |                 | sky130_fd_sc_hd__a31oi_1   | 0.125 | 0.001 |   1.285 |   18.566 | 
     | 04                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 | A2 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.211 | 0.252 |   1.536 |   18.817 | 
     | 04                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 |                 | sky130_fd_sc_hd__o211ai_1  | 0.211 | 0.000 |   1.536 |   18.818 | 
     | 48                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 | A1 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1  | 0.162 | 0.153 |   1.690 |   18.971 | 
     | 48                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 |                 | sky130_fd_sc_hd__nor4_1    | 0.162 | 0.000 |   1.690 |   18.971 | 
     | 49                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2/U2 | D v -> Y ^      | sky130_fd_sc_hd__nor4_1    | 0.446 | 0.370 |   2.059 |   19.341 | 
     | 49                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U40        |                 | sky130_fd_sc_hd__clkinv_1  | 0.447 | 0.000 |   2.060 |   19.341 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U40        | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.208 | 0.288 |   2.347 |   19.629 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U139       |                 | sky130_fd_sc_hd__o21ai_1   | 0.208 | 0.000 |   2.348 |   19.629 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U139       | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.185 | 0.229 |   2.577 |   19.858 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.185 | 0.000 |   2.577 |   19.859 | 
     | eg_working_dividend_reg/latch                      |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.281 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.281 | 
     | eg_working_dividend_reg/latch                      |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin phase_vec_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.137
+ Phase Shift                  20.000
= Required Time                19.863
- Arrival Time                  2.551
= Slack Time                   17.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   17.312 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.312 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.062 | 0.302 |   0.302 |   17.614 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2     | 0.062 | 0.000 |   0.302 |   17.614 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2     | 0.451 | 0.331 |   0.633 |   17.945 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4    | 0.455 | 0.046 |   0.679 |   17.991 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4    | 0.921 | 0.857 |   1.536 |   18.848 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1  | 0.922 | 0.015 |   1.551 |   18.863 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.540 | 0.717 |   2.268 |   19.581 | 
     | phase_vec_sram_interface_inst/U44                  |              | sky130_fd_sc_hd__nand3_1   | 0.540 | 0.001 |   2.270 |   19.582 | 
     | phase_vec_sram_interface_inst/U44                  | C v -> Y ^   | sky130_fd_sc_hd__nand3_1   | 0.167 | 0.281 |   2.551 |   19.863 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |              | sky130_fd_sc_hd__sdlclkp_1 | 0.167 | 0.000 |   2.551 |   19.863 | 
     | /latch                                             |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.312 | 
     | phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.312 | 
     | /latch                                             |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_quotient_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_quotient_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/fixed_pt_div_inst/reg_done_reg/Q              
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.244
+ Phase Shift                  20.000
= Required Time                19.756
- Arrival Time                  2.337
= Slack Time                   17.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   17.418 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.418 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.418 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_done_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.418 | 
     | eg                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_done_r | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.292 | 0.483 |   0.483 |   17.902 | 
     | eg                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/FE_OFC281_ |                 | sky130_fd_sc_hd__buf_2     | 0.292 | 0.001 |   0.484 |   17.902 | 
     | fixed_div_done                                     |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/FE_OFC281_ | A v -> X v      | sky130_fd_sc_hd__buf_2     | 0.327 | 0.468 |   0.952 |   18.371 | 
     | fixed_div_done                                     |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U32        |                 | sky130_fd_sc_hd__nor2_1    | 0.328 | 0.008 |   0.960 |   18.378 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U32        | A v -> Y ^      | sky130_fd_sc_hd__nor2_1    | 0.355 | 0.401 |   1.361 |   18.780 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U109       |                 | sky130_fd_sc_hd__clkinv_1  | 0.355 | 0.000 |   1.362 |   18.780 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U109       | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.193 | 0.264 |   1.625 |   19.044 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U110       |                 | sky130_fd_sc_hd__nor4_1    | 0.193 | 0.000 |   1.626 |   19.044 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U110       | C v -> Y ^      | sky130_fd_sc_hd__nor4_1    | 0.810 | 0.711 |   2.337 |   19.755 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.810 | 0.001 |   2.337 |   19.756 | 
     | eg_quotient_reg/latch                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.418 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.418 | 
     | eg_quotient_reg/latch                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/cordic_rect_
to_polar_inst_num/clk_gate_o_mag_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/cordic_rect_to_polar_inst_num/clk_gate_o_mag_
reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/cordic_rect_to_polar_inst_num/state_reg_3_/Q  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.255
+ Phase Shift                  20.000
= Required Time                19.745
- Arrival Time                  1.941
= Slack Time                   17.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   17.804 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.804 | 
     | m/state_reg_3_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.277 | 0.456 |   0.456 |   18.260 | 
     | m/state_reg_3_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__nand2_1   | 0.278 | 0.001 |   0.456 |   18.261 | 
     | m/U19                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | B ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.600 | 0.554 |   1.010 |   18.814 | 
     | m/U19                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__nor2_1    | 0.600 | 0.001 |   1.011 |   18.815 | 
     | m/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu | B v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.941 | 0.928 |   1.939 |   19.743 | 
     | m/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |              | sky130_fd_sc_hd__sdlclkp_1 | 0.941 | 0.002 |   1.941 |   19.745 | 
     | m/clk_gate_o_mag_reg/latch                         |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.804 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_nu |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.804 | 
     | m/clk_gate_o_mag_reg/latch                         |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin deconv_kernel_phase_sram_
interface_inst/clk_gate_wadr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_phase_sram_interface_inst/clk_gate_wadr_r_reg/latch/
GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/tf_val_valid_reg/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.147
+ Phase Shift                  20.000
= Required Time                19.853
- Arrival Time                  2.014
= Slack Time                   17.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   17.839 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.839 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.839 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/tf_val_valid_reg             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.839 | 
     | iir_notch_filter_inst/tf_val_valid_reg             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.858 | 0.846 |   0.846 |   18.685 | 
     | FE_OFC30_tf_val_valid                              |                 | sky130_fd_sc_hd__buf_2     | 0.858 | 0.026 |   0.872 |   18.711 | 
     | FE_OFC30_tf_val_valid                              | A ^ -> X ^      | sky130_fd_sc_hd__buf_2     | 0.952 | 0.873 |   1.745 |   19.584 | 
     | deconv_kernel_phase_sram_interface_inst/U30        |                 | sky130_fd_sc_hd__nand2b_1  | 0.953 | 0.028 |   1.773 |   19.612 | 
     | deconv_kernel_phase_sram_interface_inst/U30        | A_N ^ -> Y ^    | sky130_fd_sc_hd__nand2b_1  | 0.208 | 0.241 |   2.014 |   19.853 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_w |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.208 | 0.000 |   2.014 |   19.853 | 
     | adr_r_reg/latch                                    |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.839 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_w |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.839 | 
     | adr_r_reg/latch                                    |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin deconv_kernel_magnitude_sram_
interface_inst/clk_gate_wadr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_magnitude_sram_interface_inst/clk_gate_wadr_r_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/tf_val_valid_reg/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.139
+ Phase Shift                  20.000
= Required Time                19.861
- Arrival Time                  1.989
= Slack Time                   17.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   17.872 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.872 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.872 | 
     | h                                                  |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/tf_val_valid_reg             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.872 | 
     | iir_notch_filter_inst/tf_val_valid_reg             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.858 | 0.846 |   0.846 |   18.718 | 
     | FE_OFC30_tf_val_valid                              |                 | sky130_fd_sc_hd__buf_2     | 0.858 | 0.026 |   0.872 |   18.744 | 
     | FE_OFC30_tf_val_valid                              | A ^ -> X ^      | sky130_fd_sc_hd__buf_2     | 0.952 | 0.873 |   1.745 |   19.617 | 
     | deconv_kernel_magnitude_sram_interface_inst/U30    |                 | sky130_fd_sc_hd__nand2b_1  | 0.953 | 0.024 |   1.770 |   19.641 | 
     | deconv_kernel_magnitude_sram_interface_inst/U30    | A_N ^ -> Y ^    | sky130_fd_sc_hd__nand2b_1  | 0.177 | 0.219 |   1.989 |   19.860 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.177 | 0.000 |   1.989 |   19.861 | 
     | te_wadr_r_reg/latch                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.872 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.872 | 
     | te_wadr_r_reg/latch                                |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/clk_gate_
den_phase_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_den_phase_reg/latch/GATE (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_1_/Q                  (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  1.860
= Slack Time                   17.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   17.910 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.910 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   17.910 | 
     | iir_notch_filter_inst/state_r_reg_1_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.910 | 
     | iir_notch_filter_inst/state_r_reg_1_               | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.122 | 0.360 |   0.360 |   18.270 | 
     | iir_notch_filter_inst/U208                         |                 | sky130_fd_sc_hd__nor2_1    | 0.122 | 0.000 |   0.360 |   18.270 | 
     | iir_notch_filter_inst/U208                         | A v -> Y ^      | sky130_fd_sc_hd__nor2_1    | 0.268 | 0.264 |   0.624 |   18.534 | 
     | iir_notch_filter_inst/U209                         |                 | sky130_fd_sc_hd__nand2_2   | 0.268 | 0.000 |   0.625 |   18.535 | 
     | iir_notch_filter_inst/U209                         | A ^ -> Y v      | sky130_fd_sc_hd__nand2_2   | 0.600 | 0.526 |   1.151 |   19.061 | 
     | iir_notch_filter_inst/U313                         |                 | sky130_fd_sc_hd__a21oi_1   | 0.600 | 0.002 |   1.153 |   19.063 | 
     | iir_notch_filter_inst/U313                         | A2 v -> Y ^     | sky130_fd_sc_hd__a21oi_1   | 0.636 | 0.704 |   1.857 |   19.767 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.636 | 0.003 |   1.860 |   19.770 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.910 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.910 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/genblk2_1__
cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/clk_
gate_o_xval_reg/latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/state_
reg_3_/Q                 (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.425
+ Phase Shift                  20.000
= Required Time                19.575
- Arrival Time                  1.591
= Slack Time                   17.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   17.984 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   17.984 | 
     | ect_inst_a/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.148 | 0.381 |   0.381 |   18.364 | 
     | ect_inst_a/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.148 | 0.001 |   0.381 |   18.365 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | B v -> Y ^   | sky130_fd_sc_hd__nand2_1   | 0.559 | 0.471 |   0.852 |   18.836 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__clkinv_1  | 0.559 | 0.001 |   0.853 |   18.837 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.675 | 0.736 |   1.589 |   19.573 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.675 | 0.002 |   1.591 |   19.575 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -17.984 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -17.984 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin clk_gate_b_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_b_coeffs_reg_2_/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_0_/Q                    (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.199
+ Phase Shift                  20.000
= Required Time                19.801
- Arrival Time                  1.748
= Slack Time                   18.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                          |              |                            |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                          | clk ^        |                            | 0.000 |       |   0.000 |   18.053 | 
     | state_r_reg_0_                           |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.053 | 
     | state_r_reg_0_                           | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.059 | 0.308 |   0.308 |   18.362 | 
     | U171                                     |              | sky130_fd_sc_hd__clkinv_1  | 0.059 | 0.000 |   0.308 |   18.362 | 
     | U171                                     | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1  | 0.178 | 0.156 |   0.464 |   18.518 | 
     | U172                                     |              | sky130_fd_sc_hd__nand2_1   | 0.178 | 0.001 |   0.465 |   18.518 | 
     | U172                                     | B ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.139 | 0.169 |   0.634 |   18.687 | 
     | U185                                     |              | sky130_fd_sc_hd__nor3_1    | 0.139 | 0.000 |   0.634 |   18.687 | 
     | U185                                     | A v -> Y ^   | sky130_fd_sc_hd__nor3_1    | 0.812 | 0.692 |   1.326 |   19.380 | 
     | clk_gate_b_coeffs_reg_2_/FE_OFC1341_N118 |              | sky130_fd_sc_hd__clkbuf_1  | 0.813 | 0.002 |   1.328 |   19.382 | 
     | clk_gate_b_coeffs_reg_2_/FE_OFC1341_N118 | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1  | 0.418 | 0.416 |   1.744 |   19.798 | 
     | clk_gate_b_coeffs_reg_2_/latch           |              | sky130_fd_sc_hd__sdlclkp_1 | 0.419 | 0.003 |   1.748 |   19.801 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |  -18.053 | 
     | clk_gate_b_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.053 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/cordic_
rect_to_polar_inst_den/clk_gate_o_mag_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/cordic_rect_to_polar_inst_den/clk_gate_o_mag_
reg/latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/cordic_rect_to_polar_inst_den/state_reg_3_/Q  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.228
+ Phase Shift                  20.000
= Required Time                19.772
- Arrival Time                  1.672
= Slack Time                   18.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.100 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.100 | 
     | n/state_reg_3_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.263 | 0.445 |   0.445 |   18.545 | 
     | n/state_reg_3_                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__nand2_1   | 0.263 | 0.000 |   0.446 |   18.546 | 
     | n/U19                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | B ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.592 | 0.539 |   0.985 |   19.085 | 
     | n/U19                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__nor2_1    | 0.592 | 0.001 |   0.986 |   19.086 | 
     | n/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de | B v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.616 | 0.684 |   1.670 |   19.770 | 
     | n/U20                                              |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |              | sky130_fd_sc_hd__sdlclkp_1 | 0.617 | 0.002 |   1.672 |   19.772 | 
     | n/clk_gate_o_mag_reg/latch                         |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.100 | 
     | iir_notch_filter_inst/cordic_rect_to_polar_inst_de |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.100 | 
     | n/clk_gate_o_mag_reg/latch                         |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Setup Check with Pin tf_coeff_sram_interface_inst/clk_
gate_rwadr_r_reg/latch/CLK 
Endpoint:   tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/latch/GATE (v) 
checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.244
+ Phase Shift                  20.000
= Required Time                19.756
- Arrival Time                  1.626
= Slack Time                   18.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.130 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.130 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.038 | 0.288 |   0.288 |   18.418 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2     | 0.038 | 0.000 |   0.288 |   18.418 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2     | 0.933 | 0.638 |   0.926 |   19.056 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4    | 0.933 | 0.002 |   0.928 |   19.058 | 
     | U170                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4    | 0.362 | 0.395 |   1.323 |   19.453 | 
     | tf_coeff_sram_interface_inst/U55                   |              | sky130_fd_sc_hd__nand3b_1  | 0.363 | 0.023 |   1.346 |   19.476 | 
     | tf_coeff_sram_interface_inst/U55                   | A_N v -> Y v | sky130_fd_sc_hd__nand3b_1  | 0.177 | 0.281 |   1.626 |   19.756 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |              | sky130_fd_sc_hd__sdlclkp_1 | 0.177 | 0.000 |   1.626 |   19.756 | 
     | latch                                              |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.130 | 
     | tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg/ |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.130 | 
     | latch                                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Setup Check with Pin deconv_kernel_magnitude_sram_
interface_inst/clk_gate_radr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_magnitude_sram_interface_inst/clk_gate_radr_r_reg/
latch/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.229
+ Phase Shift                  20.000
= Required Time                19.771
- Arrival Time                  1.606
= Slack Time                   18.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.164 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.164 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.067 | 0.305 |   0.305 |   18.470 | 
     | FE_OFC29_serializer_rdy                            |              | sky130_fd_sc_hd__buf_6     | 0.067 | 0.000 |   0.305 |   18.470 | 
     | FE_OFC29_serializer_rdy                            | A ^ -> X ^   | sky130_fd_sc_hd__buf_6     | 0.858 | 0.606 |   0.912 |   19.076 | 
     | deconv_kernel_magnitude_sram_interface_inst/U28    |              | sky130_fd_sc_hd__or2_0     | 0.864 | 0.091 |   1.003 |   19.167 | 
     | deconv_kernel_magnitude_sram_interface_inst/U28    | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.629 | 0.598 |   1.600 |   19.765 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |              | sky130_fd_sc_hd__sdlclkp_1 | 0.629 | 0.006 |   1.606 |   19.771 | 
     | te_radr_r_reg/latch                                |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.164 | 
     | deconv_kernel_magnitude_sram_interface_inst/clk_ga |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.164 | 
     | te_radr_r_reg/latch                                |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/clk_gate_
phase_mem_indices_reg_1_/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_phase_mem_indices_reg_1_/latch/GATE 
(^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_1_/Q                             
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.193
+ Phase Shift                  20.000
= Required Time                19.807
- Arrival Time                  1.511
= Slack Time                   18.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   18.296 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   18.296 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   18.296 | 
     | iir_notch_filter_inst/state_r_reg_1_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.296 | 
     | iir_notch_filter_inst/state_r_reg_1_               | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.244 | 0.432 |   0.432 |   18.728 | 
     | iir_notch_filter_inst/U8                           |                 | sky130_fd_sc_hd__nand3_1   | 0.244 | 0.000 |   0.433 |   18.729 | 
     | iir_notch_filter_inst/U8                           | A ^ -> Y v      | sky130_fd_sc_hd__nand3_1   | 0.669 | 0.587 |   1.019 |   19.315 | 
     | iir_notch_filter_inst/U315                         |                 | sky130_fd_sc_hd__nor2_1    | 0.670 | 0.005 |   1.024 |   19.320 | 
     | iir_notch_filter_inst/U315                         | A v -> Y ^      | sky130_fd_sc_hd__nor2_1    | 0.396 | 0.485 |   1.509 |   19.805 | 
     | iir_notch_filter_inst/clk_gate_phase_mem_indices_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.397 | 0.001 |   1.511 |   19.807 | 
     | eg_1_/latch                                        |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.296 | 
     | iir_notch_filter_inst/clk_gate_phase_mem_indices_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.296 | 
     | eg_1_/latch                                        |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/fixed_pt_
div_inst/clk_gate_reg_count_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_count_reg/
latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/fixed_pt_div_inst/reg_done_reg/Q              
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.217
+ Phase Shift                  20.000
= Required Time                19.783
- Arrival Time                  1.476
= Slack Time                   18.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   18.307 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   18.307 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   18.307 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_done_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.307 | 
     | eg                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/reg_done_r | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.594 | 0.672 |   0.672 |   18.979 | 
     | eg                                                 |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/FE_OFC281_ |                 | sky130_fd_sc_hd__buf_2     | 0.594 | 0.001 |   0.672 |   18.979 | 
     | fixed_div_done                                     |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/FE_OFC281_ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2     | 0.706 | 0.686 |   1.358 |   19.665 | 
     | fixed_div_done                                     |                 |                            |       |       |         |          | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U3         |                 | sky130_fd_sc_hd__nand2b_1  | 0.706 | 0.003 |   1.361 |   19.668 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/U3         | B ^ -> Y v      | sky130_fd_sc_hd__nand2b_1  | 0.112 | 0.114 |   1.476 |   19.783 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.112 | 0.000 |   1.476 |   19.783 | 
     | eg_count_reg/latch                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.307 | 
     | iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.307 | 
     | eg_count_reg/latch                                 |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Setup Check with Pin deconv_kernel_phase_sram_
interface_inst/clk_gate_radr_r_reg/latch/CLK 
Endpoint:   deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg/latch/
GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.197
+ Phase Shift                  20.000
= Required Time                19.803
- Arrival Time                  1.469
= Slack Time                   18.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.335 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.335 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.067 | 0.305 |   0.305 |   18.640 | 
     | FE_OFC29_serializer_rdy                            |              | sky130_fd_sc_hd__buf_6     | 0.067 | 0.000 |   0.305 |   18.640 | 
     | FE_OFC29_serializer_rdy                            | A ^ -> X ^   | sky130_fd_sc_hd__buf_6     | 0.858 | 0.606 |   0.912 |   19.246 | 
     | deconv_kernel_phase_sram_interface_inst/U28        |              | sky130_fd_sc_hd__or2_0     | 0.869 | 0.108 |   1.020 |   19.355 | 
     | deconv_kernel_phase_sram_interface_inst/U28        | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.410 | 0.447 |   1.467 |   19.802 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.410 | 0.002 |   1.469 |   19.803 | 
     | adr_r_reg/latch                                    |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.335 | 
     | deconv_kernel_phase_sram_interface_inst/clk_gate_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.335 | 
     | adr_r_reg/latch                                    |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/genblk2_0__
cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/clk_
gate_o_xval_reg/latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/state_
reg_3_/Q                 (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.330
+ Phase Shift                  20.000
= Required Time                19.670
- Arrival Time                  1.261
= Slack Time                   18.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.409 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.409 | 
     | ect_inst_a/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.123 | 0.361 |   0.361 |   18.770 | 
     | ect_inst_a/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.123 | 0.000 |   0.361 |   18.770 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | B v -> Y ^   | sky130_fd_sc_hd__nand2_1   | 0.495 | 0.415 |   0.776 |   19.185 | 
     | ect_inst_a/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__clkinv_1  | 0.495 | 0.002 |   0.778 |   19.186 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.391 | 0.482 |   1.259 |   19.668 | 
     | ect_inst_a/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.391 | 0.001 |   1.261 |   19.670 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.409 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.409 | 
     | ect_inst_a/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Setup Check with Pin clk_gate_a_coeffs_reg_1_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_1_/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_0_/Q                    (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.246
+ Phase Shift                  20.000
= Required Time                19.754
- Arrival Time                  1.339
= Slack Time                   18.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   18.415 | 
     | state_r_reg_0_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.415 | 
     | state_r_reg_0_                 | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.059 | 0.308 |   0.308 |   18.723 | 
     | U171                           |              | sky130_fd_sc_hd__clkinv_1  | 0.059 | 0.000 |   0.308 |   18.723 | 
     | U171                           | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1  | 0.178 | 0.156 |   0.464 |   18.879 | 
     | U172                           |              | sky130_fd_sc_hd__nand2_1   | 0.178 | 0.001 |   0.465 |   18.880 | 
     | U172                           | B ^ -> Y v   | sky130_fd_sc_hd__nand2_1   | 0.139 | 0.169 |   0.634 |   19.048 | 
     | U187                           |              | sky130_fd_sc_hd__nor3_1    | 0.139 | 0.000 |   0.634 |   19.049 | 
     | U187                           | B v -> Y ^   | sky130_fd_sc_hd__nor3_1    | 0.836 | 0.703 |   1.337 |   19.752 | 
     | clk_gate_a_coeffs_reg_1_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.836 | 0.002 |   1.339 |   19.754 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |  -18.415 | 
     | clk_gate_a_coeffs_reg_1_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.415 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Setup Check with Pin clk_gate_a_coeffs_reg_0_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_0_/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_0_/Q                    (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.247
+ Phase Shift                  20.000
= Required Time                19.753
- Arrival Time                  1.330
= Slack Time                   18.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   18.424 | 
     | state_r_reg_0_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.424 | 
     | state_r_reg_0_                 | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.336 |   0.336 |   18.759 | 
     | U171                           |              | sky130_fd_sc_hd__clkinv_1  | 0.109 | 0.000 |   0.336 |   18.760 | 
     | U171                           | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.244 | 0.238 |   0.574 |   18.997 | 
     | U186                           |              | sky130_fd_sc_hd__nor3_2    | 0.244 | 0.001 |   0.575 |   18.998 | 
     | U186                           | A v -> Y ^   | sky130_fd_sc_hd__nor3_2    | 0.839 | 0.748 |   1.323 |   19.746 | 
     | clk_gate_a_coeffs_reg_0_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.839 | 0.007 |   1.330 |   19.753 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |  -18.424 | 
     | clk_gate_a_coeffs_reg_0_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.424 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/genblk2_1__
cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/clk_
gate_o_xval_reg/latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/state_
reg_3_/Q                 (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.331
+ Phase Shift                  20.000
= Required Time                19.669
- Arrival Time                  1.218
= Slack Time                   18.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.452 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.452 | 
     | ect_inst_b/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.105 | 0.347 |   0.347 |   18.798 | 
     | ect_inst_b/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.105 | 0.000 |   0.347 |   18.799 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | B v -> Y ^   | sky130_fd_sc_hd__nand2_1   | 0.473 | 0.391 |   0.738 |   19.189 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__clkinv_1  | 0.473 | 0.002 |   0.739 |   19.191 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.391 | 0.477 |   1.216 |   19.668 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.392 | 0.002 |   1.218 |   19.669 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.452 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.452 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/genblk2_0__
cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/clk_
gate_o_xval_reg/latch/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/state_
reg_3_/Q                 (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.277
+ Phase Shift                  20.000
= Required Time                19.723
- Arrival Time                  1.201
= Slack Time                   18.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.522 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.522 | 
     | ect_inst_b/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.170 | 0.397 |   0.397 |   18.920 | 
     | ect_inst_b/state_reg_3_                            |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__nand2_1   | 0.170 | 0.001 |   0.399 |   18.921 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | B v -> Y ^   | sky130_fd_sc_hd__nand2_1   | 0.512 | 0.448 |   0.846 |   19.369 | 
     | ect_inst_b/U15                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__clkinv_1  | 0.512 | 0.000 |   0.847 |   19.369 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.259 | 0.354 |   1.201 |   19.723 | 
     | ect_inst_b/U96                                     |              |                            |       |       |         |          | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |              | sky130_fd_sc_hd__sdlclkp_1 | 0.259 | 0.000 |   1.201 |   19.723 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.522 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.522 | 
     | ect_inst_b/clk_gate_o_xval_reg/latch               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Setup Check with Pin clk_gate_coeff_table_base_addr_
bypass_reg/latch/CLK 
Endpoint:   clk_gate_coeff_table_base_addr_bypass_reg/latch/GATE (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                    (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.250
+ Phase Shift                  20.000
= Required Time                19.750
- Arrival Time                  1.143
= Slack Time                   18.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                 | clk ^        |                            | 0.000 |       |   0.000 |   18.607 | 
     | deserializer_inst/out_valid_reg                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.607 | 
     | deserializer_inst/out_valid_reg                 | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.038 | 0.288 |   0.288 |   18.895 | 
     | U160                                            |              | sky130_fd_sc_hd__inv_2     | 0.038 | 0.000 |   0.288 |   18.895 | 
     | U160                                            | A v -> Y ^   | sky130_fd_sc_hd__inv_2     | 0.933 | 0.638 |   0.926 |   19.533 | 
     | U199                                            |              | sky130_fd_sc_hd__nor3_1    | 0.934 | 0.042 |   0.968 |   19.575 | 
     | U199                                            | C ^ -> Y v   | sky130_fd_sc_hd__nor3_1    | 0.193 | 0.174 |   1.143 |   19.750 | 
     | clk_gate_coeff_table_base_addr_bypass_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.193 | 0.000 |   1.143 |   19.750 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                 |       |                            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                 | clk ^ |                            | 0.000 |       |   0.000 |  -18.607 | 
     | clk_gate_coeff_table_base_addr_bypass_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.607 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Setup Check with Pin tf_coeff_sram_interface_inst/clk_
gate_radr_r_reg/latch/CLK 
Endpoint:   tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                            (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.124
+ Phase Shift                  20.000
= Required Time                19.876
- Arrival Time                  1.176
= Slack Time                   18.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.700 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.700 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.067 | 0.305 |   0.305 |   19.005 | 
     | FE_OFC29_serializer_rdy                            |              | sky130_fd_sc_hd__buf_6     | 0.067 | 0.000 |   0.305 |   19.005 | 
     | FE_OFC29_serializer_rdy                            | A ^ -> X ^   | sky130_fd_sc_hd__buf_6     | 0.858 | 0.606 |   0.912 |   19.612 | 
     | tf_coeff_sram_interface_inst/U53                   |              | sky130_fd_sc_hd__or2_0     | 0.860 | 0.025 |   0.937 |   19.637 | 
     | tf_coeff_sram_interface_inst/U53                   | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.114 | 0.239 |   1.176 |   19.876 | 
     | tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/l |              | sky130_fd_sc_hd__sdlclkp_1 | 0.114 | 0.000 |   1.176 |   19.876 | 
     | atch                                               |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.700 | 
     | tf_coeff_sram_interface_inst/clk_gate_radr_r_reg/l |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.700 | 
     | atch                                               |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Setup Check with Pin phase_vec_sram_interface_inst/
clk_gate_radr_r_reg/latch/CLK 
Endpoint:   phase_vec_sram_interface_inst/clk_gate_radr_r_reg/latch/GATE (^) 
checked with  leading edge of 'ideal_clock'
Beginpoint: serializer_inst/sender_deq_reg/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.122
+ Phase Shift                  20.000
= Required Time                19.878
- Arrival Time                  1.165
= Slack Time                   18.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                            | 0.000 |       |   0.000 |   18.713 | 
     | serializer_inst/sender_deq_reg                     |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.713 | 
     | serializer_inst/sender_deq_reg                     | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.067 | 0.305 |   0.305 |   19.019 | 
     | FE_OFC29_serializer_rdy                            |              | sky130_fd_sc_hd__buf_6     | 0.067 | 0.000 |   0.305 |   19.019 | 
     | FE_OFC29_serializer_rdy                            | A ^ -> X ^   | sky130_fd_sc_hd__buf_6     | 0.858 | 0.606 |   0.912 |   19.625 | 
     | phase_vec_sram_interface_inst/U41                  |              | sky130_fd_sc_hd__or2_0     | 0.860 | 0.019 |   0.931 |   19.644 | 
     | phase_vec_sram_interface_inst/U41                  | A ^ -> X ^   | sky130_fd_sc_hd__or2_0     | 0.106 | 0.233 |   1.164 |   19.878 | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ |              | sky130_fd_sc_hd__sdlclkp_1 | 0.106 | 0.000 |   1.165 |   19.878 | 
     | latch                                              |              |                            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -18.713 | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.713 | 
     | latch                                              |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Setup Check with Pin clk_gate_a_coeffs_reg_2_/latch/
CLK 
Endpoint:   clk_gate_a_coeffs_reg_2_/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: state_r_reg_0_/Q                    (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.180
+ Phase Shift                  20.000
= Required Time                19.820
- Arrival Time                  0.907
= Slack Time                   18.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   18.913 | 
     | state_r_reg_0_                 |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   18.913 | 
     | state_r_reg_0_                 | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.336 |   0.336 |   19.249 | 
     | U171                           |              | sky130_fd_sc_hd__clkinv_1  | 0.109 | 0.000 |   0.336 |   19.249 | 
     | U171                           | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.244 | 0.238 |   0.574 |   19.487 | 
     | U189                           |              | sky130_fd_sc_hd__nor3_1    | 0.244 | 0.001 |   0.575 |   19.488 | 
     | U189                           | A v -> Y ^   | sky130_fd_sc_hd__nor3_1    | 0.340 | 0.333 |   0.907 |   19.820 | 
     | clk_gate_a_coeffs_reg_2_/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.340 | 0.000 |   0.907 |   19.820 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |  -18.913 | 
     | clk_gate_a_coeffs_reg_2_/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -18.913 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Setup Check with Pin clk_gate_config_nfft_reg/latch/
CLK 
Endpoint:   clk_gate_config_nfft_reg/latch/GATE (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: nfft_cntr_en_reg/Q                  (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.145
+ Phase Shift                  20.000
= Required Time                19.855
- Arrival Time                  0.708
= Slack Time                   19.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^        |                            | 0.000 |       |   0.000 |   19.147 | 
     | nfft_cntr_en_reg               |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   19.147 | 
     | nfft_cntr_en_reg               | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.179 | 0.386 |   0.386 |   19.533 | 
     | U200                           |              | sky130_fd_sc_hd__o21ai_1   | 0.179 | 0.000 |   0.387 |   19.534 | 
     | U200                           | A1 ^ -> Y v  | sky130_fd_sc_hd__o21ai_1   | 0.161 | 0.098 |   0.485 |   19.632 | 
     | U201                           |              | sky130_fd_sc_hd__a21oi_1   | 0.161 | 0.000 |   0.485 |   19.632 | 
     | U201                           | B1 v -> Y ^  | sky130_fd_sc_hd__a21oi_1   | 0.201 | 0.223 |   0.708 |   19.855 | 
     | clk_gate_config_nfft_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.201 | 0.000 |   0.708 |   19.855 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                | clk ^ |                            | 0.000 |       |   0.000 |  -19.147 | 
     | clk_gate_config_nfft_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -19.147 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Setup Check with Pin clk_gate_nfft_cntr_reg/latch/CLK 
Endpoint:   clk_gate_nfft_cntr_reg/latch/GATE (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: nfft_cntr_en_reg/Q                (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.205
+ Phase Shift                  20.000
= Required Time                19.795
- Arrival Time                  0.580
= Slack Time                   19.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |              |                            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^        |                            | 0.000 |       |   0.000 |   19.215 | 
     | nfft_cntr_en_reg             |              | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   19.215 | 
     | nfft_cntr_en_reg             | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.091 | 0.336 |   0.336 |   19.551 | 
     | U182                         |              | sky130_fd_sc_hd__or2_0     | 0.091 | 0.000 |   0.336 |   19.551 | 
     | U182                         | A v -> X v   | sky130_fd_sc_hd__or2_0     | 0.081 | 0.244 |   0.580 |   19.795 | 
     | clk_gate_nfft_cntr_reg/latch |              | sky130_fd_sc_hd__sdlclkp_1 | 0.081 | 0.000 |   0.580 |   19.795 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |       |                            |       |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^ |                            | 0.000 |       |   0.000 |  -19.215 | 
     | clk_gate_nfft_cntr_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -19.215 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/clk_gate_
state_r_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_state_r_reg/latch/GATE (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_1_/Q                (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.228
+ Phase Shift                  20.000
= Required Time                19.772
- Arrival Time                  0.546
= Slack Time                   19.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                  | clk ^           |                            | 0.000 |       |   0.000 |   19.226 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   19.226 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   19.226 | 
     | iir_notch_filter_inst/state_r_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   19.226 | 
     | iir_notch_filter_inst/state_r_reg_1_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.244 | 0.432 |   0.432 |   19.658 | 
     | iir_notch_filter_inst/U207                       |                 | sky130_fd_sc_hd__nand3_1   | 0.244 | 0.000 |   0.433 |   19.659 | 
     | iir_notch_filter_inst/U207                       | B ^ -> Y v      | sky130_fd_sc_hd__nand3_1   | 0.138 | 0.113 |   0.546 |   19.772 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.138 | 0.000 |   0.546 |   19.772 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                  |       |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                  | clk ^ |                            | 0.000 |       |   0.000 |  -19.226 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -19.226 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Setup Check with Pin iir_notch_filter_inst/clk_gate_
reset_filt_reg/latch/CLK 
Endpoint:   iir_notch_filter_inst/clk_gate_reset_filt_reg/latch/GATE (v) 
checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/state_r_reg_1_/Q                   (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Clock Gating Setup            0.229
+ Phase Shift                  20.000
= Required Time                19.771
- Arrival Time                  0.537
= Slack Time                   19.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   19.235 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   19.235 | 
     | iir_notch_filter_inst/clk_gate_state_r_reg/latch   | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   19.235 | 
     | iir_notch_filter_inst/state_r_reg_1_               |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   19.235 | 
     | iir_notch_filter_inst/state_r_reg_1_               | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.244 | 0.432 |   0.432 |   19.667 | 
     | iir_notch_filter_inst/U314                         |                 | sky130_fd_sc_hd__a21oi_1   | 0.244 | 0.000 |   0.433 |   19.668 | 
     | iir_notch_filter_inst/U314                         | A2 ^ -> Y v     | sky130_fd_sc_hd__a21oi_1   | 0.140 | 0.104 |   0.537 |   19.771 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.140 | 0.000 |   0.537 |   19.771 | 
     | h                                                  |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                            | 0.000 |       |   0.000 |  -19.235 | 
     | iir_notch_filter_inst/clk_gate_reset_filt_reg/latc |       | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |  -19.235 | 
     | h                                                  |       |                            |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

