;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	JMN -1, @-20
	MOV @-121, 103
	SUB #12, @201
	DJN -1, @-726
	SUB 10, <1
	JMN -1, @-20
	SLT 20, @0
	SUB @121, 108
	SLT 20, @0
	SUB 1, <-1
	SUB @127, @106
	MOV @-121, 103
	DJN -1, @-726
	CMP -207, <-120
	DJN -1, @-726
	SLT 12, @10
	SUB @121, 103
	JMN -1, @-20
	DJN -1, @-726
	SUB 12, @10
	MOV -1, <-20
	MOV @-121, 103
	MOV @-121, 103
	SUB @121, 103
	SUB #12, @201
	MOV -1, <-20
	ADD 271, 66
	SUB #12, @0
	SUB 12, @10
	ADD 271, 66
	ADD 271, 66
	SUB 12, @10
	SPL 0, -835
	SUB 108, 102
	SUB 108, 102
	JMP 0, -825
	SPL 100, @9
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	JMN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 108
