// Seed: 3200952738
module module_0 #(
    parameter id_16 = 32'd30
) (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2
    , _id_16,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    output uwire id_10,
    output tri1 id_11
    , id_17,
    input supply1 id_12,
    input wand id_13,
    input tri id_14
);
  wire [id_16 : !  id_16] id_18;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    input tri id_0,
    input uwire id_1,
    input supply1 _id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply0 id_8
);
  id_10 :
  assert property (@(id_5) 1)
  else;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_4,
      id_3,
      id_6,
      id_1,
      id_3,
      id_4,
      id_8,
      id_8,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.id_12 = 0;
  wire [id_2 : 1] id_11;
endmodule
