
---------- Begin Simulation Statistics ----------
final_tick                                   88929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719668                       # Number of bytes of host memory used
host_op_rate                                   361359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                              765078187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       20869                       # Number of instructions simulated
sim_ops                                         41998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    88929000                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                      3369                       # Number of branches fetched
system.switch_cpus.committedInsts               14180                       # Number of instructions committed
system.switch_cpus.committedOps                 28414                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                2924                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    95                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1497                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               19067                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    60                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                   156273                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles             156273                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        19146                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes         9827                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts         2745                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           1364                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  1364                       # number of float instructions
system.switch_cpus.num_fp_register_reads         2142                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         1052                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                 451                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses         27510                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                27510                       # number of integer instructions
system.switch_cpus.num_int_register_reads        52266                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes        22391                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                2915                       # Number of load instructions
system.switch_cpus.num_mem_refs                  4409                       # number of memory refs
system.switch_cpus.num_store_insts               1494                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           153      0.54%      0.54% # Class of executed instruction
system.switch_cpus.op_class::IntAlu             22967     80.75%     81.29% # Class of executed instruction
system.switch_cpus.op_class::IntMult                7      0.02%     81.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     81.32% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              12      0.04%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     81.36% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               80      0.28%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              239      0.84%     82.48% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.48% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              284      1.00%     83.48% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             269      0.95%     84.42% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     84.42% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     84.42% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             21      0.07%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     84.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead             2613      9.19%     93.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite            1369      4.81%     98.50% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          302      1.06%     99.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          125      0.44%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total              28441                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          703                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         5634                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          228                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         2751                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         2523                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          7006                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           445                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          356                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           11996                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes           7156                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          710                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             1597                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events          650                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        22036                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts         6688                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        13583                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        17500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.776171                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.878111                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        13612     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1054      6.02%     83.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2          846      4.83%     88.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3          577      3.30%     91.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          311      1.78%     93.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          177      1.01%     94.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          134      0.77%     95.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          139      0.79%     96.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8          650      3.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        17500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              946                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          108                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           12961                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                1395                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          142      1.05%      1.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        10800     79.51%     80.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            2      0.01%     80.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     80.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           15      0.11%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           40      0.29%     80.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          143      1.05%     82.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          178      1.31%     83.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          150      1.10%     84.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     84.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     84.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           32      0.24%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     84.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         1179      8.68%     93.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite          532      3.92%     97.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          216      1.59%     98.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          154      1.13%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        13583                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 2081                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts              6688                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               13583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     3.227422                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.227422                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        11126                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        48531                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           2647                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            5090                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          727                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1308                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              3220                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 169                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              1104                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  56                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              7006                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            3212                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               18076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                31251                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          112                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1454                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.324577                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         1893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches          673                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.447811                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        20901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.948089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.641341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          11722     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            452      2.16%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            400      1.91%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            478      2.29%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            387      1.85%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            423      2.02%     66.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            402      1.92%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            239      1.14%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           6398     30.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        20901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            2950                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1788                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1053                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           2634                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.227148                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               4285                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             1102                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles          4306                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         4280                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         1857                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        36361                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         3183                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1853                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        26488                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           22                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          878                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          727                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          907                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          150                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         2885                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1171                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           29898                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               25754                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.621981                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           18596                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.193143                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                26282                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          33587                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         20284                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.309845                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.309845                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          612      2.16%      2.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        21567     76.10%     78.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            2      0.01%     78.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            7      0.02%     78.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          147      0.52%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          110      0.39%     79.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          347      1.22%     80.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     80.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          395      1.39%     81.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          216      0.76%     82.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          124      0.44%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     83.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         2786      9.83%     92.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         1002      3.54%     96.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          797      2.81%     99.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          229      0.81%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        28341                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          2474                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         4949                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         2028                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         5448                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt               771                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027204                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           663     85.99%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     85.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           16      2.08%     88.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     88.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            7      0.91%     88.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            8      1.04%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           27      3.50%     93.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            6      0.78%     94.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           21      2.72%     97.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           23      2.98%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        26026                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads        74012                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        23726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        53696                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            36336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           28341                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           25                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        22778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          607                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined        31928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        20901                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.355964                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.378529                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        14437     69.07%     69.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1          916      4.38%     73.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2          815      3.90%     77.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3          630      3.01%     80.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4          889      4.25%     84.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5          883      4.22%     88.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1025      4.90%     93.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7          664      3.18%     96.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8          642      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        20901                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.312995                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              3235                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  58                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads            8                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         4280                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         1857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         10434                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                  21585                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles          8974                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        15764                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          209                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           3253                       # Number of cycles rename is idle
system.switch_cpus_1.rename.ROBFullEvents           80                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       108017                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        44115                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        49254                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            5716                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         1160                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          727                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         1500                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          33479                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         5431                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        61872                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          728                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           27                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            1977                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              52274                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes             74686                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           81                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          931                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          848                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                655                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           655                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        54208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        54208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 847                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1060000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4496750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF     88929000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  57216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    850     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                852                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             510000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            642000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data            3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          358                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          339                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data           88                       # number of demand (read+write) misses
system.l2.demand_misses::total                    848                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          358                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          339                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           62                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data           88                       # number of overall misses
system.l2.overall_misses::total                   848                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     30666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     29809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      5422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data      7819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         73716500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     30666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     29809000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5422000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data      7819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        73716500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  851                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 851                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.967033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.967033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85659.217877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87932.153392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87451.612903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 88857.954545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86929.834906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85659.217877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87932.153392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87451.612903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 88857.954545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86929.834906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     28876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     28114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data      7389500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     69491500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     28876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     28114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data      7389500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     69491500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.967033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.967033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80659.217877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82932.153392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82451.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83971.590909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82044.273908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80659.217877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82932.153392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82451.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83971.590909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82044.273908                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               15                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data           37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     13646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data      3027500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16674000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88041.935484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81824.324324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86843.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data           37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      2847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83041.935484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76959.459459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81869.791667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     30666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85659.217877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87451.612903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85719.714964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     28876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5112000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80659.217877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82451.612903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80923.809524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     16162500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      4792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.944444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87839.673913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 93960.784314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89168.085106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     15242500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      4542000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82839.673913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89058.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84189.361702                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   439.843093                       # Cycle average of tags in use
system.l2.tags.total_refs                         929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.452322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   222.389852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   207.141963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     4.635744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data     5.223213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.054294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.050572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.001275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.107384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           845                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206299                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8294                       # Number of tag accesses
system.l2.tags.data_accesses                     8294                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       929                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               846                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            931                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          358                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data          339                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data           88                       # number of demand (read+write) misses
system.l3.demand_misses::total                    848                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          358                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data          339                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst           62                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data           88                       # number of overall misses
system.l3.overall_misses::total                   848                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     26728000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     26080000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst      4740000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data      6943000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         64491000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     26728000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     26080000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4740000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data      6943000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        64491000                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          358                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          339                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst           62                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data           88                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  848                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          358                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          339                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           62                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data           88                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 848                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 74659.217877                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 76932.153392                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 76451.612903                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 78897.727273                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 76050.707547                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 74659.217877                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 76932.153392                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 76451.612903                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 78897.727273                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 76050.707547                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.inst          358                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data          339                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data           88                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               847                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          358                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data          339                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           62                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data           88                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              847                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     23148000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     22690000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4120000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data      6073000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     56031000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     23148000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     22690000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4120000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data      6073000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     56031000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998821                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998821                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 64659.217877                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 66932.153392                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 66451.612903                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69011.363636                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 66152.302243                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 64659.217877                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 66932.153392                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 66451.612903                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69011.363636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 66152.302243                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus.data          155                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data           37                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 192                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data     11941500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      2701000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      14642500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data          155                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data           37                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               192                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 77041.935484                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        73000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 76263.020833                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          155                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           37                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            192                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     10391500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      2331000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     12722500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67041.935484                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        63000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 66263.020833                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          358                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          184                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           62                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data           51                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             656                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     26728000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data     14138500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      4740000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data      4242000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     49848500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          358                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           62                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           656                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 74659.217877                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76839.673913                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 76451.612903                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 83176.470588                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 75988.567073                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          358                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data          184                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           62                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data           51                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          655                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     23148000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     12298500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4120000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      3742000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     43308500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.998476                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 64659.217877                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66839.673913                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 66451.612903                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73372.549020                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 66119.847328                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   440.490587                       # Cycle average of tags in use
system.l3.tags.total_refs                         847                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       847                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   222.432122                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   207.181989                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     4.643064                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     5.233412                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.006788                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.006323                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000142                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000160                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.013443                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           847                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.025848                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     14415                       # Number of tag accesses
system.l3.tags.data_accesses                    14415                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                       847                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               847                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            848                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               655                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              192                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             191                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          656                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1694                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              848                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    848    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                848                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             423500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           1267500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 847                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            719675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    257643738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    243969909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     44619865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     62611746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609564934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       719675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    257643738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     44619865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        302983279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           719675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    257643738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    243969909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     44619865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     62611746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            609564934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000563500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5414500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21277000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6400.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25150.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.627907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.005168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.436819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     34.30%     34.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     23.84%     58.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     12.21%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      7.56%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.81%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.74%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      4.65%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.16%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      8.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  54144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       608.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    608.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      88802000                       # Total gap between requests
system.mem_ctrls.avgGap                     104966.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         5568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 257643738.263108760118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 243969908.578753829002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 44619865.285789787769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 62611746.449414700270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data           87                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8444500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data      8760750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1570750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      2501000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     23587.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25842.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25334.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28747.13                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2513280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37698660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2402880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           50264490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.220457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5677000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     80392000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3527160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38272650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1919520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           51522540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.367136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4666500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     81402500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst        18709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         3079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        18709                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         3079                       # number of overall hits
system.cpu.icache.overall_hits::total           21788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          358                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          133                       # number of overall misses
system.cpu.icache.overall_misses::total           492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     31203000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9045500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     31203000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9045500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40248500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        19067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         3212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        19067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         3212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.018776                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.041407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.018776                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.041407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87159.217877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 68011.278195                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81805.894309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87159.217877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 68011.278195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81805.894309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           71                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           71                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           62                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     31024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     31024000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5484000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36508000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.018776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.019303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.018776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.019303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018851                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86659.217877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88451.612903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86923.809524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86659.217877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88451.612903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86923.809524                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        18709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         3079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     31203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9045500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        19067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         3212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.018776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.041407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87159.217877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 68011.278195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81805.894309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           71                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     31024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5484000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36508000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.018776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.019303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86659.217877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88451.612903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86923.809524                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           220.464237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               22209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.752969                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   214.832328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.631909                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.419594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             89541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            89541                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse             22209                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          421                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                  22280                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data         4055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         3436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data         4055                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         3436                       # number of overall hits
system.cpu.dcache.overall_hits::total            7491                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          339                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          192                       # number of overall misses
system.cpu.dcache.overall_misses::total           531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     30318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     16414500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46732500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     30318000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     16414500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46732500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data         4394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         3628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data         4394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         3628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.077151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.052922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066193                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.077151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.052922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066193                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89433.628319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 85492.187500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88008.474576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89433.628319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 85492.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88008.474576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data           91                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     30148500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data      7926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     30148500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data      7926000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38074500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.077151                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.025083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.077151                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.025083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88933.628319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87098.901099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88545.348837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88933.628319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87098.901099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88545.348837                       # average overall mshr miss latency
system.cpu.dcache.replacements                     50                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         2716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         2788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     16439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     13333000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         2900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         2943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.063448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.052667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89342.391304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 86019.354839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87823.008850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data           54                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     16347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data      4862500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21209500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.018349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88842.391304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 90046.296296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89115.546218                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         1339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data          648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1987                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           37                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     13879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data      3081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16960500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data          685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.103748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.054015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.088114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89541.935484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 83283.783784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88335.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     13801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data      3063500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.103748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.054015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89041.935484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 82797.297297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87838.541667                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           207.526309                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7919                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.502336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   202.114913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     5.411397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.394756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.010569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.405325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             32516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            32516                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse              7919                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims          428                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                   8022                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88929000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF     88929000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
