# RISC-V CPU

This repository contains the RISC-V CPU produced for the Instruction Architectures & Compilers Module (ELEC50010) as part of the coursework for the 2nd Year Electronic & Information Engineering Course. The specification can be found in the TeamProject.pdf File. This coursework was completed in Autumn 2022.

### Contributors
Jacob Peake (jacob.peake21@imperial.ac.uk)  

Jake Alexandrou (jacob.alexandrou21@imperial.ac.uk) 

Derin Ak (derin.ak21@imperial.ac.uk)   

James Donald (james.donald20@imperial.ac.uk)