
---------- Begin Simulation Statistics ----------
final_tick                                 1087134800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165059                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402768                       # Number of bytes of host memory used
host_op_rate                                   287457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.30                       # Real time elapsed on the host
host_tick_rate                               88404161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2029772                       # Number of instructions simulated
sim_ops                                       3534948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001087                       # Number of seconds simulated
sim_ticks                                  1087134800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434041                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24423                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462049                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238619                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434041                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195422                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487231                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10829                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12017                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2344284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1907510                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24526                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341308                       # Number of branches committed
system.cpu.commit.bw_lim_events                587290                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             741                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          895497                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2029772                       # Number of instructions committed
system.cpu.commit.committedOps                3534948                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2325471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.520100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1172938     50.44%     50.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       171484      7.37%     57.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166973      7.18%     64.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226786      9.75%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587290     25.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2325471                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73625                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9089                       # Number of function calls committed.
system.cpu.commit.int_insts                   3478883                       # Number of committed integer instructions.
system.cpu.commit.loads                        486708                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21552      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2777584     78.57%     79.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38597      1.09%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2867      0.08%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6236      0.18%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11246      0.32%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12154      0.34%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6531      0.18%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1199      0.03%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          467496     13.22%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         156926      4.44%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19212      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12105      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3534948                       # Class of committed instruction
system.cpu.commit.refs                         655739                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2029772                       # Number of Instructions Simulated
system.cpu.committedOps                       3534948                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.338987                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.338987                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8041                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35438                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50790                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4610                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1041608                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4648109                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287557                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1128860                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24589                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87113                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570930                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2053                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189033                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      487231                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237580                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2220875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4503                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2803819                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           733                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179272                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249448                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.031636                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2569727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.917071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1236081     48.10%     48.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72617      2.83%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57837      2.25%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74710      2.91%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1128482     43.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2569727                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119915                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66147                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    214114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    214114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    214114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    214114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    214114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    214114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8564800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8564400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       570800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4560800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4522000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4422000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4466400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77478400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77445600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77461600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77456800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1631910800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28869                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372166                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.498584                       # Inst execution rate
system.cpu.iew.exec_refs                       761744                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  694054                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603093                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                924                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199462                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4430398                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34459                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4072909                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3288                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10666                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24589                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16907                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116383                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30430                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20398                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8471                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5707590                       # num instructions consuming a value
system.cpu.iew.wb_count                       4050409                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566954                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3235939                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.490306                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4057426                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6309347                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3500485                       # number of integer regfile writes
system.cpu.ipc                               0.746833                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.746833                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27591      0.67%      0.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3211714     78.19%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42776      1.04%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4457      0.11%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1250      0.03%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6814      0.17%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14951      0.36%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13805      0.34%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7064      0.17%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2294      0.06%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               557740     13.58%     94.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178242      4.34%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25214      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13412      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4107371                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90308                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181953                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86840                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132281                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3989472                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10620801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3963569                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5193630                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4429300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4107371                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1098                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          895439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18288                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1337822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2569727                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.598369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1185050     46.12%     46.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              169789      6.61%     52.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              293386     11.42%     64.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              335198     13.04%     77.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              586304     22.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2569727                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.511264                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      237702                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           359                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10459                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5270                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603093                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199462                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1539112                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2717838                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  841247                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4842030                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               44                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336862                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4220                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11968525                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4572487                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6253263                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1158247                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  95065                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24589                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                189084                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1411210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156056                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7268103                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19698                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                872                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201155                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            921                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6168626                       # The number of ROB reads
system.cpu.rob.rob_writes                     9106095                       # The number of ROB writes
system.cpu.timesIdled                            1476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38398                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              420                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          658                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            658                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              122                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1327                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8173                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1422                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12197                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13619                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11393469                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29560131                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17692                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4171                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23972                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                936                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2147                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2147                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17692                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7691                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50543                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58234                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1282112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1451520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10523                       # Total snoops (count)
system.l2bus.snoopTraffic                       85120                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30359                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014164                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118168                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29929     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      430      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30359                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20627997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19067446                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3180399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234280                       # number of overall hits
system.cpu.icache.overall_hits::total          234280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3300                       # number of overall misses
system.cpu.icache.overall_misses::total          3300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164007599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164007599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164007599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164007599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237580                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237580                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237580                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237580                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49699.272424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49699.272424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49699.272424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49699.272424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          650                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          650                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          650                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          650                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132326399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132326399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132326399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132326399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49934.490189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49934.490189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49934.490189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49934.490189                       # average overall mshr miss latency
system.cpu.icache.replacements                   2394                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164007599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164007599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49699.272424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49699.272424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          650                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          650                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132326399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132326399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49934.490189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49934.490189                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.472556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              209489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.505848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.472556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            477810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           477810                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       663614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           663614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       663614                       # number of overall hits
system.cpu.dcache.overall_hits::total          663614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35771                       # number of overall misses
system.cpu.dcache.overall_misses::total         35771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1735426397                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1735426397                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1735426397                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1735426397                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051146                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48514.897459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48514.897459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48514.897459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48514.897459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.262755                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1833                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2844                       # number of writebacks
system.cpu.dcache.writebacks::total              2844                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22923                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17189                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    589521197                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    589521197                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    589521197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254330549                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    843851746                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018370                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018370                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018370                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45884.277475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45884.277475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45884.277475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58588.009445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49092.544418                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16165                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496770                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496770                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1624347600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1624347600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48373.912267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48373.912267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481786400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481786400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45018.351710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45018.351710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111078797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111078797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50674.633668                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50674.633668                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107734797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107734797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50202.608108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50202.608108                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4341                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4341                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254330549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254330549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58588.009445                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58588.009445                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.386187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.426106                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   754.252712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.133475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1415959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1415959                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             827                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5089                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          838                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6754                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            827                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5089                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          838                       # number of overall hits
system.l2cache.overall_hits::total               6754                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1820                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7759                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3503                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13082                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1820                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7759                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3503                       # number of overall misses
system.l2cache.overall_misses::total            13082                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122171200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    531057600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244957943                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898186743                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122171200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    531057600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244957943                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898186743                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2647                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12848                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4341                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19836                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2647                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12848                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4341                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19836                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603907                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.806957                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659508                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603907                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.806957                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659508                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67127.032967                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68444.077845                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69928.045390                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68658.213041                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67127.032967                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68444.077845                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69928.045390                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68658.213041                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1327                       # number of writebacks
system.l2cache.writebacks::total                 1327                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1820                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7749                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3496                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13065                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1820                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7749                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3496                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13619                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107611200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    468781600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    216418750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792811550                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107611200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    468781600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    216418750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33062292                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    825873842                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603129                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.805344                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658651                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603129                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.805344                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686580                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59127.032967                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60495.754291                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61904.676773                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60682.093379                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59127.032967                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60495.754291                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61904.676773                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59679.227437                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60641.298333                       # average overall mshr miss latency
system.l2cache.replacements                      9584                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2844                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2844                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2844                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2844                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33062292                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33062292                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59679.227437                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59679.227437                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          724                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              724                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1423                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1423                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     99084000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     99084000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2147                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2147                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.662785                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.662785                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69630.358398                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69630.358398                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1422                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1422                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87685200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87685200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.662320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.662320                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61663.291139                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61663.291139                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          827                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4365                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          838                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6030                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1820                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6336                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11659                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122171200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431973600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244957943                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799102743                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2647                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10701                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4341                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592094                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.806957                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659110                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67127.032967                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68177.651515                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69928.045390                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68539.561112                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1820                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6327                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3496                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11643                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107611200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381096400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    216418750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705126350                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.591253                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.805344                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658206                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59127.032967                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60233.349139                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61904.676773                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60562.256291                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3716.640800                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26237                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9584                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.737583                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.777013                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   277.234833                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2368.105960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   917.138576                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.384419                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003364                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067684                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.578151                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1140                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1785                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320776                       # Number of tag accesses
system.l2cache.tags.data_accesses              320776                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1087134800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          495936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       223744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84928                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84928                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1820                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7749                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3496                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13619                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1327                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1327                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107144027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          456186298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    205810724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32614171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              801755219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107144027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107144027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78120947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78120947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78120947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107144027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         456186298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    205810724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32614171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             879876166                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10100410400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75084                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414032                       # Number of bytes of host memory used
host_op_rate                                   142033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   168.86                       # Real time elapsed on the host
host_tick_rate                               53376579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12678887                       # Number of instructions simulated
sim_ops                                      23984042                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009013                       # Number of seconds simulated
sim_ticks                                  9013275600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2543495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1030                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            286469                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2399392                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             976095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2543495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1567400                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2972946                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  263674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       255263                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11472601                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6166001                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            286489                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2242874                       # Number of branches committed
system.cpu.commit.bw_lim_events               2626824                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            2164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3471068                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10649115                       # Number of instructions committed
system.cpu.commit.committedOps               20449094                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     20286956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.007992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.475178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12483749     61.54%     61.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2040046     10.06%     71.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1507259      7.43%     79.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1629078      8.03%     87.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2626824     12.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20286956                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     592178                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               233523                       # Number of function calls committed.
system.cpu.commit.int_insts                  20050267                       # Number of committed integer instructions.
system.cpu.commit.loads                       2728332                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        67577      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15394299     75.28%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           37460      0.18%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1187      0.01%     75.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          36172      0.18%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            288      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            8198      0.04%     76.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           86309      0.42%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           64428      0.32%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         148230      0.72%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift         12205      0.06%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9000      0.04%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         1000      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2629954     12.86%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1762465      8.62%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        98378      0.48%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        91944      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20449094                       # Class of committed instruction
system.cpu.commit.refs                        4582741                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10649115                       # Number of Instructions Simulated
system.cpu.committedOps                      20449094                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.115968                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.115968                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          513                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          217                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          815                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            49                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                761548                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               25512195                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13167594                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6929179                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 286703                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                152669                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3055250                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          7353                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1977561                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2894                       # TLB misses on write requests
system.cpu.fetch.Branches                     2972946                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2151003                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7478500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                146608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13576782                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1047                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2301                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  573406                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131936                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13529142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1239769                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.602524                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21297693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.224944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.774374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13991846     65.70%     65.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   524949      2.46%     68.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   455862      2.14%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   648335      3.04%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5676701     26.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21297693                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    826664                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   436328                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1157198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1157198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1157198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1157198800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1157198800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1157198800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8013200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8013200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      4007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      4007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      4007600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      4007600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     33353200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     33353200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     33329600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     33371600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    516176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    516100400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    516043200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    516118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     9173094400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1235496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               347508                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2428361                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.005389                       # Inst execution rate
system.cpu.iew.exec_refs                      5026383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1977557                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  729707                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3252195                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5904                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5428                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2114233                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23920162                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3048826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            401486                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22654628                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   255                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 286703                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   333                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           112314                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       523863                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       259825                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            571                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       325265                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22243                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22115928                       # num instructions consuming a value
system.cpu.iew.wb_count                      22470418                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.660016                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14596875                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.997214                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22543508                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33773642                       # number of integer regfile reads
system.cpu.int_regfile_writes                17625167                       # number of integer regfile writes
system.cpu.ipc                               0.472597                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.472597                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            123378      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17357980     75.29%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                37607      0.16%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2459      0.01%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               39764      0.17%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 310      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8345      0.04%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                89530      0.39%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                64689      0.28%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              148374      0.64%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12581      0.05%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9000      0.04%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1000      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3022775     13.11%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1923001      8.34%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123357      0.54%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          91964      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23056114                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  624951                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1252395                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       600170                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             700854                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22307785                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66250892                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21870248                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26690657                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23908661                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23056114                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11501                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3471068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             93366                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9337                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4106010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21297693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.479360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12536589     58.86%     58.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1866334      8.76%     67.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2056140      9.65%     77.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2277020     10.69%     87.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2561610     12.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21297693                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.023207                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2152050                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1087                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             64775                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35776                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3252195                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114233                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10015734                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    162                       # number of misc regfile writes
system.cpu.numCycles                         22533189                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   2001                       # Number of system calls
system.cpu.rename.BlockCycles                  727704                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22028882                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    649                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13290777                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    456                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   180                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              62673135                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               25057446                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            26861075                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   6948795                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1982                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 286703                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14333                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4832192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            870763                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         37520238                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          29381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3303                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     46010                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           3485                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     41580294                       # The number of ROB reads
system.cpu.rob.rob_writes                    48869470                       # The number of ROB writes
system.cpu.timesIdled                          361069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       603095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1206191                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               52                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           57                       # Transaction distribution
system.membus.trans_dist::CleanEvict              540                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           596                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        43328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        43328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               621                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     621    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 621                       # Request fanout histogram
system.membus.reqLayer2.occupancy              578438                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1340262                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              602871                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           765                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            602963                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                224                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               224                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         602872                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side      1806364                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2922                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1809286                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side     38535744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       107648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 38643392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               641                       # Total snoops (count)
system.l2bus.snoopTraffic                        3648                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             603737                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000088                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.009369                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   603684     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               603737                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1169199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            483083843                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           722547594                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               8.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1516131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1516131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1516131                       # number of overall hits
system.cpu.icache.overall_hits::total         1516131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       634872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         634872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       634872                       # number of overall misses
system.cpu.icache.overall_misses::total        634872                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6478207200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6478207200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6478207200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6478207200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2151003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2151003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2151003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2151003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.295152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.295152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.295152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.295152                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10203.957963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10203.957963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10203.957963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10203.957963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst        32750                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32750                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        32750                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32750                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       602122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       602122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       602122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       602122                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5806708800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5806708800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5806708800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5806708800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.279926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.279926                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.279926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.279926                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9643.741302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9643.741302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9643.741302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9643.741302                       # average overall mshr miss latency
system.cpu.icache.replacements                 602121                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1516131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1516131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       634872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        634872                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6478207200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6478207200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2151003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2151003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.295152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.295152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10203.957963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10203.957963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        32750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       602122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       602122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5806708800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5806708800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.279926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.279926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9643.741302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9643.741302                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1817814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            602121                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.019018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4904127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4904127                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4788968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4788968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4788968                       # number of overall hits
system.cpu.dcache.overall_hits::total         4788968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1132                       # number of overall misses
system.cpu.dcache.overall_misses::total          1132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30110000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30110000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4790100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4790100                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4790100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4790100                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26598.939929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26598.939929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26598.939929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26598.939929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               129                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          708                       # number of writebacks
system.cpu.dcache.writebacks::total               708                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          323                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          809                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16862000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3903825                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20765825                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20843.016069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20843.016069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20843.016069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23659.545455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21320.148871                       # average overall mshr miss latency
system.cpu.dcache.replacements                    974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2934780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2934780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25968800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25968800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2935687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2935687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28631.532525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28631.532525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12923200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12923200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22090.940171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22090.940171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1854188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1854188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4141200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4141200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18405.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18405.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3938800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3938800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17583.928571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17583.928571                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          165                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          165                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3903825                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3903825                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23659.545455                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 23659.545455                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              124410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.731006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.962315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   200.037685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          820                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9581174                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9581174                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          601691                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             662                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          125                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              602478                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         601691                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            662                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          125                       # number of overall hits
system.l2cache.overall_hits::total             602478                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           431                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           147                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               618                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          431                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          147                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              618                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     29548400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10237200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2725160                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42510760                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     29548400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10237200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2725160                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42510760                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       602122                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          809                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          165                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          603096                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       602122                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          809                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          165                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         603096                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.000716                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.181706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.242424                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.001025                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.000716                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.181706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.242424                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.001025                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68557.772622                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69640.816327                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        68129                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68787.637540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68557.772622                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69640.816327                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        68129                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68787.637540                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             57                       # number of writebacks
system.l2cache.writebacks::total                   57                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          146                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          146                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          621                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     26108400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9012800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2405160                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37526360                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     26108400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9012800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2405160                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       247996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37774356                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.000716                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.180470                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.242424                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.001023                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.000716                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.180470                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.242424                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.001030                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60576.334107                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61731.506849                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60129                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60820.680713                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60576.334107                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61731.506849                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60129                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        61999                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60828.270531                       # average overall mshr miss latency
system.l2cache.replacements                       633                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          708                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          708                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          708                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          708                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       247996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       247996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        61999                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        61999                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          199                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              199                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           25                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             25                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1991200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1991200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          224                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          224                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.111607                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.111607                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        79648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        79648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1791200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1791200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.111607                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.111607                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        71648                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        71648                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       601691                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          463                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          125                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       602279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          593                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     29548400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8246000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2725160                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40519560                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       602122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          165                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       602872                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.000716                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.208547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.242424                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.000984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68557.772622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67590.163934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        68129                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68329.780776                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          431                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          592                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     26108400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7221600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2405160                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35735160                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.000716                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.206838                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.242424                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000982                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60576.334107                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59682.644628                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60129                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60363.445946                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2017                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  633                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.186414                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.050708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1248.373570                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1820.494515                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   871.041449                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   111.039758                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.304779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444457                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          984                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          981                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.240234                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              9650153                       # Number of tag accesses
system.l2cache.tags.data_accesses             9650153                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9013275600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3648                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3648                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            57                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  57                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3053274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1036693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       284025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher        28403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4402395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3053274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3053274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          404736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                404736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          404736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3053274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1036693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       284025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher        28403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4807131                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10117685200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               80365579                       # Simulator instruction rate (inst/s)
host_mem_usage                                4417104                       # Number of bytes of host memory used
host_op_rate                                151966511                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              109353030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12689202                       # Number of instructions simulated
sim_ops                                      24004307                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000017                       # Number of seconds simulated
sim_ticks                                    17274800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4290                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               689                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3959                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1098                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3192                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4608                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     239                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          608                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     13186                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     9188                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               733                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2054                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2848                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12836                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                10315                       # Number of instructions committed
system.cpu.commit.committedOps                  20265                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        24714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.819981                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.405317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17106     69.22%     69.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2025      8.19%     77.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1357      5.49%     82.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1378      5.58%     88.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2848     11.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        24714                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1063                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  127                       # Number of function calls committed.
system.cpu.commit.int_insts                     19877                       # Number of committed integer instructions.
system.cpu.commit.loads                          3262                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          120      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            14688     72.48%     73.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.05%     73.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              134      0.66%     73.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             74      0.37%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.55%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.18%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              62      0.31%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.36%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.41%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            23      0.11%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2938     14.50%     90.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1327      6.55%     97.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      1.60%     98.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      1.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20265                       # Class of committed instruction
system.cpu.commit.refs                           4849                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       10315                       # Number of Instructions Simulated
system.cpu.committedOps                         20265                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.186815                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.186815                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           35                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           71                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          132                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9091                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  38058                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8685                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9268                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    739                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   764                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4383                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2109                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4608                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2646                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         17548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   273                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21301                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           280                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.106699                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               9925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1337                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.493227                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              28547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.480471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.874970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    17073     59.81%     59.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      592      2.07%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      609      2.13%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      639      2.24%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9634     33.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                28547                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1430                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      878                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       682000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       681600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       11558000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  878                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2616                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.653414                       # Inst execution rate
system.cpu.iew.exec_refs                         6496                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2105                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5562                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5033                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                126                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2509                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               33091                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4391                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1032                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 28219                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    739                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    31                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              182                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1773                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          922                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          794                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     31214                       # num instructions consuming a value
system.cpu.iew.wb_count                         27740                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621452                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19398                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.642323                       # insts written-back per cycle
system.cpu.iew.wb_sent                          27947                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    40647                       # number of integer regfile reads
system.cpu.int_regfile_writes                   22285                       # number of integer regfile writes
system.cpu.ipc                               0.238845                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.238845                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               356      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 21256     72.68%     73.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.04%     73.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   148      0.51%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 106      0.36%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.38%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   56      0.19%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  102      0.35%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  122      0.42%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.34%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.18%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4157     14.21%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1924      6.58%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             433      1.48%     98.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            310      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  29248                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1420                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2855                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1355                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2071                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  27472                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              84426                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        26385                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             43863                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      32869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     29248                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               235                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         28547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.024556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.494048                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17810     62.39%     62.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2192      7.68%     70.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2321      8.13%     78.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2482      8.69%     86.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3742     13.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           28547                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.677241                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2695                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                81                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              101                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5033                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2509                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12631                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            43187                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    6638                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 24325                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     9258                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 91547                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  36342                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               42105                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9407                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    643                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    739                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1136                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17804                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1873                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            53991                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1369                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 79                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1292                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        54967                       # The number of ROB reads
system.cpu.rob.rob_writes                       70065                       # The number of ROB writes
system.cpu.timesIdled                             210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1096                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 258                       # Request fanout histogram
system.membus.reqLayer2.occupancy              223614                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             559286                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 535                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            71                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               745                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 13                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                13                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            535                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1095                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          549                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1644                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        23360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               271                       # Total snoops (count)
system.l2bus.snoopTraffic                        1024                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                819                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.047619                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.213089                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      780     95.24%     95.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      4.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  819                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              219600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               490774                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              438000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        17274800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2205                       # number of overall hits
system.cpu.icache.overall_hits::total            2205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          441                       # number of overall misses
system.cpu.icache.overall_misses::total           441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16736400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16736400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16736400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16736400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.166667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.166667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37951.020408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37951.020408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37951.020408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37951.020408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           76                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           76                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13037600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13037600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13037600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13037600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.137944                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.137944                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.137944                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.137944                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35719.452055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35719.452055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35719.452055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35719.452055                       # average overall mshr miss latency
system.cpu.icache.replacements                    365                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16736400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16736400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37951.020408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37951.020408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           76                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13037600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13037600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.137944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.137944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35719.452055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35719.452055                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              330449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               621                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            532.123994                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5657                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5484                       # number of overall hits
system.cpu.dcache.overall_hits::total            5484                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          272                       # number of overall misses
system.cpu.dcache.overall_misses::total           272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11436000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11436000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42044.117647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42044.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42044.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42044.117647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                23                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           55                       # number of writebacks
system.cpu.dcache.writebacks::total                55                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6247200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6247200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6247200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1177574                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7424774                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39539.240506                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39539.240506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39539.240506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47102.960000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40572.535519                       # average overall mshr miss latency
system.cpu.dcache.replacements                    183                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42007.722008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42007.722008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5701600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5701600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034781                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034781                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39321.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39321.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       556000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       556000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42769.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42769.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       545600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       545600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41969.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41969.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           25                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           25                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1177574                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1177574                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47102.960000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 47102.960000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4714679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1207                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3906.113505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.313081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.686919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.170898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11695                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             202                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              80                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 290                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            202                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             80                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                290                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           163                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            78                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               258                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          163                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           78                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           17                       # number of overall misses
system.l2cache.overall_misses::total              258                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10896800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5375600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1094784                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17367184                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10896800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5375600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1094784                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17367184                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          365                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          158                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             548                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          365                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          158                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            548                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.446575                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.493671                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.470803                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.446575                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.493671                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.470803                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66851.533742                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68917.948718                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 64399.058824                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67314.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66851.533742                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68917.948718                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 64399.058824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67314.666667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             16                       # number of writebacks
system.l2cache.writebacks::total                   16                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9592800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4751600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       947585                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15291985                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9592800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4751600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       947585                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       137997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15429982                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.446575                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.493671                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.640000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.468978                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.446575                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.493671                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.640000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.472628                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58851.533742                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60917.948718                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59224.062500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59501.887160                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58851.533742                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60917.948718                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59224.062500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 68998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59575.220077                       # average overall mshr miss latency
system.l2cache.replacements                       268                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           55                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           55                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           55                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           55                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       137997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       137997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 68998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 68998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       462800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       462800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.384615                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.384615                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        92560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        92560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       422800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       422800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.384615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.384615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        84560                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        84560                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          202                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           72                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          282                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           73                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          253                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10896800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4912800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1094784                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16904384                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.446575                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.503448                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.680000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.472897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66851.533742                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67298.630137                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 64399.058824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66815.747036                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           73                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9592800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4328800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       947585                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14869185                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.446575                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.503448                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.640000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.471028                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58851.533742                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59298.630137                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59224.062500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59004.702381                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1217603                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4364                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               279.010770                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    47.913701                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1302.517151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1787.908883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   849.211311                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   108.448954                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011698                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.317997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.436501                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.207327                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026477                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          920                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          898                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2888                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.224609                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9036                       # Number of tag accesses
system.l2cache.tags.data_accesses                9036                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     17274800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              163                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               78                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  259                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          603885428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          288975849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     59277097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      7409637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              959548012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     603885428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         603885428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        59277097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              59277097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        59277097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         603885428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         288975849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     59277097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      7409637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1018825109                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
