
Crewmate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086dc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08008864  08008864  00018864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008884  08008884  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08008884  08008884  00018884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800888c  0800888c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800888c  0800888c  0001888c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008890  08008890  00018890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08008894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014ac  20000084  08008918  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001530  08008918  00021530  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011833  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003396  00000000  00000000  000318e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  00034c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010d8  00000000  00000000  00035ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208a9  00000000  00000000  00036f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001738a  00000000  00000000  00057821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be81a  00000000  00000000  0006ebab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012d3c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fb8  00000000  00000000  0012d418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800884c 	.word	0x0800884c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	0800884c 	.word	0x0800884c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_frsub>:
 8000b14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b18:	e002      	b.n	8000b20 <__addsf3>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fsub>:
 8000b1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b20 <__addsf3>:
 8000b20:	0042      	lsls	r2, r0, #1
 8000b22:	bf1f      	itttt	ne
 8000b24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b28:	ea92 0f03 	teqne	r2, r3
 8000b2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b34:	d06a      	beq.n	8000c0c <__addsf3+0xec>
 8000b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3e:	bfc1      	itttt	gt
 8000b40:	18d2      	addgt	r2, r2, r3
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	4048      	eorgt	r0, r1
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	bfb8      	it	lt
 8000b4a:	425b      	neglt	r3, r3
 8000b4c:	2b19      	cmp	r3, #25
 8000b4e:	bf88      	it	hi
 8000b50:	4770      	bxhi	lr
 8000b52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4249      	negne	r1, r1
 8000b72:	ea92 0f03 	teq	r2, r3
 8000b76:	d03f      	beq.n	8000bf8 <__addsf3+0xd8>
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b80:	eb10 000c 	adds.w	r0, r0, ip
 8000b84:	f1c3 0320 	rsb	r3, r3, #32
 8000b88:	fa01 f103 	lsl.w	r1, r1, r3
 8000b8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b90:	d502      	bpl.n	8000b98 <__addsf3+0x78>
 8000b92:	4249      	negs	r1, r1
 8000b94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b9c:	d313      	bcc.n	8000bc6 <__addsf3+0xa6>
 8000b9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba2:	d306      	bcc.n	8000bb2 <__addsf3+0x92>
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000baa:	f102 0201 	add.w	r2, r2, #1
 8000bae:	2afe      	cmp	r2, #254	; 0xfe
 8000bb0:	d251      	bcs.n	8000c56 <__addsf3+0x136>
 8000bb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bba:	bf08      	it	eq
 8000bbc:	f020 0001 	biceq.w	r0, r0, #1
 8000bc0:	ea40 0003 	orr.w	r0, r0, r3
 8000bc4:	4770      	bx	lr
 8000bc6:	0049      	lsls	r1, r1, #1
 8000bc8:	eb40 0000 	adc.w	r0, r0, r0
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd4:	d2ed      	bcs.n	8000bb2 <__addsf3+0x92>
 8000bd6:	fab0 fc80 	clz	ip, r0
 8000bda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bde:	ebb2 020c 	subs.w	r2, r2, ip
 8000be2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be6:	bfaa      	itet	ge
 8000be8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bec:	4252      	neglt	r2, r2
 8000bee:	4318      	orrge	r0, r3
 8000bf0:	bfbc      	itt	lt
 8000bf2:	40d0      	lsrlt	r0, r2
 8000bf4:	4318      	orrlt	r0, r3
 8000bf6:	4770      	bx	lr
 8000bf8:	f092 0f00 	teq	r2, #0
 8000bfc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c00:	bf06      	itte	eq
 8000c02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c06:	3201      	addeq	r2, #1
 8000c08:	3b01      	subne	r3, #1
 8000c0a:	e7b5      	b.n	8000b78 <__addsf3+0x58>
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	bf18      	it	ne
 8000c16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1a:	d021      	beq.n	8000c60 <__addsf3+0x140>
 8000c1c:	ea92 0f03 	teq	r2, r3
 8000c20:	d004      	beq.n	8000c2c <__addsf3+0x10c>
 8000c22:	f092 0f00 	teq	r2, #0
 8000c26:	bf08      	it	eq
 8000c28:	4608      	moveq	r0, r1
 8000c2a:	4770      	bx	lr
 8000c2c:	ea90 0f01 	teq	r0, r1
 8000c30:	bf1c      	itt	ne
 8000c32:	2000      	movne	r0, #0
 8000c34:	4770      	bxne	lr
 8000c36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3a:	d104      	bne.n	8000c46 <__addsf3+0x126>
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4a:	bf3c      	itt	cc
 8000c4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bxcc	lr
 8000c52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5e:	4770      	bx	lr
 8000c60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c64:	bf16      	itet	ne
 8000c66:	4608      	movne	r0, r1
 8000c68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c6c:	4601      	movne	r1, r0
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	bf06      	itte	eq
 8000c72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c76:	ea90 0f01 	teqeq	r0, r1
 8000c7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_ui2f>:
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e004      	b.n	8000c90 <__aeabi_i2f+0x8>
 8000c86:	bf00      	nop

08000c88 <__aeabi_i2f>:
 8000c88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c8c:	bf48      	it	mi
 8000c8e:	4240      	negmi	r0, r0
 8000c90:	ea5f 0c00 	movs.w	ip, r0
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	f04f 0000 	mov.w	r0, #0
 8000ca2:	e01c      	b.n	8000cde <__aeabi_l2f+0x2a>

08000ca4 <__aeabi_ul2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e00a      	b.n	8000cc8 <__aeabi_l2f+0x14>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_l2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__aeabi_l2f+0x14>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	ea5f 0c01 	movs.w	ip, r1
 8000ccc:	bf02      	ittt	eq
 8000cce:	4684      	moveq	ip, r0
 8000cd0:	4601      	moveq	r1, r0
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cd8:	bf08      	it	eq
 8000cda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce2:	fabc f28c 	clz	r2, ip
 8000ce6:	3a08      	subs	r2, #8
 8000ce8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cec:	db10      	blt.n	8000d10 <__aeabi_l2f+0x5c>
 8000cee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf8:	f1c2 0220 	rsb	r2, r2, #32
 8000cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d00:	fa20 f202 	lsr.w	r2, r0, r2
 8000d04:	eb43 0002 	adc.w	r0, r3, r2
 8000d08:	bf08      	it	eq
 8000d0a:	f020 0001 	biceq.w	r0, r0, #1
 8000d0e:	4770      	bx	lr
 8000d10:	f102 0220 	add.w	r2, r2, #32
 8000d14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d20:	fa21 f202 	lsr.w	r2, r1, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fmul>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d06f      	beq.n	8000e28 <__aeabi_fmul+0xf8>
 8000d48:	441a      	add	r2, r3
 8000d4a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d4e:	0240      	lsls	r0, r0, #9
 8000d50:	bf18      	it	ne
 8000d52:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d56:	d01e      	beq.n	8000d96 <__aeabi_fmul+0x66>
 8000d58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d5c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d60:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d64:	fba0 3101 	umull	r3, r1, r0, r1
 8000d68:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d6c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d70:	bf3e      	ittt	cc
 8000d72:	0049      	lslcc	r1, r1, #1
 8000d74:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d78:	005b      	lslcc	r3, r3, #1
 8000d7a:	ea40 0001 	orr.w	r0, r0, r1
 8000d7e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d82:	2afd      	cmp	r2, #253	; 0xfd
 8000d84:	d81d      	bhi.n	8000dc2 <__aeabi_fmul+0x92>
 8000d86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9e:	bf08      	it	eq
 8000da0:	0249      	lsleq	r1, r1, #9
 8000da2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000daa:	3a7f      	subs	r2, #127	; 0x7f
 8000dac:	bfc2      	ittt	gt
 8000dae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db6:	4770      	bxgt	lr
 8000db8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	3a01      	subs	r2, #1
 8000dc2:	dc5d      	bgt.n	8000e80 <__aeabi_fmul+0x150>
 8000dc4:	f112 0f19 	cmn.w	r2, #25
 8000dc8:	bfdc      	itt	le
 8000dca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dce:	4770      	bxle	lr
 8000dd0:	f1c2 0200 	rsb	r2, r2, #0
 8000dd4:	0041      	lsls	r1, r0, #1
 8000dd6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dda:	f1c2 0220 	rsb	r2, r2, #32
 8000dde:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000de6:	f140 0000 	adc.w	r0, r0, #0
 8000dea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dee:	bf08      	it	eq
 8000df0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df4:	4770      	bx	lr
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0040      	lsleq	r0, r0, #1
 8000e02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e06:	3a01      	subeq	r2, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xce>
 8000e0a:	ea40 000c 	orr.w	r0, r0, ip
 8000e0e:	f093 0f00 	teq	r3, #0
 8000e12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0049      	lsleq	r1, r1, #1
 8000e1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1e:	3b01      	subeq	r3, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xe6>
 8000e22:	ea41 010c 	orr.w	r1, r1, ip
 8000e26:	e78f      	b.n	8000d48 <__aeabi_fmul+0x18>
 8000e28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	bf18      	it	ne
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d00a      	beq.n	8000e4e <__aeabi_fmul+0x11e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e42:	d1d8      	bne.n	8000df6 <__aeabi_fmul+0xc6>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e4c:	4770      	bx	lr
 8000e4e:	f090 0f00 	teq	r0, #0
 8000e52:	bf17      	itett	ne
 8000e54:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e58:	4608      	moveq	r0, r1
 8000e5a:	f091 0f00 	teqne	r1, #0
 8000e5e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e62:	d014      	beq.n	8000e8e <__aeabi_fmul+0x15e>
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	d101      	bne.n	8000e6e <__aeabi_fmul+0x13e>
 8000e6a:	0242      	lsls	r2, r0, #9
 8000e6c:	d10f      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e6e:	ea93 0f0c 	teq	r3, ip
 8000e72:	d103      	bne.n	8000e7c <__aeabi_fmul+0x14c>
 8000e74:	024b      	lsls	r3, r1, #9
 8000e76:	bf18      	it	ne
 8000e78:	4608      	movne	r0, r1
 8000e7a:	d108      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e8c:	4770      	bx	lr
 8000e8e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e92:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e96:	4770      	bx	lr

08000e98 <__aeabi_fdiv>:
 8000e98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea6:	ea92 0f0c 	teqne	r2, ip
 8000eaa:	ea93 0f0c 	teqne	r3, ip
 8000eae:	d069      	beq.n	8000f84 <__aeabi_fdiv+0xec>
 8000eb0:	eba2 0203 	sub.w	r2, r2, r3
 8000eb4:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb8:	0249      	lsls	r1, r1, #9
 8000eba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ebe:	d037      	beq.n	8000f30 <__aeabi_fdiv+0x98>
 8000ec0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ec8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ecc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed0:	428b      	cmp	r3, r1
 8000ed2:	bf38      	it	cc
 8000ed4:	005b      	lslcc	r3, r3, #1
 8000ed6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eda:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	bf24      	itt	cs
 8000ee2:	1a5b      	subcs	r3, r3, r1
 8000ee4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ee8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eec:	bf24      	itt	cs
 8000eee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ef6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efa:	bf24      	itt	cs
 8000efc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f04:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f08:	bf24      	itt	cs
 8000f0a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f0e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f12:	011b      	lsls	r3, r3, #4
 8000f14:	bf18      	it	ne
 8000f16:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1a:	d1e0      	bne.n	8000ede <__aeabi_fdiv+0x46>
 8000f1c:	2afd      	cmp	r2, #253	; 0xfd
 8000f1e:	f63f af50 	bhi.w	8000dc2 <__aeabi_fmul+0x92>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f28:	bf08      	it	eq
 8000f2a:	f020 0001 	biceq.w	r0, r0, #1
 8000f2e:	4770      	bx	lr
 8000f30:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f34:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f38:	327f      	adds	r2, #127	; 0x7f
 8000f3a:	bfc2      	ittt	gt
 8000f3c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f40:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f44:	4770      	bxgt	lr
 8000f46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	3a01      	subs	r2, #1
 8000f50:	e737      	b.n	8000dc2 <__aeabi_fmul+0x92>
 8000f52:	f092 0f00 	teq	r2, #0
 8000f56:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0040      	lsleq	r0, r0, #1
 8000f5e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f62:	3a01      	subeq	r2, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xc2>
 8000f66:	ea40 000c 	orr.w	r0, r0, ip
 8000f6a:	f093 0f00 	teq	r3, #0
 8000f6e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0049      	lsleq	r1, r1, #1
 8000f76:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7a:	3b01      	subeq	r3, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xda>
 8000f7e:	ea41 010c 	orr.w	r1, r1, ip
 8000f82:	e795      	b.n	8000eb0 <__aeabi_fdiv+0x18>
 8000f84:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d108      	bne.n	8000fa0 <__aeabi_fdiv+0x108>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	f47f af7d 	bne.w	8000e8e <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	f47f af70 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e776      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	d104      	bne.n	8000fb0 <__aeabi_fdiv+0x118>
 8000fa6:	024b      	lsls	r3, r1, #9
 8000fa8:	f43f af4c 	beq.w	8000e44 <__aeabi_fmul+0x114>
 8000fac:	4608      	mov	r0, r1
 8000fae:	e76e      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb4:	bf18      	it	ne
 8000fb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fba:	d1ca      	bne.n	8000f52 <__aeabi_fdiv+0xba>
 8000fbc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc0:	f47f af5c 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000fc4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fc8:	f47f af3c 	bne.w	8000e44 <__aeabi_fmul+0x114>
 8000fcc:	e75f      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fce:	bf00      	nop

08000fd0 <__gesf2>:
 8000fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd4:	e006      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fd6:	bf00      	nop

08000fd8 <__lesf2>:
 8000fd8:	f04f 0c01 	mov.w	ip, #1
 8000fdc:	e002      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fde:	bf00      	nop

08000fe0 <__cmpsf2>:
 8000fe0:	f04f 0c01 	mov.w	ip, #1
 8000fe4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fe8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff4:	bf18      	it	ne
 8000ff6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffa:	d011      	beq.n	8001020 <__cmpsf2+0x40>
 8000ffc:	b001      	add	sp, #4
 8000ffe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001002:	bf18      	it	ne
 8001004:	ea90 0f01 	teqne	r0, r1
 8001008:	bf58      	it	pl
 800100a:	ebb2 0003 	subspl.w	r0, r2, r3
 800100e:	bf88      	it	hi
 8001010:	17c8      	asrhi	r0, r1, #31
 8001012:	bf38      	it	cc
 8001014:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001018:	bf18      	it	ne
 800101a:	f040 0001 	orrne.w	r0, r0, #1
 800101e:	4770      	bx	lr
 8001020:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001024:	d102      	bne.n	800102c <__cmpsf2+0x4c>
 8001026:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102a:	d105      	bne.n	8001038 <__cmpsf2+0x58>
 800102c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001030:	d1e4      	bne.n	8000ffc <__cmpsf2+0x1c>
 8001032:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001036:	d0e1      	beq.n	8000ffc <__cmpsf2+0x1c>
 8001038:	f85d 0b04 	ldr.w	r0, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <__aeabi_cfrcmple>:
 8001040:	4684      	mov	ip, r0
 8001042:	4608      	mov	r0, r1
 8001044:	4661      	mov	r1, ip
 8001046:	e7ff      	b.n	8001048 <__aeabi_cfcmpeq>

08001048 <__aeabi_cfcmpeq>:
 8001048:	b50f      	push	{r0, r1, r2, r3, lr}
 800104a:	f7ff ffc9 	bl	8000fe0 <__cmpsf2>
 800104e:	2800      	cmp	r0, #0
 8001050:	bf48      	it	mi
 8001052:	f110 0f00 	cmnmi.w	r0, #0
 8001056:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001058 <__aeabi_fcmpeq>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff fff4 	bl	8001048 <__aeabi_cfcmpeq>
 8001060:	bf0c      	ite	eq
 8001062:	2001      	moveq	r0, #1
 8001064:	2000      	movne	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmplt>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffea 	bl	8001048 <__aeabi_cfcmpeq>
 8001074:	bf34      	ite	cc
 8001076:	2001      	movcc	r0, #1
 8001078:	2000      	movcs	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmple>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffe0 	bl	8001048 <__aeabi_cfcmpeq>
 8001088:	bf94      	ite	ls
 800108a:	2001      	movls	r0, #1
 800108c:	2000      	movhi	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpge>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffd2 	bl	8001040 <__aeabi_cfrcmple>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpgt>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffc8 	bl	8001040 <__aeabi_cfrcmple>
 80010b0:	bf34      	ite	cc
 80010b2:	2001      	movcc	r0, #1
 80010b4:	2000      	movcs	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <__aeabi_uldivmod>:
 80010fc:	b953      	cbnz	r3, 8001114 <__aeabi_uldivmod+0x18>
 80010fe:	b94a      	cbnz	r2, 8001114 <__aeabi_uldivmod+0x18>
 8001100:	2900      	cmp	r1, #0
 8001102:	bf08      	it	eq
 8001104:	2800      	cmpeq	r0, #0
 8001106:	bf1c      	itt	ne
 8001108:	f04f 31ff 	movne.w	r1, #4294967295
 800110c:	f04f 30ff 	movne.w	r0, #4294967295
 8001110:	f000 b976 	b.w	8001400 <__aeabi_idiv0>
 8001114:	f1ad 0c08 	sub.w	ip, sp, #8
 8001118:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800111c:	f000 f806 	bl	800112c <__udivmoddi4>
 8001120:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001124:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001128:	b004      	add	sp, #16
 800112a:	4770      	bx	lr

0800112c <__udivmoddi4>:
 800112c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001130:	9e08      	ldr	r6, [sp, #32]
 8001132:	460d      	mov	r5, r1
 8001134:	4604      	mov	r4, r0
 8001136:	4688      	mov	r8, r1
 8001138:	2b00      	cmp	r3, #0
 800113a:	d14d      	bne.n	80011d8 <__udivmoddi4+0xac>
 800113c:	428a      	cmp	r2, r1
 800113e:	4694      	mov	ip, r2
 8001140:	d968      	bls.n	8001214 <__udivmoddi4+0xe8>
 8001142:	fab2 f282 	clz	r2, r2
 8001146:	b152      	cbz	r2, 800115e <__udivmoddi4+0x32>
 8001148:	fa01 f302 	lsl.w	r3, r1, r2
 800114c:	f1c2 0120 	rsb	r1, r2, #32
 8001150:	fa20 f101 	lsr.w	r1, r0, r1
 8001154:	fa0c fc02 	lsl.w	ip, ip, r2
 8001158:	ea41 0803 	orr.w	r8, r1, r3
 800115c:	4094      	lsls	r4, r2
 800115e:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8001162:	fbb8 f7f1 	udiv	r7, r8, r1
 8001166:	fa1f fe8c 	uxth.w	lr, ip
 800116a:	fb01 8817 	mls	r8, r1, r7, r8
 800116e:	fb07 f00e 	mul.w	r0, r7, lr
 8001172:	0c23      	lsrs	r3, r4, #16
 8001174:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001178:	4298      	cmp	r0, r3
 800117a:	d90a      	bls.n	8001192 <__udivmoddi4+0x66>
 800117c:	eb1c 0303 	adds.w	r3, ip, r3
 8001180:	f107 35ff 	add.w	r5, r7, #4294967295
 8001184:	f080 811e 	bcs.w	80013c4 <__udivmoddi4+0x298>
 8001188:	4298      	cmp	r0, r3
 800118a:	f240 811b 	bls.w	80013c4 <__udivmoddi4+0x298>
 800118e:	3f02      	subs	r7, #2
 8001190:	4463      	add	r3, ip
 8001192:	1a1b      	subs	r3, r3, r0
 8001194:	fbb3 f0f1 	udiv	r0, r3, r1
 8001198:	fb01 3310 	mls	r3, r1, r0, r3
 800119c:	fb00 fe0e 	mul.w	lr, r0, lr
 80011a0:	b2a4      	uxth	r4, r4
 80011a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80011a6:	45a6      	cmp	lr, r4
 80011a8:	d90a      	bls.n	80011c0 <__udivmoddi4+0x94>
 80011aa:	eb1c 0404 	adds.w	r4, ip, r4
 80011ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80011b2:	f080 8109 	bcs.w	80013c8 <__udivmoddi4+0x29c>
 80011b6:	45a6      	cmp	lr, r4
 80011b8:	f240 8106 	bls.w	80013c8 <__udivmoddi4+0x29c>
 80011bc:	4464      	add	r4, ip
 80011be:	3802      	subs	r0, #2
 80011c0:	2100      	movs	r1, #0
 80011c2:	eba4 040e 	sub.w	r4, r4, lr
 80011c6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80011ca:	b11e      	cbz	r6, 80011d4 <__udivmoddi4+0xa8>
 80011cc:	2300      	movs	r3, #0
 80011ce:	40d4      	lsrs	r4, r2
 80011d0:	e9c6 4300 	strd	r4, r3, [r6]
 80011d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011d8:	428b      	cmp	r3, r1
 80011da:	d908      	bls.n	80011ee <__udivmoddi4+0xc2>
 80011dc:	2e00      	cmp	r6, #0
 80011de:	f000 80ee 	beq.w	80013be <__udivmoddi4+0x292>
 80011e2:	2100      	movs	r1, #0
 80011e4:	e9c6 0500 	strd	r0, r5, [r6]
 80011e8:	4608      	mov	r0, r1
 80011ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ee:	fab3 f183 	clz	r1, r3
 80011f2:	2900      	cmp	r1, #0
 80011f4:	d14a      	bne.n	800128c <__udivmoddi4+0x160>
 80011f6:	42ab      	cmp	r3, r5
 80011f8:	d302      	bcc.n	8001200 <__udivmoddi4+0xd4>
 80011fa:	4282      	cmp	r2, r0
 80011fc:	f200 80fc 	bhi.w	80013f8 <__udivmoddi4+0x2cc>
 8001200:	1a84      	subs	r4, r0, r2
 8001202:	eb65 0303 	sbc.w	r3, r5, r3
 8001206:	2001      	movs	r0, #1
 8001208:	4698      	mov	r8, r3
 800120a:	2e00      	cmp	r6, #0
 800120c:	d0e2      	beq.n	80011d4 <__udivmoddi4+0xa8>
 800120e:	e9c6 4800 	strd	r4, r8, [r6]
 8001212:	e7df      	b.n	80011d4 <__udivmoddi4+0xa8>
 8001214:	b902      	cbnz	r2, 8001218 <__udivmoddi4+0xec>
 8001216:	deff      	udf	#255	; 0xff
 8001218:	fab2 f282 	clz	r2, r2
 800121c:	2a00      	cmp	r2, #0
 800121e:	f040 8091 	bne.w	8001344 <__udivmoddi4+0x218>
 8001222:	eba1 000c 	sub.w	r0, r1, ip
 8001226:	2101      	movs	r1, #1
 8001228:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800122c:	fa1f fe8c 	uxth.w	lr, ip
 8001230:	fbb0 f3f7 	udiv	r3, r0, r7
 8001234:	fb07 0013 	mls	r0, r7, r3, r0
 8001238:	0c25      	lsrs	r5, r4, #16
 800123a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800123e:	fb0e f003 	mul.w	r0, lr, r3
 8001242:	42a8      	cmp	r0, r5
 8001244:	d908      	bls.n	8001258 <__udivmoddi4+0x12c>
 8001246:	eb1c 0505 	adds.w	r5, ip, r5
 800124a:	f103 38ff 	add.w	r8, r3, #4294967295
 800124e:	d202      	bcs.n	8001256 <__udivmoddi4+0x12a>
 8001250:	42a8      	cmp	r0, r5
 8001252:	f200 80ce 	bhi.w	80013f2 <__udivmoddi4+0x2c6>
 8001256:	4643      	mov	r3, r8
 8001258:	1a2d      	subs	r5, r5, r0
 800125a:	fbb5 f0f7 	udiv	r0, r5, r7
 800125e:	fb07 5510 	mls	r5, r7, r0, r5
 8001262:	fb0e fe00 	mul.w	lr, lr, r0
 8001266:	b2a4      	uxth	r4, r4
 8001268:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800126c:	45a6      	cmp	lr, r4
 800126e:	d908      	bls.n	8001282 <__udivmoddi4+0x156>
 8001270:	eb1c 0404 	adds.w	r4, ip, r4
 8001274:	f100 35ff 	add.w	r5, r0, #4294967295
 8001278:	d202      	bcs.n	8001280 <__udivmoddi4+0x154>
 800127a:	45a6      	cmp	lr, r4
 800127c:	f200 80b6 	bhi.w	80013ec <__udivmoddi4+0x2c0>
 8001280:	4628      	mov	r0, r5
 8001282:	eba4 040e 	sub.w	r4, r4, lr
 8001286:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800128a:	e79e      	b.n	80011ca <__udivmoddi4+0x9e>
 800128c:	f1c1 0720 	rsb	r7, r1, #32
 8001290:	408b      	lsls	r3, r1
 8001292:	fa22 fc07 	lsr.w	ip, r2, r7
 8001296:	ea4c 0c03 	orr.w	ip, ip, r3
 800129a:	fa25 fa07 	lsr.w	sl, r5, r7
 800129e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012a2:	fbba f8f9 	udiv	r8, sl, r9
 80012a6:	fa20 f307 	lsr.w	r3, r0, r7
 80012aa:	fb09 aa18 	mls	sl, r9, r8, sl
 80012ae:	408d      	lsls	r5, r1
 80012b0:	fa1f fe8c 	uxth.w	lr, ip
 80012b4:	431d      	orrs	r5, r3
 80012b6:	fa00 f301 	lsl.w	r3, r0, r1
 80012ba:	fb08 f00e 	mul.w	r0, r8, lr
 80012be:	0c2c      	lsrs	r4, r5, #16
 80012c0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80012c4:	42a0      	cmp	r0, r4
 80012c6:	fa02 f201 	lsl.w	r2, r2, r1
 80012ca:	d90b      	bls.n	80012e4 <__udivmoddi4+0x1b8>
 80012cc:	eb1c 0404 	adds.w	r4, ip, r4
 80012d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80012d4:	f080 8088 	bcs.w	80013e8 <__udivmoddi4+0x2bc>
 80012d8:	42a0      	cmp	r0, r4
 80012da:	f240 8085 	bls.w	80013e8 <__udivmoddi4+0x2bc>
 80012de:	f1a8 0802 	sub.w	r8, r8, #2
 80012e2:	4464      	add	r4, ip
 80012e4:	1a24      	subs	r4, r4, r0
 80012e6:	fbb4 f0f9 	udiv	r0, r4, r9
 80012ea:	fb09 4410 	mls	r4, r9, r0, r4
 80012ee:	fb00 fe0e 	mul.w	lr, r0, lr
 80012f2:	b2ad      	uxth	r5, r5
 80012f4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80012f8:	45a6      	cmp	lr, r4
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x1e2>
 80012fc:	eb1c 0404 	adds.w	r4, ip, r4
 8001300:	f100 35ff 	add.w	r5, r0, #4294967295
 8001304:	d26c      	bcs.n	80013e0 <__udivmoddi4+0x2b4>
 8001306:	45a6      	cmp	lr, r4
 8001308:	d96a      	bls.n	80013e0 <__udivmoddi4+0x2b4>
 800130a:	3802      	subs	r0, #2
 800130c:	4464      	add	r4, ip
 800130e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001312:	fba0 9502 	umull	r9, r5, r0, r2
 8001316:	eba4 040e 	sub.w	r4, r4, lr
 800131a:	42ac      	cmp	r4, r5
 800131c:	46c8      	mov	r8, r9
 800131e:	46ae      	mov	lr, r5
 8001320:	d356      	bcc.n	80013d0 <__udivmoddi4+0x2a4>
 8001322:	d053      	beq.n	80013cc <__udivmoddi4+0x2a0>
 8001324:	2e00      	cmp	r6, #0
 8001326:	d069      	beq.n	80013fc <__udivmoddi4+0x2d0>
 8001328:	ebb3 0208 	subs.w	r2, r3, r8
 800132c:	eb64 040e 	sbc.w	r4, r4, lr
 8001330:	fa22 f301 	lsr.w	r3, r2, r1
 8001334:	fa04 f707 	lsl.w	r7, r4, r7
 8001338:	431f      	orrs	r7, r3
 800133a:	40cc      	lsrs	r4, r1
 800133c:	e9c6 7400 	strd	r7, r4, [r6]
 8001340:	2100      	movs	r1, #0
 8001342:	e747      	b.n	80011d4 <__udivmoddi4+0xa8>
 8001344:	fa0c fc02 	lsl.w	ip, ip, r2
 8001348:	f1c2 0120 	rsb	r1, r2, #32
 800134c:	fa25 f301 	lsr.w	r3, r5, r1
 8001350:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001354:	fa20 f101 	lsr.w	r1, r0, r1
 8001358:	4095      	lsls	r5, r2
 800135a:	430d      	orrs	r5, r1
 800135c:	fbb3 f1f7 	udiv	r1, r3, r7
 8001360:	fb07 3311 	mls	r3, r7, r1, r3
 8001364:	fa1f fe8c 	uxth.w	lr, ip
 8001368:	0c28      	lsrs	r0, r5, #16
 800136a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800136e:	fb01 f30e 	mul.w	r3, r1, lr
 8001372:	4283      	cmp	r3, r0
 8001374:	fa04 f402 	lsl.w	r4, r4, r2
 8001378:	d908      	bls.n	800138c <__udivmoddi4+0x260>
 800137a:	eb1c 0000 	adds.w	r0, ip, r0
 800137e:	f101 38ff 	add.w	r8, r1, #4294967295
 8001382:	d22f      	bcs.n	80013e4 <__udivmoddi4+0x2b8>
 8001384:	4283      	cmp	r3, r0
 8001386:	d92d      	bls.n	80013e4 <__udivmoddi4+0x2b8>
 8001388:	3902      	subs	r1, #2
 800138a:	4460      	add	r0, ip
 800138c:	1ac0      	subs	r0, r0, r3
 800138e:	fbb0 f3f7 	udiv	r3, r0, r7
 8001392:	fb07 0013 	mls	r0, r7, r3, r0
 8001396:	b2ad      	uxth	r5, r5
 8001398:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800139c:	fb03 f00e 	mul.w	r0, r3, lr
 80013a0:	42a8      	cmp	r0, r5
 80013a2:	d908      	bls.n	80013b6 <__udivmoddi4+0x28a>
 80013a4:	eb1c 0505 	adds.w	r5, ip, r5
 80013a8:	f103 38ff 	add.w	r8, r3, #4294967295
 80013ac:	d216      	bcs.n	80013dc <__udivmoddi4+0x2b0>
 80013ae:	42a8      	cmp	r0, r5
 80013b0:	d914      	bls.n	80013dc <__udivmoddi4+0x2b0>
 80013b2:	3b02      	subs	r3, #2
 80013b4:	4465      	add	r5, ip
 80013b6:	1a28      	subs	r0, r5, r0
 80013b8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80013bc:	e738      	b.n	8001230 <__udivmoddi4+0x104>
 80013be:	4631      	mov	r1, r6
 80013c0:	4630      	mov	r0, r6
 80013c2:	e707      	b.n	80011d4 <__udivmoddi4+0xa8>
 80013c4:	462f      	mov	r7, r5
 80013c6:	e6e4      	b.n	8001192 <__udivmoddi4+0x66>
 80013c8:	4618      	mov	r0, r3
 80013ca:	e6f9      	b.n	80011c0 <__udivmoddi4+0x94>
 80013cc:	454b      	cmp	r3, r9
 80013ce:	d2a9      	bcs.n	8001324 <__udivmoddi4+0x1f8>
 80013d0:	ebb9 0802 	subs.w	r8, r9, r2
 80013d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80013d8:	3801      	subs	r0, #1
 80013da:	e7a3      	b.n	8001324 <__udivmoddi4+0x1f8>
 80013dc:	4643      	mov	r3, r8
 80013de:	e7ea      	b.n	80013b6 <__udivmoddi4+0x28a>
 80013e0:	4628      	mov	r0, r5
 80013e2:	e794      	b.n	800130e <__udivmoddi4+0x1e2>
 80013e4:	4641      	mov	r1, r8
 80013e6:	e7d1      	b.n	800138c <__udivmoddi4+0x260>
 80013e8:	46d0      	mov	r8, sl
 80013ea:	e77b      	b.n	80012e4 <__udivmoddi4+0x1b8>
 80013ec:	4464      	add	r4, ip
 80013ee:	3802      	subs	r0, #2
 80013f0:	e747      	b.n	8001282 <__udivmoddi4+0x156>
 80013f2:	3b02      	subs	r3, #2
 80013f4:	4465      	add	r5, ip
 80013f6:	e72f      	b.n	8001258 <__udivmoddi4+0x12c>
 80013f8:	4608      	mov	r0, r1
 80013fa:	e706      	b.n	800120a <__udivmoddi4+0xde>
 80013fc:	4631      	mov	r1, r6
 80013fe:	e6e9      	b.n	80011d4 <__udivmoddi4+0xa8>

08001400 <__aeabi_idiv0>:
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop

08001404 <move>:
#include <math.h>

extern int16_t goal_forward_left;
extern int16_t goal_forward_right;

void move(int8_t n) {	// Move n cells forward (with acceleration)
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]

	setState(MOVING);
 800140e:	2001      	movs	r0, #1
 8001410:	f001 f9ca 	bl	80027a8 <setState>

	setPIDGoalA(0);
 8001414:	2000      	movs	r0, #0
 8001416:	f001 f9b3 	bl	8002780 <setPIDGoalA>
	setPIDGoalD(MOVE_COUNTS*n);
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	b29b      	uxth	r3, r3
 8001420:	461a      	mov	r2, r3
 8001422:	0092      	lsls	r2, r2, #2
 8001424:	441a      	add	r2, r3
 8001426:	00d2      	lsls	r2, r2, #3
 8001428:	4413      	add	r3, r2
 800142a:	461a      	mov	r2, r3
 800142c:	0112      	lsls	r2, r2, #4
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	b29b      	uxth	r3, r3
 8001432:	b21b      	sxth	r3, r3
 8001434:	4618      	mov	r0, r3
 8001436:	f001 f98f 	bl	8002758 <setPIDGoalD>

	while(!PIDdone())
 800143a:	e013      	b.n	8001464 <move+0x60>
	{
		setIRAngle(readIR(IR_LEFT), readIR(IR_RIGHT));
 800143c:	2001      	movs	r0, #1
 800143e:	f000 f9d9 	bl	80017f4 <readIR>
 8001442:	4603      	mov	r3, r0
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fc1b 	bl	8000c80 <__aeabi_ui2f>
 800144a:	4604      	mov	r4, r0
 800144c:	2002      	movs	r0, #2
 800144e:	f000 f9d1 	bl	80017f4 <readIR>
 8001452:	4603      	mov	r3, r0
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fc13 	bl	8000c80 <__aeabi_ui2f>
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	4620      	mov	r0, r4
 8001460:	f001 f9e4 	bl	800282c <setIRAngle>
	while(!PIDdone())
 8001464:	f001 ff54 	bl	8003310 <PIDdone>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0e6      	beq.n	800143c <move+0x38>
	}

	resetPID();
 800146e:	f001 ff61 	bl	8003334 <resetPID>

}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bd90      	pop	{r4, r7, pc}

0800147a <turn>:

void turn(int8_t n) {	// Make n 90 degree turns (no acceleration)
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	71fb      	strb	r3, [r7, #7]

	setState(TURNING);
 8001484:	2002      	movs	r0, #2
 8001486:	f001 f98f 	bl	80027a8 <setState>

	setPIDGoalD(0);
 800148a:	2000      	movs	r0, #0
 800148c:	f001 f964 	bl	8002758 <setPIDGoalD>
	setPIDGoalA(TURN_COUNTS*n);
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	b29b      	uxth	r3, r3
 8001496:	461a      	mov	r2, r3
 8001498:	0052      	lsls	r2, r2, #1
 800149a:	4413      	add	r3, r2
 800149c:	461a      	mov	r2, r3
 800149e:	00d1      	lsls	r1, r2, #3
 80014a0:	461a      	mov	r2, r3
 80014a2:	460b      	mov	r3, r1
 80014a4:	4413      	add	r3, r2
 80014a6:	461a      	mov	r2, r3
 80014a8:	0111      	lsls	r1, r2, #4
 80014aa:	461a      	mov	r2, r3
 80014ac:	460b      	mov	r3, r1
 80014ae:	4413      	add	r3, r2
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 f963 	bl	8002780 <setPIDGoalA>

	while(!PIDdone())
 80014ba:	bf00      	nop
 80014bc:	f001 ff28 	bl	8003310 <PIDdone>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0fa      	beq.n	80014bc <turn+0x42>
	{

	}

	resetPID();
 80014c6:	f001 ff35 	bl	8003334 <resetPID>

}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <Delay_Init+0x38>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d10e      	bne.n	8001502 <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80014e4:	4b09      	ldr	r3, [pc, #36]	; (800150c <Delay_Init+0x38>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	4a08      	ldr	r2, [pc, #32]	; (800150c <Delay_Init+0x38>)
 80014ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014ee:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 80014f0:	4b07      	ldr	r3, [pc, #28]	; (8001510 <Delay_Init+0x3c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <Delay_Init+0x3c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a05      	ldr	r2, [pc, #20]	; (8001510 <Delay_Init+0x3c>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6013      	str	r3, [r2, #0]
    }
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000edf0 	.word	0xe000edf0
 8001510:	e0001000 	.word	0xe0001000

08001514 <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 800151c:	4b09      	ldr	r3, [pc, #36]	; (8001544 <delayMicroseconds+0x30>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 16; // Our MCU runs at 16 MHz, so each microsecond lasts 16 clock ticks
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8001528:	bf00      	nop
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <delayMicroseconds+0x30>)
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	429a      	cmp	r2, r3
 8001536:	d8f8      	bhi.n	800152a <delayMicroseconds+0x16>
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	e0001000 	.word	0xe0001000

08001548 <getRightEncoderCounts>:
 */

#include "main.h"
#include "encoders.h"

int16_t getRightEncoderCounts() {
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM3->CNT);
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <getRightEncoderCounts+0x18>)
 800154e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001550:	b29b      	uxth	r3, r3
 8001552:	425b      	negs	r3, r3
 8001554:	b29b      	uxth	r3, r3
 8001556:	b21b      	sxth	r3, r3
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr
 8001560:	40000400 	.word	0x40000400

08001564 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM8->CNT);
 8001568:	4b04      	ldr	r3, [pc, #16]	; (800157c <getLeftEncoderCounts+0x18>)
 800156a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156c:	b29b      	uxth	r3, r3
 800156e:	425b      	negs	r3, r3
 8001570:	b29b      	uxth	r3, r3
 8001572:	b21b      	sxth	r3, r3
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	40010400 	.word	0x40010400

08001580 <resetEncoders>:

void resetEncoders() {
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
	TIM3->CNT = (int16_t) 0;
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <resetEncoders+0x18>)
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8->CNT = (int16_t) 0;
 800158a:	4b04      	ldr	r3, [pc, #16]	; (800159c <resetEncoders+0x1c>)
 800158c:	2200      	movs	r2, #0
 800158e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	40000400 	.word	0x40000400
 800159c:	40010400 	.word	0x40010400

080015a0 <writeFlash>:
#include "stm32f2xx.h"

uint32_t startAddress = 0x080E0000;

void writeFlash(int16_t horzWall[][16], int16_t vertWall[][17], int16_t discovered[][16])
{
 80015a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a4:	b088      	sub	sp, #32
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
	uint32_t i, j;
	HAL_FLASH_Unlock();
 80015ae:	f004 fa4d 	bl	8005a4c <HAL_FLASH_Unlock>

	/* Clear All Pending Flags */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 80015b2:	4b4b      	ldr	r3, [pc, #300]	; (80016e0 <writeFlash+0x140>)
 80015b4:	22f3      	movs	r2, #243	; 0xf3
 80015b6:	60da      	str	r2, [r3, #12]
	FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);
 80015b8:	2102      	movs	r1, #2
 80015ba:	200b      	movs	r0, #11
 80015bc:	f004 fba4 	bl	8005d08 <FLASH_Erase_Sector>

	for (i = 0; i < 16; i++) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
 80015c4:	e023      	b.n	800160e <writeFlash+0x6e>
		for (j = 0; j < 16; j++) {
 80015c6:	2300      	movs	r3, #0
 80015c8:	61bb      	str	r3, [r7, #24]
 80015ca:	e01a      	b.n	8001602 <writeFlash+0x62>
	 	 	HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (i*16+j)*4), discovered[i][j]);
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	011a      	lsls	r2, r3, #4
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	4413      	add	r3, r2
 80015d4:	009a      	lsls	r2, r3, #2
 80015d6:	4b43      	ldr	r3, [pc, #268]	; (80016e4 <writeFlash+0x144>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	18d1      	adds	r1, r2, r3
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	015b      	lsls	r3, r3, #5
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	4413      	add	r3, r2
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	17da      	asrs	r2, r3, #31
 80015ee:	469a      	mov	sl, r3
 80015f0:	4693      	mov	fp, r2
 80015f2:	4652      	mov	r2, sl
 80015f4:	465b      	mov	r3, fp
 80015f6:	2001      	movs	r0, #1
 80015f8:	f004 f9d4 	bl	80059a4 <HAL_FLASH_Program>
		for (j = 0; j < 16; j++) {
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	3301      	adds	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	2b0f      	cmp	r3, #15
 8001606:	d9e1      	bls.n	80015cc <writeFlash+0x2c>
	for (i = 0; i < 16; i++) {
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	3301      	adds	r3, #1
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	2b0f      	cmp	r3, #15
 8001612:	d9d8      	bls.n	80015c6 <writeFlash+0x26>
		}
	}

	for (int i = 0; i < 16; i++) {
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	e02c      	b.n	8001674 <writeFlash+0xd4>
        for (int j = 0; j < 17; j++) {
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	e023      	b.n	8001668 <writeFlash+0xc8>
            HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (16*16*4) + (i*17+j)*4), vertWall[i][j]);
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	4613      	mov	r3, r2
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	441a      	add	r2, r3
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4413      	add	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	461a      	mov	r2, r3
 8001630:	4b2c      	ldr	r3, [pc, #176]	; (80016e4 <writeFlash+0x144>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4413      	add	r3, r2
 8001636:	f503 6180 	add.w	r1, r3, #1024	; 0x400
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	4613      	mov	r3, r2
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	4413      	add	r3, r2
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	461a      	mov	r2, r3
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	4413      	add	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001650:	b21b      	sxth	r3, r3
 8001652:	17da      	asrs	r2, r3, #31
 8001654:	4698      	mov	r8, r3
 8001656:	4691      	mov	r9, r2
 8001658:	4642      	mov	r2, r8
 800165a:	464b      	mov	r3, r9
 800165c:	2001      	movs	r0, #1
 800165e:	f004 f9a1 	bl	80059a4 <HAL_FLASH_Program>
        for (int j = 0; j < 17; j++) {
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	3301      	adds	r3, #1
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	2b10      	cmp	r3, #16
 800166c:	ddd8      	ble.n	8001620 <writeFlash+0x80>
	for (int i = 0; i < 16; i++) {
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	2b0f      	cmp	r3, #15
 8001678:	ddcf      	ble.n	800161a <writeFlash+0x7a>
        }
	}

    for (i = 0; i < 17; i++) {
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
 800167e:	e025      	b.n	80016cc <writeFlash+0x12c>
        for (j = 0; j < 16; j++) {
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
 8001684:	e01c      	b.n	80016c0 <writeFlash+0x120>
            HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, (startAddress + (16*16*4) + (16*17*4) + (i*16+j)*4), horzWall[i][j]);
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	011a      	lsls	r2, r3, #4
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	4413      	add	r3, r2
 800168e:	009a      	lsls	r2, r3, #2
 8001690:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <writeFlash+0x144>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4413      	add	r3, r2
 8001696:	f503 6104 	add.w	r1, r3, #2112	; 0x840
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	015b      	lsls	r3, r3, #5
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4413      	add	r3, r2
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	17da      	asrs	r2, r3, #31
 80016ac:	461c      	mov	r4, r3
 80016ae:	4615      	mov	r5, r2
 80016b0:	4622      	mov	r2, r4
 80016b2:	462b      	mov	r3, r5
 80016b4:	2001      	movs	r0, #1
 80016b6:	f004 f975 	bl	80059a4 <HAL_FLASH_Program>
        for (j = 0; j < 16; j++) {
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	3301      	adds	r3, #1
 80016be:	61bb      	str	r3, [r7, #24]
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2b0f      	cmp	r3, #15
 80016c4:	d9df      	bls.n	8001686 <writeFlash+0xe6>
    for (i = 0; i < 17; i++) {
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3301      	adds	r3, #1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	2b10      	cmp	r3, #16
 80016d0:	d9d6      	bls.n	8001680 <writeFlash+0xe0>
        }
    }

	HAL_FLASH_Lock();
 80016d2:	f004 f9dd 	bl	8005a90 <HAL_FLASH_Lock>
}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016e0:	40023c00 	.word	0x40023c00
 80016e4:	20000000 	.word	0x20000000

080016e8 <readFlash>:

void readFlash(int16_t horzWall[][16], int16_t vertWall[][17], int16_t discovered[][16])
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	; 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
	uint32_t i, j;

	for (i = 0; i < 16; i++) {
 80016f4:	2300      	movs	r3, #0
 80016f6:	61fb      	str	r3, [r7, #28]
 80016f8:	e01d      	b.n	8001736 <readFlash+0x4e>
		for(j = 0; j < 16; j++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
 80016fe:	e014      	b.n	800172a <readFlash+0x42>
			discovered[i][j] = *(int16_t *)(startAddress + (i*16+j)*4);
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	011a      	lsls	r2, r3, #4
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	4413      	add	r3, r2
 8001708:	009a      	lsls	r2, r3, #2
 800170a:	4b39      	ldr	r3, [pc, #228]	; (80017f0 <readFlash+0x108>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	4619      	mov	r1, r3
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	015b      	lsls	r3, r3, #5
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	f9b1 1000 	ldrsh.w	r1, [r1]
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(j = 0; j < 16; j++) {
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	3301      	adds	r3, #1
 8001728:	61bb      	str	r3, [r7, #24]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d9e7      	bls.n	8001700 <readFlash+0x18>
	for (i = 0; i < 16; i++) {
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	3301      	adds	r3, #1
 8001734:	61fb      	str	r3, [r7, #28]
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	2b0f      	cmp	r3, #15
 800173a:	d9de      	bls.n	80016fa <readFlash+0x12>
		}
	}

    for (int i = 0; i < 16; i++) {
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	e026      	b.n	8001790 <readFlash+0xa8>
        for (int j = 0; j < 17; j++) {
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	e01d      	b.n	8001784 <readFlash+0x9c>
            vertWall[i][j] = *(int16_t *)(startAddress + (16*16*4) + (i*17+j)*4);
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	4613      	mov	r3, r2
 800174c:	011b      	lsls	r3, r3, #4
 800174e:	441a      	add	r2, r3
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4413      	add	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	461a      	mov	r2, r3
 8001758:	4b25      	ldr	r3, [pc, #148]	; (80017f0 <readFlash+0x108>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4413      	add	r3, r2
 800175e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001762:	4619      	mov	r1, r3
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	4613      	mov	r3, r2
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	4413      	add	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	461a      	mov	r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	4413      	add	r3, r2
 8001774:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (int j = 0; j < 17; j++) {
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	3301      	adds	r3, #1
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	2b10      	cmp	r3, #16
 8001788:	ddde      	ble.n	8001748 <readFlash+0x60>
    for (int i = 0; i < 16; i++) {
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3301      	adds	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2b0f      	cmp	r3, #15
 8001794:	ddd5      	ble.n	8001742 <readFlash+0x5a>
        }
    }

	for (i = 0; i < 17; i++) {
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	e01f      	b.n	80017dc <readFlash+0xf4>
		for (j = 0; j < 16; j++) {
 800179c:	2300      	movs	r3, #0
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	e016      	b.n	80017d0 <readFlash+0xe8>
			horzWall[i][j] = *(int16_t *)(startAddress + (16*16*4) + (16*17*4) + (i*16+j)*4);
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	011a      	lsls	r2, r3, #4
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	4413      	add	r3, r2
 80017aa:	009a      	lsls	r2, r3, #2
 80017ac:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <readFlash+0x108>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 80017b6:	4619      	mov	r1, r3
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	015b      	lsls	r3, r3, #5
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	4413      	add	r3, r2
 80017c0:	f9b1 1000 	ldrsh.w	r1, [r1]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (j = 0; j < 16; j++) {
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	3301      	adds	r3, #1
 80017ce:	61bb      	str	r3, [r7, #24]
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	2b0f      	cmp	r3, #15
 80017d4:	d9e5      	bls.n	80017a2 <readFlash+0xba>
	for (i = 0; i < 17; i++) {
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3301      	adds	r3, #1
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	2b10      	cmp	r3, #16
 80017e0:	d9dc      	bls.n	800179c <readFlash+0xb4>
		}
	}
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	3724      	adds	r7, #36	; 0x24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000000 	.word	0x20000000

080017f4 <readIR>:
uint8_t complete = 0;

uint32_t usDelay = 100;

uint16_t readIR(IR ir)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
	uint16_t readValue;

	switch(ir)
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b03      	cmp	r3, #3
 8001802:	d869      	bhi.n	80018d8 <readIR+0xe4>
 8001804:	a201      	add	r2, pc, #4	; (adr r2, 800180c <readIR+0x18>)
 8001806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180a:	bf00      	nop
 800180c:	0800181d 	.word	0x0800181d
 8001810:	0800184b 	.word	0x0800184b
 8001814:	08001879 	.word	0x08001879
 8001818:	080018a7 	.word	0x080018a7
	    {
	        case IR_FORWARD_LEFT:
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_SET);
 800181c:	2201      	movs	r2, #1
 800181e:	2180      	movs	r1, #128	; 0x80
 8001820:	4830      	ldr	r0, [pc, #192]	; (80018e4 <readIR+0xf0>)
 8001822:	f004 fc78 	bl	8006116 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001826:	4b30      	ldr	r3, [pc, #192]	; (80018e8 <readIR+0xf4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fe72 	bl	8001514 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	4618      	mov	r0, r3
 8001834:	f000 f85c 	bl	80018f0 <analogRead>
 8001838:	4603      	mov	r3, r0
 800183a:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 800183c:	2200      	movs	r2, #0
 800183e:	2180      	movs	r1, #128	; 0x80
 8001840:	4828      	ldr	r0, [pc, #160]	; (80018e4 <readIR+0xf0>)
 8001842:	f004 fc68 	bl	8006116 <HAL_GPIO_WritePin>
	        	return readValue;
 8001846:	89fb      	ldrh	r3, [r7, #14]
 8001848:	e047      	b.n	80018da <readIR+0xe6>
	            break;
	        case IR_LEFT:
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_SET);
 800184a:	2201      	movs	r2, #1
 800184c:	2110      	movs	r1, #16
 800184e:	4825      	ldr	r0, [pc, #148]	; (80018e4 <readIR+0xf0>)
 8001850:	f004 fc61 	bl	8006116 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001854:	4b24      	ldr	r3, [pc, #144]	; (80018e8 <readIR+0xf4>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fe5b 	bl	8001514 <delayMicroseconds>
	        	readValue = analogRead(ir);
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f845 	bl	80018f0 <analogRead>
 8001866:	4603      	mov	r3, r0
 8001868:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2110      	movs	r1, #16
 800186e:	481d      	ldr	r0, [pc, #116]	; (80018e4 <readIR+0xf0>)
 8001870:	f004 fc51 	bl	8006116 <HAL_GPIO_WritePin>
	        	return readValue;
 8001874:	89fb      	ldrh	r3, [r7, #14]
 8001876:	e030      	b.n	80018da <readIR+0xe6>
	            break;
	        case IR_RIGHT:
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_SET);
 8001878:	2201      	movs	r2, #1
 800187a:	2104      	movs	r1, #4
 800187c:	4819      	ldr	r0, [pc, #100]	; (80018e4 <readIR+0xf0>)
 800187e:	f004 fc4a 	bl	8006116 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001882:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <readIR+0xf4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fe44 	bl	8001514 <delayMicroseconds>
	        	readValue = analogRead(ir);
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	4618      	mov	r0, r3
 8001890:	f000 f82e 	bl	80018f0 <analogRead>
 8001894:	4603      	mov	r3, r0
 8001896:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	2104      	movs	r1, #4
 800189c:	4811      	ldr	r0, [pc, #68]	; (80018e4 <readIR+0xf0>)
 800189e:	f004 fc3a 	bl	8006116 <HAL_GPIO_WritePin>
	        	return readValue;
 80018a2:	89fb      	ldrh	r3, [r7, #14]
 80018a4:	e019      	b.n	80018da <readIR+0xe6>
	            break;
	        case IR_FORWARD_RIGHT:
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_SET);
 80018a6:	2201      	movs	r2, #1
 80018a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ac:	480f      	ldr	r0, [pc, #60]	; (80018ec <readIR+0xf8>)
 80018ae:	f004 fc32 	bl	8006116 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 80018b2:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <readIR+0xf4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fe2c 	bl	8001514 <delayMicroseconds>
	        	readValue = analogRead(ir);
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 f816 	bl	80018f0 <analogRead>
 80018c4:	4603      	mov	r3, r0
 80018c6:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ce:	4807      	ldr	r0, [pc, #28]	; (80018ec <readIR+0xf8>)
 80018d0:	f004 fc21 	bl	8006116 <HAL_GPIO_WritePin>
	        	return readValue;
 80018d4:	89fb      	ldrh	r3, [r7, #14]
 80018d6:	e000      	b.n	80018da <readIR+0xe6>
	            break;
	        default:
	            return 0;
 80018d8:	2300      	movs	r3, #0
	    }
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40020000 	.word	0x40020000
 80018e8:	20000004 	.word	0x20000004
 80018ec:	40020400 	.word	0x40020400

080018f0 <analogRead>:
{
	return readIR(IR_FORWARD_RIGHT);
}

uint16_t analogRead(IR ir)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
    ADC_ChannelConfTypeDef sConfig = {0}; //this initializes the IR ADC [Analog to Digital Converter]
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
    ADC_HandleTypeDef *hadc1_ptr = Get_HADC1_Ptr(); //this is a pointer to your hal_adc
 8001908:	f000 fe22 	bl	8002550 <Get_HADC1_Ptr>
 800190c:	61f8      	str	r0, [r7, #28]
    //this pointer will also be used to read the analog value, val = HAL_ADC_GetValue(hadc1_ptr);

    //this picks the IR direction to choose the right ADC.
    switch(ir)
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	2b03      	cmp	r3, #3
 8001912:	d817      	bhi.n	8001944 <analogRead+0x54>
 8001914:	a201      	add	r2, pc, #4	; (adr r2, 800191c <analogRead+0x2c>)
 8001916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191a:	bf00      	nop
 800191c:	0800192d 	.word	0x0800192d
 8001920:	08001933 	.word	0x08001933
 8001924:	08001939 	.word	0x08001939
 8001928:	0800193f 	.word	0x0800193f
    {
        case IR_FORWARD_LEFT:
            sConfig.Channel = ADC_CHANNEL_6;
 800192c:	2306      	movs	r3, #6
 800192e:	60fb      	str	r3, [r7, #12]
            break;
 8001930:	e00a      	b.n	8001948 <analogRead+0x58>
        case IR_LEFT:
            sConfig.Channel = ADC_CHANNEL_5;
 8001932:	2305      	movs	r3, #5
 8001934:	60fb      	str	r3, [r7, #12]
            break;
 8001936:	e007      	b.n	8001948 <analogRead+0x58>
        case IR_RIGHT:
            sConfig.Channel = ADC_CHANNEL_11;
 8001938:	230b      	movs	r3, #11
 800193a:	60fb      	str	r3, [r7, #12]
            break;
 800193c:	e004      	b.n	8001948 <analogRead+0x58>
        case IR_FORWARD_RIGHT:
            sConfig.Channel = ADC_CHANNEL_10;
 800193e:	230a      	movs	r3, #10
 8001940:	60fb      	str	r3, [r7, #12]
            break;
 8001942:	e001      	b.n	8001948 <analogRead+0x58>
        default:
            return 0;
 8001944:	2300      	movs	r3, #0
 8001946:	e030      	b.n	80019aa <analogRead+0xba>
    }

    sConfig.Rank = 1;
 8001948:	2301      	movs	r3, #1
 800194a:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]

    // make sure everything was set up correctly
    if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	4619      	mov	r1, r3
 8001956:	69f8      	ldr	r0, [r7, #28]
 8001958:	f003 f892 	bl	8004a80 <HAL_ADC_ConfigChannel>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <analogRead+0x76>
    {
        return 0;
 8001962:	2300      	movs	r3, #0
 8001964:	e021      	b.n	80019aa <analogRead+0xba>
    }

    complete = 0;
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <analogRead+0xc4>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]

    // start filling up the ADC buffer
    HAL_ADC_Start_DMA(hadc1_ptr, (uint32_t*)adc_buf, NUM_SAMPLES);
 800196c:	2280      	movs	r2, #128	; 0x80
 800196e:	4912      	ldr	r1, [pc, #72]	; (80019b8 <analogRead+0xc8>)
 8001970:	69f8      	ldr	r0, [r7, #28]
 8001972:	f002 ff43 	bl	80047fc <HAL_ADC_Start_DMA>

	delayMicroseconds(500);
 8001976:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800197a:	f7ff fdcb 	bl	8001514 <delayMicroseconds>
    while (complete == 0)
    {
        continue;
    }
*/
    uint32_t sum = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
    // calculate the sum of the measurements in order to calculate the average
    uint16_t measurement = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	847b      	strh	r3, [r7, #34]	; 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 8001986:	e00a      	b.n	800199e <analogRead+0xae>
    {
        sum += adc_buf[measurement];
 8001988:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800198a:	4a0b      	ldr	r2, [pc, #44]	; (80019b8 <analogRead+0xc8>)
 800198c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001990:	461a      	mov	r2, r3
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	4413      	add	r3, r2
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
        ++measurement;
 8001998:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800199a:	3301      	adds	r3, #1
 800199c:	847b      	strh	r3, [r7, #34]	; 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 800199e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80019a0:	2b7f      	cmp	r3, #127	; 0x7f
 80019a2:	d9f1      	bls.n	8001988 <analogRead+0x98>
    }

    return sum/NUM_SAMPLES;
 80019a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a6:	09db      	lsrs	r3, r3, #7
 80019a8:	b29b      	uxth	r3, r3

//    return 0;
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200001a0 	.word	0x200001a0
 80019b8:	200000a0 	.word	0x200000a0

080019bc <HAL_ADC_ConvCpltCallback>:

/*
 This function is called when the ADC buffer is filled
 It stops the ADC and changes our "complete" variable to be "true"
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
    // stop the ADC
    HAL_ADC_Stop_DMA(hadc);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f002 fff7 	bl	80049b8 <HAL_ADC_Stop_DMA>
    complete = 1;
 80019ca:	4b03      	ldr	r3, [pc, #12]	; (80019d8 <HAL_ADC_ConvCpltCallback+0x1c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
}
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200001a0 	.word	0x200001a0

080019dc <MPU6050_Init>:
int16_t Gyro_Z_RAW = 0;

float Ax, Ay, Az, Gx, Gy, Gz;

void MPU6050_Init (void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 80019e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019e6:	9302      	str	r3, [sp, #8]
 80019e8:	2301      	movs	r3, #1
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	1dfb      	adds	r3, r7, #7
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2301      	movs	r3, #1
 80019f2:	2275      	movs	r2, #117	; 0x75
 80019f4:	21d0      	movs	r1, #208	; 0xd0
 80019f6:	4823      	ldr	r0, [pc, #140]	; (8001a84 <MPU6050_Init+0xa8>)
 80019f8:	f004 fdfc 	bl	80065f4 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	2b68      	cmp	r3, #104	; 0x68
 8001a00:	d13b      	bne.n	8001a7a <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8001a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	1dbb      	adds	r3, r7, #6
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2301      	movs	r3, #1
 8001a16:	226b      	movs	r2, #107	; 0x6b
 8001a18:	21d0      	movs	r1, #208	; 0xd0
 8001a1a:	481a      	ldr	r0, [pc, #104]	; (8001a84 <MPU6050_Init+0xa8>)
 8001a1c:	f004 fcf0 	bl	8006400 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8001a20:	2307      	movs	r3, #7
 8001a22:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8001a24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	1dbb      	adds	r3, r7, #6
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2301      	movs	r3, #1
 8001a34:	2219      	movs	r2, #25
 8001a36:	21d0      	movs	r1, #208	; 0xd0
 8001a38:	4812      	ldr	r0, [pc, #72]	; (8001a84 <MPU6050_Init+0xa8>)
 8001a3a:	f004 fce1 	bl	8006400 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
		Data = 0x00;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8001a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a46:	9302      	str	r3, [sp, #8]
 8001a48:	2301      	movs	r3, #1
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	1dbb      	adds	r3, r7, #6
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	2301      	movs	r3, #1
 8001a52:	221c      	movs	r2, #28
 8001a54:	21d0      	movs	r1, #208	; 0xd0
 8001a56:	480b      	ldr	r0, [pc, #44]	; (8001a84 <MPU6050_Init+0xa8>)
 8001a58:	f004 fcd2 	bl	8006400 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
		Data = 0x00;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8001a60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a64:	9302      	str	r3, [sp, #8]
 8001a66:	2301      	movs	r3, #1
 8001a68:	9301      	str	r3, [sp, #4]
 8001a6a:	1dbb      	adds	r3, r7, #6
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	2301      	movs	r3, #1
 8001a70:	221b      	movs	r2, #27
 8001a72:	21d0      	movs	r1, #208	; 0xd0
 8001a74:	4803      	ldr	r0, [pc, #12]	; (8001a84 <MPU6050_Init+0xa8>)
 8001a76:	f004 fcc3 	bl	8006400 <HAL_I2C_Mem_Write>
	}

}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	2000024c 	.word	0x2000024c

08001a88 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel (void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	2306      	movs	r3, #6
 8001a96:	9301      	str	r3, [sp, #4]
 8001a98:	463b      	mov	r3, r7
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	223b      	movs	r2, #59	; 0x3b
 8001aa0:	21d0      	movs	r1, #208	; 0xd0
 8001aa2:	482f      	ldr	r0, [pc, #188]	; (8001b60 <MPU6050_Read_Accel+0xd8>)
 8001aa4:	f004 fda6 	bl	80065f4 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001aa8:	783b      	ldrb	r3, [r7, #0]
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	787b      	ldrb	r3, [r7, #1]
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	b21a      	sxth	r2, r3
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <MPU6050_Read_Accel+0xdc>)
 8001ab8:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001aba:	78bb      	ldrb	r3, [r7, #2]
 8001abc:	021b      	lsls	r3, r3, #8
 8001abe:	b21a      	sxth	r2, r3
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	b21a      	sxth	r2, r3
 8001ac8:	4b27      	ldr	r3, [pc, #156]	; (8001b68 <MPU6050_Read_Accel+0xe0>)
 8001aca:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001acc:	793b      	ldrb	r3, [r7, #4]
 8001ace:	021b      	lsls	r3, r3, #8
 8001ad0:	b21a      	sxth	r2, r3
 8001ad2:	797b      	ldrb	r3, [r7, #5]
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <MPU6050_Read_Accel+0xe4>)
 8001adc:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8001ade:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <MPU6050_Read_Accel+0xdc>)
 8001ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fcc1 	bl	800046c <__aeabi_i2d>
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <MPU6050_Read_Accel+0xe8>)
 8001af0:	f7fe fe50 	bl	8000794 <__aeabi_ddiv>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	f7fe ffba 	bl	8000a74 <__aeabi_d2f>
 8001b00:	4603      	mov	r3, r0
 8001b02:	4a1c      	ldr	r2, [pc, #112]	; (8001b74 <MPU6050_Read_Accel+0xec>)
 8001b04:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 8001b06:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <MPU6050_Read_Accel+0xe0>)
 8001b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7fe fcad 	bl	800046c <__aeabi_i2d>
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <MPU6050_Read_Accel+0xe8>)
 8001b18:	f7fe fe3c 	bl	8000794 <__aeabi_ddiv>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	f7fe ffa6 	bl	8000a74 <__aeabi_d2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4a13      	ldr	r2, [pc, #76]	; (8001b78 <MPU6050_Read_Accel+0xf0>)
 8001b2c:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0;
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <MPU6050_Read_Accel+0xe4>)
 8001b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fc99 	bl	800046c <__aeabi_i2d>
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <MPU6050_Read_Accel+0xe8>)
 8001b40:	f7fe fe28 	bl	8000794 <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f7fe ff92 	bl	8000a74 <__aeabi_d2f>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a0a      	ldr	r2, [pc, #40]	; (8001b7c <MPU6050_Read_Accel+0xf4>)
 8001b54:	6013      	str	r3, [r2, #0]
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	2000024c 	.word	0x2000024c
 8001b64:	20000390 	.word	0x20000390
 8001b68:	20000392 	.word	0x20000392
 8001b6c:	20000394 	.word	0x20000394
 8001b70:	40d00000 	.word	0x40d00000
 8001b74:	2000039c 	.word	0x2000039c
 8001b78:	200003a0 	.word	0x200003a0
 8001b7c:	200003a4 	.word	0x200003a4

08001b80 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro (void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	2306      	movs	r3, #6
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	463b      	mov	r3, r7
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	2243      	movs	r2, #67	; 0x43
 8001b98:	21d0      	movs	r1, #208	; 0xd0
 8001b9a:	4831      	ldr	r0, [pc, #196]	; (8001c60 <MPU6050_Read_Gyro+0xe0>)
 8001b9c:	f004 fd2a 	bl	80065f4 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001ba0:	783b      	ldrb	r3, [r7, #0]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b21a      	sxth	r2, r3
 8001ba6:	787b      	ldrb	r3, [r7, #1]
 8001ba8:	b21b      	sxth	r3, r3
 8001baa:	4313      	orrs	r3, r2
 8001bac:	b21a      	sxth	r2, r3
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <MPU6050_Read_Gyro+0xe4>)
 8001bb0:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001bb2:	78bb      	ldrb	r3, [r7, #2]
 8001bb4:	021b      	lsls	r3, r3, #8
 8001bb6:	b21a      	sxth	r2, r3
 8001bb8:	78fb      	ldrb	r3, [r7, #3]
 8001bba:	b21b      	sxth	r3, r3
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	b21a      	sxth	r2, r3
 8001bc0:	4b29      	ldr	r3, [pc, #164]	; (8001c68 <MPU6050_Read_Gyro+0xe8>)
 8001bc2:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001bc4:	793b      	ldrb	r3, [r7, #4]
 8001bc6:	021b      	lsls	r3, r3, #8
 8001bc8:	b21a      	sxth	r2, r3
 8001bca:	797b      	ldrb	r3, [r7, #5]
 8001bcc:	b21b      	sxth	r3, r3
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <MPU6050_Read_Gyro+0xec>)
 8001bd4:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 8001bd6:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <MPU6050_Read_Gyro+0xe4>)
 8001bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fc45 	bl	800046c <__aeabi_i2d>
 8001be2:	a31d      	add	r3, pc, #116	; (adr r3, 8001c58 <MPU6050_Read_Gyro+0xd8>)
 8001be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be8:	f7fe fdd4 	bl	8000794 <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4610      	mov	r0, r2
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	f7fe ff3e 	bl	8000a74 <__aeabi_d2f>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	4a1d      	ldr	r2, [pc, #116]	; (8001c70 <MPU6050_Read_Gyro+0xf0>)
 8001bfc:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/131.0;
 8001bfe:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <MPU6050_Read_Gyro+0xe8>)
 8001c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fc31 	bl	800046c <__aeabi_i2d>
 8001c0a:	a313      	add	r3, pc, #76	; (adr r3, 8001c58 <MPU6050_Read_Gyro+0xd8>)
 8001c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c10:	f7fe fdc0 	bl	8000794 <__aeabi_ddiv>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f7fe ff2a 	bl	8000a74 <__aeabi_d2f>
 8001c20:	4603      	mov	r3, r0
 8001c22:	4a14      	ldr	r2, [pc, #80]	; (8001c74 <MPU6050_Read_Gyro+0xf4>)
 8001c24:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/131.0;
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <MPU6050_Read_Gyro+0xec>)
 8001c28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc1d 	bl	800046c <__aeabi_i2d>
 8001c32:	a309      	add	r3, pc, #36	; (adr r3, 8001c58 <MPU6050_Read_Gyro+0xd8>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	f7fe fdac 	bl	8000794 <__aeabi_ddiv>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	f7fe ff16 	bl	8000a74 <__aeabi_d2f>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4a0b      	ldr	r2, [pc, #44]	; (8001c78 <MPU6050_Read_Gyro+0xf8>)
 8001c4c:	6013      	str	r3, [r2, #0]
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	00000000 	.word	0x00000000
 8001c5c:	40606000 	.word	0x40606000
 8001c60:	2000024c 	.word	0x2000024c
 8001c64:	20000396 	.word	0x20000396
 8001c68:	20000398 	.word	0x20000398
 8001c6c:	2000039a 	.word	0x2000039a
 8001c70:	200003a8 	.word	0x200003a8
 8001c74:	200003ac 	.word	0x200003ac
 8001c78:	200003b0 	.word	0x200003b0

08001c7c <solve>:

void solve(Algorithm alg) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	71fb      	strb	r3, [r7, #7]
	Action nextMove = solver(alg);
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f001 ff39 	bl	8003b00 <solver>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	74fb      	strb	r3, [r7, #19]
	switch(nextMove) {
 8001c92:	7cfb      	ldrb	r3, [r7, #19]
 8001c94:	2b03      	cmp	r3, #3
 8001c96:	d835      	bhi.n	8001d04 <solve+0x88>
 8001c98:	a201      	add	r2, pc, #4	; (adr r2, 8001ca0 <solve+0x24>)
 8001c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9e:	bf00      	nop
 8001ca0:	08001cf1 	.word	0x08001cf1
 8001ca4:	08001cb1 	.word	0x08001cb1
 8001ca8:	08001cfb 	.word	0x08001cfb
 8001cac:	08001d03 	.word	0x08001d03
		case FORWARD:
//			move(1);
			if (alg == FLOODFILL)
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d118      	bne.n	8001ce8 <solve+0x6c>
			{
				int extra_moves = foresight(); // Already has curr position and heading
 8001cb6:	f002 f8af 	bl	8003e18 <foresight>
 8001cba:	60f8      	str	r0, [r7, #12]
				for (int i = 0; i < extra_moves; i++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	e005      	b.n	8001cce <solve+0x52>
				{
					solver(FLOODFILL);
 8001cc2:	2001      	movs	r0, #1
 8001cc4:	f001 ff1c 	bl	8003b00 <solver>
				for (int i = 0; i < extra_moves; i++)
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	617b      	str	r3, [r7, #20]
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	dbf5      	blt.n	8001cc2 <solve+0x46>
				}
				move(1 + extra_moves);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	3301      	adds	r3, #1
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff fb8f 	bl	8001404 <move>
			}
			else
				move(1);
			break;
 8001ce6:	e00d      	b.n	8001d04 <solve+0x88>
				move(1);
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f7ff fb8b 	bl	8001404 <move>
			break;
 8001cee:	e009      	b.n	8001d04 <solve+0x88>
		case LEFT:
			turn(-1);
 8001cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf4:	f7ff fbc1 	bl	800147a <turn>
			break;
 8001cf8:	e004      	b.n	8001d04 <solve+0x88>
		case RIGHT:
			turn(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f7ff fbbd 	bl	800147a <turn>
			break;
 8001d00:	e000      	b.n	8001d04 <solve+0x88>
		case IDLE:
			break;
 8001d02:	bf00      	nop
	}
}
 8001d04:	bf00      	nop
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d10:	f002 fcc2 	bl	8004698 <HAL_Init>

  /* USER CODE BEGIN Init */

  Delay_Init();
 8001d14:	f7ff fbde 	bl	80014d4 <Delay_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d18:	f000 f8f6 	bl	8001f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d1c:	f000 fb24 	bl	8002368 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d20:	f000 fb02 	bl	8002328 <MX_DMA_Init>
  MX_ADC1_Init();
 8001d24:	f000 f92c 	bl	8001f80 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001d28:	f000 f9aa 	bl	8002080 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001d2c:	f000 fa50 	bl	80021d0 <MX_TIM3_Init>
  MX_TIM8_Init();
 8001d30:	f000 faa2 	bl	8002278 <MX_TIM8_Init>
  MX_I2C1_Init();
 8001d34:	f000 f976 	bl	8002024 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  MPU6050_Init();
 8001d38:	f7ff fe50 	bl	80019dc <MPU6050_Init>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001d3c:	213c      	movs	r1, #60	; 0x3c
 8001d3e:	4864      	ldr	r0, [pc, #400]	; (8001ed0 <main+0x1c4>)
 8001d40:	f005 ffc2 	bl	8007cc8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001d44:	213c      	movs	r1, #60	; 0x3c
 8001d46:	4863      	ldr	r0, [pc, #396]	; (8001ed4 <main+0x1c8>)
 8001d48:	f005 ffbe 	bl	8007cc8 <HAL_TIM_Encoder_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4862      	ldr	r0, [pc, #392]	; (8001ed8 <main+0x1cc>)
 8001d50:	f005 fe4c 	bl	80079ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001d54:	2104      	movs	r1, #4
 8001d56:	4860      	ldr	r0, [pc, #384]	; (8001ed8 <main+0x1cc>)
 8001d58:	f005 fe48 	bl	80079ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001d5c:	2108      	movs	r1, #8
 8001d5e:	485e      	ldr	r0, [pc, #376]	; (8001ed8 <main+0x1cc>)
 8001d60:	f005 fe44 	bl	80079ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001d64:	210c      	movs	r1, #12
 8001d66:	485c      	ldr	r0, [pc, #368]	; (8001ed8 <main+0x1cc>)
 8001d68:	f005 fe40 	bl	80079ec <HAL_TIM_PWM_Start>

  HAL_Init();
 8001d6c:	f002 fc94 	bl	8004698 <HAL_Init>

	if (HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin) == GPIO_PIN_SET)	// Read maze on start
 8001d70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d74:	4859      	ldr	r0, [pc, #356]	; (8001edc <main+0x1d0>)
 8001d76:	f004 f9b7 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d106      	bne.n	8001d8e <main+0x82>
		HAL_GPIO_WritePin(R_LED_GPIO_Port, R_LED_Pin, GPIO_PIN_SET);
 8001d80:	2201      	movs	r2, #1
 8001d82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d86:	4855      	ldr	r0, [pc, #340]	; (8001edc <main+0x1d0>)
 8001d88:	f004 f9c5 	bl	8006116 <HAL_GPIO_WritePin>
 8001d8c:	e005      	b.n	8001d9a <main+0x8e>
	else
		HAL_GPIO_WritePin(R_LED_GPIO_Port, R_LED_Pin, GPIO_PIN_RESET);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d94:	4851      	ldr	r0, [pc, #324]	; (8001edc <main+0x1d0>)
 8001d96:	f004 f9be 	bl	8006116 <HAL_GPIO_WritePin>

	if (HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin) == GPIO_PIN_SET)	// Save maze on finish
 8001d9a:	2104      	movs	r1, #4
 8001d9c:	4850      	ldr	r0, [pc, #320]	; (8001ee0 <main+0x1d4>)
 8001d9e:	f004 f9a3 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d106      	bne.n	8001db6 <main+0xaa>
		HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_SET);
 8001da8:	2201      	movs	r2, #1
 8001daa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dae:	484b      	ldr	r0, [pc, #300]	; (8001edc <main+0x1d0>)
 8001db0:	f004 f9b1 	bl	8006116 <HAL_GPIO_WritePin>
 8001db4:	e005      	b.n	8001dc2 <main+0xb6>
	else
		HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dbc:	4847      	ldr	r0, [pc, #284]	; (8001edc <main+0x1d0>)
 8001dbe:	f004 f9aa 	bl	8006116 <HAL_GPIO_WritePin>

	if (HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch3_Pin) == GPIO_PIN_SET)	// Do Floodfill
 8001dc2:	2108      	movs	r1, #8
 8001dc4:	4847      	ldr	r0, [pc, #284]	; (8001ee4 <main+0x1d8>)
 8001dc6:	f004 f98f 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d106      	bne.n	8001dde <main+0xd2>
		HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, GPIO_PIN_SET);
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dd6:	4841      	ldr	r0, [pc, #260]	; (8001edc <main+0x1d0>)
 8001dd8:	f004 f99d 	bl	8006116 <HAL_GPIO_WritePin>
 8001ddc:	e005      	b.n	8001dea <main+0xde>
	else
		HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, GPIO_PIN_RESET);
 8001dde:	2200      	movs	r2, #0
 8001de0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001de4:	483d      	ldr	r0, [pc, #244]	; (8001edc <main+0x1d0>)
 8001de6:	f004 f996 	bl	8006116 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  MPU6050_Read_Gyro();
 8001dea:	f7ff fec9 	bl	8001b80 <MPU6050_Read_Gyro>
	  MPU6050_Read_Accel();
 8001dee:	f7ff fe4b 	bl	8001a88 <MPU6050_Read_Accel>

	  forwardLeftIRvalue = readIR(IR_FORWARD_LEFT);
 8001df2:	2000      	movs	r0, #0
 8001df4:	f7ff fcfe 	bl	80017f4 <readIR>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b21a      	sxth	r2, r3
 8001dfc:	4b3a      	ldr	r3, [pc, #232]	; (8001ee8 <main+0x1dc>)
 8001dfe:	801a      	strh	r2, [r3, #0]
	  leftIRvalue = readIR(IR_LEFT);
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff fcf7 	bl	80017f4 <readIR>
 8001e06:	4603      	mov	r3, r0
 8001e08:	b21a      	sxth	r2, r3
 8001e0a:	4b38      	ldr	r3, [pc, #224]	; (8001eec <main+0x1e0>)
 8001e0c:	801a      	strh	r2, [r3, #0]
	  rightIRvalue = readIR(IR_RIGHT);
 8001e0e:	2002      	movs	r0, #2
 8001e10:	f7ff fcf0 	bl	80017f4 <readIR>
 8001e14:	4603      	mov	r3, r0
 8001e16:	b21a      	sxth	r2, r3
 8001e18:	4b35      	ldr	r3, [pc, #212]	; (8001ef0 <main+0x1e4>)
 8001e1a:	801a      	strh	r2, [r3, #0]
	  forwardRightIRvalue = readIR(IR_FORWARD_RIGHT);
 8001e1c:	2003      	movs	r0, #3
 8001e1e:	f7ff fce9 	bl	80017f4 <readIR>
 8001e22:	4603      	mov	r3, r0
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <main+0x1e8>)
 8001e28:	801a      	strh	r2, [r3, #0]

	  left_counts = getLeftEncoderCounts();
 8001e2a:	f7ff fb9b 	bl	8001564 <getLeftEncoderCounts>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b31      	ldr	r3, [pc, #196]	; (8001ef8 <main+0x1ec>)
 8001e34:	801a      	strh	r2, [r3, #0]
	  right_counts = getRightEncoderCounts();
 8001e36:	f7ff fb87 	bl	8001548 <getRightEncoderCounts>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	4b2f      	ldr	r3, [pc, #188]	; (8001efc <main+0x1f0>)
 8001e40:	801a      	strh	r2, [r3, #0]

	  if (HAL_GPIO_ReadPin(LeftButton_GPIO_Port, LeftButton_Pin))
 8001e42:	2101      	movs	r1, #1
 8001e44:	4827      	ldr	r0, [pc, #156]	; (8001ee4 <main+0x1d8>)
 8001e46:	f004 f94f 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01d      	beq.n	8001e8c <main+0x180>
	  {
		  setIRGoals(readIR(IR_FORWARD_LEFT), readIR(IR_FORWARD_RIGHT), readIR(IR_LEFT), readIR(IR_RIGHT));
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fccf 	bl	80017f4 <readIR>
 8001e56:	4603      	mov	r3, r0
 8001e58:	b21c      	sxth	r4, r3
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	f7ff fcca 	bl	80017f4 <readIR>
 8001e60:	4603      	mov	r3, r0
 8001e62:	b21d      	sxth	r5, r3
 8001e64:	2001      	movs	r0, #1
 8001e66:	f7ff fcc5 	bl	80017f4 <readIR>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	b21e      	sxth	r6, r3
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f7ff fcc0 	bl	80017f4 <readIR>
 8001e74:	4603      	mov	r3, r0
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	4632      	mov	r2, r6
 8001e7a:	4629      	mov	r1, r5
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	f000 fca3 	bl	80027c8 <setIRGoals>
		  irOffset_Set = 1;
 8001e82:	4b1f      	ldr	r3, [pc, #124]	; (8001f00 <main+0x1f4>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	801a      	strh	r2, [r3, #0]
		  loadMaze();
 8001e88:	f002 f8c6 	bl	8004018 <loadMaze>
	  }

	  if (HAL_GPIO_ReadPin(RightButton_GPIO_Port, RightButton_Pin))
 8001e8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e90:	4812      	ldr	r0, [pc, #72]	; (8001edc <main+0x1d0>)
 8001e92:	f004 f929 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <main+0x196>
	  {
		  start_pressed = 1;
 8001e9c:	4b19      	ldr	r3, [pc, #100]	; (8001f04 <main+0x1f8>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	801a      	strh	r2, [r3, #0]
 * Zoom: we know what the maze looks like, so we can run multiple floodfill moves at once
 * 			not implemented yet
 *
 *
 */
	  if (start_pressed)
 8001ea2:	4b18      	ldr	r3, [pc, #96]	; (8001f04 <main+0x1f8>)
 8001ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d09e      	beq.n	8001dea <main+0xde>
	  {
		  move(0);
 8001eac:	2000      	movs	r0, #0
 8001eae:	f7ff faa9 	bl	8001404 <move>

		  if (HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch3_Pin) == GPIO_PIN_SET)
 8001eb2:	2108      	movs	r1, #8
 8001eb4:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <main+0x1d8>)
 8001eb6:	f004 f917 	bl	80060e8 <HAL_GPIO_ReadPin>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d103      	bne.n	8001ec8 <main+0x1bc>
			  solve(FLOODFILL);
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	f7ff fedb 	bl	8001c7c <solve>
 8001ec6:	e790      	b.n	8001dea <main+0xde>
		  else
			  solve(DEAD);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f7ff fed7 	bl	8001c7c <solve>
	  MPU6050_Read_Gyro();
 8001ece:	e78c      	b.n	8001dea <main+0xde>
 8001ed0:	200002e8 	.word	0x200002e8
 8001ed4:	20000330 	.word	0x20000330
 8001ed8:	200002a0 	.word	0x200002a0
 8001edc:	40020800 	.word	0x40020800
 8001ee0:	40020c00 	.word	0x40020c00
 8001ee4:	40020400 	.word	0x40020400
 8001ee8:	2000037e 	.word	0x2000037e
 8001eec:	20000380 	.word	0x20000380
 8001ef0:	20000382 	.word	0x20000382
 8001ef4:	20000384 	.word	0x20000384
 8001ef8:	2000037a 	.word	0x2000037a
 8001efc:	2000037c 	.word	0x2000037c
 8001f00:	20000386 	.word	0x20000386
 8001f04:	20000378 	.word	0x20000378

08001f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b092      	sub	sp, #72	; 0x48
 8001f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f0e:	f107 0318 	add.w	r3, r7, #24
 8001f12:	2230      	movs	r2, #48	; 0x30
 8001f14:	2100      	movs	r1, #0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f006 fb96 	bl	8008648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	605a      	str	r2, [r3, #4]
 8001f24:	609a      	str	r2, [r3, #8]
 8001f26:	60da      	str	r2, [r3, #12]
 8001f28:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f32:	2310      	movs	r3, #16
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f3a:	f107 0318 	add.w	r3, r7, #24
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f005 f8d8 	bl	80070f4 <HAL_RCC_OscConfig>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001f4a:	f000 fb49 	bl	80025e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f4e:	230f      	movs	r3, #15
 8001f50:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f005 fb12 	bl	8007590 <HAL_RCC_ClockConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001f72:	f000 fb35 	bl	80025e0 <Error_Handler>
  }
}
 8001f76:	bf00      	nop
 8001f78:	3748      	adds	r7, #72	; 0x48
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
	...

08001f80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f86:	463b      	mov	r3, r7
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f92:	4b21      	ldr	r3, [pc, #132]	; (8002018 <MX_ADC1_Init+0x98>)
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <MX_ADC1_Init+0x9c>)
 8001f96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <MX_ADC1_Init+0x98>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001fa4:	4b1c      	ldr	r3, [pc, #112]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001faa:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fb0:	4b19      	ldr	r3, [pc, #100]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fb8:	4b17      	ldr	r3, [pc, #92]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fc0:	4a17      	ldr	r2, [pc, #92]	; (8002020 <MX_ADC1_Init+0xa0>)
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fc4:	4b14      	ldr	r3, [pc, #80]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001fca:	4b13      	ldr	r3, [pc, #76]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001fde:	480e      	ldr	r0, [pc, #56]	; (8002018 <MX_ADC1_Init+0x98>)
 8001fe0:	f002 fbc8 	bl	8004774 <HAL_ADC_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001fea:	f000 faf9 	bl	80025e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001fee:	2305      	movs	r3, #5
 8001ff0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ffa:	463b      	mov	r3, r7
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4806      	ldr	r0, [pc, #24]	; (8002018 <MX_ADC1_Init+0x98>)
 8002000:	f002 fd3e 	bl	8004a80 <HAL_ADC_ConfigChannel>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800200a:	f000 fae9 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	200001a4 	.word	0x200001a4
 800201c:	40012000 	.word	0x40012000
 8002020:	0f000001 	.word	0x0f000001

08002024 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002028:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_I2C1_Init+0x50>)
 800202a:	4a13      	ldr	r2, [pc, #76]	; (8002078 <MX_I2C1_Init+0x54>)
 800202c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800202e:	4b11      	ldr	r3, [pc, #68]	; (8002074 <MX_I2C1_Init+0x50>)
 8002030:	4a12      	ldr	r2, [pc, #72]	; (800207c <MX_I2C1_Init+0x58>)
 8002032:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002034:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <MX_I2C1_Init+0x50>)
 8002036:	2200      	movs	r2, #0
 8002038:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800203a:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <MX_I2C1_Init+0x50>)
 800203c:	2200      	movs	r2, #0
 800203e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002040:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <MX_I2C1_Init+0x50>)
 8002042:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002046:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002048:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_I2C1_Init+0x50>)
 800204a:	2200      	movs	r2, #0
 800204c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <MX_I2C1_Init+0x50>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002054:	4b07      	ldr	r3, [pc, #28]	; (8002074 <MX_I2C1_Init+0x50>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800205a:	4b06      	ldr	r3, [pc, #24]	; (8002074 <MX_I2C1_Init+0x50>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002060:	4804      	ldr	r0, [pc, #16]	; (8002074 <MX_I2C1_Init+0x50>)
 8002062:	f004 f889 	bl	8006178 <HAL_I2C_Init>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800206c:	f000 fab8 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	2000024c 	.word	0x2000024c
 8002078:	40005400 	.word	0x40005400
 800207c:	00061a80 	.word	0x00061a80

08002080 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b092      	sub	sp, #72	; 0x48
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002086:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
 80020a0:	615a      	str	r2, [r3, #20]
 80020a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	2220      	movs	r2, #32
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f006 facc 	bl	8008648 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020b0:	4b45      	ldr	r3, [pc, #276]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020b2:	4a46      	ldr	r2, [pc, #280]	; (80021cc <MX_TIM1_Init+0x14c>)
 80020b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020b6:	4b44      	ldr	r3, [pc, #272]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020bc:	4b42      	ldr	r3, [pc, #264]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3199;
 80020c2:	4b41      	ldr	r3, [pc, #260]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020c4:	f640 427f 	movw	r2, #3199	; 0xc7f
 80020c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ca:	4b3f      	ldr	r3, [pc, #252]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020d0:	4b3d      	ldr	r3, [pc, #244]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d6:	4b3c      	ldr	r3, [pc, #240]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020d8:	2200      	movs	r2, #0
 80020da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020dc:	483a      	ldr	r0, [pc, #232]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020de:	f005 fc35 	bl	800794c <HAL_TIM_PWM_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80020e8:	f000 fa7a 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ec:	2300      	movs	r3, #0
 80020ee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f0:	2300      	movs	r3, #0
 80020f2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020f8:	4619      	mov	r1, r3
 80020fa:	4833      	ldr	r0, [pc, #204]	; (80021c8 <MX_TIM1_Init+0x148>)
 80020fc:	f006 f99e 	bl	800843c <HAL_TIMEx_MasterConfigSynchronization>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002106:	f000 fa6b 	bl	80025e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800210a:	2360      	movs	r3, #96	; 0x60
 800210c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002112:	2300      	movs	r3, #0
 8002114:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002116:	2300      	movs	r3, #0
 8002118:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800211e:	2300      	movs	r3, #0
 8002120:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212a:	2200      	movs	r2, #0
 800212c:	4619      	mov	r1, r3
 800212e:	4826      	ldr	r0, [pc, #152]	; (80021c8 <MX_TIM1_Init+0x148>)
 8002130:	f005 fe58 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800213a:	f000 fa51 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800213e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002142:	2204      	movs	r2, #4
 8002144:	4619      	mov	r1, r3
 8002146:	4820      	ldr	r0, [pc, #128]	; (80021c8 <MX_TIM1_Init+0x148>)
 8002148:	f005 fe4c 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002152:	f000 fa45 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800215a:	2208      	movs	r2, #8
 800215c:	4619      	mov	r1, r3
 800215e:	481a      	ldr	r0, [pc, #104]	; (80021c8 <MX_TIM1_Init+0x148>)
 8002160:	f005 fe40 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800216a:	f000 fa39 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800216e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002172:	220c      	movs	r2, #12
 8002174:	4619      	mov	r1, r3
 8002176:	4814      	ldr	r0, [pc, #80]	; (80021c8 <MX_TIM1_Init+0x148>)
 8002178:	f005 fe34 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002182:	f000 fa2d 	bl	80025e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800219a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800219e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021a4:	1d3b      	adds	r3, r7, #4
 80021a6:	4619      	mov	r1, r3
 80021a8:	4807      	ldr	r0, [pc, #28]	; (80021c8 <MX_TIM1_Init+0x148>)
 80021aa:	f006 f9c1 	bl	8008530 <HAL_TIMEx_ConfigBreakDeadTime>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80021b4:	f000 fa14 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021b8:	4803      	ldr	r0, [pc, #12]	; (80021c8 <MX_TIM1_Init+0x148>)
 80021ba:	f002 f8dd 	bl	8004378 <HAL_TIM_MspPostInit>

}
 80021be:	bf00      	nop
 80021c0:	3748      	adds	r7, #72	; 0x48
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200002a0 	.word	0x200002a0
 80021cc:	40010000 	.word	0x40010000

080021d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08c      	sub	sp, #48	; 0x30
 80021d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021d6:	f107 030c 	add.w	r3, r7, #12
 80021da:	2224      	movs	r2, #36	; 0x24
 80021dc:	2100      	movs	r1, #0
 80021de:	4618      	mov	r0, r3
 80021e0:	f006 fa32 	bl	8008648 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e4:	1d3b      	adds	r3, r7, #4
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021ec:	4b20      	ldr	r3, [pc, #128]	; (8002270 <MX_TIM3_Init+0xa0>)
 80021ee:	4a21      	ldr	r2, [pc, #132]	; (8002274 <MX_TIM3_Init+0xa4>)
 80021f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021f2:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <MX_TIM3_Init+0xa0>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f8:	4b1d      	ldr	r3, [pc, #116]	; (8002270 <MX_TIM3_Init+0xa0>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80021fe:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <MX_TIM3_Init+0xa0>)
 8002200:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002204:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <MX_TIM3_Init+0xa0>)
 8002208:	2200      	movs	r2, #0
 800220a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <MX_TIM3_Init+0xa0>)
 800220e:	2200      	movs	r2, #0
 8002210:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002212:	2303      	movs	r3, #3
 8002214:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800221a:	2301      	movs	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800221e:	2300      	movs	r3, #0
 8002220:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002222:	2300      	movs	r3, #0
 8002224:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002226:	2300      	movs	r3, #0
 8002228:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800222a:	2301      	movs	r3, #1
 800222c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800222e:	2300      	movs	r3, #0
 8002230:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002236:	f107 030c 	add.w	r3, r7, #12
 800223a:	4619      	mov	r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	; (8002270 <MX_TIM3_Init+0xa0>)
 800223e:	f005 fc9d 	bl	8007b7c <HAL_TIM_Encoder_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002248:	f000 f9ca 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224c:	2300      	movs	r3, #0
 800224e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	4619      	mov	r1, r3
 8002258:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_TIM3_Init+0xa0>)
 800225a:	f006 f8ef 	bl	800843c <HAL_TIMEx_MasterConfigSynchronization>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002264:	f000 f9bc 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002268:	bf00      	nop
 800226a:	3730      	adds	r7, #48	; 0x30
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200002e8 	.word	0x200002e8
 8002274:	40000400 	.word	0x40000400

08002278 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08c      	sub	sp, #48	; 0x30
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800227e:	f107 030c 	add.w	r3, r7, #12
 8002282:	2224      	movs	r2, #36	; 0x24
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f006 f9de 	bl	8008648 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002294:	4b22      	ldr	r3, [pc, #136]	; (8002320 <MX_TIM8_Init+0xa8>)
 8002296:	4a23      	ldr	r2, [pc, #140]	; (8002324 <MX_TIM8_Init+0xac>)
 8002298:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800229a:	4b21      	ldr	r3, [pc, #132]	; (8002320 <MX_TIM8_Init+0xa8>)
 800229c:	2200      	movs	r2, #0
 800229e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80022a6:	4b1e      	ldr	r3, [pc, #120]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022ac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ae:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80022b4:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ba:	4b19      	ldr	r3, [pc, #100]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80022c0:	2303      	movs	r3, #3
 80022c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022c8:	2301      	movs	r3, #1
 80022ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022d4:	2300      	movs	r3, #0
 80022d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022d8:	2301      	movs	r3, #1
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022dc:	2300      	movs	r3, #0
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80022e4:	f107 030c 	add.w	r3, r7, #12
 80022e8:	4619      	mov	r1, r3
 80022ea:	480d      	ldr	r0, [pc, #52]	; (8002320 <MX_TIM8_Init+0xa8>)
 80022ec:	f005 fc46 	bl	8007b7c <HAL_TIM_Encoder_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80022f6:	f000 f973 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002302:	1d3b      	adds	r3, r7, #4
 8002304:	4619      	mov	r1, r3
 8002306:	4806      	ldr	r0, [pc, #24]	; (8002320 <MX_TIM8_Init+0xa8>)
 8002308:	f006 f898 	bl	800843c <HAL_TIMEx_MasterConfigSynchronization>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8002312:	f000 f965 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	3730      	adds	r7, #48	; 0x30
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20000330 	.word	0x20000330
 8002324:	40010400 	.word	0x40010400

08002328 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	607b      	str	r3, [r7, #4]
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <MX_DMA_Init+0x3c>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a0b      	ldr	r2, [pc, #44]	; (8002364 <MX_DMA_Init+0x3c>)
 8002338:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <MX_DMA_Init+0x3c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800234a:	2200      	movs	r2, #0
 800234c:	2100      	movs	r1, #0
 800234e:	2038      	movs	r0, #56	; 0x38
 8002350:	f002 ff15 	bl	800517e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002354:	2038      	movs	r0, #56	; 0x38
 8002356:	f002 ff2e 	bl	80051b6 <HAL_NVIC_EnableIRQ>

}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	4b6e      	ldr	r3, [pc, #440]	; (800253c <MX_GPIO_Init+0x1d4>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a6d      	ldr	r2, [pc, #436]	; (800253c <MX_GPIO_Init+0x1d4>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b6b      	ldr	r3, [pc, #428]	; (800253c <MX_GPIO_Init+0x1d4>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b67      	ldr	r3, [pc, #412]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a66      	ldr	r2, [pc, #408]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b64      	ldr	r3, [pc, #400]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	4b60      	ldr	r3, [pc, #384]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a5f      	ldr	r2, [pc, #380]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023c0:	f043 0302 	orr.w	r3, r3, #2
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b5d      	ldr	r3, [pc, #372]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	4b59      	ldr	r3, [pc, #356]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a58      	ldr	r2, [pc, #352]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023dc:	f043 0308 	orr.w	r3, r3, #8
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b56      	ldr	r3, [pc, #344]	; (800253c <MX_GPIO_Init+0x1d4>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, R_LED_Pin|Y_LED_Pin|G_LED_Pin, GPIO_PIN_RESET);
 80023ee:	2200      	movs	r2, #0
 80023f0:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80023f4:	4852      	ldr	r0, [pc, #328]	; (8002540 <MX_GPIO_Init+0x1d8>)
 80023f6:	f003 fe8e 	bl	8006116 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2194      	movs	r1, #148	; 0x94
 80023fe:	4851      	ldr	r0, [pc, #324]	; (8002544 <MX_GPIO_Init+0x1dc>)
 8002400:	f003 fe89 	bl	8006116 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 7100 	mov.w	r1, #512	; 0x200
 800240a:	484f      	ldr	r0, [pc, #316]	; (8002548 <MX_GPIO_Init+0x1e0>)
 800240c:	f003 fe83 	bl	8006116 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : R_LED_Pin Y_LED_Pin G_LED_Pin */
  GPIO_InitStruct.Pin = R_LED_Pin|Y_LED_Pin|G_LED_Pin;
 8002410:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002416:	2301      	movs	r3, #1
 8002418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4619      	mov	r1, r3
 8002428:	4845      	ldr	r0, [pc, #276]	; (8002540 <MX_GPIO_Init+0x1d8>)
 800242a:	f003 fcbf 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pins : RightEmitter_Pin LeftEmitter_Pin ForwardLeftEmitter_Pin */
  GPIO_InitStruct.Pin = RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin;
 800242e:	2394      	movs	r3, #148	; 0x94
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002432:	2301      	movs	r3, #1
 8002434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	f107 0314 	add.w	r3, r7, #20
 8002442:	4619      	mov	r1, r3
 8002444:	483f      	ldr	r0, [pc, #252]	; (8002544 <MX_GPIO_Init+0x1dc>)
 8002446:	f003 fcb1 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 800244a:	2308      	movs	r3, #8
 800244c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800245a:	2301      	movs	r3, #1
 800245c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	4837      	ldr	r0, [pc, #220]	; (8002544 <MX_GPIO_Init+0x1dc>)
 8002466:	f003 fca1 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pins : LeftButton_Pin Switch3_Pin */
  GPIO_InitStruct.Pin = LeftButton_Pin|Switch3_Pin;
 800246a:	2309      	movs	r3, #9
 800246c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800246e:	2300      	movs	r3, #0
 8002470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002472:	2302      	movs	r3, #2
 8002474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002476:	f107 0314 	add.w	r3, r7, #20
 800247a:	4619      	mov	r1, r3
 800247c:	4832      	ldr	r0, [pc, #200]	; (8002548 <MX_GPIO_Init+0x1e0>)
 800247e:	f003 fc95 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002482:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002490:	2303      	movs	r3, #3
 8002492:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002494:	2307      	movs	r3, #7
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	4619      	mov	r1, r3
 800249e:	482a      	ldr	r0, [pc, #168]	; (8002548 <MX_GPIO_Init+0x1e0>)
 80024a0:	f003 fc84 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pin : RightButton_Pin */
  GPIO_InitStruct.Pin = RightButton_Pin;
 80024a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024ae:	2302      	movs	r3, #2
 80024b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RightButton_GPIO_Port, &GPIO_InitStruct);
 80024b2:	f107 0314 	add.w	r3, r7, #20
 80024b6:	4619      	mov	r1, r3
 80024b8:	4821      	ldr	r0, [pc, #132]	; (8002540 <MX_GPIO_Init+0x1d8>)
 80024ba:	f003 fc77 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch1_Pin */
  GPIO_InitStruct.Pin = Switch1_Pin;
 80024be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024c4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80024c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024ca:	2302      	movs	r3, #2
 80024cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch1_GPIO_Port, &GPIO_InitStruct);
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	4619      	mov	r1, r3
 80024d4:	481a      	ldr	r0, [pc, #104]	; (8002540 <MX_GPIO_Init+0x1d8>)
 80024d6:	f003 fc69 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch2_Pin */
  GPIO_InitStruct.Pin = Switch2_Pin;
 80024da:	2304      	movs	r3, #4
 80024dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024de:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80024e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024e4:	2302      	movs	r3, #2
 80024e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch2_GPIO_Port, &GPIO_InitStruct);
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	4619      	mov	r1, r3
 80024ee:	4817      	ldr	r0, [pc, #92]	; (800254c <MX_GPIO_Init+0x1e4>)
 80024f0:	f003 fc5c 	bl	8005dac <HAL_GPIO_Init>

  /*Configure GPIO pin : ForwardRightEmitter_Pin */
  GPIO_InitStruct.Pin = ForwardRightEmitter_Pin;
 80024f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fa:	2301      	movs	r3, #1
 80024fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002502:	2300      	movs	r3, #0
 8002504:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ForwardRightEmitter_GPIO_Port, &GPIO_InitStruct);
 8002506:	f107 0314 	add.w	r3, r7, #20
 800250a:	4619      	mov	r1, r3
 800250c:	480e      	ldr	r0, [pc, #56]	; (8002548 <MX_GPIO_Init+0x1e0>)
 800250e:	f003 fc4d 	bl	8005dac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002512:	2200      	movs	r2, #0
 8002514:	2100      	movs	r1, #0
 8002516:	2008      	movs	r0, #8
 8002518:	f002 fe31 	bl	800517e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800251c:	2008      	movs	r0, #8
 800251e:	f002 fe4a 	bl	80051b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2100      	movs	r1, #0
 8002526:	2028      	movs	r0, #40	; 0x28
 8002528:	f002 fe29 	bl	800517e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800252c:	2028      	movs	r0, #40	; 0x28
 800252e:	f002 fe42 	bl	80051b6 <HAL_NVIC_EnableIRQ>

}
 8002532:	bf00      	nop
 8002534:	3728      	adds	r7, #40	; 0x28
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023800 	.word	0x40023800
 8002540:	40020800 	.word	0x40020800
 8002544:	40020000 	.word	0x40020000
 8002548:	40020400 	.word	0x40020400
 800254c:	40020c00 	.word	0x40020c00

08002550 <Get_HADC1_Ptr>:

/* USER CODE BEGIN 4 */

ADC_HandleTypeDef* Get_HADC1_Ptr(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
	return &hadc1;
 8002554:	4b02      	ldr	r3, [pc, #8]	; (8002560 <Get_HADC1_Ptr+0x10>)
}
 8002556:	4618      	mov	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	200001a4 	.word	0x200001a4

08002564 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_PIN == Switch1_Pin)
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002574:	d114      	bne.n	80025a0 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		if (HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin) == GPIO_PIN_SET)
 8002576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800257a:	4817      	ldr	r0, [pc, #92]	; (80025d8 <HAL_GPIO_EXTI_Callback+0x74>)
 800257c:	f003 fdb4 	bl	80060e8 <HAL_GPIO_ReadPin>
 8002580:	4603      	mov	r3, r0
 8002582:	2b01      	cmp	r3, #1
 8002584:	d106      	bne.n	8002594 <HAL_GPIO_EXTI_Callback+0x30>
			HAL_GPIO_WritePin(R_LED_GPIO_Port, R_LED_Pin, GPIO_PIN_SET);
 8002586:	2201      	movs	r2, #1
 8002588:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800258c:	4812      	ldr	r0, [pc, #72]	; (80025d8 <HAL_GPIO_EXTI_Callback+0x74>)
 800258e:	f003 fdc2 	bl	8006116 <HAL_GPIO_WritePin>
 8002592:	e005      	b.n	80025a0 <HAL_GPIO_EXTI_Callback+0x3c>
		else
			HAL_GPIO_WritePin(R_LED_GPIO_Port, R_LED_Pin, GPIO_PIN_RESET);
 8002594:	2200      	movs	r2, #0
 8002596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800259a:	480f      	ldr	r0, [pc, #60]	; (80025d8 <HAL_GPIO_EXTI_Callback+0x74>)
 800259c:	f003 fdbb 	bl	8006116 <HAL_GPIO_WritePin>
	}
	if (GPIO_PIN == Switch2_Pin)
 80025a0:	88fb      	ldrh	r3, [r7, #6]
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d113      	bne.n	80025ce <HAL_GPIO_EXTI_Callback+0x6a>
	{
		if (HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin) == GPIO_PIN_SET)
 80025a6:	2104      	movs	r1, #4
 80025a8:	480c      	ldr	r0, [pc, #48]	; (80025dc <HAL_GPIO_EXTI_Callback+0x78>)
 80025aa:	f003 fd9d 	bl	80060e8 <HAL_GPIO_ReadPin>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d106      	bne.n	80025c2 <HAL_GPIO_EXTI_Callback+0x5e>
			HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_SET);
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025ba:	4807      	ldr	r0, [pc, #28]	; (80025d8 <HAL_GPIO_EXTI_Callback+0x74>)
 80025bc:	f003 fdab 	bl	8006116 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_RESET);
	}
}
 80025c0:	e005      	b.n	80025ce <HAL_GPIO_EXTI_Callback+0x6a>
			HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_RESET);
 80025c2:	2200      	movs	r2, #0
 80025c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025c8:	4803      	ldr	r0, [pc, #12]	; (80025d8 <HAL_GPIO_EXTI_Callback+0x74>)
 80025ca:	f003 fda4 	bl	8006116 <HAL_GPIO_WritePin>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40020800 	.word	0x40020800
 80025dc:	40020c00 	.word	0x40020c00

080025e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e4:	b672      	cpsid	i
}
 80025e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025e8:	e7fe      	b.n	80025e8 <Error_Handler+0x8>
 80025ea:	0000      	movs	r0, r0
 80025ec:	0000      	movs	r0, r0
	...

080025f0 <limitPWM>:
#include "pid.h"

extern float velocity_left;
extern float velocity_right;

float limitPWM(float pwm) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	if (pwm > PWM_MAX)
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fd ff49 	bl	8000490 <__aeabi_f2d>
 80025fe:	a30e      	add	r3, pc, #56	; (adr r3, 8002638 <limitPWM+0x48>)
 8002600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002604:	f7fe fa2c 	bl	8000a60 <__aeabi_dcmpgt>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <limitPWM+0x22>
		return PWM_MAX;
 800260e:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <limitPWM+0x58>)
 8002610:	e00d      	b.n	800262e <limitPWM+0x3e>
	else if (pwm < -PWM_MAX)
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7fd ff3c 	bl	8000490 <__aeabi_f2d>
 8002618:	a309      	add	r3, pc, #36	; (adr r3, 8002640 <limitPWM+0x50>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	f7fe fa01 	bl	8000a24 <__aeabi_dcmplt>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <limitPWM+0x3c>
		return -PWM_MAX;
 8002628:	4b08      	ldr	r3, [pc, #32]	; (800264c <limitPWM+0x5c>)
 800262a:	e000      	b.n	800262e <limitPWM+0x3e>
	else
		return pwm;
 800262c:	687b      	ldr	r3, [r7, #4]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	66666666 	.word	0x66666666
 800263c:	3fee6666 	.word	0x3fee6666
 8002640:	66666666 	.word	0x66666666
 8002644:	bfee6666 	.word	0xbfee6666
 8002648:	3f733333 	.word	0x3f733333
 800264c:	bf733333 	.word	0xbf733333

08002650 <setMotorLPWM>:

void setMotorLPWM(float pwm) {
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 8002658:	f04f 0100 	mov.w	r1, #0
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7fe fd19 	bl	8001094 <__aeabi_fcmpge>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d012      	beq.n	800268e <setMotorLPWM+0x3e>
	{
		TIM1->CCR1 = 0;
 8002668:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <setMotorLPWM+0x70>)
 800266a:	2200      	movs	r2, #0
 800266c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff ffbe 	bl	80025f0 <limitPWM>
 8002674:	4603      	mov	r3, r0
 8002676:	4913      	ldr	r1, [pc, #76]	; (80026c4 <setMotorLPWM+0x74>)
 8002678:	4618      	mov	r0, r3
 800267a:	f7fe fb59 	bl	8000d30 <__aeabi_fmul>
 800267e:	4603      	mov	r3, r0
 8002680:	4c0f      	ldr	r4, [pc, #60]	; (80026c0 <setMotorLPWM+0x70>)
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe fd1a 	bl	80010bc <__aeabi_f2uiz>
 8002688:	4603      	mov	r3, r0
 800268a:	63a3      	str	r3, [r4, #56]	; 0x38
	{
		TIM1->CCR2 = 0;
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}

}
 800268c:	e013      	b.n	80026b6 <setMotorLPWM+0x66>
		TIM1->CCR2 = 0;
 800268e:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <setMotorLPWM+0x70>)
 8002690:	2200      	movs	r2, #0
 8002692:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff ffab 	bl	80025f0 <limitPWM>
 800269a:	4603      	mov	r3, r0
 800269c:	4909      	ldr	r1, [pc, #36]	; (80026c4 <setMotorLPWM+0x74>)
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe fb46 	bl	8000d30 <__aeabi_fmul>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80026aa:	4c05      	ldr	r4, [pc, #20]	; (80026c0 <setMotorLPWM+0x70>)
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe fd05 	bl	80010bc <__aeabi_f2uiz>
 80026b2:	4603      	mov	r3, r0
 80026b4:	6363      	str	r3, [r4, #52]	; 0x34
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}
 80026be:	bf00      	nop
 80026c0:	40010000 	.word	0x40010000
 80026c4:	4547f000 	.word	0x4547f000

080026c8 <setMotorRPWM>:

void setMotorRPWM(float pwm) {
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 80026d0:	f04f 0100 	mov.w	r1, #0
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7fe fcdd 	bl	8001094 <__aeabi_fcmpge>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d012      	beq.n	8002706 <setMotorRPWM+0x3e>
	{
		TIM1->CCR4 = 0;
 80026e0:	4b15      	ldr	r3, [pc, #84]	; (8002738 <setMotorRPWM+0x70>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ff82 	bl	80025f0 <limitPWM>
 80026ec:	4603      	mov	r3, r0
 80026ee:	4913      	ldr	r1, [pc, #76]	; (800273c <setMotorRPWM+0x74>)
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fe fb1d 	bl	8000d30 <__aeabi_fmul>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4c0f      	ldr	r4, [pc, #60]	; (8002738 <setMotorRPWM+0x70>)
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fcde 	bl	80010bc <__aeabi_f2uiz>
 8002700:	4603      	mov	r3, r0
 8002702:	63e3      	str	r3, [r4, #60]	; 0x3c
	else
	{
		TIM1->CCR3 = 0;
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 8002704:	e013      	b.n	800272e <setMotorRPWM+0x66>
		TIM1->CCR3 = 0;
 8002706:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <setMotorRPWM+0x70>)
 8002708:	2200      	movs	r2, #0
 800270a:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff ff6f 	bl	80025f0 <limitPWM>
 8002712:	4603      	mov	r3, r0
 8002714:	4909      	ldr	r1, [pc, #36]	; (800273c <setMotorRPWM+0x74>)
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fb0a 	bl	8000d30 <__aeabi_fmul>
 800271c:	4603      	mov	r3, r0
 800271e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002722:	4c05      	ldr	r4, [pc, #20]	; (8002738 <setMotorRPWM+0x70>)
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fcc9 	bl	80010bc <__aeabi_f2uiz>
 800272a:	4603      	mov	r3, r0
 800272c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bd90      	pop	{r4, r7, pc}
 8002736:	bf00      	nop
 8002738:	40010000 	.word	0x40010000
 800273c:	4547f000 	.word	0x4547f000

08002740 <resetMotors>:

void resetMotors() {
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 8002744:	f04f 0000 	mov.w	r0, #0
 8002748:	f7ff ff82 	bl	8002650 <setMotorLPWM>
	setMotorRPWM(0);
 800274c:	f04f 0000 	mov.w	r0, #0
 8002750:	f7ff ffba 	bl	80026c8 <setMotorRPWM>
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}

08002758 <setPIDGoalD>:
STATE state = REST;
float left_PWM_value = 0;
float right_PWM_value = 0;
int goal_reached_timer = 0;

void setPIDGoalD(int16_t distance) { goal_distance = distance; }
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	80fb      	strh	r3, [r7, #6]
 8002762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fa8e 	bl	8000c88 <__aeabi_i2f>
 800276c:	4603      	mov	r3, r0
 800276e:	4a03      	ldr	r2, [pc, #12]	; (800277c <setPIDGoalD+0x24>)
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	200003b4 	.word	0x200003b4

08002780 <setPIDGoalA>:
void setPIDGoalA(int16_t angle) { goal_angle = angle; }
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	80fb      	strh	r3, [r7, #6]
 800278a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe fa7a 	bl	8000c88 <__aeabi_i2f>
 8002794:	4603      	mov	r3, r0
 8002796:	4a03      	ldr	r2, [pc, #12]	; (80027a4 <setPIDGoalA+0x24>)
 8002798:	6013      	str	r3, [r2, #0]
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	200003b8 	.word	0x200003b8

080027a8 <setState>:
void setState(STATE curr_state) { state = curr_state; }
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
 80027b2:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <setState+0x1c>)
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	7013      	strb	r3, [r2, #0]
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000490 	.word	0x20000490

080027c8 <setIRGoals>:

void setIRGoals(int16_t frontLeftGoal, int16_t frontRightGoal, int16_t leftGoal, int16_t rightGoal) {
 80027c8:	b490      	push	{r4, r7}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4604      	mov	r4, r0
 80027d0:	4608      	mov	r0, r1
 80027d2:	4611      	mov	r1, r2
 80027d4:	461a      	mov	r2, r3
 80027d6:	4623      	mov	r3, r4
 80027d8:	80fb      	strh	r3, [r7, #6]
 80027da:	4603      	mov	r3, r0
 80027dc:	80bb      	strh	r3, [r7, #4]
 80027de:	460b      	mov	r3, r1
 80027e0:	807b      	strh	r3, [r7, #2]
 80027e2:	4613      	mov	r3, r2
 80027e4:	803b      	strh	r3, [r7, #0]

	IRAngleOffset = leftGoal - rightGoal;
 80027e6:	887a      	ldrh	r2, [r7, #2]
 80027e8:	883b      	ldrh	r3, [r7, #0]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	4b09      	ldr	r3, [pc, #36]	; (8002818 <setIRGoals+0x50>)
 80027f2:	801a      	strh	r2, [r3, #0]
	goal_forward_left = frontLeftGoal;
 80027f4:	4a09      	ldr	r2, [pc, #36]	; (800281c <setIRGoals+0x54>)
 80027f6:	88fb      	ldrh	r3, [r7, #6]
 80027f8:	8013      	strh	r3, [r2, #0]
	goal_forward_right = frontRightGoal;
 80027fa:	4a09      	ldr	r2, [pc, #36]	; (8002820 <setIRGoals+0x58>)
 80027fc:	88bb      	ldrh	r3, [r7, #4]
 80027fe:	8013      	strh	r3, [r2, #0]
	goal_left = leftGoal;
 8002800:	4a08      	ldr	r2, [pc, #32]	; (8002824 <setIRGoals+0x5c>)
 8002802:	887b      	ldrh	r3, [r7, #2]
 8002804:	8013      	strh	r3, [r2, #0]
	goal_right = rightGoal;
 8002806:	4a08      	ldr	r2, [pc, #32]	; (8002828 <setIRGoals+0x60>)
 8002808:	883b      	ldrh	r3, [r7, #0]
 800280a:	8013      	strh	r3, [r2, #0]

}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bc90      	pop	{r4, r7}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	200003bc 	.word	0x200003bc
 800281c:	20000388 	.word	0x20000388
 8002820:	2000038a 	.word	0x2000038a
 8002824:	2000038c 	.word	0x2000038c
 8002828:	2000038e 	.word	0x2000038e

0800282c <setIRAngle>:
	setPIDGoalD(front_kPx * ((goal_forward_left - curr_forward_left + goal_forward_right - curr_forward_left)/2));

}

// TODO: CHANGE TO USE WALL CHECK FUNCTIONS
void setIRAngle(float left, float right){
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]

	if (left > 600 && right > 600 && goal_angle == 0)
 8002836:	4947      	ldr	r1, [pc, #284]	; (8002954 <setIRAngle+0x128>)
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7fe fc35 	bl	80010a8 <__aeabi_fcmpgt>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d02d      	beq.n	80028a0 <setIRAngle+0x74>
 8002844:	4943      	ldr	r1, [pc, #268]	; (8002954 <setIRAngle+0x128>)
 8002846:	6838      	ldr	r0, [r7, #0]
 8002848:	f7fe fc2e 	bl	80010a8 <__aeabi_fcmpgt>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d026      	beq.n	80028a0 <setIRAngle+0x74>
 8002852:	4b41      	ldr	r3, [pc, #260]	; (8002958 <setIRAngle+0x12c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f04f 0100 	mov.w	r1, #0
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fbfc 	bl	8001058 <__aeabi_fcmpeq>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d01c      	beq.n	80028a0 <setIRAngle+0x74>
	{
		IRadjustment = (kPir * ((left - right) - IRAngleOffset));
 8002866:	6839      	ldr	r1, [r7, #0]
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7fe f957 	bl	8000b1c <__aeabi_fsub>
 800286e:	4603      	mov	r3, r0
 8002870:	461c      	mov	r4, r3
 8002872:	4b3a      	ldr	r3, [pc, #232]	; (800295c <setIRAngle+0x130>)
 8002874:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002878:	4618      	mov	r0, r3
 800287a:	f7fe fa05 	bl	8000c88 <__aeabi_i2f>
 800287e:	4603      	mov	r3, r0
 8002880:	4619      	mov	r1, r3
 8002882:	4620      	mov	r0, r4
 8002884:	f7fe f94a 	bl	8000b1c <__aeabi_fsub>
 8002888:	4603      	mov	r3, r0
 800288a:	461a      	mov	r2, r3
 800288c:	4b34      	ldr	r3, [pc, #208]	; (8002960 <setIRAngle+0x134>)
 800288e:	4619      	mov	r1, r3
 8002890:	4610      	mov	r0, r2
 8002892:	f7fe fa4d 	bl	8000d30 <__aeabi_fmul>
 8002896:	4603      	mov	r3, r0
 8002898:	461a      	mov	r2, r3
 800289a:	4b32      	ldr	r3, [pc, #200]	; (8002964 <setIRAngle+0x138>)
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	e054      	b.n	800294a <setIRAngle+0x11e>
	}
	else if (left > 600 && goal_angle == 0)
 80028a0:	492c      	ldr	r1, [pc, #176]	; (8002954 <setIRAngle+0x128>)
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7fe fc00 	bl	80010a8 <__aeabi_fcmpgt>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d020      	beq.n	80028f0 <setIRAngle+0xc4>
 80028ae:	4b2a      	ldr	r3, [pc, #168]	; (8002958 <setIRAngle+0x12c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f04f 0100 	mov.w	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe fbce 	bl	8001058 <__aeabi_fcmpeq>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d016      	beq.n	80028f0 <setIRAngle+0xc4>
	{
		IRadjustment = (kPir2 * (left - goal_left));
 80028c2:	4b29      	ldr	r3, [pc, #164]	; (8002968 <setIRAngle+0x13c>)
 80028c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7fe f9dd 	bl	8000c88 <__aeabi_i2f>
 80028ce:	4603      	mov	r3, r0
 80028d0:	4619      	mov	r1, r3
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7fe f922 	bl	8000b1c <__aeabi_fsub>
 80028d8:	4603      	mov	r3, r0
 80028da:	461a      	mov	r2, r3
 80028dc:	4b23      	ldr	r3, [pc, #140]	; (800296c <setIRAngle+0x140>)
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f7fe fa25 	bl	8000d30 <__aeabi_fmul>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <setIRAngle+0x138>)
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	e02c      	b.n	800294a <setIRAngle+0x11e>
	}
	else if (right > 600 && goal_angle == 0)
 80028f0:	4918      	ldr	r1, [pc, #96]	; (8002954 <setIRAngle+0x128>)
 80028f2:	6838      	ldr	r0, [r7, #0]
 80028f4:	f7fe fbd8 	bl	80010a8 <__aeabi_fcmpgt>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d020      	beq.n	8002940 <setIRAngle+0x114>
 80028fe:	4b16      	ldr	r3, [pc, #88]	; (8002958 <setIRAngle+0x12c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f04f 0100 	mov.w	r1, #0
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fba6 	bl	8001058 <__aeabi_fcmpeq>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d016      	beq.n	8002940 <setIRAngle+0x114>
	{
		IRadjustment = (kPir2 * (goal_right - right));
 8002912:	4b17      	ldr	r3, [pc, #92]	; (8002970 <setIRAngle+0x144>)
 8002914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe f9b5 	bl	8000c88 <__aeabi_i2f>
 800291e:	4603      	mov	r3, r0
 8002920:	6839      	ldr	r1, [r7, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7fe f8fa 	bl	8000b1c <__aeabi_fsub>
 8002928:	4603      	mov	r3, r0
 800292a:	461a      	mov	r2, r3
 800292c:	4b0f      	ldr	r3, [pc, #60]	; (800296c <setIRAngle+0x140>)
 800292e:	4619      	mov	r1, r3
 8002930:	4610      	mov	r0, r2
 8002932:	f7fe f9fd 	bl	8000d30 <__aeabi_fmul>
 8002936:	4603      	mov	r3, r0
 8002938:	461a      	mov	r2, r3
 800293a:	4b0a      	ldr	r3, [pc, #40]	; (8002964 <setIRAngle+0x138>)
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	e004      	b.n	800294a <setIRAngle+0x11e>
	}
	else
		IRadjustment = 0;
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <setIRAngle+0x138>)
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	bd90      	pop	{r4, r7, pc}
 8002952:	bf00      	nop
 8002954:	44160000 	.word	0x44160000
 8002958:	200003b8 	.word	0x200003b8
 800295c:	200003bc 	.word	0x200003bc
 8002960:	3d75c28f 	.word	0x3d75c28f
 8002964:	2000048c 	.word	0x2000048c
 8002968:	2000038c 	.word	0x2000038c
 800296c:	3d4ccccd 	.word	0x3d4ccccd
 8002970:	2000038e 	.word	0x2000038e

08002974 <accelerateLeftPWM>:

float accelerateLeftPWM() {
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
//	if (derivative > velocity_left * 34.0)
//		return left_PWM_value - xacceleration;
//
//	return left_PWM_value;

}
 8002978:	bf00      	nop
 800297a:	4618      	mov	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <accelerateRightPWM>:

float accelerateRightPWM() {
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
//	if (derivative > velocity_right * 34.0)
//		return right_PWM_value - xacceleration;
//
//	return right_PWM_value;

}
 8002986:	bf00      	nop
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <PDController>:

void PDController() {
 8002990:	b5b0      	push	{r4, r5, r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0

//////////////////////////	CALCULATE DISTANCE AND ANGLE CORRECTION /////////////////////////

	if (state == TURNING)
 8002996:	4ba4      	ldr	r3, [pc, #656]	; (8002c28 <PDController+0x298>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d103      	bne.n	80029a6 <PDController+0x16>
		IRadjustment = 0;
 800299e:	4ba3      	ldr	r3, [pc, #652]	; (8002c2c <PDController+0x29c>)
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]

	float adjustedAngle = goal_angle + IRadjustment;
 80029a6:	4ba2      	ldr	r3, [pc, #648]	; (8002c30 <PDController+0x2a0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4aa0      	ldr	r2, [pc, #640]	; (8002c2c <PDController+0x29c>)
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe f8b5 	bl	8000b20 <__addsf3>
 80029b6:	4603      	mov	r3, r0
 80029b8:	607b      	str	r3, [r7, #4]

	angleError = adjustedAngle - (getLeftEncoderCounts() - getRightEncoderCounts());
 80029ba:	f7fe fdd3 	bl	8001564 <getLeftEncoderCounts>
 80029be:	4603      	mov	r3, r0
 80029c0:	461c      	mov	r4, r3
 80029c2:	f7fe fdc1 	bl	8001548 <getRightEncoderCounts>
 80029c6:	4603      	mov	r3, r0
 80029c8:	1ae3      	subs	r3, r4, r3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe f95c 	bl	8000c88 <__aeabi_i2f>
 80029d0:	4603      	mov	r3, r0
 80029d2:	4619      	mov	r1, r3
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7fe f8a1 	bl	8000b1c <__aeabi_fsub>
 80029da:	4603      	mov	r3, r0
 80029dc:	461a      	mov	r2, r3
 80029de:	4b95      	ldr	r3, [pc, #596]	; (8002c34 <PDController+0x2a4>)
 80029e0:	601a      	str	r2, [r3, #0]
	angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 80029e2:	4a95      	ldr	r2, [pc, #596]	; (8002c38 <PDController+0x2a8>)
 80029e4:	4b93      	ldr	r3, [pc, #588]	; (8002c34 <PDController+0x2a4>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4619      	mov	r1, r3
 80029ea:	4610      	mov	r0, r2
 80029ec:	f7fe f9a0 	bl	8000d30 <__aeabi_fmul>
 80029f0:	4603      	mov	r3, r0
 80029f2:	461c      	mov	r4, r3
 80029f4:	4b8f      	ldr	r3, [pc, #572]	; (8002c34 <PDController+0x2a4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a90      	ldr	r2, [pc, #576]	; (8002c3c <PDController+0x2ac>)
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	4611      	mov	r1, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe f88c 	bl	8000b1c <__aeabi_fsub>
 8002a04:	4603      	mov	r3, r0
 8002a06:	461a      	mov	r2, r3
 8002a08:	4b8d      	ldr	r3, [pc, #564]	; (8002c40 <PDController+0x2b0>)
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	f7fe f98f 	bl	8000d30 <__aeabi_fmul>
 8002a12:	4603      	mov	r3, r0
 8002a14:	4619      	mov	r1, r3
 8002a16:	4620      	mov	r0, r4
 8002a18:	f7fe f882 	bl	8000b20 <__addsf3>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461a      	mov	r2, r3
 8002a20:	4b88      	ldr	r3, [pc, #544]	; (8002c44 <PDController+0x2b4>)
 8002a22:	601a      	str	r2, [r3, #0]

	distanceError = goal_distance - ((getLeftEncoderCounts() + getRightEncoderCounts())/2);
 8002a24:	4b88      	ldr	r3, [pc, #544]	; (8002c48 <PDController+0x2b8>)
 8002a26:	681c      	ldr	r4, [r3, #0]
 8002a28:	f7fe fd9c 	bl	8001564 <getLeftEncoderCounts>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	461d      	mov	r5, r3
 8002a30:	f7fe fd8a 	bl	8001548 <getRightEncoderCounts>
 8002a34:	4603      	mov	r3, r0
 8002a36:	442b      	add	r3, r5
 8002a38:	0fda      	lsrs	r2, r3, #31
 8002a3a:	4413      	add	r3, r2
 8002a3c:	105b      	asrs	r3, r3, #1
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe f922 	bl	8000c88 <__aeabi_i2f>
 8002a44:	4603      	mov	r3, r0
 8002a46:	4619      	mov	r1, r3
 8002a48:	4620      	mov	r0, r4
 8002a4a:	f7fe f867 	bl	8000b1c <__aeabi_fsub>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	461a      	mov	r2, r3
 8002a52:	4b7e      	ldr	r3, [pc, #504]	; (8002c4c <PDController+0x2bc>)
 8002a54:	601a      	str	r2, [r3, #0]

	distanceCorrection = kPx * distanceError + kDx * (distanceError - oldDistanceError);
 8002a56:	4a7e      	ldr	r2, [pc, #504]	; (8002c50 <PDController+0x2c0>)
 8002a58:	4b7c      	ldr	r3, [pc, #496]	; (8002c4c <PDController+0x2bc>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4610      	mov	r0, r2
 8002a60:	f7fe f966 	bl	8000d30 <__aeabi_fmul>
 8002a64:	4603      	mov	r3, r0
 8002a66:	461c      	mov	r4, r3
 8002a68:	4b78      	ldr	r3, [pc, #480]	; (8002c4c <PDController+0x2bc>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a79      	ldr	r2, [pc, #484]	; (8002c54 <PDController+0x2c4>)
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	4611      	mov	r1, r2
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fe f852 	bl	8000b1c <__aeabi_fsub>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	f04f 0300 	mov.w	r3, #0
 8002a80:	4619      	mov	r1, r3
 8002a82:	4610      	mov	r0, r2
 8002a84:	f7fe f954 	bl	8000d30 <__aeabi_fmul>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	f7fe f847 	bl	8000b20 <__addsf3>
 8002a92:	4603      	mov	r3, r0
 8002a94:	461a      	mov	r2, r3
 8002a96:	4b70      	ldr	r3, [pc, #448]	; (8002c58 <PDController+0x2c8>)
 8002a98:	601a      	str	r2, [r3, #0]

	left_distance = getLeftEncoderCounts();
 8002a9a:	f7fe fd63 	bl	8001564 <getLeftEncoderCounts>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe f8f1 	bl	8000c88 <__aeabi_i2f>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4a6c      	ldr	r2, [pc, #432]	; (8002c5c <PDController+0x2cc>)
 8002aaa:	6013      	str	r3, [r2, #0]
	right_distance = getRightEncoderCounts();
 8002aac:	f7fe fd4c 	bl	8001548 <getRightEncoderCounts>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe f8e8 	bl	8000c88 <__aeabi_i2f>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	4a69      	ldr	r2, [pc, #420]	; (8002c60 <PDController+0x2d0>)
 8002abc:	6013      	str	r3, [r2, #0]

	if (state == MOVING && fabs(distanceError) > 100)
 8002abe:	4b5a      	ldr	r3, [pc, #360]	; (8002c28 <PDController+0x298>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d13f      	bne.n	8002b46 <PDController+0x1b6>
 8002ac6:	4b61      	ldr	r3, [pc, #388]	; (8002c4c <PDController+0x2bc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ace:	4965      	ldr	r1, [pc, #404]	; (8002c64 <PDController+0x2d4>)
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe fae9 	bl	80010a8 <__aeabi_fcmpgt>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d034      	beq.n	8002b46 <PDController+0x1b6>
	{		// If we're going straight and not at the end, apply acceleration
		if (fabs(distanceCorrection - oldDistanceCorrection) > xacceleration)
 8002adc:	4b5e      	ldr	r3, [pc, #376]	; (8002c58 <PDController+0x2c8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a61      	ldr	r2, [pc, #388]	; (8002c68 <PDController+0x2d8>)
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fe f818 	bl	8000b1c <__aeabi_fsub>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002af2:	4a57      	ldr	r2, [pc, #348]	; (8002c50 <PDController+0x2c0>)
 8002af4:	4611      	mov	r1, r2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fe fad6 	bl	80010a8 <__aeabi_fcmpgt>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d021      	beq.n	8002b46 <PDController+0x1b6>
		{
			distanceCorrection = oldDistanceCorrection + (xacceleration * sign(distanceCorrection - oldDistanceCorrection));
 8002b02:	4b55      	ldr	r3, [pc, #340]	; (8002c58 <PDController+0x2c8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a58      	ldr	r2, [pc, #352]	; (8002c68 <PDController+0x2d8>)
 8002b08:	6812      	ldr	r2, [r2, #0]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe f805 	bl	8000b1c <__aeabi_fsub>
 8002b12:	4603      	mov	r3, r0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f001 fd77 	bl	8004608 <sign>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe f8b3 	bl	8000c88 <__aeabi_i2f>
 8002b22:	4603      	mov	r3, r0
 8002b24:	4a4a      	ldr	r2, [pc, #296]	; (8002c50 <PDController+0x2c0>)
 8002b26:	4611      	mov	r1, r2
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7fe f901 	bl	8000d30 <__aeabi_fmul>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b4d      	ldr	r3, [pc, #308]	; (8002c68 <PDController+0x2d8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4619      	mov	r1, r3
 8002b38:	4610      	mov	r0, r2
 8002b3a:	f7fd fff1 	bl	8000b20 <__addsf3>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b45      	ldr	r3, [pc, #276]	; (8002c58 <PDController+0x2c8>)
 8002b44:	601a      	str	r2, [r3, #0]
		}
	}

////////////////////// ROUND DISTANCE OR ANGLE CORRECTION	//////////////////////////

	switch(state) {		// Apply lower limits of PWM for various states
 8002b46:	4b38      	ldr	r3, [pc, #224]	; (8002c28 <PDController+0x298>)
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	f200 80bf 	bhi.w	8002cd0 <PDController+0x340>
 8002b52:	a201      	add	r2, pc, #4	; (adr r2, 8002b58 <PDController+0x1c8>)
 8002b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b58:	08002b95 	.word	0x08002b95
 8002b5c:	08002bf7 	.word	0x08002bf7
 8002b60:	08002b6d 	.word	0x08002b6d
 8002b64:	08002cd1 	.word	0x08002cd1
 8002b68:	08002cb3 	.word	0x08002cb3
		case EXPLORING:
			distanceCorrection = (accelerateLeftPWM() + accelerateRightPWM())/2;
 8002b6c:	f7ff ff02 	bl	8002974 <accelerateLeftPWM>
 8002b70:	4604      	mov	r4, r0
 8002b72:	f7ff ff06 	bl	8002982 <accelerateRightPWM>
 8002b76:	4603      	mov	r3, r0
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	f7fd ffd0 	bl	8000b20 <__addsf3>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe f986 	bl	8000e98 <__aeabi_fdiv>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4b31      	ldr	r3, [pc, #196]	; (8002c58 <PDController+0x2c8>)
 8002b92:	601a      	str	r2, [r3, #0]
		case MOVING:
			if (fabs(distanceCorrection) > 0.03 && fabs(distanceCorrection) < PWMMinx)
 8002b94:	4b30      	ldr	r3, [pc, #192]	; (8002c58 <PDController+0x2c8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fc77 	bl	8000490 <__aeabi_f2d>
 8002ba2:	a31d      	add	r3, pc, #116	; (adr r3, 8002c18 <PDController+0x288>)
 8002ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba8:	f7fd ff5a 	bl	8000a60 <__aeabi_dcmpgt>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d100      	bne.n	8002bb4 <PDController+0x224>
				distanceCorrection = sign(distanceCorrection) * PWMMinx;
			break;
 8002bb2:	e08e      	b.n	8002cd2 <PDController+0x342>
			if (fabs(distanceCorrection) > 0.03 && fabs(distanceCorrection) < PWMMinx)
 8002bb4:	4b28      	ldr	r3, [pc, #160]	; (8002c58 <PDController+0x2c8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bbc:	4a2b      	ldr	r2, [pc, #172]	; (8002c6c <PDController+0x2dc>)
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe fa53 	bl	800106c <__aeabi_fcmplt>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d100      	bne.n	8002bce <PDController+0x23e>
			break;
 8002bcc:	e081      	b.n	8002cd2 <PDController+0x342>
				distanceCorrection = sign(distanceCorrection) * PWMMinx;
 8002bce:	4b22      	ldr	r3, [pc, #136]	; (8002c58 <PDController+0x2c8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f001 fd18 	bl	8004608 <sign>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe f854 	bl	8000c88 <__aeabi_i2f>
 8002be0:	4603      	mov	r3, r0
 8002be2:	4a22      	ldr	r2, [pc, #136]	; (8002c6c <PDController+0x2dc>)
 8002be4:	4611      	mov	r1, r2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe f8a2 	bl	8000d30 <__aeabi_fmul>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b19      	ldr	r3, [pc, #100]	; (8002c58 <PDController+0x2c8>)
 8002bf2:	601a      	str	r2, [r3, #0]
			break;
 8002bf4:	e06d      	b.n	8002cd2 <PDController+0x342>
		case TURNING:
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 8002bf6:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <PDController+0x2b4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fc46 	bl	8000490 <__aeabi_f2d>
 8002c04:	a306      	add	r3, pc, #24	; (adr r3, 8002c20 <PDController+0x290>)
 8002c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0a:	f7fd ff29 	bl	8000a60 <__aeabi_dcmpgt>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d12d      	bne.n	8002c70 <PDController+0x2e0>
				angleCorrection = sign(angleCorrection) * PWMMinw;
			break;
 8002c14:	e05d      	b.n	8002cd2 <PDController+0x342>
 8002c16:	bf00      	nop
 8002c18:	eb851eb8 	.word	0xeb851eb8
 8002c1c:	3f9eb851 	.word	0x3f9eb851
 8002c20:	47ae147b 	.word	0x47ae147b
 8002c24:	3f847ae1 	.word	0x3f847ae1
 8002c28:	20000490 	.word	0x20000490
 8002c2c:	2000048c 	.word	0x2000048c
 8002c30:	200003b8 	.word	0x200003b8
 8002c34:	200003c0 	.word	0x200003c0
 8002c38:	3b23d70a 	.word	0x3b23d70a
 8002c3c:	200003c4 	.word	0x200003c4
 8002c40:	3b656042 	.word	0x3b656042
 8002c44:	200003f0 	.word	0x200003f0
 8002c48:	200003b4 	.word	0x200003b4
 8002c4c:	200003f4 	.word	0x200003f4
 8002c50:	3a83126f 	.word	0x3a83126f
 8002c54:	200003f8 	.word	0x200003f8
 8002c58:	20000424 	.word	0x20000424
 8002c5c:	2000042c 	.word	0x2000042c
 8002c60:	2000045c 	.word	0x2000045c
 8002c64:	42c80000 	.word	0x42c80000
 8002c68:	20000428 	.word	0x20000428
 8002c6c:	3ea3d70a 	.word	0x3ea3d70a
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 8002c70:	4b4e      	ldr	r3, [pc, #312]	; (8002dac <PDController+0x41c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c78:	4a4d      	ldr	r2, [pc, #308]	; (8002db0 <PDController+0x420>)
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7fe f9f5 	bl	800106c <__aeabi_fcmplt>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d100      	bne.n	8002c8a <PDController+0x2fa>
			break;
 8002c88:	e023      	b.n	8002cd2 <PDController+0x342>
				angleCorrection = sign(angleCorrection) * PWMMinw;
 8002c8a:	4b48      	ldr	r3, [pc, #288]	; (8002dac <PDController+0x41c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f001 fcba 	bl	8004608 <sign>
 8002c94:	4603      	mov	r3, r0
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fff6 	bl	8000c88 <__aeabi_i2f>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	4a44      	ldr	r2, [pc, #272]	; (8002db0 <PDController+0x420>)
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fe f844 	bl	8000d30 <__aeabi_fmul>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	461a      	mov	r2, r3
 8002cac:	4b3f      	ldr	r3, [pc, #252]	; (8002dac <PDController+0x41c>)
 8002cae:	601a      	str	r2, [r3, #0]
			break;
 8002cb0:	e00f      	b.n	8002cd2 <PDController+0x342>
		case CURVING:
			if (fabs(distanceError) < 60)
 8002cb2:	4b40      	ldr	r3, [pc, #256]	; (8002db4 <PDController+0x424>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cba:	493f      	ldr	r1, [pc, #252]	; (8002db8 <PDController+0x428>)
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe f9d5 	bl	800106c <__aeabi_fcmplt>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d100      	bne.n	8002cca <PDController+0x33a>
				setState(REST);
		default:
			break;
 8002cc8:	e002      	b.n	8002cd0 <PDController+0x340>
				setState(REST);
 8002cca:	2000      	movs	r0, #0
 8002ccc:	f7ff fd6c 	bl	80027a8 <setState>
			break;
 8002cd0:	bf00      	nop
	}

	if (fabs(distanceCorrection) > PWMMaxx)		// Upper Limit for PWM
 8002cd2:	4b3a      	ldr	r3, [pc, #232]	; (8002dbc <PDController+0x42c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cda:	4a39      	ldr	r2, [pc, #228]	; (8002dc0 <PDController+0x430>)
 8002cdc:	4611      	mov	r1, r2
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7fe f9e2 	bl	80010a8 <__aeabi_fcmpgt>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d012      	beq.n	8002d10 <PDController+0x380>
		distanceCorrection = sign(distanceCorrection) * PWMMaxx;
 8002cea:	4b34      	ldr	r3, [pc, #208]	; (8002dbc <PDController+0x42c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f001 fc8a 	bl	8004608 <sign>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fd ffc6 	bl	8000c88 <__aeabi_i2f>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	4a30      	ldr	r2, [pc, #192]	; (8002dc0 <PDController+0x430>)
 8002d00:	4611      	mov	r1, r2
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7fe f814 	bl	8000d30 <__aeabi_fmul>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	4b2b      	ldr	r3, [pc, #172]	; (8002dbc <PDController+0x42c>)
 8002d0e:	601a      	str	r2, [r3, #0]

	if (fabs(angleCorrection) > PWMMaxw)
 8002d10:	4b26      	ldr	r3, [pc, #152]	; (8002dac <PDController+0x41c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d18:	4a25      	ldr	r2, [pc, #148]	; (8002db0 <PDController+0x420>)
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe f9c3 	bl	80010a8 <__aeabi_fcmpgt>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d012      	beq.n	8002d4e <PDController+0x3be>
		angleCorrection = sign(angleCorrection) * PWMMaxw;
 8002d28:	4b20      	ldr	r3, [pc, #128]	; (8002dac <PDController+0x41c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f001 fc6b 	bl	8004608 <sign>
 8002d32:	4603      	mov	r3, r0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fd ffa7 	bl	8000c88 <__aeabi_i2f>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	4a1c      	ldr	r2, [pc, #112]	; (8002db0 <PDController+0x420>)
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd fff5 	bl	8000d30 <__aeabi_fmul>
 8002d46:	4603      	mov	r3, r0
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4b18      	ldr	r3, [pc, #96]	; (8002dac <PDController+0x41c>)
 8002d4c:	601a      	str	r2, [r3, #0]

	if (state == ACCELERATING || state == CURVING)
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	; (8002dc4 <PDController+0x434>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d003      	beq.n	8002d5e <PDController+0x3ce>
 8002d56:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <PDController+0x434>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b05      	cmp	r3, #5
 8002d5c:	d10a      	bne.n	8002d74 <PDController+0x3e4>
	{
		left_PWM_value = accelerateLeftPWM();
 8002d5e:	f7ff fe09 	bl	8002974 <accelerateLeftPWM>
 8002d62:	4603      	mov	r3, r0
 8002d64:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <PDController+0x438>)
 8002d66:	6013      	str	r3, [r2, #0]
		right_PWM_value = accelerateRightPWM();
 8002d68:	f7ff fe0b 	bl	8002982 <accelerateRightPWM>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	4a17      	ldr	r2, [pc, #92]	; (8002dcc <PDController+0x43c>)
 8002d70:	6013      	str	r3, [r2, #0]
		return;
 8002d72:	e017      	b.n	8002da4 <PDController+0x414>
	}

	left_PWM_value = (distanceCorrection + angleCorrection);
 8002d74:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <PDController+0x42c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a0c      	ldr	r2, [pc, #48]	; (8002dac <PDController+0x41c>)
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fd fece 	bl	8000b20 <__addsf3>
 8002d84:	4603      	mov	r3, r0
 8002d86:	461a      	mov	r2, r3
 8002d88:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <PDController+0x438>)
 8002d8a:	601a      	str	r2, [r3, #0]
	right_PWM_value = (distanceCorrection - angleCorrection);
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <PDController+0x42c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a06      	ldr	r2, [pc, #24]	; (8002dac <PDController+0x41c>)
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fd fec0 	bl	8000b1c <__aeabi_fsub>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <PDController+0x43c>)
 8002da2:	601a      	str	r2, [r3, #0]

}
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bdb0      	pop	{r4, r5, r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200003f0 	.word	0x200003f0
 8002db0:	3ea3d70a 	.word	0x3ea3d70a
 8002db4:	200003f4 	.word	0x200003f4
 8002db8:	42700000 	.word	0x42700000
 8002dbc:	20000424 	.word	0x20000424
 8002dc0:	3f266666 	.word	0x3f266666
 8002dc4:	20000490 	.word	0x20000490
 8002dc8:	20000494 	.word	0x20000494
 8002dcc:	20000498 	.word	0x20000498

08002dd0 <updatePID>:

void updatePID() {
 8002dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0

///// CALCULATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

	oldAngleError = oldAngleErrors[9];
 8002dd8:	4b49      	ldr	r3, [pc, #292]	; (8002f00 <updatePID+0x130>)
 8002dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ddc:	4a49      	ldr	r2, [pc, #292]	; (8002f04 <updatePID+0x134>)
 8002dde:	6013      	str	r3, [r2, #0]
	oldDistanceError = oldDistanceErrors[9];
 8002de0:	4b49      	ldr	r3, [pc, #292]	; (8002f08 <updatePID+0x138>)
 8002de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de4:	4a49      	ldr	r2, [pc, #292]	; (8002f0c <updatePID+0x13c>)
 8002de6:	6013      	str	r3, [r2, #0]
	old_left_distance = old_left_distances[9];
 8002de8:	4b49      	ldr	r3, [pc, #292]	; (8002f10 <updatePID+0x140>)
 8002dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dec:	4a49      	ldr	r2, [pc, #292]	; (8002f14 <updatePID+0x144>)
 8002dee:	6013      	str	r3, [r2, #0]
	old_right_distance = old_right_distances[9];
 8002df0:	4b49      	ldr	r3, [pc, #292]	; (8002f18 <updatePID+0x148>)
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	4a49      	ldr	r2, [pc, #292]	; (8002f1c <updatePID+0x14c>)
 8002df6:	6013      	str	r3, [r2, #0]

//////////////////////	CALCULATE MOTOR PWM VALUES	/////////////////////

	PDController();
 8002df8:	f7ff fdca 	bl	8002990 <PDController>

////////////////////	NORMALIZE LEFT AND RIGHT PWM VALUES ////////////////

	// Apply lower PWM limits for small adjustments
	if (state == REST || state == ACCELERATING || fabs(distanceError) < 60 || fabs (angleError) < 60)
 8002dfc:	4b48      	ldr	r3, [pc, #288]	; (8002f20 <updatePID+0x150>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d01a      	beq.n	8002e3a <updatePID+0x6a>
 8002e04:	4b46      	ldr	r3, [pc, #280]	; (8002f20 <updatePID+0x150>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d016      	beq.n	8002e3a <updatePID+0x6a>
 8002e0c:	4b45      	ldr	r3, [pc, #276]	; (8002f24 <updatePID+0x154>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e14:	4944      	ldr	r1, [pc, #272]	; (8002f28 <updatePID+0x158>)
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe f928 	bl	800106c <__aeabi_fcmplt>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10b      	bne.n	8002e3a <updatePID+0x6a>
 8002e22:	4b42      	ldr	r3, [pc, #264]	; (8002f2c <updatePID+0x15c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e2a:	493f      	ldr	r1, [pc, #252]	; (8002f28 <updatePID+0x158>)
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fe f91d 	bl	800106c <__aeabi_fcmplt>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 8081 	beq.w	8002f3c <updatePID+0x16c>
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 8002e3a:	4b3d      	ldr	r3, [pc, #244]	; (8002f30 <updatePID+0x160>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fd fb24 	bl	8000490 <__aeabi_f2d>
 8002e48:	a32b      	add	r3, pc, #172	; (adr r3, 8002ef8 <updatePID+0x128>)
 8002e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4e:	f7fd fe07 	bl	8000a60 <__aeabi_dcmpgt>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01e      	beq.n	8002e96 <updatePID+0xc6>
 8002e58:	4b35      	ldr	r3, [pc, #212]	; (8002f30 <updatePID+0x160>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e60:	4a34      	ldr	r2, [pc, #208]	; (8002f34 <updatePID+0x164>)
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fe f901 	bl	800106c <__aeabi_fcmplt>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d012      	beq.n	8002e96 <updatePID+0xc6>
		{
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 8002e70:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <updatePID+0x160>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f001 fbc7 	bl	8004608 <sign>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fd ff03 	bl	8000c88 <__aeabi_i2f>
 8002e82:	4603      	mov	r3, r0
 8002e84:	4a2b      	ldr	r2, [pc, #172]	; (8002f34 <updatePID+0x164>)
 8002e86:	4611      	mov	r1, r2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7fd ff51 	bl	8000d30 <__aeabi_fmul>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461a      	mov	r2, r3
 8002e92:	4b27      	ldr	r3, [pc, #156]	; (8002f30 <updatePID+0x160>)
 8002e94:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002e96:	4b28      	ldr	r3, [pc, #160]	; (8002f38 <updatePID+0x168>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fd faf6 	bl	8000490 <__aeabi_f2d>
 8002ea4:	a314      	add	r3, pc, #80	; (adr r3, 8002ef8 <updatePID+0x128>)
 8002ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eaa:	f7fd fdd9 	bl	8000a60 <__aeabi_dcmpgt>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 8113 	beq.w	80030dc <updatePID+0x30c>
 8002eb6:	4b20      	ldr	r3, [pc, #128]	; (8002f38 <updatePID+0x168>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ebe:	4a1d      	ldr	r2, [pc, #116]	; (8002f34 <updatePID+0x164>)
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe f8d2 	bl	800106c <__aeabi_fcmplt>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d100      	bne.n	8002ed0 <updatePID+0x100>
 8002ece:	e105      	b.n	80030dc <updatePID+0x30c>
		{
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 8002ed0:	4b19      	ldr	r3, [pc, #100]	; (8002f38 <updatePID+0x168>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f001 fb97 	bl	8004608 <sign>
 8002eda:	4603      	mov	r3, r0
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fd fed3 	bl	8000c88 <__aeabi_i2f>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	4a13      	ldr	r2, [pc, #76]	; (8002f34 <updatePID+0x164>)
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7fd ff21 	bl	8000d30 <__aeabi_fmul>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <updatePID+0x168>)
 8002ef4:	601a      	str	r2, [r3, #0]
		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002ef6:	e0f1      	b.n	80030dc <updatePID+0x30c>
 8002ef8:	47ae147b 	.word	0x47ae147b
 8002efc:	3f847ae1 	.word	0x3f847ae1
 8002f00:	200003c8 	.word	0x200003c8
 8002f04:	200003c4 	.word	0x200003c4
 8002f08:	200003fc 	.word	0x200003fc
 8002f0c:	200003f8 	.word	0x200003f8
 8002f10:	20000434 	.word	0x20000434
 8002f14:	20000430 	.word	0x20000430
 8002f18:	20000464 	.word	0x20000464
 8002f1c:	20000460 	.word	0x20000460
 8002f20:	20000490 	.word	0x20000490
 8002f24:	200003f4 	.word	0x200003f4
 8002f28:	42700000 	.word	0x42700000
 8002f2c:	200003c0 	.word	0x200003c0
 8002f30:	20000494 	.word	0x20000494
 8002f34:	3e99999a 	.word	0x3e99999a
 8002f38:	20000498 	.word	0x20000498
		}
	}
	else	// If under PWM limits, normalize values
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 8002f3c:	4bae      	ldr	r3, [pc, #696]	; (80031f8 <updatePID+0x428>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fd faa3 	bl	8000490 <__aeabi_f2d>
 8002f4a:	a3a7      	add	r3, pc, #668	; (adr r3, 80031e8 <updatePID+0x418>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd fd86 	bl	8000a60 <__aeabi_dcmpgt>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d058      	beq.n	800300c <updatePID+0x23c>
 8002f5a:	4ba7      	ldr	r3, [pc, #668]	; (80031f8 <updatePID+0x428>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f62:	4aa6      	ldr	r2, [pc, #664]	; (80031fc <updatePID+0x42c>)
 8002f64:	4611      	mov	r1, r2
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fe f880 	bl	800106c <__aeabi_fcmplt>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d04c      	beq.n	800300c <updatePID+0x23c>
		{
			right_PWM_value = right_PWM_value - (sign(right_PWM_value) * (PWMMin - fabs(left_PWM_value)));
 8002f72:	4ba3      	ldr	r3, [pc, #652]	; (8003200 <updatePID+0x430>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fd fa8a 	bl	8000490 <__aeabi_f2d>
 8002f7c:	4604      	mov	r4, r0
 8002f7e:	460d      	mov	r5, r1
 8002f80:	4b9f      	ldr	r3, [pc, #636]	; (8003200 <updatePID+0x430>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f001 fb3f 	bl	8004608 <sign>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fd fa6d 	bl	800046c <__aeabi_i2d>
 8002f92:	4680      	mov	r8, r0
 8002f94:	4689      	mov	r9, r1
 8002f96:	4b99      	ldr	r3, [pc, #612]	; (80031fc <updatePID+0x42c>)
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fa79 	bl	8000490 <__aeabi_f2d>
 8002f9e:	4682      	mov	sl, r0
 8002fa0:	468b      	mov	fp, r1
 8002fa2:	4b95      	ldr	r3, [pc, #596]	; (80031f8 <updatePID+0x428>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fd fa70 	bl	8000490 <__aeabi_f2d>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4650      	mov	r0, sl
 8002fb6:	4659      	mov	r1, fp
 8002fb8:	f7fd f90a 	bl	80001d0 <__aeabi_dsub>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4640      	mov	r0, r8
 8002fc2:	4649      	mov	r1, r9
 8002fc4:	f7fd fabc 	bl	8000540 <__aeabi_dmul>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4620      	mov	r0, r4
 8002fce:	4629      	mov	r1, r5
 8002fd0:	f7fd f8fe 	bl	80001d0 <__aeabi_dsub>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4610      	mov	r0, r2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f7fd fd4a 	bl	8000a74 <__aeabi_d2f>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4a87      	ldr	r2, [pc, #540]	; (8003200 <updatePID+0x430>)
 8002fe4:	6013      	str	r3, [r2, #0]
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 8002fe6:	4b84      	ldr	r3, [pc, #528]	; (80031f8 <updatePID+0x428>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 fb0c 	bl	8004608 <sign>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd fe48 	bl	8000c88 <__aeabi_i2f>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4a80      	ldr	r2, [pc, #512]	; (80031fc <updatePID+0x42c>)
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fd fe96 	bl	8000d30 <__aeabi_fmul>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	4b7b      	ldr	r3, [pc, #492]	; (80031f8 <updatePID+0x428>)
 800300a:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 800300c:	4b7c      	ldr	r3, [pc, #496]	; (8003200 <updatePID+0x430>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003014:	4618      	mov	r0, r3
 8003016:	f7fd fa3b 	bl	8000490 <__aeabi_f2d>
 800301a:	a373      	add	r3, pc, #460	; (adr r3, 80031e8 <updatePID+0x418>)
 800301c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003020:	f7fd fd1e 	bl	8000a60 <__aeabi_dcmpgt>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d058      	beq.n	80030dc <updatePID+0x30c>
 800302a:	4b75      	ldr	r3, [pc, #468]	; (8003200 <updatePID+0x430>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003032:	4a72      	ldr	r2, [pc, #456]	; (80031fc <updatePID+0x42c>)
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f7fe f818 	bl	800106c <__aeabi_fcmplt>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d04c      	beq.n	80030dc <updatePID+0x30c>
		{
			left_PWM_value = left_PWM_value - (sign(left_PWM_value) * (PWMMin - fabs(right_PWM_value)));
 8003042:	4b6d      	ldr	r3, [pc, #436]	; (80031f8 <updatePID+0x428>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd fa22 	bl	8000490 <__aeabi_f2d>
 800304c:	4604      	mov	r4, r0
 800304e:	460d      	mov	r5, r1
 8003050:	4b69      	ldr	r3, [pc, #420]	; (80031f8 <updatePID+0x428>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f001 fad7 	bl	8004608 <sign>
 800305a:	4603      	mov	r3, r0
 800305c:	4618      	mov	r0, r3
 800305e:	f7fd fa05 	bl	800046c <__aeabi_i2d>
 8003062:	4680      	mov	r8, r0
 8003064:	4689      	mov	r9, r1
 8003066:	4b65      	ldr	r3, [pc, #404]	; (80031fc <updatePID+0x42c>)
 8003068:	4618      	mov	r0, r3
 800306a:	f7fd fa11 	bl	8000490 <__aeabi_f2d>
 800306e:	4682      	mov	sl, r0
 8003070:	468b      	mov	fp, r1
 8003072:	4b63      	ldr	r3, [pc, #396]	; (8003200 <updatePID+0x430>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800307a:	4618      	mov	r0, r3
 800307c:	f7fd fa08 	bl	8000490 <__aeabi_f2d>
 8003080:	4602      	mov	r2, r0
 8003082:	460b      	mov	r3, r1
 8003084:	4650      	mov	r0, sl
 8003086:	4659      	mov	r1, fp
 8003088:	f7fd f8a2 	bl	80001d0 <__aeabi_dsub>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4640      	mov	r0, r8
 8003092:	4649      	mov	r1, r9
 8003094:	f7fd fa54 	bl	8000540 <__aeabi_dmul>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4620      	mov	r0, r4
 800309e:	4629      	mov	r1, r5
 80030a0:	f7fd f896 	bl	80001d0 <__aeabi_dsub>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4610      	mov	r0, r2
 80030aa:	4619      	mov	r1, r3
 80030ac:	f7fd fce2 	bl	8000a74 <__aeabi_d2f>
 80030b0:	4603      	mov	r3, r0
 80030b2:	4a51      	ldr	r2, [pc, #324]	; (80031f8 <updatePID+0x428>)
 80030b4:	6013      	str	r3, [r2, #0]
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 80030b6:	4b52      	ldr	r3, [pc, #328]	; (8003200 <updatePID+0x430>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 faa4 	bl	8004608 <sign>
 80030c0:	4603      	mov	r3, r0
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fd fde0 	bl	8000c88 <__aeabi_i2f>
 80030c8:	4603      	mov	r3, r0
 80030ca:	4a4c      	ldr	r2, [pc, #304]	; (80031fc <updatePID+0x42c>)
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fd fe2e 	bl	8000d30 <__aeabi_fmul>
 80030d4:	4603      	mov	r3, r0
 80030d6:	461a      	mov	r2, r3
 80030d8:	4b49      	ldr	r3, [pc, #292]	; (8003200 <updatePID+0x430>)
 80030da:	601a      	str	r2, [r3, #0]
		}
	}

	if (fabs(left_PWM_value) > PWM_MAX)
 80030dc:	4b46      	ldr	r3, [pc, #280]	; (80031f8 <updatePID+0x428>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd f9d3 	bl	8000490 <__aeabi_f2d>
 80030ea:	a341      	add	r3, pc, #260	; (adr r3, 80031f0 <updatePID+0x420>)
 80030ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f0:	f7fd fcb6 	bl	8000a60 <__aeabi_dcmpgt>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <updatePID+0x358>
	{
		left_PWM_value = sign(left_PWM_value) * PWM_MAX;
 80030fa:	4b3f      	ldr	r3, [pc, #252]	; (80031f8 <updatePID+0x428>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f001 fa82 	bl	8004608 <sign>
 8003104:	4603      	mov	r3, r0
 8003106:	4618      	mov	r0, r3
 8003108:	f7fd f9b0 	bl	800046c <__aeabi_i2d>
 800310c:	a338      	add	r3, pc, #224	; (adr r3, 80031f0 <updatePID+0x420>)
 800310e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003112:	f7fd fa15 	bl	8000540 <__aeabi_dmul>
 8003116:	4602      	mov	r2, r0
 8003118:	460b      	mov	r3, r1
 800311a:	4610      	mov	r0, r2
 800311c:	4619      	mov	r1, r3
 800311e:	f7fd fca9 	bl	8000a74 <__aeabi_d2f>
 8003122:	4603      	mov	r3, r0
 8003124:	4a34      	ldr	r2, [pc, #208]	; (80031f8 <updatePID+0x428>)
 8003126:	6013      	str	r3, [r2, #0]
	}

	if (fabs(right_PWM_value) > PWM_MAX)
 8003128:	4b35      	ldr	r3, [pc, #212]	; (8003200 <updatePID+0x430>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003130:	4618      	mov	r0, r3
 8003132:	f7fd f9ad 	bl	8000490 <__aeabi_f2d>
 8003136:	a32e      	add	r3, pc, #184	; (adr r3, 80031f0 <updatePID+0x420>)
 8003138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313c:	f7fd fc90 	bl	8000a60 <__aeabi_dcmpgt>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d016      	beq.n	8003174 <updatePID+0x3a4>
	{
		right_PWM_value = sign(right_PWM_value) * PWM_MAX;
 8003146:	4b2e      	ldr	r3, [pc, #184]	; (8003200 <updatePID+0x430>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f001 fa5c 	bl	8004608 <sign>
 8003150:	4603      	mov	r3, r0
 8003152:	4618      	mov	r0, r3
 8003154:	f7fd f98a 	bl	800046c <__aeabi_i2d>
 8003158:	a325      	add	r3, pc, #148	; (adr r3, 80031f0 <updatePID+0x420>)
 800315a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315e:	f7fd f9ef 	bl	8000540 <__aeabi_dmul>
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	4610      	mov	r0, r2
 8003168:	4619      	mov	r1, r3
 800316a:	f7fd fc83 	bl	8000a74 <__aeabi_d2f>
 800316e:	4603      	mov	r3, r0
 8003170:	4a23      	ldr	r2, [pc, #140]	; (8003200 <updatePID+0x430>)
 8003172:	6013      	str	r3, [r2, #0]


//////////////////	SET PWM VALUES AND CHECK FOR GOAL REACHED ////////////////////////


	if (state != FRONTING) {
 8003174:	4b23      	ldr	r3, [pc, #140]	; (8003204 <updatePID+0x434>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b06      	cmp	r3, #6
 800317a:	d009      	beq.n	8003190 <updatePID+0x3c0>
		setMotorLPWM(left_PWM_value);
 800317c:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <updatePID+0x428>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff fa65 	bl	8002650 <setMotorLPWM>
		setMotorRPWM(right_PWM_value);
 8003186:	4b1e      	ldr	r3, [pc, #120]	; (8003200 <updatePID+0x430>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fa9c 	bl	80026c8 <setMotorRPWM>
	}

	if(angleError < 30 && angleError > -30 && distanceError < 30 && distanceError > -30)
 8003190:	4b1d      	ldr	r3, [pc, #116]	; (8003208 <updatePID+0x438>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	491d      	ldr	r1, [pc, #116]	; (800320c <updatePID+0x43c>)
 8003196:	4618      	mov	r0, r3
 8003198:	f7fd ff68 	bl	800106c <__aeabi_fcmplt>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d03c      	beq.n	800321c <updatePID+0x44c>
 80031a2:	4b19      	ldr	r3, [pc, #100]	; (8003208 <updatePID+0x438>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	491a      	ldr	r1, [pc, #104]	; (8003210 <updatePID+0x440>)
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd ff7d 	bl	80010a8 <__aeabi_fcmpgt>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d033      	beq.n	800321c <updatePID+0x44c>
 80031b4:	4b17      	ldr	r3, [pc, #92]	; (8003214 <updatePID+0x444>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4914      	ldr	r1, [pc, #80]	; (800320c <updatePID+0x43c>)
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd ff56 	bl	800106c <__aeabi_fcmplt>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d02a      	beq.n	800321c <updatePID+0x44c>
 80031c6:	4b13      	ldr	r3, [pc, #76]	; (8003214 <updatePID+0x444>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4911      	ldr	r1, [pc, #68]	; (8003210 <updatePID+0x440>)
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fd ff6b 	bl	80010a8 <__aeabi_fcmpgt>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d021      	beq.n	800321c <updatePID+0x44c>
		goal_reached_timer++;					// Increments goal reached timer when errors are within a certain threshold
 80031d8:	4b0f      	ldr	r3, [pc, #60]	; (8003218 <updatePID+0x448>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	4a0e      	ldr	r2, [pc, #56]	; (8003218 <updatePID+0x448>)
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	e01e      	b.n	8003222 <updatePID+0x452>
 80031e4:	f3af 8000 	nop.w
 80031e8:	47ae147b 	.word	0x47ae147b
 80031ec:	3f847ae1 	.word	0x3f847ae1
 80031f0:	66666666 	.word	0x66666666
 80031f4:	3fee6666 	.word	0x3fee6666
 80031f8:	20000494 	.word	0x20000494
 80031fc:	3e99999a 	.word	0x3e99999a
 8003200:	20000498 	.word	0x20000498
 8003204:	20000490 	.word	0x20000490
 8003208:	200003c0 	.word	0x200003c0
 800320c:	41f00000 	.word	0x41f00000
 8003210:	c1f00000 	.word	0xc1f00000
 8003214:	200003f4 	.word	0x200003f4
 8003218:	2000049c 	.word	0x2000049c

	else
		goal_reached_timer = 0;
 800321c:	4b31      	ldr	r3, [pc, #196]	; (80032e4 <updatePID+0x514>)
 800321e:	2200      	movs	r2, #0
 8003220:	601a      	str	r2, [r3, #0]

///////////////////// UPDATE PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////

	oldDistanceCorrection = distanceCorrection;
 8003222:	4b31      	ldr	r3, [pc, #196]	; (80032e8 <updatePID+0x518>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a31      	ldr	r2, [pc, #196]	; (80032ec <updatePID+0x51c>)
 8003228:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 800322a:	2309      	movs	r3, #9
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	e00b      	b.n	8003248 <updatePID+0x478>
		oldAngleErrors[i] = oldAngleErrors[i-1];	// Adds the newest angleError to array and shifts everything to the right
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	3b01      	subs	r3, #1
 8003234:	4a2e      	ldr	r2, [pc, #184]	; (80032f0 <updatePID+0x520>)
 8003236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800323a:	492d      	ldr	r1, [pc, #180]	; (80032f0 <updatePID+0x520>)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	3b01      	subs	r3, #1
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	dcf0      	bgt.n	8003230 <updatePID+0x460>
	oldAngleErrors[0] = angleError;
 800324e:	4b29      	ldr	r3, [pc, #164]	; (80032f4 <updatePID+0x524>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a27      	ldr	r2, [pc, #156]	; (80032f0 <updatePID+0x520>)
 8003254:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8003256:	2309      	movs	r3, #9
 8003258:	60bb      	str	r3, [r7, #8]
 800325a:	e00b      	b.n	8003274 <updatePID+0x4a4>
		oldDistanceErrors[i] = oldDistanceErrors[i-1];	// Adds the newest distanceError to array and shifts everything right
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	3b01      	subs	r3, #1
 8003260:	4a25      	ldr	r2, [pc, #148]	; (80032f8 <updatePID+0x528>)
 8003262:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003266:	4924      	ldr	r1, [pc, #144]	; (80032f8 <updatePID+0x528>)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3b01      	subs	r3, #1
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	dcf0      	bgt.n	800325c <updatePID+0x48c>
	oldDistanceErrors[0] = distanceError;
 800327a:	4b20      	ldr	r3, [pc, #128]	; (80032fc <updatePID+0x52c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a1e      	ldr	r2, [pc, #120]	; (80032f8 <updatePID+0x528>)
 8003280:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 8003282:	2309      	movs	r3, #9
 8003284:	607b      	str	r3, [r7, #4]
 8003286:	e00b      	b.n	80032a0 <updatePID+0x4d0>
		old_left_distances[i] = old_left_distances[i-1];
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3b01      	subs	r3, #1
 800328c:	4a1c      	ldr	r2, [pc, #112]	; (8003300 <updatePID+0x530>)
 800328e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003292:	491b      	ldr	r1, [pc, #108]	; (8003300 <updatePID+0x530>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	3b01      	subs	r3, #1
 800329e:	607b      	str	r3, [r7, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	dcf0      	bgt.n	8003288 <updatePID+0x4b8>
	old_left_distances[0] = left_distance;
 80032a6:	4b17      	ldr	r3, [pc, #92]	; (8003304 <updatePID+0x534>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a15      	ldr	r2, [pc, #84]	; (8003300 <updatePID+0x530>)
 80032ac:	6013      	str	r3, [r2, #0]

	for(int i = 9; i > 0; i--)
 80032ae:	2309      	movs	r3, #9
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	e00b      	b.n	80032cc <updatePID+0x4fc>
		old_right_distances[i] = old_right_distances[i-1];
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	4a13      	ldr	r2, [pc, #76]	; (8003308 <updatePID+0x538>)
 80032ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80032be:	4912      	ldr	r1, [pc, #72]	; (8003308 <updatePID+0x538>)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 9; i > 0; i--)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	3b01      	subs	r3, #1
 80032ca:	603b      	str	r3, [r7, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	dcf0      	bgt.n	80032b4 <updatePID+0x4e4>
	old_right_distances[0] = right_distance;
 80032d2:	4b0e      	ldr	r3, [pc, #56]	; (800330c <updatePID+0x53c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <updatePID+0x538>)
 80032d8:	6013      	str	r3, [r2, #0]

}
 80032da:	bf00      	nop
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032e4:	2000049c 	.word	0x2000049c
 80032e8:	20000424 	.word	0x20000424
 80032ec:	20000428 	.word	0x20000428
 80032f0:	200003c8 	.word	0x200003c8
 80032f4:	200003c0 	.word	0x200003c0
 80032f8:	200003fc 	.word	0x200003fc
 80032fc:	200003f4 	.word	0x200003f4
 8003300:	20000434 	.word	0x20000434
 8003304:	2000042c 	.word	0x2000042c
 8003308:	20000464 	.word	0x20000464
 800330c:	2000045c 	.word	0x2000045c

08003310 <PIDdone>:

int8_t PIDdone(){ // There is no bool type in C. True/False values are represented as 1 or 0.
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0

	if (goal_reached_timer >= 50)
 8003314:	4b06      	ldr	r3, [pc, #24]	; (8003330 <PIDdone+0x20>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2b31      	cmp	r3, #49	; 0x31
 800331a:	dd06      	ble.n	800332a <PIDdone+0x1a>
	{
		resetPID();
 800331c:	f000 f80a 	bl	8003334 <resetPID>
		setState(REST);
 8003320:	2000      	movs	r0, #0
 8003322:	f7ff fa41 	bl	80027a8 <setState>
		return 1;
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <PIDdone+0x1c>
	}
	else
		return 0;
 800332a:	2300      	movs	r3, #0

}
 800332c:	4618      	mov	r0, r3
 800332e:	bd80      	pop	{r7, pc}
 8003330:	2000049c 	.word	0x2000049c

08003334 <resetPID>:

void resetPID() {
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0

//////////////	RESET ALL ANGLE AND DISTANCE ERRORS TO 0	////////////////
	angleError = 0;
 800333a:	4b3f      	ldr	r3, [pc, #252]	; (8003438 <resetPID+0x104>)
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
	oldAngleError = 0;
 8003342:	4b3e      	ldr	r3, [pc, #248]	; (800343c <resetPID+0x108>)
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
	angleCorrection = 0;
 800334a:	4b3d      	ldr	r3, [pc, #244]	; (8003440 <resetPID+0x10c>)
 800334c:	f04f 0200 	mov.w	r2, #0
 8003350:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	e008      	b.n	800336a <resetPID+0x36>
		oldAngleErrors[i] = 0;
 8003358:	4a3a      	ldr	r2, [pc, #232]	; (8003444 <resetPID+0x110>)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f04f 0100 	mov.w	r1, #0
 8003360:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3301      	adds	r3, #1
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2b09      	cmp	r3, #9
 800336e:	ddf3      	ble.n	8003358 <resetPID+0x24>

	distanceError = 0;
 8003370:	4b35      	ldr	r3, [pc, #212]	; (8003448 <resetPID+0x114>)
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
	oldDistanceError = 0;
 8003378:	4b34      	ldr	r3, [pc, #208]	; (800344c <resetPID+0x118>)
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
	distanceCorrection = 0;
 8003380:	4b33      	ldr	r3, [pc, #204]	; (8003450 <resetPID+0x11c>)
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 10; i++)
 8003388:	2300      	movs	r3, #0
 800338a:	60bb      	str	r3, [r7, #8]
 800338c:	e008      	b.n	80033a0 <resetPID+0x6c>
		oldDistanceErrors[i] = 0;
 800338e:	4a31      	ldr	r2, [pc, #196]	; (8003454 <resetPID+0x120>)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f04f 0100 	mov.w	r1, #0
 8003396:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	3301      	adds	r3, #1
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b09      	cmp	r3, #9
 80033a4:	ddf3      	ble.n	800338e <resetPID+0x5a>

	left_distance = 0;
 80033a6:	4b2c      	ldr	r3, [pc, #176]	; (8003458 <resetPID+0x124>)
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
	old_left_distance = 0;
 80033ae:	4b2b      	ldr	r3, [pc, #172]	; (800345c <resetPID+0x128>)
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 80033b6:	2300      	movs	r3, #0
 80033b8:	607b      	str	r3, [r7, #4]
 80033ba:	e008      	b.n	80033ce <resetPID+0x9a>
		old_left_distances[i] = 0;
 80033bc:	4a28      	ldr	r2, [pc, #160]	; (8003460 <resetPID+0x12c>)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f04f 0100 	mov.w	r1, #0
 80033c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3301      	adds	r3, #1
 80033cc:	607b      	str	r3, [r7, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b09      	cmp	r3, #9
 80033d2:	ddf3      	ble.n	80033bc <resetPID+0x88>

	right_distance = 0;
 80033d4:	4b23      	ldr	r3, [pc, #140]	; (8003464 <resetPID+0x130>)
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
	old_right_distance = 0;
 80033dc:	4b22      	ldr	r3, [pc, #136]	; (8003468 <resetPID+0x134>)
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 80033e4:	2300      	movs	r3, #0
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	e008      	b.n	80033fc <resetPID+0xc8>
		old_right_distances[i] = 0;
 80033ea:	4a20      	ldr	r2, [pc, #128]	; (800346c <resetPID+0x138>)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	f04f 0100 	mov.w	r1, #0
 80033f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	2b09      	cmp	r3, #9
 8003400:	ddf3      	ble.n	80033ea <resetPID+0xb6>

	IRadjustment = 0;
 8003402:	4b1b      	ldr	r3, [pc, #108]	; (8003470 <resetPID+0x13c>)
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	601a      	str	r2, [r3, #0]

////////////// 	RESET ALL GOALS AND ENCODER COUNTS TO 0 	///////////////////
	goal_angle = 0;
 800340a:	4b1a      	ldr	r3, [pc, #104]	; (8003474 <resetPID+0x140>)
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	601a      	str	r2, [r3, #0]
	goal_distance = 0;
 8003412:	4b19      	ldr	r3, [pc, #100]	; (8003478 <resetPID+0x144>)
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
	goal_reached_timer = 0;
 800341a:	4b18      	ldr	r3, [pc, #96]	; (800347c <resetPID+0x148>)
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]

	resetEncoders();
 8003420:	f7fe f8ae 	bl	8001580 <resetEncoders>
	resetMotors();
 8003424:	f7ff f98c 	bl	8002740 <resetMotors>

	setState(REST);
 8003428:	2000      	movs	r0, #0
 800342a:	f7ff f9bd 	bl	80027a8 <setState>

}
 800342e:	bf00      	nop
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	200003c0 	.word	0x200003c0
 800343c:	200003c4 	.word	0x200003c4
 8003440:	200003f0 	.word	0x200003f0
 8003444:	200003c8 	.word	0x200003c8
 8003448:	200003f4 	.word	0x200003f4
 800344c:	200003f8 	.word	0x200003f8
 8003450:	20000424 	.word	0x20000424
 8003454:	200003fc 	.word	0x200003fc
 8003458:	2000042c 	.word	0x2000042c
 800345c:	20000430 	.word	0x20000430
 8003460:	20000434 	.word	0x20000434
 8003464:	2000045c 	.word	0x2000045c
 8003468:	20000460 	.word	0x20000460
 800346c:	20000464 	.word	0x20000464
 8003470:	2000048c 	.word	0x2000048c
 8003474:	200003b8 	.word	0x200003b8
 8003478:	200003b4 	.word	0x200003b4
 800347c:	2000049c 	.word	0x2000049c

08003480 <newCell>:
int16_t vertWall[16][17];

int16_t discovered[16][16];

struct Cell* newCell(int r, int c)           // Acts as a constructor for a cell cuz C is annoying
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
    struct Cell* p = malloc(sizeof(struct Cell));
 800348a:	2008      	movs	r0, #8
 800348c:	f005 f8cc 	bl	8008628 <malloc>
 8003490:	4603      	mov	r3, r0
 8003492:	60fb      	str	r3, [r7, #12]
    p->row = r;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	601a      	str	r2, [r3, #0]
    p->col = c;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	605a      	str	r2, [r3, #4]
    return p;
 80034a0:	68fb      	ldr	r3, [r7, #12]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <insertQueue>:

void insertQueue(struct Cell* input) {
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
    queue[queueEnd] = input;
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <insertQueue+0x48>)
 80034b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ba:	4619      	mov	r1, r3
 80034bc:	4a0e      	ldr	r2, [pc, #56]	; (80034f8 <insertQueue+0x4c>)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    queueEnd++;
 80034c4:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <insertQueue+0x48>)
 80034c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3301      	adds	r3, #1
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	b21a      	sxth	r2, r3
 80034d2:	4b08      	ldr	r3, [pc, #32]	; (80034f4 <insertQueue+0x48>)
 80034d4:	801a      	strh	r2, [r3, #0]

    if (queueEnd == 512) {
 80034d6:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <insertQueue+0x48>)
 80034d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034e0:	d102      	bne.n	80034e8 <insertQueue+0x3c>
        queueEnd = 0;
 80034e2:	4b04      	ldr	r3, [pc, #16]	; (80034f4 <insertQueue+0x48>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	20000eae 	.word	0x20000eae
 80034f8:	200006ac 	.word	0x200006ac

080034fc <popQueueFront>:

void popQueueFront()
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
    free(queueFront());
 8003500:	f000 f81a 	bl	8003538 <queueFront>
 8003504:	4603      	mov	r3, r0
 8003506:	4618      	mov	r0, r3
 8003508:	f005 f896 	bl	8008638 <free>

    queueStart++;
 800350c:	4b09      	ldr	r3, [pc, #36]	; (8003534 <popQueueFront+0x38>)
 800350e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003512:	b29b      	uxth	r3, r3
 8003514:	3301      	adds	r3, #1
 8003516:	b29b      	uxth	r3, r3
 8003518:	b21a      	sxth	r2, r3
 800351a:	4b06      	ldr	r3, [pc, #24]	; (8003534 <popQueueFront+0x38>)
 800351c:	801a      	strh	r2, [r3, #0]
    if (queueStart == 512) {
 800351e:	4b05      	ldr	r3, [pc, #20]	; (8003534 <popQueueFront+0x38>)
 8003520:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003528:	d102      	bne.n	8003530 <popQueueFront+0x34>
        queueStart = 0;
 800352a:	4b02      	ldr	r3, [pc, #8]	; (8003534 <popQueueFront+0x38>)
 800352c:	2200      	movs	r2, #0
 800352e:	801a      	strh	r2, [r3, #0]
        //reset cause circular queue
    }
}
 8003530:	bf00      	nop
 8003532:	bd80      	pop	{r7, pc}
 8003534:	20000eac 	.word	0x20000eac

08003538 <queueFront>:

struct Cell* queueFront()
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
    return queue[queueStart];
 800353c:	4b05      	ldr	r3, [pc, #20]	; (8003554 <queueFront+0x1c>)
 800353e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003542:	461a      	mov	r2, r3
 8003544:	4b04      	ldr	r3, [pc, #16]	; (8003558 <queueFront+0x20>)
 8003546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800354a:	4618      	mov	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000eac 	.word	0x20000eac
 8003558:	200006ac 	.word	0x200006ac

0800355c <initElements>:

void initElements()
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
    currPos = newCell(15, 0);           // Sets current position to row 15, column 0
 8003562:	2100      	movs	r1, #0
 8003564:	200f      	movs	r0, #15
 8003566:	f7ff ff8b 	bl	8003480 <newCell>
 800356a:	4603      	mov	r3, r0
 800356c:	4a34      	ldr	r2, [pc, #208]	; (8003640 <initElements+0xe4>)
 800356e:	6013      	str	r3, [r2, #0]
    currHead = NORTH;                    // Sets current heading to north
 8003570:	4b34      	ldr	r3, [pc, #208]	; (8003644 <initElements+0xe8>)
 8003572:	2200      	movs	r2, #0
 8003574:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin) == GPIO_PIN_SET)	// This is not the first run and we want to load maze
 8003576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800357a:	4833      	ldr	r0, [pc, #204]	; (8003648 <initElements+0xec>)
 800357c:	f002 fdb4 	bl	80060e8 <HAL_GPIO_ReadPin>
 8003580:	4603      	mov	r3, r0
 8003582:	2b01      	cmp	r3, #1
 8003584:	d102      	bne.n	800358c <initElements+0x30>
    {
    	loadMaze();
 8003586:	f000 fd47 	bl	8004018 <loadMaze>
 800358a:	e04f      	b.n	800362c <initElements+0xd0>
    }
    else																	// We don't want to load maze from memory
    {
        for (int i = 0; i < 17; i++) {
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	e013      	b.n	80035ba <initElements+0x5e>
            for (int j = 0; j < 16; j++) {
 8003592:	2300      	movs	r3, #0
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	e00a      	b.n	80035ae <initElements+0x52>
                horzWall[i][j] = 0;
 8003598:	492c      	ldr	r1, [pc, #176]	; (800364c <initElements+0xf0>)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	011a      	lsls	r2, r3, #4
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4413      	add	r3, r2
 80035a2:	2200      	movs	r2, #0
 80035a4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 16; j++) {
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	3301      	adds	r3, #1
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	2b0f      	cmp	r3, #15
 80035b2:	ddf1      	ble.n	8003598 <initElements+0x3c>
        for (int i = 0; i < 17; i++) {
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	3301      	adds	r3, #1
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2b10      	cmp	r3, #16
 80035be:	dde8      	ble.n	8003592 <initElements+0x36>
            }
        }
        for (int i = 0; i < 16; i++) {
 80035c0:	2300      	movs	r3, #0
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	e015      	b.n	80035f2 <initElements+0x96>
            for (int j = 0; j < 17; j++) {
 80035c6:	2300      	movs	r3, #0
 80035c8:	60bb      	str	r3, [r7, #8]
 80035ca:	e00c      	b.n	80035e6 <initElements+0x8a>
                vertWall[i][j] = 0;
 80035cc:	4920      	ldr	r1, [pc, #128]	; (8003650 <initElements+0xf4>)
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	4613      	mov	r3, r2
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	4413      	add	r3, r2
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	4413      	add	r3, r2
 80035da:	2200      	movs	r2, #0
 80035dc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for (int j = 0; j < 17; j++) {
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	3301      	adds	r3, #1
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	ddef      	ble.n	80035cc <initElements+0x70>
        for (int i = 0; i < 16; i++) {
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	3301      	adds	r3, #1
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2b0f      	cmp	r3, #15
 80035f6:	dde6      	ble.n	80035c6 <initElements+0x6a>
            }
        }
		for (int i = 0; i < 16; i++) {
 80035f8:	2300      	movs	r3, #0
 80035fa:	607b      	str	r3, [r7, #4]
 80035fc:	e013      	b.n	8003626 <initElements+0xca>
			for (int j = 0; j < 16; j++) {
 80035fe:	2300      	movs	r3, #0
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	e00a      	b.n	800361a <initElements+0xbe>
				discovered[i][j] = 0;
 8003604:	4913      	ldr	r1, [pc, #76]	; (8003654 <initElements+0xf8>)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	011a      	lsls	r2, r3, #4
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	4413      	add	r3, r2
 800360e:	2200      	movs	r2, #0
 8003610:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (int j = 0; j < 16; j++) {
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	3301      	adds	r3, #1
 8003618:	603b      	str	r3, [r7, #0]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b0f      	cmp	r3, #15
 800361e:	ddf1      	ble.n	8003604 <initElements+0xa8>
		for (int i = 0; i < 16; i++) {
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3301      	adds	r3, #1
 8003624:	607b      	str	r3, [r7, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b0f      	cmp	r3, #15
 800362a:	dde8      	ble.n	80035fe <initElements+0xa2>
			}
		}
    }

    queueStart = 0;
 800362c:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <initElements+0xfc>)
 800362e:	2200      	movs	r2, #0
 8003630:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003632:	4b0a      	ldr	r3, [pc, #40]	; (800365c <initElements+0x100>)
 8003634:	2200      	movs	r2, #0
 8003636:	801a      	strh	r2, [r3, #0]
}
 8003638:	bf00      	nop
 800363a:	3718      	adds	r7, #24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	200004a4 	.word	0x200004a4
 8003644:	200004a8 	.word	0x200004a8
 8003648:	40020800 	.word	0x40020800
 800364c:	20000eb0 	.word	0x20000eb0
 8003650:	200010d0 	.word	0x200010d0
 8003654:	200012f0 	.word	0x200012f0
 8003658:	20000eac 	.word	0x20000eac
 800365c:	20000eae 	.word	0x20000eae

08003660 <setWall>:

void setWall(int dir)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
    switch (dir)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b03      	cmp	r3, #3
 800366c:	d844      	bhi.n	80036f8 <setWall+0x98>
 800366e:	a201      	add	r2, pc, #4	; (adr r2, 8003674 <setWall+0x14>)
 8003670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003674:	08003685 	.word	0x08003685
 8003678:	0800369f 	.word	0x0800369f
 800367c:	080036bf 	.word	0x080036bf
 8003680:	080036db 	.word	0x080036db
    {
    case NORTH:
        horzWall[currPos->row][currPos->col] = 1;   // Sets the 2D array value to 1 to represent true (there's no bool type in C)
 8003684:	4b1f      	ldr	r3, [pc, #124]	; (8003704 <setWall+0xa4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4b1e      	ldr	r3, [pc, #120]	; (8003704 <setWall+0xa4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	491d      	ldr	r1, [pc, #116]	; (8003708 <setWall+0xa8>)
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	4413      	add	r3, r2
 8003696:	2201      	movs	r2, #1
 8003698:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 800369c:	e02c      	b.n	80036f8 <setWall+0x98>
    case EAST:
        vertWall[currPos->row][currPos->col + 1] = 1;   // May need to check 2D array logic my head hurts lol
 800369e:	4b19      	ldr	r3, [pc, #100]	; (8003704 <setWall+0xa4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	4b17      	ldr	r3, [pc, #92]	; (8003704 <setWall+0xa4>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	1c59      	adds	r1, r3, #1
 80036ac:	4817      	ldr	r0, [pc, #92]	; (800370c <setWall+0xac>)
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	4413      	add	r3, r2
 80036b4:	440b      	add	r3, r1
 80036b6:	2201      	movs	r2, #1
 80036b8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 80036bc:	e01c      	b.n	80036f8 <setWall+0x98>
    case SOUTH:
        horzWall[currPos->row + 1][currPos->col] = 1;
 80036be:	4b11      	ldr	r3, [pc, #68]	; (8003704 <setWall+0xa4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	1c5a      	adds	r2, r3, #1
 80036c6:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <setWall+0xa4>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	490e      	ldr	r1, [pc, #56]	; (8003708 <setWall+0xa8>)
 80036ce:	0112      	lsls	r2, r2, #4
 80036d0:	4413      	add	r3, r2
 80036d2:	2201      	movs	r2, #1
 80036d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 80036d8:	e00e      	b.n	80036f8 <setWall+0x98>
    case WEST:
        vertWall[currPos->row][currPos->col] = 1;
 80036da:	4b0a      	ldr	r3, [pc, #40]	; (8003704 <setWall+0xa4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <setWall+0xa4>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	4809      	ldr	r0, [pc, #36]	; (800370c <setWall+0xac>)
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	4413      	add	r3, r2
 80036ee:	440b      	add	r3, r1
 80036f0:	2201      	movs	r2, #1
 80036f2:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        break;
 80036f6:	bf00      	nop
    }
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	200004a4 	.word	0x200004a4
 8003708:	20000eb0 	.word	0x20000eb0
 800370c:	200010d0 	.word	0x200010d0

08003710 <detectWalls>:

void detectWalls()
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
    switch (currHead)
 8003714:	4b44      	ldr	r3, [pc, #272]	; (8003828 <detectWalls+0x118>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b03      	cmp	r3, #3
 800371a:	d876      	bhi.n	800380a <detectWalls+0xfa>
 800371c:	a201      	add	r2, pc, #4	; (adr r2, 8003724 <detectWalls+0x14>)
 800371e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003722:	bf00      	nop
 8003724:	08003735 	.word	0x08003735
 8003728:	08003767 	.word	0x08003767
 800372c:	08003799 	.word	0x08003799
 8003730:	080037cb 	.word	0x080037cb
    {
    case NORTH:
        if (frontWallCheck())
 8003734:	f000 ff4c 	bl	80045d0 <frontWallCheck>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <detectWalls+0x34>
        {
            setWall(NORTH);
 800373e:	2000      	movs	r0, #0
 8003740:	f7ff ff8e 	bl	8003660 <setWall>
        }
        if (leftWallCheck())
 8003744:	f000 ff0c 	bl	8004560 <leftWallCheck>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <detectWalls+0x44>
        {
            setWall(WEST);
 800374e:	2003      	movs	r0, #3
 8003750:	f7ff ff86 	bl	8003660 <setWall>
        }
        if (rightWallCheck())
 8003754:	f000 ff20 	bl	8004598 <rightWallCheck>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d04e      	beq.n	80037fc <detectWalls+0xec>
        {
            setWall(EAST);
 800375e:	2001      	movs	r0, #1
 8003760:	f7ff ff7e 	bl	8003660 <setWall>
        }
        break;
 8003764:	e04a      	b.n	80037fc <detectWalls+0xec>
    case EAST:
        if (frontWallCheck())
 8003766:	f000 ff33 	bl	80045d0 <frontWallCheck>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <detectWalls+0x66>
        {
            setWall(EAST);
 8003770:	2001      	movs	r0, #1
 8003772:	f7ff ff75 	bl	8003660 <setWall>
        }
        if (leftWallCheck())
 8003776:	f000 fef3 	bl	8004560 <leftWallCheck>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <detectWalls+0x76>
        {
            setWall(NORTH);
 8003780:	2000      	movs	r0, #0
 8003782:	f7ff ff6d 	bl	8003660 <setWall>
        }
        if (rightWallCheck())
 8003786:	f000 ff07 	bl	8004598 <rightWallCheck>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d037      	beq.n	8003800 <detectWalls+0xf0>
        {
            setWall(SOUTH);
 8003790:	2002      	movs	r0, #2
 8003792:	f7ff ff65 	bl	8003660 <setWall>
        }
        break;
 8003796:	e033      	b.n	8003800 <detectWalls+0xf0>
    case SOUTH:
        if (frontWallCheck())
 8003798:	f000 ff1a 	bl	80045d0 <frontWallCheck>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <detectWalls+0x98>
        {
            setWall(SOUTH);
 80037a2:	2002      	movs	r0, #2
 80037a4:	f7ff ff5c 	bl	8003660 <setWall>
        }
        if (leftWallCheck())
 80037a8:	f000 feda 	bl	8004560 <leftWallCheck>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <detectWalls+0xa8>
        {
            setWall(EAST);
 80037b2:	2001      	movs	r0, #1
 80037b4:	f7ff ff54 	bl	8003660 <setWall>
        }
        if (rightWallCheck())
 80037b8:	f000 feee 	bl	8004598 <rightWallCheck>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d020      	beq.n	8003804 <detectWalls+0xf4>
        {
            setWall(WEST);
 80037c2:	2003      	movs	r0, #3
 80037c4:	f7ff ff4c 	bl	8003660 <setWall>
        }
        break;
 80037c8:	e01c      	b.n	8003804 <detectWalls+0xf4>
    case WEST:
        if (frontWallCheck())
 80037ca:	f000 ff01 	bl	80045d0 <frontWallCheck>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <detectWalls+0xca>
        {
            setWall(WEST);
 80037d4:	2003      	movs	r0, #3
 80037d6:	f7ff ff43 	bl	8003660 <setWall>
        }
        if (leftWallCheck())
 80037da:	f000 fec1 	bl	8004560 <leftWallCheck>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <detectWalls+0xda>
        {
            setWall(SOUTH);
 80037e4:	2002      	movs	r0, #2
 80037e6:	f7ff ff3b 	bl	8003660 <setWall>
        }
        if (rightWallCheck())
 80037ea:	f000 fed5 	bl	8004598 <rightWallCheck>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d009      	beq.n	8003808 <detectWalls+0xf8>
        {
            setWall(NORTH);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f7ff ff33 	bl	8003660 <setWall>
        }
        break;
 80037fa:	e005      	b.n	8003808 <detectWalls+0xf8>
        break;
 80037fc:	bf00      	nop
 80037fe:	e004      	b.n	800380a <detectWalls+0xfa>
        break;
 8003800:	bf00      	nop
 8003802:	e002      	b.n	800380a <detectWalls+0xfa>
        break;
 8003804:	bf00      	nop
 8003806:	e000      	b.n	800380a <detectWalls+0xfa>
        break;
 8003808:	bf00      	nop
    }

    discovered[currPos->row][currPos->col] = 1;		// Mark current cell as discovered
 800380a:	4b08      	ldr	r3, [pc, #32]	; (800382c <detectWalls+0x11c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b06      	ldr	r3, [pc, #24]	; (800382c <detectWalls+0x11c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	4906      	ldr	r1, [pc, #24]	; (8003830 <detectWalls+0x120>)
 8003818:	0112      	lsls	r2, r2, #4
 800381a:	4413      	add	r3, r2
 800381c:	2201      	movs	r2, #1
 800381e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200004a8 	.word	0x200004a8
 800382c:	200004a4 	.word	0x200004a4
 8003830:	200012f0 	.word	0x200012f0

08003834 <recalculate>:

void recalculate()
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
    queueStart = 0;
 800383a:	4bab      	ldr	r3, [pc, #684]	; (8003ae8 <recalculate+0x2b4>)
 800383c:	2200      	movs	r2, #0
 800383e:	801a      	strh	r2, [r3, #0]
    queueEnd = 0;
 8003840:	4baa      	ldr	r3, [pc, #680]	; (8003aec <recalculate+0x2b8>)
 8003842:	2200      	movs	r2, #0
 8003844:	801a      	strh	r2, [r3, #0]

    // Mark all cells as -1, meaning that they have not had their Manhattan set yet
    for (int j = 0; j < 16; j++)
 8003846:	2300      	movs	r3, #0
 8003848:	617b      	str	r3, [r7, #20]
 800384a:	e014      	b.n	8003876 <recalculate+0x42>
    {
        for (int i = 0; i < 16; i++)
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
 8003850:	e00b      	b.n	800386a <recalculate+0x36>
        {
            Manhattans[i][j] = -1;
 8003852:	49a7      	ldr	r1, [pc, #668]	; (8003af0 <recalculate+0x2bc>)
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	011a      	lsls	r2, r3, #4
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	4413      	add	r3, r2
 800385c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003860:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for (int i = 0; i < 16; i++)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	3301      	adds	r3, #1
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	2b0f      	cmp	r3, #15
 800386e:	ddf0      	ble.n	8003852 <recalculate+0x1e>
    for (int j = 0; j < 16; j++)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	3301      	adds	r3, #1
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	dde7      	ble.n	800384c <recalculate+0x18>
        }
    }

    if(goToCenter)
 800387c:	4b9d      	ldr	r3, [pc, #628]	; (8003af4 <recalculate+0x2c0>)
 800387e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d030      	beq.n	80038e8 <recalculate+0xb4>
    {
        // Set middle four manhattan distances to 0, and insert all 4 into queue (set middle as destination)
        Manhattans[7][7] = 0;
 8003886:	4b9a      	ldr	r3, [pc, #616]	; (8003af0 <recalculate+0x2bc>)
 8003888:	2200      	movs	r2, #0
 800388a:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
        Manhattans[7][8] = 0;
 800388e:	4b98      	ldr	r3, [pc, #608]	; (8003af0 <recalculate+0x2bc>)
 8003890:	2200      	movs	r2, #0
 8003892:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
        Manhattans[8][7] = 0;
 8003896:	4b96      	ldr	r3, [pc, #600]	; (8003af0 <recalculate+0x2bc>)
 8003898:	2200      	movs	r2, #0
 800389a:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
        Manhattans[8][8] = 0;
 800389e:	4b94      	ldr	r3, [pc, #592]	; (8003af0 <recalculate+0x2bc>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
        insertQueue(newCell(7, 7));
 80038a6:	2107      	movs	r1, #7
 80038a8:	2007      	movs	r0, #7
 80038aa:	f7ff fde9 	bl	8003480 <newCell>
 80038ae:	4603      	mov	r3, r0
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff fdfb 	bl	80034ac <insertQueue>
        insertQueue(newCell(7, 8));
 80038b6:	2108      	movs	r1, #8
 80038b8:	2007      	movs	r0, #7
 80038ba:	f7ff fde1 	bl	8003480 <newCell>
 80038be:	4603      	mov	r3, r0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff fdf3 	bl	80034ac <insertQueue>
        insertQueue(newCell(8, 7));
 80038c6:	2107      	movs	r1, #7
 80038c8:	2008      	movs	r0, #8
 80038ca:	f7ff fdd9 	bl	8003480 <newCell>
 80038ce:	4603      	mov	r3, r0
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fdeb 	bl	80034ac <insertQueue>
        insertQueue(newCell(8, 8));
 80038d6:	2108      	movs	r1, #8
 80038d8:	2008      	movs	r0, #8
 80038da:	f7ff fdd1 	bl	8003480 <newCell>
 80038de:	4603      	mov	r3, r0
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fde3 	bl	80034ac <insertQueue>
 80038e6:	e0f1      	b.n	8003acc <recalculate+0x298>
    }

    else
    {
        // Set starting cell to 0, insert starting cell into queue (set start as destination)
        Manhattans[15][0] = 0;
 80038e8:	4b81      	ldr	r3, [pc, #516]	; (8003af0 <recalculate+0x2bc>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	f8a3 21e0 	strh.w	r2, [r3, #480]	; 0x1e0
        insertQueue(newCell(15, 0));
 80038f0:	2100      	movs	r1, #0
 80038f2:	200f      	movs	r0, #15
 80038f4:	f7ff fdc4 	bl	8003480 <newCell>
 80038f8:	4603      	mov	r3, r0
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fdd6 	bl	80034ac <insertQueue>
    }


    //while queue is not empty
    while (queueStart != queueEnd) {
 8003900:	e0e4      	b.n	8003acc <recalculate+0x298>

        struct Cell* currElement = queueFront();
 8003902:	f7ff fe19 	bl	8003538 <queueFront>
 8003906:	60f8      	str	r0, [r7, #12]

        int currRow = currElement->row;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	60bb      	str	r3, [r7, #8]
        int currCol = currElement->col;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	607b      	str	r3, [r7, #4]

        // For all accessable neighbors with no set Manhattan distance, add cell to queue and set Manhattan to current Manhattan + 1

        //north wall
        if (currRow > 0 && horzWall[currRow][currCol] != 1 && Manhattans[currRow - 1][currCol] == -1) {
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b00      	cmp	r3, #0
 8003918:	dd31      	ble.n	800397e <recalculate+0x14a>
 800391a:	4977      	ldr	r1, [pc, #476]	; (8003af8 <recalculate+0x2c4>)
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	011a      	lsls	r2, r3, #4
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4413      	add	r3, r2
 8003924:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d028      	beq.n	800397e <recalculate+0x14a>
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	3b01      	subs	r3, #1
 8003930:	496f      	ldr	r1, [pc, #444]	; (8003af0 <recalculate+0x2bc>)
 8003932:	011a      	lsls	r2, r3, #4
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4413      	add	r3, r2
 8003938:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800393c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003940:	d11d      	bne.n	800397e <recalculate+0x14a>
            Manhattans[currRow - 1][currCol] = Manhattans[currRow][currCol] + 1;
 8003942:	496b      	ldr	r1, [pc, #428]	; (8003af0 <recalculate+0x2bc>)
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	011a      	lsls	r2, r3, #4
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4413      	add	r3, r2
 800394c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003950:	b29b      	uxth	r3, r3
 8003952:	3301      	adds	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	3b01      	subs	r3, #1
 800395a:	b210      	sxth	r0, r2
 800395c:	4964      	ldr	r1, [pc, #400]	; (8003af0 <recalculate+0x2bc>)
 800395e:	011a      	lsls	r2, r3, #4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4413      	add	r3, r2
 8003964:	4602      	mov	r2, r0
 8003966:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow - 1, currCol));
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	3b01      	subs	r3, #1
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fd85 	bl	8003480 <newCell>
 8003976:	4603      	mov	r3, r0
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff fd97 	bl	80034ac <insertQueue>
        }
        //east wall
        if (currCol < 15 && vertWall[currRow][currCol + 1] != 1 && Manhattans[currRow][currCol + 1] == -1) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b0e      	cmp	r3, #14
 8003982:	dc34      	bgt.n	80039ee <recalculate+0x1ba>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	1c59      	adds	r1, r3, #1
 8003988:	485c      	ldr	r0, [pc, #368]	; (8003afc <recalculate+0x2c8>)
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	4413      	add	r3, r2
 8003992:	440b      	add	r3, r1
 8003994:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d028      	beq.n	80039ee <recalculate+0x1ba>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3301      	adds	r3, #1
 80039a0:	4953      	ldr	r1, [pc, #332]	; (8003af0 <recalculate+0x2bc>)
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	0112      	lsls	r2, r2, #4
 80039a6:	4413      	add	r3, r2
 80039a8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d11d      	bne.n	80039ee <recalculate+0x1ba>
            Manhattans[currRow][currCol + 1] = Manhattans[currRow][currCol] + 1;
 80039b2:	494f      	ldr	r1, [pc, #316]	; (8003af0 <recalculate+0x2bc>)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	011a      	lsls	r2, r3, #4
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4413      	add	r3, r2
 80039bc:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	3301      	adds	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3301      	adds	r3, #1
 80039ca:	b210      	sxth	r0, r2
 80039cc:	4948      	ldr	r1, [pc, #288]	; (8003af0 <recalculate+0x2bc>)
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	0112      	lsls	r2, r2, #4
 80039d2:	4413      	add	r3, r2
 80039d4:	4602      	mov	r2, r0
 80039d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol + 1));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3301      	adds	r3, #1
 80039de:	4619      	mov	r1, r3
 80039e0:	68b8      	ldr	r0, [r7, #8]
 80039e2:	f7ff fd4d 	bl	8003480 <newCell>
 80039e6:	4603      	mov	r3, r0
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fd5f 	bl	80034ac <insertQueue>
        }
        //south wall
        if (currRow < 15 && horzWall[currRow + 1][currCol] != 1 && Manhattans[currRow + 1][currCol] == -1) {
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b0e      	cmp	r3, #14
 80039f2:	dc32      	bgt.n	8003a5a <recalculate+0x226>
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	3301      	adds	r3, #1
 80039f8:	493f      	ldr	r1, [pc, #252]	; (8003af8 <recalculate+0x2c4>)
 80039fa:	011a      	lsls	r2, r3, #4
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4413      	add	r3, r2
 8003a00:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d028      	beq.n	8003a5a <recalculate+0x226>
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	4938      	ldr	r1, [pc, #224]	; (8003af0 <recalculate+0x2bc>)
 8003a0e:	011a      	lsls	r2, r3, #4
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4413      	add	r3, r2
 8003a14:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a1c:	d11d      	bne.n	8003a5a <recalculate+0x226>
            Manhattans[currRow + 1][currCol] = Manhattans[currRow][currCol] + 1;
 8003a1e:	4934      	ldr	r1, [pc, #208]	; (8003af0 <recalculate+0x2bc>)
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	011a      	lsls	r2, r3, #4
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4413      	add	r3, r2
 8003a28:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	3301      	adds	r3, #1
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	3301      	adds	r3, #1
 8003a36:	b210      	sxth	r0, r2
 8003a38:	492d      	ldr	r1, [pc, #180]	; (8003af0 <recalculate+0x2bc>)
 8003a3a:	011a      	lsls	r2, r3, #4
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4413      	add	r3, r2
 8003a40:	4602      	mov	r2, r0
 8003a42:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow + 1, currCol));
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff fd17 	bl	8003480 <newCell>
 8003a52:	4603      	mov	r3, r0
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff fd29 	bl	80034ac <insertQueue>
        }
        //west wall
        if (currCol > 0 && vertWall[currRow][currCol] != 1 && Manhattans[currRow][currCol - 1] == -1) {
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	dd33      	ble.n	8003ac8 <recalculate+0x294>
 8003a60:	4926      	ldr	r1, [pc, #152]	; (8003afc <recalculate+0x2c8>)
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	4613      	mov	r3, r2
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	4413      	add	r3, r2
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d028      	beq.n	8003ac8 <recalculate+0x294>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	491d      	ldr	r1, [pc, #116]	; (8003af0 <recalculate+0x2bc>)
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	0112      	lsls	r2, r2, #4
 8003a80:	4413      	add	r3, r2
 8003a82:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8a:	d11d      	bne.n	8003ac8 <recalculate+0x294>
            Manhattans[currRow][currCol - 1] = Manhattans[currRow][currCol] + 1;
 8003a8c:	4918      	ldr	r1, [pc, #96]	; (8003af0 <recalculate+0x2bc>)
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	011a      	lsls	r2, r3, #4
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4413      	add	r3, r2
 8003a96:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b210      	sxth	r0, r2
 8003aa6:	4912      	ldr	r1, [pc, #72]	; (8003af0 <recalculate+0x2bc>)
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	0112      	lsls	r2, r2, #4
 8003aac:	4413      	add	r3, r2
 8003aae:	4602      	mov	r2, r0
 8003ab0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            insertQueue(newCell(currRow, currCol - 1));
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	4619      	mov	r1, r3
 8003aba:	68b8      	ldr	r0, [r7, #8]
 8003abc:	f7ff fce0 	bl	8003480 <newCell>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fcf2 	bl	80034ac <insertQueue>
        }

        // Deletes cell from queue and frees memory
        popQueueFront();
 8003ac8:	f7ff fd18 	bl	80034fc <popQueueFront>
    while (queueStart != queueEnd) {
 8003acc:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <recalculate+0x2b4>)
 8003ace:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003ad2:	4b06      	ldr	r3, [pc, #24]	; (8003aec <recalculate+0x2b8>)
 8003ad4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	f47f af12 	bne.w	8003902 <recalculate+0xce>
    }
}
 8003ade:	bf00      	nop
 8003ae0:	bf00      	nop
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000eac 	.word	0x20000eac
 8003aec:	20000eae 	.word	0x20000eae
 8003af0:	200004ac 	.word	0x200004ac
 8003af4:	20000008 	.word	0x20000008
 8003af8:	20000eb0 	.word	0x20000eb0
 8003afc:	200010d0 	.word	0x200010d0

08003b00 <solver>:

Action solver(Algorithm alg) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
    switch (alg)
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d002      	beq.n	8003b16 <solver+0x16>
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d004      	beq.n	8003b1e <solver+0x1e>
 8003b14:	e007      	b.n	8003b26 <solver+0x26>
    {
    case DEAD:
    	return deadReckoning();
 8003b16:	f000 f80b 	bl	8003b30 <deadReckoning>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	e004      	b.n	8003b28 <solver+0x28>
    	break;
    case FLOODFILL:
    	return floodFill();
 8003b1e:	f000 f81b 	bl	8003b58 <floodFill>
 8003b22:	4603      	mov	r3, r0
 8003b24:	e000      	b.n	8003b28 <solver+0x28>
    	break;
    default:
    	return FORWARD;
 8003b26:	2301      	movs	r3, #1
    }
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <deadReckoning>:

Action deadReckoning() {       // The simple left wall following algorithm that they provided
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
	if (!frontWallCheck())
 8003b34:	f000 fd4c 	bl	80045d0 <frontWallCheck>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <deadReckoning+0x12>
	{
		return FORWARD;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e007      	b.n	8003b52 <deadReckoning+0x22>
	}
	else if (!rightWallCheck())
 8003b42:	f000 fd29 	bl	8004598 <rightWallCheck>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <deadReckoning+0x20>
	{
		return RIGHT;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e000      	b.n	8003b52 <deadReckoning+0x22>
	}
	else
	{
		return LEFT;
 8003b50:	2300      	movs	r3, #0
	}
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <floodFill>:

Action floodFill() {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af00      	add	r7, sp, #0
    // Initializes all the elements and calculates Manhattan distances
    if (!initialized)
 8003b5e:	4b9f      	ldr	r3, [pc, #636]	; (8003ddc <floodFill+0x284>)
 8003b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d106      	bne.n	8003b76 <floodFill+0x1e>
    {
        initElements();
 8003b68:	f7ff fcf8 	bl	800355c <initElements>
        recalculate();
 8003b6c:	f7ff fe62 	bl	8003834 <recalculate>
        initialized = 1;
 8003b70:	4b9a      	ldr	r3, [pc, #616]	; (8003ddc <floodFill+0x284>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	801a      	strh	r2, [r3, #0]
    }

    // Lights up detected walls and adds them to the 2D wall arrays
    detectWalls();
 8003b76:	f7ff fdcb 	bl	8003710 <detectWalls>

    // Display all Manhattan distances in the API dispaly

    int row = currPos->row;
 8003b7a:	4b99      	ldr	r3, [pc, #612]	; (8003de0 <floodFill+0x288>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	61bb      	str	r3, [r7, #24]
    int col = currPos->col;
 8003b82:	4b97      	ldr	r3, [pc, #604]	; (8003de0 <floodFill+0x288>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	617b      	str	r3, [r7, #20]

    // If goal has already been reached, set new destination to either middle or starting cell
    if (Manhattans[row][col] == 0)
 8003b8a:	4996      	ldr	r1, [pc, #600]	; (8003de4 <floodFill+0x28c>)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	011a      	lsls	r2, r3, #4
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	4413      	add	r3, r2
 8003b94:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d118      	bne.n	8003bce <floodFill+0x76>
    {
    	if (HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin) == GPIO_PIN_SET)	// I want to save the finished maze on this run
 8003b9c:	2104      	movs	r1, #4
 8003b9e:	4892      	ldr	r0, [pc, #584]	; (8003de8 <floodFill+0x290>)
 8003ba0:	f002 faa2 	bl	80060e8 <HAL_GPIO_ReadPin>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <floodFill+0x56>
		{
			saveMaze();
 8003baa:	f000 fa25 	bl	8003ff8 <saveMaze>
		}

        if (goToCenter)
 8003bae:	4b8f      	ldr	r3, [pc, #572]	; (8003dec <floodFill+0x294>)
 8003bb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <floodFill+0x68>
            goToCenter = 0; // Destination is now Starting Cell
 8003bb8:	4b8c      	ldr	r3, [pc, #560]	; (8003dec <floodFill+0x294>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	801a      	strh	r2, [r3, #0]
 8003bbe:	e002      	b.n	8003bc6 <floodFill+0x6e>
        else
            goToCenter = 1; // Destination is now middle four
 8003bc0:	4b8a      	ldr	r3, [pc, #552]	; (8003dec <floodFill+0x294>)
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	801a      	strh	r2, [r3, #0]

        recalculate();
 8003bc6:	f7ff fe35 	bl	8003834 <recalculate>
        return IDLE;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e11d      	b.n	8003e0a <floodFill+0x2b2>
    }

    int northBlocked = horzWall[row][col];
 8003bce:	4988      	ldr	r1, [pc, #544]	; (8003df0 <floodFill+0x298>)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	011a      	lsls	r2, r3, #4
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003bdc:	613b      	str	r3, [r7, #16]
    int eastBlocked = vertWall[row][col + 1];
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	1c59      	adds	r1, r3, #1
 8003be2:	4884      	ldr	r0, [pc, #528]	; (8003df4 <floodFill+0x29c>)
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4613      	mov	r3, r2
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	4413      	add	r3, r2
 8003bec:	440b      	add	r3, r1
 8003bee:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003bf2:	60fb      	str	r3, [r7, #12]
    int southBlocked = horzWall[row + 1][col];
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	497d      	ldr	r1, [pc, #500]	; (8003df0 <floodFill+0x298>)
 8003bfa:	011a      	lsls	r2, r3, #4
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	4413      	add	r3, r2
 8003c00:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003c04:	60bb      	str	r3, [r7, #8]
    int westBlocked = vertWall[row][col];
 8003c06:	497b      	ldr	r1, [pc, #492]	; (8003df4 <floodFill+0x29c>)
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	4413      	add	r3, r2
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	4413      	add	r3, r2
 8003c14:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003c18:	607b      	str	r3, [r7, #4]

    // Find next heading
    int nextHead = -1;
 8003c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c1e:	61fb      	str	r3, [r7, #28]

    if (row != 0 && Manhattans[row - 1][col] < Manhattans[row][col] && !northBlocked)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d016      	beq.n	8003c54 <floodFill+0xfc>
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	496e      	ldr	r1, [pc, #440]	; (8003de4 <floodFill+0x28c>)
 8003c2c:	011a      	lsls	r2, r3, #4
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	4413      	add	r3, r2
 8003c32:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003c36:	486b      	ldr	r0, [pc, #428]	; (8003de4 <floodFill+0x28c>)
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	0119      	lsls	r1, r3, #4
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	440b      	add	r3, r1
 8003c40:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	da05      	bge.n	8003c54 <floodFill+0xfc>
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d102      	bne.n	8003c54 <floodFill+0xfc>
        nextHead = NORTH;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	e04c      	b.n	8003cee <floodFill+0x196>
    else if (col != 15 && Manhattans[row][col + 1] < Manhattans[row][col] && !eastBlocked)
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2b0f      	cmp	r3, #15
 8003c58:	d016      	beq.n	8003c88 <floodFill+0x130>
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	4961      	ldr	r1, [pc, #388]	; (8003de4 <floodFill+0x28c>)
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	0112      	lsls	r2, r2, #4
 8003c64:	4413      	add	r3, r2
 8003c66:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003c6a:	485e      	ldr	r0, [pc, #376]	; (8003de4 <floodFill+0x28c>)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	0119      	lsls	r1, r3, #4
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	440b      	add	r3, r1
 8003c74:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	da05      	bge.n	8003c88 <floodFill+0x130>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d102      	bne.n	8003c88 <floodFill+0x130>
        nextHead = EAST;
 8003c82:	2301      	movs	r3, #1
 8003c84:	61fb      	str	r3, [r7, #28]
 8003c86:	e032      	b.n	8003cee <floodFill+0x196>
    else if (row != 15 && Manhattans[row + 1][col] < Manhattans[row][col] && !southBlocked)
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	2b0f      	cmp	r3, #15
 8003c8c:	d016      	beq.n	8003cbc <floodFill+0x164>
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	3301      	adds	r3, #1
 8003c92:	4954      	ldr	r1, [pc, #336]	; (8003de4 <floodFill+0x28c>)
 8003c94:	011a      	lsls	r2, r3, #4
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	4413      	add	r3, r2
 8003c9a:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003c9e:	4851      	ldr	r0, [pc, #324]	; (8003de4 <floodFill+0x28c>)
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	0119      	lsls	r1, r3, #4
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	440b      	add	r3, r1
 8003ca8:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	da05      	bge.n	8003cbc <floodFill+0x164>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <floodFill+0x164>
        nextHead = SOUTH;
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	61fb      	str	r3, [r7, #28]
 8003cba:	e018      	b.n	8003cee <floodFill+0x196>
    else if (col != 0 && Manhattans[row][col - 1] < Manhattans[row][col] && !westBlocked)
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d015      	beq.n	8003cee <floodFill+0x196>
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	4947      	ldr	r1, [pc, #284]	; (8003de4 <floodFill+0x28c>)
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	0112      	lsls	r2, r2, #4
 8003ccc:	4413      	add	r3, r2
 8003cce:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003cd2:	4844      	ldr	r0, [pc, #272]	; (8003de4 <floodFill+0x28c>)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	0119      	lsls	r1, r3, #4
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	440b      	add	r3, r1
 8003cdc:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	da04      	bge.n	8003cee <floodFill+0x196>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <floodFill+0x196>
        nextHead = WEST;
 8003cea:	2303      	movs	r3, #3
 8003cec:	61fb      	str	r3, [r7, #28]

    // If no path available, then recalculta
    if (nextHead == -1)
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf4:	d103      	bne.n	8003cfe <floodFill+0x1a6>
    {
        recalculate();
 8003cf6:	f7ff fd9d 	bl	8003834 <recalculate>
        return IDLE;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e085      	b.n	8003e0a <floodFill+0x2b2>
    }

    // If next heading is in same direction, move forward
    if (nextHead == currHead)
 8003cfe:	4b3e      	ldr	r3, [pc, #248]	; (8003df8 <floodFill+0x2a0>)
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d128      	bne.n	8003d5c <floodFill+0x204>
    {
        switch (currHead)
 8003d0a:	4b3b      	ldr	r3, [pc, #236]	; (8003df8 <floodFill+0x2a0>)
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d822      	bhi.n	8003d58 <floodFill+0x200>
 8003d12:	a201      	add	r2, pc, #4	; (adr r2, 8003d18 <floodFill+0x1c0>)
 8003d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d18:	08003d29 	.word	0x08003d29
 8003d1c:	08003d35 	.word	0x08003d35
 8003d20:	08003d41 	.word	0x08003d41
 8003d24:	08003d4d 	.word	0x08003d4d
        {
        case NORTH:
            currPos->row--;
 8003d28:	4b2d      	ldr	r3, [pc, #180]	; (8003de0 <floodFill+0x288>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	3a01      	subs	r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
            break;
 8003d32:	e011      	b.n	8003d58 <floodFill+0x200>
        case EAST:
            currPos->col++;
 8003d34:	4b2a      	ldr	r3, [pc, #168]	; (8003de0 <floodFill+0x288>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	3201      	adds	r2, #1
 8003d3c:	605a      	str	r2, [r3, #4]
            break;
 8003d3e:	e00b      	b.n	8003d58 <floodFill+0x200>
        case SOUTH:
            currPos->row++;
 8003d40:	4b27      	ldr	r3, [pc, #156]	; (8003de0 <floodFill+0x288>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	3201      	adds	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
            break;
 8003d4a:	e005      	b.n	8003d58 <floodFill+0x200>
        case WEST:
            currPos->col--;
 8003d4c:	4b24      	ldr	r3, [pc, #144]	; (8003de0 <floodFill+0x288>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	3a01      	subs	r2, #1
 8003d54:	605a      	str	r2, [r3, #4]
            break;
 8003d56:	bf00      	nop
        }
        return FORWARD;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e056      	b.n	8003e0a <floodFill+0x2b2>
    }

    // If next heading is in opposite direction, turn right
    if ((nextHead - currHead) % 2 == 0)
 8003d5c:	4b26      	ldr	r3, [pc, #152]	; (8003df8 <floodFill+0x2a0>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	461a      	mov	r2, r3
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10f      	bne.n	8003d8e <floodFill+0x236>
    {
        if (currHead == WEST)
 8003d6e:	4b22      	ldr	r3, [pc, #136]	; (8003df8 <floodFill+0x2a0>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	2b03      	cmp	r3, #3
 8003d74:	d103      	bne.n	8003d7e <floodFill+0x226>
            currHead = NORTH;
 8003d76:	4b20      	ldr	r3, [pc, #128]	; (8003df8 <floodFill+0x2a0>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	701a      	strb	r2, [r3, #0]
 8003d7c:	e005      	b.n	8003d8a <floodFill+0x232>
        else
            currHead++;
 8003d7e:	4b1e      	ldr	r3, [pc, #120]	; (8003df8 <floodFill+0x2a0>)
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	3301      	adds	r3, #1
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	4b1c      	ldr	r3, [pc, #112]	; (8003df8 <floodFill+0x2a0>)
 8003d88:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	e03d      	b.n	8003e0a <floodFill+0x2b2>
    }

    // If next heading is right, turn right
    if ((nextHead - currHead) == 1 || nextHead - currHead == -3)
 8003d8e:	4b1a      	ldr	r3, [pc, #104]	; (8003df8 <floodFill+0x2a0>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d007      	beq.n	8003dac <floodFill+0x254>
 8003d9c:	4b16      	ldr	r3, [pc, #88]	; (8003df8 <floodFill+0x2a0>)
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	f113 0f03 	cmn.w	r3, #3
 8003daa:	d10f      	bne.n	8003dcc <floodFill+0x274>
    {
        if (currHead == WEST)
 8003dac:	4b12      	ldr	r3, [pc, #72]	; (8003df8 <floodFill+0x2a0>)
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d103      	bne.n	8003dbc <floodFill+0x264>
            currHead = NORTH;
 8003db4:	4b10      	ldr	r3, [pc, #64]	; (8003df8 <floodFill+0x2a0>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	e005      	b.n	8003dc8 <floodFill+0x270>
        else
            currHead++;
 8003dbc:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <floodFill+0x2a0>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	4b0c      	ldr	r3, [pc, #48]	; (8003df8 <floodFill+0x2a0>)
 8003dc6:	701a      	strb	r2, [r3, #0]
        return RIGHT;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	e01e      	b.n	8003e0a <floodFill+0x2b2>
    }

    // else, turn left
    if (currHead == NORTH)
 8003dcc:	4b0a      	ldr	r3, [pc, #40]	; (8003df8 <floodFill+0x2a0>)
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d113      	bne.n	8003dfc <floodFill+0x2a4>
        currHead = WEST;
 8003dd4:	4b08      	ldr	r3, [pc, #32]	; (8003df8 <floodFill+0x2a0>)
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	e015      	b.n	8003e08 <floodFill+0x2b0>
 8003ddc:	200004a0 	.word	0x200004a0
 8003de0:	200004a4 	.word	0x200004a4
 8003de4:	200004ac 	.word	0x200004ac
 8003de8:	40020c00 	.word	0x40020c00
 8003dec:	20000008 	.word	0x20000008
 8003df0:	20000eb0 	.word	0x20000eb0
 8003df4:	200010d0 	.word	0x200010d0
 8003df8:	200004a8 	.word	0x200004a8
    else
        currHead--;
 8003dfc:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <floodFill+0x2bc>)
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	3b01      	subs	r3, #1
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	4b03      	ldr	r3, [pc, #12]	; (8003e14 <floodFill+0x2bc>)
 8003e06:	701a      	strb	r2, [r3, #0]
    return LEFT;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3720      	adds	r7, #32
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	200004a8 	.word	0x200004a8

08003e18 <foresight>:

int foresight() {
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
	int row = currPos->row;
 8003e1e:	4b70      	ldr	r3, [pc, #448]	; (8003fe0 <foresight+0x1c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	61fb      	str	r3, [r7, #28]
	int col = currPos->col;
 8003e26:	4b6e      	ldr	r3, [pc, #440]	; (8003fe0 <foresight+0x1c8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	61bb      	str	r3, [r7, #24]

	int extra_moves = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]

	while(discovered[row][col] != 0)
 8003e32:	e0c3      	b.n	8003fbc <foresight+0x1a4>
	{
	    int northBlocked = horzWall[row][col];
 8003e34:	496b      	ldr	r1, [pc, #428]	; (8003fe4 <foresight+0x1cc>)
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	011a      	lsls	r2, r3, #4
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003e42:	60fb      	str	r3, [r7, #12]
	    int eastBlocked = vertWall[row][col + 1];
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	1c59      	adds	r1, r3, #1
 8003e48:	4867      	ldr	r0, [pc, #412]	; (8003fe8 <foresight+0x1d0>)
 8003e4a:	69fa      	ldr	r2, [r7, #28]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	4413      	add	r3, r2
 8003e52:	440b      	add	r3, r1
 8003e54:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003e58:	60bb      	str	r3, [r7, #8]
	    int southBlocked = horzWall[row + 1][col];
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	4961      	ldr	r1, [pc, #388]	; (8003fe4 <foresight+0x1cc>)
 8003e60:	011a      	lsls	r2, r3, #4
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	4413      	add	r3, r2
 8003e66:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003e6a:	607b      	str	r3, [r7, #4]
	    int westBlocked = vertWall[row][col];
 8003e6c:	495e      	ldr	r1, [pc, #376]	; (8003fe8 <foresight+0x1d0>)
 8003e6e:	69fa      	ldr	r2, [r7, #28]
 8003e70:	4613      	mov	r3, r2
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	4413      	add	r3, r2
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4413      	add	r3, r2
 8003e7a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003e7e:	603b      	str	r3, [r7, #0]

	    // Find next heading
	    int nextHead = -1;
 8003e80:	f04f 33ff 	mov.w	r3, #4294967295
 8003e84:	613b      	str	r3, [r7, #16]

	    if (row != 0 && Manhattans[row - 1][col] < Manhattans[row][col] && !northBlocked)
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d016      	beq.n	8003eba <foresight+0xa2>
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	4956      	ldr	r1, [pc, #344]	; (8003fec <foresight+0x1d4>)
 8003e92:	011a      	lsls	r2, r3, #4
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	4413      	add	r3, r2
 8003e98:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003e9c:	4853      	ldr	r0, [pc, #332]	; (8003fec <foresight+0x1d4>)
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	0119      	lsls	r1, r3, #4
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	440b      	add	r3, r1
 8003ea6:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	da05      	bge.n	8003eba <foresight+0xa2>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d102      	bne.n	8003eba <foresight+0xa2>
	        nextHead = NORTH;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	613b      	str	r3, [r7, #16]
 8003eb8:	e04c      	b.n	8003f54 <foresight+0x13c>
	    else if (col != 15 && Manhattans[row][col + 1] < Manhattans[row][col] && !eastBlocked)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	2b0f      	cmp	r3, #15
 8003ebe:	d016      	beq.n	8003eee <foresight+0xd6>
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	4949      	ldr	r1, [pc, #292]	; (8003fec <foresight+0x1d4>)
 8003ec6:	69fa      	ldr	r2, [r7, #28]
 8003ec8:	0112      	lsls	r2, r2, #4
 8003eca:	4413      	add	r3, r2
 8003ecc:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003ed0:	4846      	ldr	r0, [pc, #280]	; (8003fec <foresight+0x1d4>)
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	0119      	lsls	r1, r3, #4
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	440b      	add	r3, r1
 8003eda:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	da05      	bge.n	8003eee <foresight+0xd6>
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d102      	bne.n	8003eee <foresight+0xd6>
	        nextHead = EAST;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	e032      	b.n	8003f54 <foresight+0x13c>
	    else if (row != 15 && Manhattans[row + 1][col] < Manhattans[row][col] && !southBlocked)
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	2b0f      	cmp	r3, #15
 8003ef2:	d016      	beq.n	8003f22 <foresight+0x10a>
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	493c      	ldr	r1, [pc, #240]	; (8003fec <foresight+0x1d4>)
 8003efa:	011a      	lsls	r2, r3, #4
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	4413      	add	r3, r2
 8003f00:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003f04:	4839      	ldr	r0, [pc, #228]	; (8003fec <foresight+0x1d4>)
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	0119      	lsls	r1, r3, #4
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	440b      	add	r3, r1
 8003f0e:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	da05      	bge.n	8003f22 <foresight+0x10a>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d102      	bne.n	8003f22 <foresight+0x10a>
	        nextHead = SOUTH;
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	613b      	str	r3, [r7, #16]
 8003f20:	e018      	b.n	8003f54 <foresight+0x13c>
	    else if (col != 0 && Manhattans[row][col - 1] < Manhattans[row][col] && !westBlocked)
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d015      	beq.n	8003f54 <foresight+0x13c>
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	492f      	ldr	r1, [pc, #188]	; (8003fec <foresight+0x1d4>)
 8003f2e:	69fa      	ldr	r2, [r7, #28]
 8003f30:	0112      	lsls	r2, r2, #4
 8003f32:	4413      	add	r3, r2
 8003f34:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
 8003f38:	482c      	ldr	r0, [pc, #176]	; (8003fec <foresight+0x1d4>)
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	0119      	lsls	r1, r3, #4
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	440b      	add	r3, r1
 8003f42:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	da04      	bge.n	8003f54 <foresight+0x13c>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <foresight+0x13c>
	        nextHead = WEST;
 8003f50:	2303      	movs	r3, #3
 8003f52:	613b      	str	r3, [r7, #16]

	    if (nextHead != currHead)
 8003f54:	4b26      	ldr	r3, [pc, #152]	; (8003ff0 <foresight+0x1d8>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d138      	bne.n	8003fd2 <foresight+0x1ba>
	    	break;

	    extra_moves++;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	3301      	adds	r3, #1
 8003f64:	617b      	str	r3, [r7, #20]

		switch (currHead)
 8003f66:	4b22      	ldr	r3, [pc, #136]	; (8003ff0 <foresight+0x1d8>)
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b03      	cmp	r3, #3
 8003f6c:	d81a      	bhi.n	8003fa4 <foresight+0x18c>
 8003f6e:	a201      	add	r2, pc, #4	; (adr r2, 8003f74 <foresight+0x15c>)
 8003f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f74:	08003f85 	.word	0x08003f85
 8003f78:	08003f8d 	.word	0x08003f8d
 8003f7c:	08003f95 	.word	0x08003f95
 8003f80:	08003f9d 	.word	0x08003f9d
		{
			case NORTH:
				row--;
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	61fb      	str	r3, [r7, #28]
				break;
 8003f8a:	e00b      	b.n	8003fa4 <foresight+0x18c>
			case EAST:
				col++;
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	61bb      	str	r3, [r7, #24]
				break;
 8003f92:	e007      	b.n	8003fa4 <foresight+0x18c>
			case SOUTH:
				row++;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	3301      	adds	r3, #1
 8003f98:	61fb      	str	r3, [r7, #28]
				break;
 8003f9a:	e003      	b.n	8003fa4 <foresight+0x18c>
			case WEST:
				col--;
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	61bb      	str	r3, [r7, #24]
				break;
 8003fa2:	bf00      	nop
		}
		if (row < 0 || row > 15 || col < 0 || col > 15)
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	db14      	blt.n	8003fd4 <foresight+0x1bc>
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	2b0f      	cmp	r3, #15
 8003fae:	dc11      	bgt.n	8003fd4 <foresight+0x1bc>
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	db0e      	blt.n	8003fd4 <foresight+0x1bc>
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	2b0f      	cmp	r3, #15
 8003fba:	dc0b      	bgt.n	8003fd4 <foresight+0x1bc>
	while(discovered[row][col] != 0)
 8003fbc:	490d      	ldr	r1, [pc, #52]	; (8003ff4 <foresight+0x1dc>)
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	011a      	lsls	r2, r3, #4
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f47f af32 	bne.w	8003e34 <foresight+0x1c>
 8003fd0:	e000      	b.n	8003fd4 <foresight+0x1bc>
	    	break;
 8003fd2:	bf00      	nop
			break;
	}

	return extra_moves;
 8003fd4:	697b      	ldr	r3, [r7, #20]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3724      	adds	r7, #36	; 0x24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr
 8003fe0:	200004a4 	.word	0x200004a4
 8003fe4:	20000eb0 	.word	0x20000eb0
 8003fe8:	200010d0 	.word	0x200010d0
 8003fec:	200004ac 	.word	0x200004ac
 8003ff0:	200004a8 	.word	0x200004a8
 8003ff4:	200012f0 	.word	0x200012f0

08003ff8 <saveMaze>:

void saveMaze() {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0

	writeFlash(horzWall, vertWall, discovered);
 8003ffc:	4a03      	ldr	r2, [pc, #12]	; (800400c <saveMaze+0x14>)
 8003ffe:	4904      	ldr	r1, [pc, #16]	; (8004010 <saveMaze+0x18>)
 8004000:	4804      	ldr	r0, [pc, #16]	; (8004014 <saveMaze+0x1c>)
 8004002:	f7fd facd 	bl	80015a0 <writeFlash>

}
 8004006:	bf00      	nop
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	200012f0 	.word	0x200012f0
 8004010:	200010d0 	.word	0x200010d0
 8004014:	20000eb0 	.word	0x20000eb0

08004018 <loadMaze>:
void loadMaze() {
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0

	readFlash(horzWall, vertWall, discovered);
 800401c:	4a03      	ldr	r2, [pc, #12]	; (800402c <loadMaze+0x14>)
 800401e:	4904      	ldr	r1, [pc, #16]	; (8004030 <loadMaze+0x18>)
 8004020:	4804      	ldr	r0, [pc, #16]	; (8004034 <loadMaze+0x1c>)
 8004022:	f7fd fb61 	bl	80016e8 <readFlash>

}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	200012f0 	.word	0x200012f0
 8004030:	200010d0 	.word	0x200010d0
 8004034:	20000eb0 	.word	0x20000eb0

08004038 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800403e:	2300      	movs	r3, #0
 8004040:	607b      	str	r3, [r7, #4]
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <HAL_MspInit+0x48>)
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	4a0e      	ldr	r2, [pc, #56]	; (8004080 <HAL_MspInit+0x48>)
 8004048:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800404c:	6453      	str	r3, [r2, #68]	; 0x44
 800404e:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <HAL_MspInit+0x48>)
 8004050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800405a:	2300      	movs	r3, #0
 800405c:	603b      	str	r3, [r7, #0]
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <HAL_MspInit+0x48>)
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	4a07      	ldr	r2, [pc, #28]	; (8004080 <HAL_MspInit+0x48>)
 8004064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004068:	6413      	str	r3, [r2, #64]	; 0x40
 800406a:	4b05      	ldr	r3, [pc, #20]	; (8004080 <HAL_MspInit+0x48>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40023800 	.word	0x40023800

08004084 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08a      	sub	sp, #40	; 0x28
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800408c:	f107 0314 	add.w	r3, r7, #20
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	605a      	str	r2, [r3, #4]
 8004096:	609a      	str	r2, [r3, #8]
 8004098:	60da      	str	r2, [r3, #12]
 800409a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a3c      	ldr	r2, [pc, #240]	; (8004194 <HAL_ADC_MspInit+0x110>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d171      	bne.n	800418a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	4b3b      	ldr	r3, [pc, #236]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	4a3a      	ldr	r2, [pc, #232]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b4:	6453      	str	r3, [r2, #68]	; 0x44
 80040b6:	4b38      	ldr	r3, [pc, #224]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040be:	613b      	str	r3, [r7, #16]
 80040c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c2:	2300      	movs	r3, #0
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	4b34      	ldr	r3, [pc, #208]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	4a33      	ldr	r2, [pc, #204]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	6313      	str	r3, [r2, #48]	; 0x30
 80040d2:	4b31      	ldr	r3, [pc, #196]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	4b2d      	ldr	r3, [pc, #180]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e6:	4a2c      	ldr	r2, [pc, #176]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	6313      	str	r3, [r2, #48]	; 0x30
 80040ee:	4b2a      	ldr	r3, [pc, #168]	; (8004198 <HAL_ADC_MspInit+0x114>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ForwardRightReceiver_Pin|RightReceiver_Pin;
 80040fa:	2303      	movs	r3, #3
 80040fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040fe:	2303      	movs	r3, #3
 8004100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004106:	f107 0314 	add.w	r3, r7, #20
 800410a:	4619      	mov	r1, r3
 800410c:	4823      	ldr	r0, [pc, #140]	; (800419c <HAL_ADC_MspInit+0x118>)
 800410e:	f001 fe4d 	bl	8005dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LeftReceiver_Pin|ForwardLeftReceiver_Pin;
 8004112:	2360      	movs	r3, #96	; 0x60
 8004114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004116:	2303      	movs	r3, #3
 8004118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800411a:	2300      	movs	r3, #0
 800411c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800411e:	f107 0314 	add.w	r3, r7, #20
 8004122:	4619      	mov	r1, r3
 8004124:	481e      	ldr	r0, [pc, #120]	; (80041a0 <HAL_ADC_MspInit+0x11c>)
 8004126:	f001 fe41 	bl	8005dac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800412a:	4b1e      	ldr	r3, [pc, #120]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 800412c:	4a1e      	ldr	r2, [pc, #120]	; (80041a8 <HAL_ADC_MspInit+0x124>)
 800412e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004130:	4b1c      	ldr	r3, [pc, #112]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004132:	2200      	movs	r2, #0
 8004134:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004136:	4b1b      	ldr	r3, [pc, #108]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004138:	2200      	movs	r2, #0
 800413a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800413c:	4b19      	ldr	r3, [pc, #100]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 800413e:	2200      	movs	r2, #0
 8004140:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004142:	4b18      	ldr	r3, [pc, #96]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004144:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004148:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800414a:	4b16      	ldr	r3, [pc, #88]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 800414c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004150:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004158:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800415a:	4b12      	ldr	r3, [pc, #72]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 800415c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004160:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004162:	4b10      	ldr	r3, [pc, #64]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004164:	2200      	movs	r2, #0
 8004166:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004168:	4b0e      	ldr	r3, [pc, #56]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 800416a:	2200      	movs	r2, #0
 800416c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800416e:	480d      	ldr	r0, [pc, #52]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004170:	f001 f83c 	bl	80051ec <HAL_DMA_Init>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800417a:	f7fe fa31 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a08      	ldr	r2, [pc, #32]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004182:	639a      	str	r2, [r3, #56]	; 0x38
 8004184:	4a07      	ldr	r2, [pc, #28]	; (80041a4 <HAL_ADC_MspInit+0x120>)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800418a:	bf00      	nop
 800418c:	3728      	adds	r7, #40	; 0x28
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40012000 	.word	0x40012000
 8004198:	40023800 	.word	0x40023800
 800419c:	40020800 	.word	0x40020800
 80041a0:	40020000 	.word	0x40020000
 80041a4:	200001ec 	.word	0x200001ec
 80041a8:	40026410 	.word	0x40026410

080041ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	; 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b4:	f107 0314 	add.w	r3, r7, #20
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	60da      	str	r2, [r3, #12]
 80041c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a19      	ldr	r2, [pc, #100]	; (8004230 <HAL_I2C_MspInit+0x84>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d12b      	bne.n	8004226 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ce:	2300      	movs	r3, #0
 80041d0:	613b      	str	r3, [r7, #16]
 80041d2:	4b18      	ldr	r3, [pc, #96]	; (8004234 <HAL_I2C_MspInit+0x88>)
 80041d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d6:	4a17      	ldr	r2, [pc, #92]	; (8004234 <HAL_I2C_MspInit+0x88>)
 80041d8:	f043 0302 	orr.w	r3, r3, #2
 80041dc:	6313      	str	r3, [r2, #48]	; 0x30
 80041de:	4b15      	ldr	r3, [pc, #84]	; (8004234 <HAL_I2C_MspInit+0x88>)
 80041e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 80041ea:	23c0      	movs	r3, #192	; 0xc0
 80041ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041ee:	2312      	movs	r3, #18
 80041f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f6:	2303      	movs	r3, #3
 80041f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041fa:	2304      	movs	r3, #4
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041fe:	f107 0314 	add.w	r3, r7, #20
 8004202:	4619      	mov	r1, r3
 8004204:	480c      	ldr	r0, [pc, #48]	; (8004238 <HAL_I2C_MspInit+0x8c>)
 8004206:	f001 fdd1 	bl	8005dac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800420a:	2300      	movs	r3, #0
 800420c:	60fb      	str	r3, [r7, #12]
 800420e:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_I2C_MspInit+0x88>)
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	4a08      	ldr	r2, [pc, #32]	; (8004234 <HAL_I2C_MspInit+0x88>)
 8004214:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004218:	6413      	str	r3, [r2, #64]	; 0x40
 800421a:	4b06      	ldr	r3, [pc, #24]	; (8004234 <HAL_I2C_MspInit+0x88>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004226:	bf00      	nop
 8004228:	3728      	adds	r7, #40	; 0x28
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40005400 	.word	0x40005400
 8004234:	40023800 	.word	0x40023800
 8004238:	40020400 	.word	0x40020400

0800423c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a0a      	ldr	r2, [pc, #40]	; (8004274 <HAL_TIM_PWM_MspInit+0x38>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d10d      	bne.n	800426a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	4b09      	ldr	r3, [pc, #36]	; (8004278 <HAL_TIM_PWM_MspInit+0x3c>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004256:	4a08      	ldr	r2, [pc, #32]	; (8004278 <HAL_TIM_PWM_MspInit+0x3c>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6453      	str	r3, [r2, #68]	; 0x44
 800425e:	4b06      	ldr	r3, [pc, #24]	; (8004278 <HAL_TIM_PWM_MspInit+0x3c>)
 8004260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800426a:	bf00      	nop
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr
 8004274:	40010000 	.word	0x40010000
 8004278:	40023800 	.word	0x40023800

0800427c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b08c      	sub	sp, #48	; 0x30
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004284:	f107 031c 	add.w	r3, r7, #28
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	605a      	str	r2, [r3, #4]
 800428e:	609a      	str	r2, [r3, #8]
 8004290:	60da      	str	r2, [r3, #12]
 8004292:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a32      	ldr	r2, [pc, #200]	; (8004364 <HAL_TIM_Encoder_MspInit+0xe8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d12c      	bne.n	80042f8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800429e:	2300      	movs	r3, #0
 80042a0:	61bb      	str	r3, [r7, #24]
 80042a2:	4b31      	ldr	r3, [pc, #196]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	4a30      	ldr	r2, [pc, #192]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042a8:	f043 0302 	orr.w	r3, r3, #2
 80042ac:	6413      	str	r3, [r2, #64]	; 0x40
 80042ae:	4b2e      	ldr	r3, [pc, #184]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	61bb      	str	r3, [r7, #24]
 80042b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	4b2a      	ldr	r3, [pc, #168]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	4a29      	ldr	r2, [pc, #164]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042c4:	f043 0302 	orr.w	r3, r3, #2
 80042c8:	6313      	str	r3, [r2, #48]	; 0x30
 80042ca:	4b27      	ldr	r3, [pc, #156]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 80042d6:	2330      	movs	r3, #48	; 0x30
 80042d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042da:	2302      	movs	r3, #2
 80042dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042de:	2300      	movs	r3, #0
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e2:	2300      	movs	r3, #0
 80042e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042e6:	2302      	movs	r3, #2
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ea:	f107 031c 	add.w	r3, r7, #28
 80042ee:	4619      	mov	r1, r3
 80042f0:	481e      	ldr	r0, [pc, #120]	; (800436c <HAL_TIM_Encoder_MspInit+0xf0>)
 80042f2:	f001 fd5b 	bl	8005dac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80042f6:	e030      	b.n	800435a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a1c      	ldr	r2, [pc, #112]	; (8004370 <HAL_TIM_Encoder_MspInit+0xf4>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d12b      	bne.n	800435a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004302:	2300      	movs	r3, #0
 8004304:	613b      	str	r3, [r7, #16]
 8004306:	4b18      	ldr	r3, [pc, #96]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	4a17      	ldr	r2, [pc, #92]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 800430c:	f043 0302 	orr.w	r3, r3, #2
 8004310:	6453      	str	r3, [r2, #68]	; 0x44
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 8004314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	613b      	str	r3, [r7, #16]
 800431c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]
 8004322:	4b11      	ldr	r3, [pc, #68]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	4a10      	ldr	r2, [pc, #64]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 8004328:	f043 0304 	orr.w	r3, r3, #4
 800432c:	6313      	str	r3, [r2, #48]	; 0x30
 800432e:	4b0e      	ldr	r3, [pc, #56]	; (8004368 <HAL_TIM_Encoder_MspInit+0xec>)
 8004330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 800433a:	23c0      	movs	r3, #192	; 0xc0
 800433c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800433e:	2302      	movs	r3, #2
 8004340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004342:	2300      	movs	r3, #0
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004346:	2300      	movs	r3, #0
 8004348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800434a:	2303      	movs	r3, #3
 800434c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800434e:	f107 031c 	add.w	r3, r7, #28
 8004352:	4619      	mov	r1, r3
 8004354:	4807      	ldr	r0, [pc, #28]	; (8004374 <HAL_TIM_Encoder_MspInit+0xf8>)
 8004356:	f001 fd29 	bl	8005dac <HAL_GPIO_Init>
}
 800435a:	bf00      	nop
 800435c:	3730      	adds	r7, #48	; 0x30
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	40000400 	.word	0x40000400
 8004368:	40023800 	.word	0x40023800
 800436c:	40020400 	.word	0x40020400
 8004370:	40010400 	.word	0x40010400
 8004374:	40020800 	.word	0x40020800

08004378 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 030c 	add.w	r3, r7, #12
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a12      	ldr	r2, [pc, #72]	; (80043e0 <HAL_TIM_MspPostInit+0x68>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d11e      	bne.n	80043d8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <HAL_TIM_MspPostInit+0x6c>)
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	4a10      	ldr	r2, [pc, #64]	; (80043e4 <HAL_TIM_MspPostInit+0x6c>)
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	6313      	str	r3, [r2, #48]	; 0x30
 80043aa:	4b0e      	ldr	r3, [pc, #56]	; (80043e4 <HAL_TIM_MspPostInit+0x6c>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	60bb      	str	r3, [r7, #8]
 80043b4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LeftMotorCh1_Pin|LeftMotorCh2_Pin|RightMotorCh1_Pin|RightMotorCh2_Pin;
 80043b6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80043ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043bc:	2302      	movs	r3, #2
 80043be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c0:	2300      	movs	r3, #0
 80043c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c4:	2300      	movs	r3, #0
 80043c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80043c8:	2301      	movs	r3, #1
 80043ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043cc:	f107 030c 	add.w	r3, r7, #12
 80043d0:	4619      	mov	r1, r3
 80043d2:	4805      	ldr	r0, [pc, #20]	; (80043e8 <HAL_TIM_MspPostInit+0x70>)
 80043d4:	f001 fcea 	bl	8005dac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80043d8:	bf00      	nop
 80043da:	3720      	adds	r7, #32
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40010000 	.word	0x40010000
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40020000 	.word	0x40020000

080043ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80043f0:	e7fe      	b.n	80043f0 <NMI_Handler+0x4>

080043f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043f2:	b480      	push	{r7}
 80043f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043f6:	e7fe      	b.n	80043f6 <HardFault_Handler+0x4>

080043f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043fc:	e7fe      	b.n	80043fc <MemManage_Handler+0x4>

080043fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043fe:	b480      	push	{r7}
 8004400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004402:	e7fe      	b.n	8004402 <BusFault_Handler+0x4>

08004404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004408:	e7fe      	b.n	8004408 <UsageFault_Handler+0x4>

0800440a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800440a:	b480      	push	{r7}
 800440c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800440e:	bf00      	nop
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr

08004416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004416:	b480      	push	{r7}
 8004418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800441a:	bf00      	nop
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr

08004422 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004422:	b480      	push	{r7}
 8004424:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004426:	bf00      	nop
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr

0800442e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004432:	f000 f983 	bl	800473c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  SysTickFunction();
 8004436:	f000 f857 	bl	80044e8 <SysTickFunction>

  /* USER CODE END SysTick_IRQn 1 */
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}

0800443e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Switch2_Pin);
 8004442:	2004      	movs	r0, #4
 8004444:	f001 fe80 	bl	8006148 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004448:	bf00      	nop
 800444a:	bd80      	pop	{r7, pc}

0800444c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Switch1_Pin);
 8004450:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004454:	f001 fe78 	bl	8006148 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004458:	bf00      	nop
 800445a:	bd80      	pop	{r7, pc}

0800445c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004460:	4802      	ldr	r0, [pc, #8]	; (800446c <DMA2_Stream0_IRQHandler+0x10>)
 8004462:	f001 f839 	bl	80054d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	200001ec 	.word	0x200001ec

08004470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004478:	4a14      	ldr	r2, [pc, #80]	; (80044cc <_sbrk+0x5c>)
 800447a:	4b15      	ldr	r3, [pc, #84]	; (80044d0 <_sbrk+0x60>)
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004484:	4b13      	ldr	r3, [pc, #76]	; (80044d4 <_sbrk+0x64>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800448c:	4b11      	ldr	r3, [pc, #68]	; (80044d4 <_sbrk+0x64>)
 800448e:	4a12      	ldr	r2, [pc, #72]	; (80044d8 <_sbrk+0x68>)
 8004490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004492:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <_sbrk+0x64>)
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4413      	add	r3, r2
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	429a      	cmp	r2, r3
 800449e:	d207      	bcs.n	80044b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044a0:	f004 f898 	bl	80085d4 <__errno>
 80044a4:	4603      	mov	r3, r0
 80044a6:	220c      	movs	r2, #12
 80044a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044aa:	f04f 33ff 	mov.w	r3, #4294967295
 80044ae:	e009      	b.n	80044c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044b0:	4b08      	ldr	r3, [pc, #32]	; (80044d4 <_sbrk+0x64>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044b6:	4b07      	ldr	r3, [pc, #28]	; (80044d4 <_sbrk+0x64>)
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4413      	add	r3, r2
 80044be:	4a05      	ldr	r2, [pc, #20]	; (80044d4 <_sbrk+0x64>)
 80044c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044c2:	68fb      	ldr	r3, [r7, #12]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20020000 	.word	0x20020000
 80044d0:	00000400 	.word	0x00000400
 80044d4:	200014f0 	.word	0x200014f0
 80044d8:	20001530 	.word	0x20001530

080044dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044e0:	bf00      	nop
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr

080044e8 <SysTickFunction>:
#include "pid.h"
#include "encoders.h"
#include "irs.h"
#include "delay.h"

void SysTickFunction(void) {
 80044e8:	b590      	push	{r4, r7, lr}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 80044ee:	f7fe fc6f 	bl	8002dd0 <updatePID>
	 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
	 *
	 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
	 * turning. But that'll be approximately never in Micromouse :)
	 */
	if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 80044f2:	f7fd f829 	bl	8001548 <getRightEncoderCounts>
 80044f6:	4603      	mov	r3, r0
 80044f8:	461a      	mov	r2, r3
 80044fa:	f647 1318 	movw	r3, #31000	; 0x7918
 80044fe:	429a      	cmp	r2, r3
 8004500:	dc15      	bgt.n	800452e <SysTickFunction+0x46>
 8004502:	f7fd f82f 	bl	8001564 <getLeftEncoderCounts>
 8004506:	4603      	mov	r3, r0
 8004508:	461a      	mov	r2, r3
 800450a:	f647 1318 	movw	r3, #31000	; 0x7918
 800450e:	429a      	cmp	r2, r3
 8004510:	dc0d      	bgt.n	800452e <SysTickFunction+0x46>
			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 8004512:	f7fd f819 	bl	8001548 <getRightEncoderCounts>
 8004516:	4603      	mov	r3, r0
 8004518:	461a      	mov	r2, r3
 800451a:	4b10      	ldr	r3, [pc, #64]	; (800455c <SysTickFunction+0x74>)
 800451c:	429a      	cmp	r2, r3
 800451e:	db06      	blt.n	800452e <SysTickFunction+0x46>
 8004520:	f7fd f820 	bl	8001564 <getLeftEncoderCounts>
 8004524:	4603      	mov	r3, r0
 8004526:	461a      	mov	r2, r3
 8004528:	4b0c      	ldr	r3, [pc, #48]	; (800455c <SysTickFunction+0x74>)
 800452a:	429a      	cmp	r2, r3
 800452c:	da11      	bge.n	8004552 <SysTickFunction+0x6a>
		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 800452e:	f7fd f80b 	bl	8001548 <getRightEncoderCounts>
 8004532:	4603      	mov	r3, r0
 8004534:	b29c      	uxth	r4, r3
 8004536:	f7fd f815 	bl	8001564 <getLeftEncoderCounts>
 800453a:	4603      	mov	r3, r0
 800453c:	b29b      	uxth	r3, r3
 800453e:	1ae3      	subs	r3, r4, r3
 8004540:	b29b      	uxth	r3, r3
 8004542:	80fb      	strh	r3, [r7, #6]
		resetEncoders();
 8004544:	f7fd f81c 	bl	8001580 <resetEncoders>
		TIM2->CNT = (int16_t) difference;
 8004548:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800454c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004550:	6253      	str	r3, [r2, #36]	; 0x24
	}
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	bd90      	pop	{r4, r7, pc}
 800455a:	bf00      	nop
 800455c:	ffff86e8 	.word	0xffff86e8

08004560 <leftWallCheck>:

void setLeftWall(int wall) { left_wall_threshold = wall; }
void setRightWall(int wall) { right_wall_threshold = wall; }
void setFrontWall(int wall) { front_wall_threshold = wall; }

int16_t leftWallCheck() {
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
	if (readIR(IR_LEFT) > left_wall_threshold) {
 8004564:	2001      	movs	r0, #1
 8004566:	f7fd f945 	bl	80017f4 <readIR>
 800456a:	4603      	mov	r3, r0
 800456c:	461a      	mov	r2, r3
 800456e:	4b08      	ldr	r3, [pc, #32]	; (8004590 <leftWallCheck+0x30>)
 8004570:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004574:	429a      	cmp	r2, r3
 8004576:	dd03      	ble.n	8004580 <leftWallCheck+0x20>
		left_wall = 1;
 8004578:	4b06      	ldr	r3, [pc, #24]	; (8004594 <leftWallCheck+0x34>)
 800457a:	2201      	movs	r2, #1
 800457c:	801a      	strh	r2, [r3, #0]
 800457e:	e002      	b.n	8004586 <leftWallCheck+0x26>
	}
	else {
		left_wall = 0;
 8004580:	4b04      	ldr	r3, [pc, #16]	; (8004594 <leftWallCheck+0x34>)
 8004582:	2200      	movs	r2, #0
 8004584:	801a      	strh	r2, [r3, #0]
	}
	return left_wall;
 8004586:	4b03      	ldr	r3, [pc, #12]	; (8004594 <leftWallCheck+0x34>)
 8004588:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 800458c:	4618      	mov	r0, r3
 800458e:	bd80      	pop	{r7, pc}
 8004590:	20000010 	.word	0x20000010
 8004594:	200014f4 	.word	0x200014f4

08004598 <rightWallCheck>:

int16_t rightWallCheck() {
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
	if (readIR(IR_RIGHT) > right_wall_threshold) {
 800459c:	2002      	movs	r0, #2
 800459e:	f7fd f929 	bl	80017f4 <readIR>
 80045a2:	4603      	mov	r3, r0
 80045a4:	461a      	mov	r2, r3
 80045a6:	4b08      	ldr	r3, [pc, #32]	; (80045c8 <rightWallCheck+0x30>)
 80045a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	dd03      	ble.n	80045b8 <rightWallCheck+0x20>
		right_wall = 1;
 80045b0:	4b06      	ldr	r3, [pc, #24]	; (80045cc <rightWallCheck+0x34>)
 80045b2:	2201      	movs	r2, #1
 80045b4:	801a      	strh	r2, [r3, #0]
 80045b6:	e002      	b.n	80045be <rightWallCheck+0x26>
	}
	else {
		right_wall = 0;
 80045b8:	4b04      	ldr	r3, [pc, #16]	; (80045cc <rightWallCheck+0x34>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	801a      	strh	r2, [r3, #0]
	}
	return right_wall;
 80045be:	4b03      	ldr	r3, [pc, #12]	; (80045cc <rightWallCheck+0x34>)
 80045c0:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000012 	.word	0x20000012
 80045cc:	200014f6 	.word	0x200014f6

080045d0 <frontWallCheck>:

int16_t frontWallCheck() {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
	if (readIR(IR_FORWARD_LEFT) > front_wall_threshold) {
 80045d4:	2000      	movs	r0, #0
 80045d6:	f7fd f90d 	bl	80017f4 <readIR>
 80045da:	4603      	mov	r3, r0
 80045dc:	461a      	mov	r2, r3
 80045de:	4b08      	ldr	r3, [pc, #32]	; (8004600 <frontWallCheck+0x30>)
 80045e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	dd03      	ble.n	80045f0 <frontWallCheck+0x20>
		front_wall = 1;
 80045e8:	4b06      	ldr	r3, [pc, #24]	; (8004604 <frontWallCheck+0x34>)
 80045ea:	2201      	movs	r2, #1
 80045ec:	801a      	strh	r2, [r3, #0]
 80045ee:	e002      	b.n	80045f6 <frontWallCheck+0x26>
	}
	else {
		front_wall = 0;
 80045f0:	4b04      	ldr	r3, [pc, #16]	; (8004604 <frontWallCheck+0x34>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	801a      	strh	r2, [r3, #0]
	}
	return front_wall;
 80045f6:	4b03      	ldr	r3, [pc, #12]	; (8004604 <frontWallCheck+0x34>)
 80045f8:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000014 	.word	0x20000014
 8004604:	200014f8 	.word	0x200014f8

08004608 <sign>:

int16_t sign(float x) {
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8004610:	f04f 0100 	mov.w	r1, #0
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7fc fd47 	bl	80010a8 <__aeabi_fcmpgt>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <sign+0x1c>
	{
		return 1;
 8004620:	2301      	movs	r3, #1
 8004622:	e00b      	b.n	800463c <sign+0x34>
	}
	else if (x < 0)
 8004624:	f04f 0100 	mov.w	r1, #0
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7fc fd1f 	bl	800106c <__aeabi_fcmplt>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <sign+0x32>
	{
		return -1;
 8004634:	f04f 33ff 	mov.w	r3, #4294967295
 8004638:	e000      	b.n	800463c <sign+0x34>
	}
	else
	{
		return 0;
 800463a:	2300      	movs	r3, #0
	}
}
 800463c:	4618      	mov	r0, r3
 800463e:	3708      	adds	r7, #8
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004644:	f8df d034 	ldr.w	sp, [pc, #52]	; 800467c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004648:	480d      	ldr	r0, [pc, #52]	; (8004680 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800464a:	490e      	ldr	r1, [pc, #56]	; (8004684 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800464c:	4a0e      	ldr	r2, [pc, #56]	; (8004688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800464e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004650:	e002      	b.n	8004658 <LoopCopyDataInit>

08004652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004656:	3304      	adds	r3, #4

08004658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800465a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800465c:	d3f9      	bcc.n	8004652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800465e:	4a0b      	ldr	r2, [pc, #44]	; (800468c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004660:	4c0b      	ldr	r4, [pc, #44]	; (8004690 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004664:	e001      	b.n	800466a <LoopFillZerobss>

08004666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004668:	3204      	adds	r2, #4

0800466a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800466a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800466c:	d3fb      	bcc.n	8004666 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800466e:	f7ff ff35 	bl	80044dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004672:	f003 ffb5 	bl	80085e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004676:	f7fd fb49 	bl	8001d0c <main>
  bx  lr    
 800467a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800467c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004684:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8004688:	08008894 	.word	0x08008894
  ldr r2, =_sbss
 800468c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8004690:	20001530 	.word	0x20001530

08004694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004694:	e7fe      	b.n	8004694 <ADC_IRQHandler>
	...

08004698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800469c:	4b0e      	ldr	r3, [pc, #56]	; (80046d8 <HAL_Init+0x40>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a0d      	ldr	r2, [pc, #52]	; (80046d8 <HAL_Init+0x40>)
 80046a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80046a8:	4b0b      	ldr	r3, [pc, #44]	; (80046d8 <HAL_Init+0x40>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a0a      	ldr	r2, [pc, #40]	; (80046d8 <HAL_Init+0x40>)
 80046ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046b4:	4b08      	ldr	r3, [pc, #32]	; (80046d8 <HAL_Init+0x40>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a07      	ldr	r2, [pc, #28]	; (80046d8 <HAL_Init+0x40>)
 80046ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046c0:	2003      	movs	r0, #3
 80046c2:	f000 fd51 	bl	8005168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046c6:	200f      	movs	r0, #15
 80046c8:	f000 f808 	bl	80046dc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80046cc:	f7ff fcb4 	bl	8004038 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40023c00 	.word	0x40023c00

080046dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046e4:	4b12      	ldr	r3, [pc, #72]	; (8004730 <HAL_InitTick+0x54>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	4b12      	ldr	r3, [pc, #72]	; (8004734 <HAL_InitTick+0x58>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	4619      	mov	r1, r3
 80046ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80046f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 fd69 	bl	80051d2 <HAL_SYSTICK_Config>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e00e      	b.n	8004728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b0f      	cmp	r3, #15
 800470e:	d80a      	bhi.n	8004726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004710:	2200      	movs	r2, #0
 8004712:	6879      	ldr	r1, [r7, #4]
 8004714:	f04f 30ff 	mov.w	r0, #4294967295
 8004718:	f000 fd31 	bl	800517e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800471c:	4a06      	ldr	r2, [pc, #24]	; (8004738 <HAL_InitTick+0x5c>)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
 8004724:	e000      	b.n	8004728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
}
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	2000000c 	.word	0x2000000c
 8004734:	2000001c 	.word	0x2000001c
 8004738:	20000018 	.word	0x20000018

0800473c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004740:	4b05      	ldr	r3, [pc, #20]	; (8004758 <HAL_IncTick+0x1c>)
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	461a      	mov	r2, r3
 8004746:	4b05      	ldr	r3, [pc, #20]	; (800475c <HAL_IncTick+0x20>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4413      	add	r3, r2
 800474c:	4a03      	ldr	r2, [pc, #12]	; (800475c <HAL_IncTick+0x20>)
 800474e:	6013      	str	r3, [r2, #0]
}
 8004750:	bf00      	nop
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	2000001c 	.word	0x2000001c
 800475c:	200014fc 	.word	0x200014fc

08004760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  return uwTick;
 8004764:	4b02      	ldr	r3, [pc, #8]	; (8004770 <HAL_GetTick+0x10>)
 8004766:	681b      	ldr	r3, [r3, #0]
}
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr
 8004770:	200014fc 	.word	0x200014fc

08004774 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800477c:	2300      	movs	r3, #0
 800477e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e033      	b.n	80047f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7ff fc76 	bl	8004084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f003 0310 	and.w	r3, r3, #16
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d118      	bne.n	80047e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047ba:	f023 0302 	bic.w	r3, r3, #2
 80047be:	f043 0202 	orr.w	r2, r3, #2
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fa7a 	bl	8004cc0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	f023 0303 	bic.w	r3, r3, #3
 80047da:	f043 0201 	orr.w	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	641a      	str	r2, [r3, #64]	; 0x40
 80047e2:	e001      	b.n	80047e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004812:	2b01      	cmp	r3, #1
 8004814:	d101      	bne.n	800481a <HAL_ADC_Start_DMA+0x1e>
 8004816:	2302      	movs	r3, #2
 8004818:	e0bc      	b.n	8004994 <HAL_ADC_Start_DMA+0x198>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	2b01      	cmp	r3, #1
 800482e:	d018      	beq.n	8004862 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0201 	orr.w	r2, r2, #1
 800483e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004840:	4b56      	ldr	r3, [pc, #344]	; (800499c <HAL_ADC_Start_DMA+0x1a0>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a56      	ldr	r2, [pc, #344]	; (80049a0 <HAL_ADC_Start_DMA+0x1a4>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	0c9a      	lsrs	r2, r3, #18
 800484c:	4613      	mov	r3, r2
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	4413      	add	r3, r2
 8004852:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8004854:	e002      	b.n	800485c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	3b01      	subs	r3, #1
 800485a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f9      	bne.n	8004856 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	2b01      	cmp	r3, #1
 800486e:	f040 8084 	bne.w	800497a <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800487a:	f023 0301 	bic.w	r3, r3, #1
 800487e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004890:	2b00      	cmp	r3, #0
 8004892:	d007      	beq.n	80048a4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800489c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b0:	d106      	bne.n	80048c0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b6:	f023 0206 	bic.w	r2, r3, #6
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	645a      	str	r2, [r3, #68]	; 0x44
 80048be:	e002      	b.n	80048c6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	4a34      	ldr	r2, [pc, #208]	; (80049a4 <HAL_ADC_Start_DMA+0x1a8>)
 80048d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048da:	4a33      	ldr	r2, [pc, #204]	; (80049a8 <HAL_ADC_Start_DMA+0x1ac>)
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	4a32      	ldr	r2, [pc, #200]	; (80049ac <HAL_ADC_Start_DMA+0x1b0>)
 80048e4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80048ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80048fe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800490e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	334c      	adds	r3, #76	; 0x4c
 800491a:	4619      	mov	r1, r3
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f000 fd12 	bl	8005348 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004924:	4b22      	ldr	r3, [pc, #136]	; (80049b0 <HAL_ADC_Start_DMA+0x1b4>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f003 031f 	and.w	r3, r3, #31
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10f      	bne.n	8004950 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d129      	bne.n	8004992 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800494c:	609a      	str	r2, [r3, #8]
 800494e:	e020      	b.n	8004992 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a17      	ldr	r2, [pc, #92]	; (80049b4 <HAL_ADC_Start_DMA+0x1b8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d11b      	bne.n	8004992 <HAL_ADC_Start_DMA+0x196>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d114      	bne.n	8004992 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	e00b      	b.n	8004992 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	f043 0210 	orr.w	r2, r3, #16
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498a:	f043 0201 	orr.w	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	2000000c 	.word	0x2000000c
 80049a0:	431bde83 	.word	0x431bde83
 80049a4:	08004ecd 	.word	0x08004ecd
 80049a8:	08004f87 	.word	0x08004f87
 80049ac:	08004fa3 	.word	0x08004fa3
 80049b0:	40012300 	.word	0x40012300
 80049b4:	40012000 	.word	0x40012000

080049b8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <HAL_ADC_Stop_DMA+0x1a>
 80049ce:	2302      	movs	r3, #2
 80049d0:	e03f      	b.n	8004a52 <HAL_ADC_Stop_DMA+0x9a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0201 	bic.w	r2, r2, #1
 80049e8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d127      	bne.n	8004a48 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a06:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d118      	bne.n	8004a48 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fcec 	bl	80053f8 <HAL_DMA_Abort>
 8004a20:	4603      	mov	r3, r0
 8004a22:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8004a32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a38:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004a3c:	f023 0301 	bic.w	r3, r3, #1
 8004a40:	f043 0201 	orr.w	r2, r3, #1
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr
	...

08004a80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d101      	bne.n	8004a9c <HAL_ADC_ConfigChannel+0x1c>
 8004a98:	2302      	movs	r3, #2
 8004a9a:	e103      	b.n	8004ca4 <HAL_ADC_ConfigChannel+0x224>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2b09      	cmp	r3, #9
 8004aaa:	d925      	bls.n	8004af8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68d9      	ldr	r1, [r3, #12]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4613      	mov	r3, r2
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	4413      	add	r3, r2
 8004ac0:	3b1e      	subs	r3, #30
 8004ac2:	2207      	movs	r2, #7
 8004ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac8:	43da      	mvns	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	400a      	ands	r2, r1
 8004ad0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68d9      	ldr	r1, [r3, #12]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	4403      	add	r3, r0
 8004aea:	3b1e      	subs	r3, #30
 8004aec:	409a      	lsls	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	60da      	str	r2, [r3, #12]
 8004af6:	e022      	b.n	8004b3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6919      	ldr	r1, [r3, #16]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	461a      	mov	r2, r3
 8004b06:	4613      	mov	r3, r2
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	4413      	add	r3, r2
 8004b0c:	2207      	movs	r2, #7
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43da      	mvns	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	400a      	ands	r2, r1
 8004b1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6919      	ldr	r1, [r3, #16]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	4603      	mov	r3, r0
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	4403      	add	r3, r0
 8004b34:	409a      	lsls	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2b06      	cmp	r3, #6
 8004b44:	d824      	bhi.n	8004b90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	3b05      	subs	r3, #5
 8004b58:	221f      	movs	r2, #31
 8004b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5e:	43da      	mvns	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	400a      	ands	r2, r1
 8004b66:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	4618      	mov	r0, r3
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	3b05      	subs	r3, #5
 8004b82:	fa00 f203 	lsl.w	r2, r0, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	635a      	str	r2, [r3, #52]	; 0x34
 8004b8e:	e04c      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b0c      	cmp	r3, #12
 8004b96:	d824      	bhi.n	8004be2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	3b23      	subs	r3, #35	; 0x23
 8004baa:	221f      	movs	r2, #31
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	43da      	mvns	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	400a      	ands	r2, r1
 8004bb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3b23      	subs	r3, #35	; 0x23
 8004bd4:	fa00 f203 	lsl.w	r2, r0, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	631a      	str	r2, [r3, #48]	; 0x30
 8004be0:	e023      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	4613      	mov	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4413      	add	r3, r2
 8004bf2:	3b41      	subs	r3, #65	; 0x41
 8004bf4:	221f      	movs	r2, #31
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	43da      	mvns	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	400a      	ands	r2, r1
 8004c02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	4618      	mov	r0, r3
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	3b41      	subs	r3, #65	; 0x41
 8004c1e:	fa00 f203 	lsl.w	r2, r0, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a20      	ldr	r2, [pc, #128]	; (8004cb0 <HAL_ADC_ConfigChannel+0x230>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d109      	bne.n	8004c48 <HAL_ADC_ConfigChannel+0x1c8>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2b12      	cmp	r3, #18
 8004c3a:	d105      	bne.n	8004c48 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004c3c:	4b1d      	ldr	r3, [pc, #116]	; (8004cb4 <HAL_ADC_ConfigChannel+0x234>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4a1c      	ldr	r2, [pc, #112]	; (8004cb4 <HAL_ADC_ConfigChannel+0x234>)
 8004c42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c46:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a18      	ldr	r2, [pc, #96]	; (8004cb0 <HAL_ADC_ConfigChannel+0x230>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d123      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x21a>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b10      	cmp	r3, #16
 8004c58:	d003      	beq.n	8004c62 <HAL_ADC_ConfigChannel+0x1e2>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2b11      	cmp	r3, #17
 8004c60:	d11b      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004c62:	4b14      	ldr	r3, [pc, #80]	; (8004cb4 <HAL_ADC_ConfigChannel+0x234>)
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	4a13      	ldr	r2, [pc, #76]	; (8004cb4 <HAL_ADC_ConfigChannel+0x234>)
 8004c68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c6c:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2b10      	cmp	r3, #16
 8004c74:	d111      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004c76:	4b10      	ldr	r3, [pc, #64]	; (8004cb8 <HAL_ADC_ConfigChannel+0x238>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a10      	ldr	r2, [pc, #64]	; (8004cbc <HAL_ADC_ConfigChannel+0x23c>)
 8004c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c80:	0c9a      	lsrs	r2, r3, #18
 8004c82:	4613      	mov	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8004c8c:	e002      	b.n	8004c94 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f9      	bne.n	8004c8e <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40012000 	.word	0x40012000
 8004cb4:	40012300 	.word	0x40012300
 8004cb8:	2000000c 	.word	0x2000000c
 8004cbc:	431bde83 	.word	0x431bde83

08004cc0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004cc8:	4b7e      	ldr	r3, [pc, #504]	; (8004ec4 <ADC_Init+0x204>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	4a7d      	ldr	r2, [pc, #500]	; (8004ec4 <ADC_Init+0x204>)
 8004cce:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004cd2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004cd4:	4b7b      	ldr	r3, [pc, #492]	; (8004ec4 <ADC_Init+0x204>)
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	4979      	ldr	r1, [pc, #484]	; (8004ec4 <ADC_Init+0x204>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6859      	ldr	r1, [r3, #4]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	021a      	lsls	r2, r3, #8
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004d14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6859      	ldr	r1, [r3, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689a      	ldr	r2, [r3, #8]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6899      	ldr	r1, [r3, #8]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68da      	ldr	r2, [r3, #12]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	4a5e      	ldr	r2, [pc, #376]	; (8004ec8 <ADC_Init+0x208>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d022      	beq.n	8004d9a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689a      	ldr	r2, [r3, #8]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6899      	ldr	r1, [r3, #8]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6899      	ldr	r1, [r3, #8]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	609a      	str	r2, [r3, #8]
 8004d98:	e00f      	b.n	8004dba <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004da8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004db8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689a      	ldr	r2, [r3, #8]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0202 	bic.w	r2, r2, #2
 8004dc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6899      	ldr	r1, [r3, #8]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	7e1b      	ldrb	r3, [r3, #24]
 8004dd4:	005a      	lsls	r2, r3, #1
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d027      	beq.n	8004e38 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004df6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004e06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8004e12:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	fa92 f2a2 	rbit	r2, r2
 8004e1a:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	fab2 f282 	clz	r2, r2
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	fa03 f102 	lsl.w	r1, r3, r2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]
 8004e36:	e007      	b.n	8004e48 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e46:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004e56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	051a      	lsls	r2, r3, #20
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6899      	ldr	r1, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e8a:	025a      	lsls	r2, r3, #9
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689a      	ldr	r2, [r3, #8]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ea2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6899      	ldr	r1, [r3, #8]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	029a      	lsls	r2, r3, #10
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	609a      	str	r2, [r3, #8]
}
 8004eb8:	bf00      	nop
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bc80      	pop	{r7}
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40012300 	.word	0x40012300
 8004ec8:	0f000001 	.word	0x0f000001

08004ecc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d13c      	bne.n	8004f60 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d12b      	bne.n	8004f58 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d127      	bne.n	8004f58 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d006      	beq.n	8004f24 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d119      	bne.n	8004f58 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0220 	bic.w	r2, r2, #32
 8004f32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d105      	bne.n	8004f58 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f50:	f043 0201 	orr.w	r2, r3, #1
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f7fc fd2f 	bl	80019bc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004f5e:	e00e      	b.n	8004f7e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f64:	f003 0310 	and.w	r3, r3, #16
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7ff fd7d 	bl	8004a6c <HAL_ADC_ErrorCallback>
}
 8004f72:	e004      	b.n	8004f7e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	4798      	blx	r3
}
 8004f7e:	bf00      	nop
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b084      	sub	sp, #16
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f92:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f7ff fd60 	bl	8004a5a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2240      	movs	r2, #64	; 0x40
 8004fb4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	f043 0204 	orr.w	r2, r3, #4
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f7ff fd52 	bl	8004a6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004fc8:	bf00      	nop
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <__NVIC_SetPriorityGrouping+0x44>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fec:	4013      	ands	r3, r2
 8004fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ff8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005002:	4a04      	ldr	r2, [pc, #16]	; (8005014 <__NVIC_SetPriorityGrouping+0x44>)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	60d3      	str	r3, [r2, #12]
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	bc80      	pop	{r7}
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	e000ed00 	.word	0xe000ed00

08005018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800501c:	4b04      	ldr	r3, [pc, #16]	; (8005030 <__NVIC_GetPriorityGrouping+0x18>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	0a1b      	lsrs	r3, r3, #8
 8005022:	f003 0307 	and.w	r3, r3, #7
}
 8005026:	4618      	mov	r0, r3
 8005028:	46bd      	mov	sp, r7
 800502a:	bc80      	pop	{r7}
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	e000ed00 	.word	0xe000ed00

08005034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	4603      	mov	r3, r0
 800503c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800503e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005042:	2b00      	cmp	r3, #0
 8005044:	db0b      	blt.n	800505e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	f003 021f 	and.w	r2, r3, #31
 800504c:	4906      	ldr	r1, [pc, #24]	; (8005068 <__NVIC_EnableIRQ+0x34>)
 800504e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005052:	095b      	lsrs	r3, r3, #5
 8005054:	2001      	movs	r0, #1
 8005056:	fa00 f202 	lsl.w	r2, r0, r2
 800505a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr
 8005068:	e000e100 	.word	0xe000e100

0800506c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	6039      	str	r1, [r7, #0]
 8005076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507c:	2b00      	cmp	r3, #0
 800507e:	db0a      	blt.n	8005096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	b2da      	uxtb	r2, r3
 8005084:	490c      	ldr	r1, [pc, #48]	; (80050b8 <__NVIC_SetPriority+0x4c>)
 8005086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508a:	0112      	lsls	r2, r2, #4
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	440b      	add	r3, r1
 8005090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005094:	e00a      	b.n	80050ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	4908      	ldr	r1, [pc, #32]	; (80050bc <__NVIC_SetPriority+0x50>)
 800509c:	79fb      	ldrb	r3, [r7, #7]
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	3b04      	subs	r3, #4
 80050a4:	0112      	lsls	r2, r2, #4
 80050a6:	b2d2      	uxtb	r2, r2
 80050a8:	440b      	add	r3, r1
 80050aa:	761a      	strb	r2, [r3, #24]
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	e000e100 	.word	0xe000e100
 80050bc:	e000ed00 	.word	0xe000ed00

080050c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b089      	sub	sp, #36	; 0x24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f003 0307 	and.w	r3, r3, #7
 80050d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f1c3 0307 	rsb	r3, r3, #7
 80050da:	2b04      	cmp	r3, #4
 80050dc:	bf28      	it	cs
 80050de:	2304      	movcs	r3, #4
 80050e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	3304      	adds	r3, #4
 80050e6:	2b06      	cmp	r3, #6
 80050e8:	d902      	bls.n	80050f0 <NVIC_EncodePriority+0x30>
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	3b03      	subs	r3, #3
 80050ee:	e000      	b.n	80050f2 <NVIC_EncodePriority+0x32>
 80050f0:	2300      	movs	r3, #0
 80050f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050f4:	f04f 32ff 	mov.w	r2, #4294967295
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	fa02 f303 	lsl.w	r3, r2, r3
 80050fe:	43da      	mvns	r2, r3
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	401a      	ands	r2, r3
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005108:	f04f 31ff 	mov.w	r1, #4294967295
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	fa01 f303 	lsl.w	r3, r1, r3
 8005112:	43d9      	mvns	r1, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005118:	4313      	orrs	r3, r2
         );
}
 800511a:	4618      	mov	r0, r3
 800511c:	3724      	adds	r7, #36	; 0x24
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	3b01      	subs	r3, #1
 8005130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005134:	d301      	bcc.n	800513a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005136:	2301      	movs	r3, #1
 8005138:	e00f      	b.n	800515a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800513a:	4a0a      	ldr	r2, [pc, #40]	; (8005164 <SysTick_Config+0x40>)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3b01      	subs	r3, #1
 8005140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005142:	210f      	movs	r1, #15
 8005144:	f04f 30ff 	mov.w	r0, #4294967295
 8005148:	f7ff ff90 	bl	800506c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800514c:	4b05      	ldr	r3, [pc, #20]	; (8005164 <SysTick_Config+0x40>)
 800514e:	2200      	movs	r2, #0
 8005150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005152:	4b04      	ldr	r3, [pc, #16]	; (8005164 <SysTick_Config+0x40>)
 8005154:	2207      	movs	r2, #7
 8005156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	e000e010 	.word	0xe000e010

08005168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff ff2d 	bl	8004fd0 <__NVIC_SetPriorityGrouping>
}
 8005176:	bf00      	nop
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800517e:	b580      	push	{r7, lr}
 8005180:	b086      	sub	sp, #24
 8005182:	af00      	add	r7, sp, #0
 8005184:	4603      	mov	r3, r0
 8005186:	60b9      	str	r1, [r7, #8]
 8005188:	607a      	str	r2, [r7, #4]
 800518a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800518c:	2300      	movs	r3, #0
 800518e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005190:	f7ff ff42 	bl	8005018 <__NVIC_GetPriorityGrouping>
 8005194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	68b9      	ldr	r1, [r7, #8]
 800519a:	6978      	ldr	r0, [r7, #20]
 800519c:	f7ff ff90 	bl	80050c0 <NVIC_EncodePriority>
 80051a0:	4602      	mov	r2, r0
 80051a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a6:	4611      	mov	r1, r2
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff ff5f 	bl	800506c <__NVIC_SetPriority>
}
 80051ae:	bf00      	nop
 80051b0:	3718      	adds	r7, #24
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b082      	sub	sp, #8
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	4603      	mov	r3, r0
 80051be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff ff35 	bl	8005034 <__NVIC_EnableIRQ>
}
 80051ca:	bf00      	nop
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b082      	sub	sp, #8
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f7ff ffa2 	bl	8005124 <SysTick_Config>
 80051e0:	4603      	mov	r3, r0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
	...

080051ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80051f8:	f7ff fab2 	bl	8004760 <HAL_GetTick>
 80051fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e099      	b.n	800533c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0201 	bic.w	r2, r2, #1
 8005226:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005228:	e00f      	b.n	800524a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800522a:	f7ff fa99 	bl	8004760 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b05      	cmp	r3, #5
 8005236:	d908      	bls.n	800524a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2203      	movs	r2, #3
 8005242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e078      	b.n	800533c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1e8      	bne.n	800522a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	4b38      	ldr	r3, [pc, #224]	; (8005344 <HAL_DMA_Init+0x158>)
 8005264:	4013      	ands	r3, r2
 8005266:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005276:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005282:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800528e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	4313      	orrs	r3, r2
 800529a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	d107      	bne.n	80052b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ac:	4313      	orrs	r3, r2
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	f023 0307 	bic.w	r3, r3, #7
 80052ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d117      	bne.n	800530e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00e      	beq.n	800530e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 fadd 	bl	80058b0 <DMA_CheckFifoParam>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d008      	beq.n	800530e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2240      	movs	r2, #64	; 0x40
 8005300:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800530a:	2301      	movs	r3, #1
 800530c:	e016      	b.n	800533c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 fa96 	bl	8005848 <DMA_CalcBaseAndBitshift>
 800531c:	4603      	mov	r3, r0
 800531e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005324:	223f      	movs	r2, #63	; 0x3f
 8005326:	409a      	lsls	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	f010803f 	.word	0xf010803f

08005348 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
 8005354:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800535e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005366:	2b01      	cmp	r3, #1
 8005368:	d101      	bne.n	800536e <HAL_DMA_Start_IT+0x26>
 800536a:	2302      	movs	r3, #2
 800536c:	e040      	b.n	80053f0 <HAL_DMA_Start_IT+0xa8>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b01      	cmp	r3, #1
 8005380:	d12f      	bne.n	80053e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2202      	movs	r2, #2
 8005386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 fa28 	bl	80057ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a0:	223f      	movs	r2, #63	; 0x3f
 80053a2:	409a      	lsls	r2, r3
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0216 	orr.w	r2, r2, #22
 80053b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d007      	beq.n	80053d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0208 	orr.w	r2, r2, #8
 80053ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	e005      	b.n	80053ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80053ea:	2302      	movs	r3, #2
 80053ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80053ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3718      	adds	r7, #24
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005404:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005406:	f7ff f9ab 	bl	8004760 <HAL_GetTick>
 800540a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d008      	beq.n	800542a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2280      	movs	r2, #128	; 0x80
 800541c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e052      	b.n	80054d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0216 	bic.w	r2, r2, #22
 8005438:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695a      	ldr	r2, [r3, #20]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005448:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	2b00      	cmp	r3, #0
 8005450:	d103      	bne.n	800545a <HAL_DMA_Abort+0x62>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0208 	bic.w	r2, r2, #8
 8005468:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0201 	bic.w	r2, r2, #1
 8005478:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800547a:	e013      	b.n	80054a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800547c:	f7ff f970 	bl	8004760 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b05      	cmp	r3, #5
 8005488:	d90c      	bls.n	80054a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2220      	movs	r2, #32
 800548e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2203      	movs	r2, #3
 8005494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e015      	b.n	80054d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e4      	bne.n	800547c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b6:	223f      	movs	r2, #63	; 0x3f
 80054b8:	409a      	lsls	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b086      	sub	sp, #24
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80054e4:	4b8e      	ldr	r3, [pc, #568]	; (8005720 <HAL_DMA_IRQHandler+0x248>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a8e      	ldr	r2, [pc, #568]	; (8005724 <HAL_DMA_IRQHandler+0x24c>)
 80054ea:	fba2 2303 	umull	r2, r3, r2, r3
 80054ee:	0a9b      	lsrs	r3, r3, #10
 80054f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005502:	2208      	movs	r2, #8
 8005504:	409a      	lsls	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	4013      	ands	r3, r2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d01a      	beq.n	8005544 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0304 	and.w	r3, r3, #4
 8005518:	2b00      	cmp	r3, #0
 800551a:	d013      	beq.n	8005544 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0204 	bic.w	r2, r2, #4
 800552a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005530:	2208      	movs	r2, #8
 8005532:	409a      	lsls	r2, r3
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553c:	f043 0201 	orr.w	r2, r3, #1
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005548:	2201      	movs	r2, #1
 800554a:	409a      	lsls	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	4013      	ands	r3, r2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d012      	beq.n	800557a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00b      	beq.n	800557a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005566:	2201      	movs	r2, #1
 8005568:	409a      	lsls	r2, r3
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005572:	f043 0202 	orr.w	r2, r3, #2
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557e:	2204      	movs	r2, #4
 8005580:	409a      	lsls	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d012      	beq.n	80055b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559c:	2204      	movs	r2, #4
 800559e:	409a      	lsls	r2, r3
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a8:	f043 0204 	orr.w	r2, r3, #4
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055b4:	2210      	movs	r2, #16
 80055b6:	409a      	lsls	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4013      	ands	r3, r2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d043      	beq.n	8005648 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0308 	and.w	r3, r3, #8
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d03c      	beq.n	8005648 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d2:	2210      	movs	r2, #16
 80055d4:	409a      	lsls	r2, r3
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d018      	beq.n	800561a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d108      	bne.n	8005608 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d024      	beq.n	8005648 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
 8005606:	e01f      	b.n	8005648 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800560c:	2b00      	cmp	r3, #0
 800560e:	d01b      	beq.n	8005648 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	4798      	blx	r3
 8005618:	e016      	b.n	8005648 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005624:	2b00      	cmp	r3, #0
 8005626:	d107      	bne.n	8005638 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 0208 	bic.w	r2, r2, #8
 8005636:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	2b00      	cmp	r3, #0
 800563e:	d003      	beq.n	8005648 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800564c:	2220      	movs	r2, #32
 800564e:	409a      	lsls	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4013      	ands	r3, r2
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 808f 	beq.w	8005778 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8087 	beq.w	8005778 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800566e:	2220      	movs	r2, #32
 8005670:	409a      	lsls	r2, r3
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b05      	cmp	r3, #5
 8005680:	d136      	bne.n	80056f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0216 	bic.w	r2, r2, #22
 8005690:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	695a      	ldr	r2, [r3, #20]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d103      	bne.n	80056b2 <HAL_DMA_IRQHandler+0x1da>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d007      	beq.n	80056c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0208 	bic.w	r2, r2, #8
 80056c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c6:	223f      	movs	r2, #63	; 0x3f
 80056c8:	409a      	lsls	r2, r3
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d07e      	beq.n	80057e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	4798      	blx	r3
        }
        return;
 80056ee:	e079      	b.n	80057e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d01d      	beq.n	800573a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d10d      	bne.n	8005728 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005710:	2b00      	cmp	r3, #0
 8005712:	d031      	beq.n	8005778 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	4798      	blx	r3
 800571c:	e02c      	b.n	8005778 <HAL_DMA_IRQHandler+0x2a0>
 800571e:	bf00      	nop
 8005720:	2000000c 	.word	0x2000000c
 8005724:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800572c:	2b00      	cmp	r3, #0
 800572e:	d023      	beq.n	8005778 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	4798      	blx	r3
 8005738:	e01e      	b.n	8005778 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005744:	2b00      	cmp	r3, #0
 8005746:	d10f      	bne.n	8005768 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0210 	bic.w	r2, r2, #16
 8005756:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576c:	2b00      	cmp	r3, #0
 800576e:	d003      	beq.n	8005778 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800577c:	2b00      	cmp	r3, #0
 800577e:	d032      	beq.n	80057e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d022      	beq.n	80057d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2205      	movs	r2, #5
 8005790:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0201 	bic.w	r2, r2, #1
 80057a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	3301      	adds	r3, #1
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d307      	bcc.n	80057c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1f2      	bne.n	80057a4 <HAL_DMA_IRQHandler+0x2cc>
 80057be:	e000      	b.n	80057c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80057c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	4798      	blx	r3
 80057e2:	e000      	b.n	80057e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80057e4:	bf00      	nop
    }
  }
}
 80057e6:	3718      	adds	r7, #24
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005808:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	2b40      	cmp	r3, #64	; 0x40
 8005818:	d108      	bne.n	800582c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800582a:	e007      	b.n	800583c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68ba      	ldr	r2, [r7, #8]
 8005832:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	60da      	str	r2, [r3, #12]
}
 800583c:	bf00      	nop
 800583e:	3714      	adds	r7, #20
 8005840:	46bd      	mov	sp, r7
 8005842:	bc80      	pop	{r7}
 8005844:	4770      	bx	lr
	...

08005848 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	b2db      	uxtb	r3, r3
 8005856:	3b10      	subs	r3, #16
 8005858:	4a13      	ldr	r2, [pc, #76]	; (80058a8 <DMA_CalcBaseAndBitshift+0x60>)
 800585a:	fba2 2303 	umull	r2, r3, r2, r3
 800585e:	091b      	lsrs	r3, r3, #4
 8005860:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005862:	4a12      	ldr	r2, [pc, #72]	; (80058ac <DMA_CalcBaseAndBitshift+0x64>)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4413      	add	r3, r2
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	461a      	mov	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b03      	cmp	r3, #3
 8005874:	d909      	bls.n	800588a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800587e:	f023 0303 	bic.w	r3, r3, #3
 8005882:	1d1a      	adds	r2, r3, #4
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	659a      	str	r2, [r3, #88]	; 0x58
 8005888:	e007      	b.n	800589a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005892:	f023 0303 	bic.w	r3, r3, #3
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bc80      	pop	{r7}
 80058a6:	4770      	bx	lr
 80058a8:	aaaaaaab 	.word	0xaaaaaaab
 80058ac:	0800887c 	.word	0x0800887c

080058b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d11f      	bne.n	800590a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2b03      	cmp	r3, #3
 80058ce:	d856      	bhi.n	800597e <DMA_CheckFifoParam+0xce>
 80058d0:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <DMA_CheckFifoParam+0x28>)
 80058d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d6:	bf00      	nop
 80058d8:	080058e9 	.word	0x080058e9
 80058dc:	080058fb 	.word	0x080058fb
 80058e0:	080058e9 	.word	0x080058e9
 80058e4:	0800597f 	.word	0x0800597f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d046      	beq.n	8005982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f8:	e043      	b.n	8005982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005902:	d140      	bne.n	8005986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005908:	e03d      	b.n	8005986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005912:	d121      	bne.n	8005958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b03      	cmp	r3, #3
 8005918:	d837      	bhi.n	800598a <DMA_CheckFifoParam+0xda>
 800591a:	a201      	add	r2, pc, #4	; (adr r2, 8005920 <DMA_CheckFifoParam+0x70>)
 800591c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005920:	08005931 	.word	0x08005931
 8005924:	08005937 	.word	0x08005937
 8005928:	08005931 	.word	0x08005931
 800592c:	08005949 	.word	0x08005949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	73fb      	strb	r3, [r7, #15]
      break;
 8005934:	e030      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800593a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d025      	beq.n	800598e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005946:	e022      	b.n	800598e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005950:	d11f      	bne.n	8005992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005956:	e01c      	b.n	8005992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d903      	bls.n	8005966 <DMA_CheckFifoParam+0xb6>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b03      	cmp	r3, #3
 8005962:	d003      	beq.n	800596c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005964:	e018      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	73fb      	strb	r3, [r7, #15]
      break;
 800596a:	e015      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00e      	beq.n	8005996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	73fb      	strb	r3, [r7, #15]
      break;
 800597c:	e00b      	b.n	8005996 <DMA_CheckFifoParam+0xe6>
      break;
 800597e:	bf00      	nop
 8005980:	e00a      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005982:	bf00      	nop
 8005984:	e008      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005986:	bf00      	nop
 8005988:	e006      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 800598a:	bf00      	nop
 800598c:	e004      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 800598e:	bf00      	nop
 8005990:	e002      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;   
 8005992:	bf00      	nop
 8005994:	e000      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005996:	bf00      	nop
    }
  } 
  
  return status; 
 8005998:	7bfb      	ldrb	r3, [r7, #15]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3714      	adds	r7, #20
 800599e:	46bd      	mov	sp, r7
 80059a0:	bc80      	pop	{r7}
 80059a2:	4770      	bx	lr

080059a4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80059b6:	4b23      	ldr	r3, [pc, #140]	; (8005a44 <HAL_FLASH_Program+0xa0>)
 80059b8:	7e1b      	ldrb	r3, [r3, #24]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d101      	bne.n	80059c2 <HAL_FLASH_Program+0x1e>
 80059be:	2302      	movs	r3, #2
 80059c0:	e03b      	b.n	8005a3a <HAL_FLASH_Program+0x96>
 80059c2:	4b20      	ldr	r3, [pc, #128]	; (8005a44 <HAL_FLASH_Program+0xa0>)
 80059c4:	2201      	movs	r2, #1
 80059c6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80059c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80059cc:	f000 f870 	bl	8005ab0 <FLASH_WaitForLastOperation>
 80059d0:	4603      	mov	r3, r0
 80059d2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80059d4:	7dfb      	ldrb	r3, [r7, #23]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d12b      	bne.n	8005a32 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d105      	bne.n	80059ec <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80059e0:	783b      	ldrb	r3, [r7, #0]
 80059e2:	4619      	mov	r1, r3
 80059e4:	68b8      	ldr	r0, [r7, #8]
 80059e6:	f000 f919 	bl	8005c1c <FLASH_Program_Byte>
 80059ea:	e016      	b.n	8005a1a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d105      	bne.n	80059fe <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80059f2:	883b      	ldrh	r3, [r7, #0]
 80059f4:	4619      	mov	r1, r3
 80059f6:	68b8      	ldr	r0, [r7, #8]
 80059f8:	f000 f8ee 	bl	8005bd8 <FLASH_Program_HalfWord>
 80059fc:	e00d      	b.n	8005a1a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d105      	bne.n	8005a10 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	4619      	mov	r1, r3
 8005a08:	68b8      	ldr	r0, [r7, #8]
 8005a0a:	f000 f8c3 	bl	8005b94 <FLASH_Program_Word>
 8005a0e:	e004      	b.n	8005a1a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a14:	68b8      	ldr	r0, [r7, #8]
 8005a16:	f000 f88b 	bl	8005b30 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a1a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a1e:	f000 f847 	bl	8005ab0 <FLASH_WaitForLastOperation>
 8005a22:	4603      	mov	r3, r0
 8005a24:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005a26:	4b08      	ldr	r3, [pc, #32]	; (8005a48 <HAL_FLASH_Program+0xa4>)
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	4a07      	ldr	r2, [pc, #28]	; (8005a48 <HAL_FLASH_Program+0xa4>)
 8005a2c:	f023 0301 	bic.w	r3, r3, #1
 8005a30:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005a32:	4b04      	ldr	r3, [pc, #16]	; (8005a44 <HAL_FLASH_Program+0xa0>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3718      	adds	r7, #24
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	20001500 	.word	0x20001500
 8005a48:	40023c00 	.word	0x40023c00

08005a4c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005a52:	2300      	movs	r3, #0
 8005a54:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005a56:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <HAL_FLASH_Unlock+0x38>)
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	da0b      	bge.n	8005a76 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <HAL_FLASH_Unlock+0x38>)
 8005a60:	4a09      	ldr	r2, [pc, #36]	; (8005a88 <HAL_FLASH_Unlock+0x3c>)
 8005a62:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005a64:	4b07      	ldr	r3, [pc, #28]	; (8005a84 <HAL_FLASH_Unlock+0x38>)
 8005a66:	4a09      	ldr	r2, [pc, #36]	; (8005a8c <HAL_FLASH_Unlock+0x40>)
 8005a68:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005a6a:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <HAL_FLASH_Unlock+0x38>)
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	da01      	bge.n	8005a76 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005a76:	79fb      	ldrb	r3, [r7, #7]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bc80      	pop	{r7}
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	40023c00 	.word	0x40023c00
 8005a88:	45670123 	.word	0x45670123
 8005a8c:	cdef89ab 	.word	0xcdef89ab

08005a90 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005a90:	b480      	push	{r7}
 8005a92:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005a94:	4b05      	ldr	r3, [pc, #20]	; (8005aac <HAL_FLASH_Lock+0x1c>)
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	4a04      	ldr	r2, [pc, #16]	; (8005aac <HAL_FLASH_Lock+0x1c>)
 8005a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a9e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bc80      	pop	{r7}
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40023c00 	.word	0x40023c00

08005ab0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005abc:	4b1a      	ldr	r3, [pc, #104]	; (8005b28 <FLASH_WaitForLastOperation+0x78>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005ac2:	f7fe fe4d 	bl	8004760 <HAL_GetTick>
 8005ac6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005ac8:	e010      	b.n	8005aec <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d00c      	beq.n	8005aec <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d007      	beq.n	8005ae8 <FLASH_WaitForLastOperation+0x38>
 8005ad8:	f7fe fe42 	bl	8004760 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d201      	bcs.n	8005aec <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e019      	b.n	8005b20 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005aec:	4b0f      	ldr	r3, [pc, #60]	; (8005b2c <FLASH_WaitForLastOperation+0x7c>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1e8      	bne.n	8005aca <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005af8:	4b0c      	ldr	r3, [pc, #48]	; (8005b2c <FLASH_WaitForLastOperation+0x7c>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d002      	beq.n	8005b0a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005b04:	4b09      	ldr	r3, [pc, #36]	; (8005b2c <FLASH_WaitForLastOperation+0x7c>)
 8005b06:	2201      	movs	r2, #1
 8005b08:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005b0a:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <FLASH_WaitForLastOperation+0x7c>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005b16:	f000 f8a1 	bl	8005c5c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e000      	b.n	8005b20 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
  
}  
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	20001500 	.word	0x20001500
 8005b2c:	40023c00 	.word	0x40023c00

08005b30 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b3c:	4b14      	ldr	r3, [pc, #80]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005b48:	4b11      	ldr	r3, [pc, #68]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	4a10      	ldr	r2, [pc, #64]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b4e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005b52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005b54:	4b0e      	ldr	r3, [pc, #56]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	4a0d      	ldr	r2, [pc, #52]	; (8005b90 <FLASH_Program_DoubleWord+0x60>)
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005b66:	f3bf 8f6f 	isb	sy
}
 8005b6a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b70:	f04f 0200 	mov.w	r2, #0
 8005b74:	f04f 0300 	mov.w	r3, #0
 8005b78:	000a      	movs	r2, r1
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	68f9      	ldr	r1, [r7, #12]
 8005b7e:	3104      	adds	r1, #4
 8005b80:	4613      	mov	r3, r2
 8005b82:	600b      	str	r3, [r1, #0]
}
 8005b84:	bf00      	nop
 8005b86:	3714      	adds	r7, #20
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bc80      	pop	{r7}
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	40023c00 	.word	0x40023c00

08005b94 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	4a0c      	ldr	r2, [pc, #48]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005baa:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	4a09      	ldr	r2, [pc, #36]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005bb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005bb4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005bb6:	4b07      	ldr	r3, [pc, #28]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	4a06      	ldr	r2, [pc, #24]	; (8005bd4 <FLASH_Program_Word+0x40>)
 8005bbc:	f043 0301 	orr.w	r3, r3, #1
 8005bc0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	601a      	str	r2, [r3, #0]
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bc80      	pop	{r7}
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40023c00 	.word	0x40023c00

08005bd8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	460b      	mov	r3, r1
 8005be2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005be4:	4b0c      	ldr	r3, [pc, #48]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	4a0b      	ldr	r2, [pc, #44]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005bf0:	4b09      	ldr	r3, [pc, #36]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	4a08      	ldr	r2, [pc, #32]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bfa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005bfc:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	4a05      	ldr	r2, [pc, #20]	; (8005c18 <FLASH_Program_HalfWord+0x40>)
 8005c02:	f043 0301 	orr.w	r3, r3, #1
 8005c06:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	887a      	ldrh	r2, [r7, #2]
 8005c0c:	801a      	strh	r2, [r3, #0]
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bc80      	pop	{r7}
 8005c16:	4770      	bx	lr
 8005c18:	40023c00 	.word	0x40023c00

08005c1c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	4a0a      	ldr	r2, [pc, #40]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005c34:	4b08      	ldr	r3, [pc, #32]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c36:	4a08      	ldr	r2, [pc, #32]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005c3c:	4b06      	ldr	r3, [pc, #24]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	4a05      	ldr	r2, [pc, #20]	; (8005c58 <FLASH_Program_Byte+0x3c>)
 8005c42:	f043 0301 	orr.w	r3, r3, #1
 8005c46:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	78fa      	ldrb	r2, [r7, #3]
 8005c4c:	701a      	strb	r2, [r3, #0]
}
 8005c4e:	bf00      	nop
 8005c50:	370c      	adds	r7, #12
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr
 8005c58:	40023c00 	.word	0x40023c00

08005c5c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005c60:	4b27      	ldr	r3, [pc, #156]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f003 0310 	and.w	r3, r3, #16
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d008      	beq.n	8005c7e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005c6c:	4b25      	ldr	r3, [pc, #148]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	f043 0308 	orr.w	r3, r3, #8
 8005c74:	4a23      	ldr	r2, [pc, #140]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005c76:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005c78:	4b21      	ldr	r3, [pc, #132]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005c7a:	2210      	movs	r2, #16
 8005c7c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005c7e:	4b20      	ldr	r3, [pc, #128]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	f003 0320 	and.w	r3, r3, #32
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d008      	beq.n	8005c9c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005c8a:	4b1e      	ldr	r3, [pc, #120]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	f043 0304 	orr.w	r3, r3, #4
 8005c92:	4a1c      	ldr	r2, [pc, #112]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005c94:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005c96:	4b1a      	ldr	r3, [pc, #104]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005c98:	2220      	movs	r2, #32
 8005c9a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005c9c:	4b18      	ldr	r3, [pc, #96]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d008      	beq.n	8005cba <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005ca8:	4b16      	ldr	r3, [pc, #88]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	f043 0302 	orr.w	r3, r3, #2
 8005cb0:	4a14      	ldr	r2, [pc, #80]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005cb2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005cb4:	4b12      	ldr	r3, [pc, #72]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005cb6:	2240      	movs	r2, #64	; 0x40
 8005cb8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005cba:	4b11      	ldr	r3, [pc, #68]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d008      	beq.n	8005cd8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005cc6:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	f043 0301 	orr.w	r3, r3, #1
 8005cce:	4a0d      	ldr	r2, [pc, #52]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005cd0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005cd2:	4b0b      	ldr	r3, [pc, #44]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005cd4:	2280      	movs	r2, #128	; 0x80
 8005cd6:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005cd8:	4b09      	ldr	r3, [pc, #36]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d008      	beq.n	8005cf6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005ce4:	4b07      	ldr	r3, [pc, #28]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f043 0310 	orr.w	r3, r3, #16
 8005cec:	4a05      	ldr	r2, [pc, #20]	; (8005d04 <FLASH_SetErrorCode+0xa8>)
 8005cee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005cf0:	4b03      	ldr	r3, [pc, #12]	; (8005d00 <FLASH_SetErrorCode+0xa4>)
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	60da      	str	r2, [r3, #12]
  }
}
 8005cf6:	bf00      	nop
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bc80      	pop	{r7}
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40023c00 	.word	0x40023c00
 8005d04:	20001500 	.word	0x20001500

08005d08 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005d14:	2300      	movs	r3, #0
 8005d16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005d18:	78fb      	ldrb	r3, [r7, #3]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d102      	bne.n	8005d24 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	617b      	str	r3, [r7, #20]
 8005d22:	e010      	b.n	8005d46 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d103      	bne.n	8005d32 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e009      	b.n	8005d46 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d103      	bne.n	8005d40 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005d38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d3c:	617b      	str	r3, [r7, #20]
 8005d3e:	e002      	b.n	8005d46 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005d40:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005d44:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d46:	4b18      	ldr	r3, [pc, #96]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	4a17      	ldr	r2, [pc, #92]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005d52:	4b15      	ldr	r3, [pc, #84]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	4914      	ldr	r1, [pc, #80]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005d5e:	4b12      	ldr	r3, [pc, #72]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	4a11      	ldr	r2, [pc, #68]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d64:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005d68:	6113      	str	r3, [r2, #16]
 8005d6a:	23f8      	movs	r3, #248	; 0xf8
 8005d6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	fa93 f3a3 	rbit	r3, r3
 8005d74:	60fb      	str	r3, [r7, #12]
  return result;
 8005d76:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8005d78:	fab3 f383 	clz	r3, r3
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	461a      	mov	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4093      	lsls	r3, r2
 8005d84:	f043 0202 	orr.w	r2, r3, #2
 8005d88:	4b07      	ldr	r3, [pc, #28]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	4906      	ldr	r1, [pc, #24]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005d92:	4b05      	ldr	r3, [pc, #20]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	4a04      	ldr	r2, [pc, #16]	; (8005da8 <FLASH_Erase_Sector+0xa0>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d9c:	6113      	str	r3, [r2, #16]
}
 8005d9e:	bf00      	nop
 8005da0:	371c      	adds	r7, #28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bc80      	pop	{r7}
 8005da6:	4770      	bx	lr
 8005da8:	40023c00 	.word	0x40023c00

08005dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005db6:	2300      	movs	r3, #0
 8005db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dba:	e16f      	b.n	800609c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc8:	4013      	ands	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 8161 	beq.w	8006096 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f003 0303 	and.w	r3, r3, #3
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d005      	beq.n	8005dec <HAL_GPIO_Init+0x40>
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 0303 	and.w	r3, r3, #3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d130      	bne.n	8005e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	005b      	lsls	r3, r3, #1
 8005df6:	2203      	movs	r2, #3
 8005df8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4013      	ands	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e22:	2201      	movs	r2, #1
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2a:	43db      	mvns	r3, r3
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	091b      	lsrs	r3, r3, #4
 8005e38:	f003 0201 	and.w	r2, r3, #1
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f003 0303 	and.w	r3, r3, #3
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	d017      	beq.n	8005e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	2203      	movs	r2, #3
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43db      	mvns	r3, r3
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	689a      	ldr	r2, [r3, #8]
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	693a      	ldr	r2, [r7, #16]
 8005e88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f003 0303 	and.w	r3, r3, #3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d123      	bne.n	8005ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	08da      	lsrs	r2, r3, #3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	3208      	adds	r2, #8
 8005e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f003 0307 	and.w	r3, r3, #7
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	220f      	movs	r2, #15
 8005eae:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	691a      	ldr	r2, [r3, #16]
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f003 0307 	and.w	r3, r3, #7
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	08da      	lsrs	r2, r3, #3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3208      	adds	r2, #8
 8005ed8:	6939      	ldr	r1, [r7, #16]
 8005eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	2203      	movs	r2, #3
 8005eea:	fa02 f303 	lsl.w	r3, r2, r3
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f003 0203 	and.w	r2, r3, #3
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 80bb 	beq.w	8006096 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f20:	2300      	movs	r3, #0
 8005f22:	60bb      	str	r3, [r7, #8]
 8005f24:	4b64      	ldr	r3, [pc, #400]	; (80060b8 <HAL_GPIO_Init+0x30c>)
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f28:	4a63      	ldr	r2, [pc, #396]	; (80060b8 <HAL_GPIO_Init+0x30c>)
 8005f2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f2e:	6453      	str	r3, [r2, #68]	; 0x44
 8005f30:	4b61      	ldr	r3, [pc, #388]	; (80060b8 <HAL_GPIO_Init+0x30c>)
 8005f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f38:	60bb      	str	r3, [r7, #8]
 8005f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005f3c:	4a5f      	ldr	r2, [pc, #380]	; (80060bc <HAL_GPIO_Init+0x310>)
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	089b      	lsrs	r3, r3, #2
 8005f42:	3302      	adds	r3, #2
 8005f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	220f      	movs	r2, #15
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	43db      	mvns	r3, r3
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a57      	ldr	r2, [pc, #348]	; (80060c0 <HAL_GPIO_Init+0x314>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d031      	beq.n	8005fcc <HAL_GPIO_Init+0x220>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a56      	ldr	r2, [pc, #344]	; (80060c4 <HAL_GPIO_Init+0x318>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d02b      	beq.n	8005fc8 <HAL_GPIO_Init+0x21c>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a55      	ldr	r2, [pc, #340]	; (80060c8 <HAL_GPIO_Init+0x31c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d025      	beq.n	8005fc4 <HAL_GPIO_Init+0x218>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a54      	ldr	r2, [pc, #336]	; (80060cc <HAL_GPIO_Init+0x320>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d01f      	beq.n	8005fc0 <HAL_GPIO_Init+0x214>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a53      	ldr	r2, [pc, #332]	; (80060d0 <HAL_GPIO_Init+0x324>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d019      	beq.n	8005fbc <HAL_GPIO_Init+0x210>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a52      	ldr	r2, [pc, #328]	; (80060d4 <HAL_GPIO_Init+0x328>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d013      	beq.n	8005fb8 <HAL_GPIO_Init+0x20c>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a51      	ldr	r2, [pc, #324]	; (80060d8 <HAL_GPIO_Init+0x32c>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d00d      	beq.n	8005fb4 <HAL_GPIO_Init+0x208>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a50      	ldr	r2, [pc, #320]	; (80060dc <HAL_GPIO_Init+0x330>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d007      	beq.n	8005fb0 <HAL_GPIO_Init+0x204>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a4f      	ldr	r2, [pc, #316]	; (80060e0 <HAL_GPIO_Init+0x334>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d101      	bne.n	8005fac <HAL_GPIO_Init+0x200>
 8005fa8:	2308      	movs	r3, #8
 8005faa:	e010      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fac:	2309      	movs	r3, #9
 8005fae:	e00e      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fb0:	2307      	movs	r3, #7
 8005fb2:	e00c      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fb4:	2306      	movs	r3, #6
 8005fb6:	e00a      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fb8:	2305      	movs	r3, #5
 8005fba:	e008      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fbc:	2304      	movs	r3, #4
 8005fbe:	e006      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e004      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	e002      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e000      	b.n	8005fce <HAL_GPIO_Init+0x222>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	f002 0203 	and.w	r2, r2, #3
 8005fd4:	0092      	lsls	r2, r2, #2
 8005fd6:	4093      	lsls	r3, r2
 8005fd8:	461a      	mov	r2, r3
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005fe0:	4936      	ldr	r1, [pc, #216]	; (80060bc <HAL_GPIO_Init+0x310>)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	089b      	lsrs	r3, r3, #2
 8005fe6:	3302      	adds	r3, #2
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005fee:	4b3d      	ldr	r3, [pc, #244]	; (80060e4 <HAL_GPIO_Init+0x338>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	43db      	mvns	r3, r3
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006012:	4a34      	ldr	r2, [pc, #208]	; (80060e4 <HAL_GPIO_Init+0x338>)
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006018:	4b32      	ldr	r3, [pc, #200]	; (80060e4 <HAL_GPIO_Init+0x338>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	43db      	mvns	r3, r3
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4013      	ands	r3, r2
 8006026:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d003      	beq.n	800603c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	4313      	orrs	r3, r2
 800603a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800603c:	4a29      	ldr	r2, [pc, #164]	; (80060e4 <HAL_GPIO_Init+0x338>)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006042:	4b28      	ldr	r3, [pc, #160]	; (80060e4 <HAL_GPIO_Init+0x338>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	43db      	mvns	r3, r3
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	4013      	ands	r3, r2
 8006050:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006066:	4a1f      	ldr	r2, [pc, #124]	; (80060e4 <HAL_GPIO_Init+0x338>)
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800606c:	4b1d      	ldr	r3, [pc, #116]	; (80060e4 <HAL_GPIO_Init+0x338>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	43db      	mvns	r3, r3
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4013      	ands	r3, r2
 800607a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006090:	4a14      	ldr	r2, [pc, #80]	; (80060e4 <HAL_GPIO_Init+0x338>)
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	3301      	adds	r3, #1
 800609a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	fa22 f303 	lsr.w	r3, r2, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f47f ae88 	bne.w	8005dbc <HAL_GPIO_Init+0x10>
  }
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr
 80060b8:	40023800 	.word	0x40023800
 80060bc:	40013800 	.word	0x40013800
 80060c0:	40020000 	.word	0x40020000
 80060c4:	40020400 	.word	0x40020400
 80060c8:	40020800 	.word	0x40020800
 80060cc:	40020c00 	.word	0x40020c00
 80060d0:	40021000 	.word	0x40021000
 80060d4:	40021400 	.word	0x40021400
 80060d8:	40021800 	.word	0x40021800
 80060dc:	40021c00 	.word	0x40021c00
 80060e0:	40022000 	.word	0x40022000
 80060e4:	40013c00 	.word	0x40013c00

080060e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	460b      	mov	r3, r1
 80060f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	691a      	ldr	r2, [r3, #16]
 80060f8:	887b      	ldrh	r3, [r7, #2]
 80060fa:	4013      	ands	r3, r2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006100:	2301      	movs	r3, #1
 8006102:	73fb      	strb	r3, [r7, #15]
 8006104:	e001      	b.n	800610a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800610a:	7bfb      	ldrb	r3, [r7, #15]
}
 800610c:	4618      	mov	r0, r3
 800610e:	3714      	adds	r7, #20
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	460b      	mov	r3, r1
 8006120:	807b      	strh	r3, [r7, #2]
 8006122:	4613      	mov	r3, r2
 8006124:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006126:	787b      	ldrb	r3, [r7, #1]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800612c:	887a      	ldrh	r2, [r7, #2]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006132:	e003      	b.n	800613c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006134:	887b      	ldrh	r3, [r7, #2]
 8006136:	041a      	lsls	r2, r3, #16
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	619a      	str	r2, [r3, #24]
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr
	...

08006148 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	4603      	mov	r3, r0
 8006150:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006152:	4b08      	ldr	r3, [pc, #32]	; (8006174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006154:	695a      	ldr	r2, [r3, #20]
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	4013      	ands	r3, r2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d006      	beq.n	800616c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800615e:	4a05      	ldr	r2, [pc, #20]	; (8006174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006160:	88fb      	ldrh	r3, [r7, #6]
 8006162:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006164:	88fb      	ldrh	r3, [r7, #6]
 8006166:	4618      	mov	r0, r3
 8006168:	f7fc f9fc 	bl	8002564 <HAL_GPIO_EXTI_Callback>
  }
}
 800616c:	bf00      	nop
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	40013c00 	.word	0x40013c00

08006178 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e12b      	b.n	80063e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7fe f804 	bl	80041ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2224      	movs	r2, #36	; 0x24
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061dc:	f001 fb94 	bl	8007908 <HAL_RCC_GetPCLK1Freq>
 80061e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	4a81      	ldr	r2, [pc, #516]	; (80063ec <HAL_I2C_Init+0x274>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d807      	bhi.n	80061fc <HAL_I2C_Init+0x84>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4a80      	ldr	r2, [pc, #512]	; (80063f0 <HAL_I2C_Init+0x278>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	bf94      	ite	ls
 80061f4:	2301      	movls	r3, #1
 80061f6:	2300      	movhi	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	e006      	b.n	800620a <HAL_I2C_Init+0x92>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	4a7d      	ldr	r2, [pc, #500]	; (80063f4 <HAL_I2C_Init+0x27c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	bf94      	ite	ls
 8006204:	2301      	movls	r3, #1
 8006206:	2300      	movhi	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d001      	beq.n	8006212 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e0e7      	b.n	80063e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	4a78      	ldr	r2, [pc, #480]	; (80063f8 <HAL_I2C_Init+0x280>)
 8006216:	fba2 2303 	umull	r2, r3, r2, r3
 800621a:	0c9b      	lsrs	r3, r3, #18
 800621c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	430a      	orrs	r2, r1
 8006230:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	4a6a      	ldr	r2, [pc, #424]	; (80063ec <HAL_I2C_Init+0x274>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d802      	bhi.n	800624c <HAL_I2C_Init+0xd4>
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3301      	adds	r3, #1
 800624a:	e009      	b.n	8006260 <HAL_I2C_Init+0xe8>
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006252:	fb02 f303 	mul.w	r3, r2, r3
 8006256:	4a69      	ldr	r2, [pc, #420]	; (80063fc <HAL_I2C_Init+0x284>)
 8006258:	fba2 2303 	umull	r2, r3, r2, r3
 800625c:	099b      	lsrs	r3, r3, #6
 800625e:	3301      	adds	r3, #1
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	6812      	ldr	r2, [r2, #0]
 8006264:	430b      	orrs	r3, r1
 8006266:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006272:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	495c      	ldr	r1, [pc, #368]	; (80063ec <HAL_I2C_Init+0x274>)
 800627c:	428b      	cmp	r3, r1
 800627e:	d819      	bhi.n	80062b4 <HAL_I2C_Init+0x13c>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	1e59      	subs	r1, r3, #1
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	fbb1 f3f3 	udiv	r3, r1, r3
 800628e:	1c59      	adds	r1, r3, #1
 8006290:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006294:	400b      	ands	r3, r1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <HAL_I2C_Init+0x138>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	1e59      	subs	r1, r3, #1
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	005b      	lsls	r3, r3, #1
 80062a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80062a8:	3301      	adds	r3, #1
 80062aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062ae:	e051      	b.n	8006354 <HAL_I2C_Init+0x1dc>
 80062b0:	2304      	movs	r3, #4
 80062b2:	e04f      	b.n	8006354 <HAL_I2C_Init+0x1dc>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d111      	bne.n	80062e0 <HAL_I2C_Init+0x168>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	1e58      	subs	r0, r3, #1
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6859      	ldr	r1, [r3, #4]
 80062c4:	460b      	mov	r3, r1
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	440b      	add	r3, r1
 80062ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80062ce:	3301      	adds	r3, #1
 80062d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	bf0c      	ite	eq
 80062d8:	2301      	moveq	r3, #1
 80062da:	2300      	movne	r3, #0
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	e012      	b.n	8006306 <HAL_I2C_Init+0x18e>
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	1e58      	subs	r0, r3, #1
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6859      	ldr	r1, [r3, #4]
 80062e8:	460b      	mov	r3, r1
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	440b      	add	r3, r1
 80062ee:	0099      	lsls	r1, r3, #2
 80062f0:	440b      	add	r3, r1
 80062f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80062f6:	3301      	adds	r3, #1
 80062f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	bf0c      	ite	eq
 8006300:	2301      	moveq	r3, #1
 8006302:	2300      	movne	r3, #0
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_I2C_Init+0x196>
 800630a:	2301      	movs	r3, #1
 800630c:	e022      	b.n	8006354 <HAL_I2C_Init+0x1dc>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d10e      	bne.n	8006334 <HAL_I2C_Init+0x1bc>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	1e58      	subs	r0, r3, #1
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6859      	ldr	r1, [r3, #4]
 800631e:	460b      	mov	r3, r1
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	440b      	add	r3, r1
 8006324:	fbb0 f3f3 	udiv	r3, r0, r3
 8006328:	3301      	adds	r3, #1
 800632a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800632e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006332:	e00f      	b.n	8006354 <HAL_I2C_Init+0x1dc>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	1e58      	subs	r0, r3, #1
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6859      	ldr	r1, [r3, #4]
 800633c:	460b      	mov	r3, r1
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	0099      	lsls	r1, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	fbb0 f3f3 	udiv	r3, r0, r3
 800634a:	3301      	adds	r3, #1
 800634c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006350:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006354:	6879      	ldr	r1, [r7, #4]
 8006356:	6809      	ldr	r1, [r1, #0]
 8006358:	4313      	orrs	r3, r2
 800635a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	69da      	ldr	r2, [r3, #28]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	431a      	orrs	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	430a      	orrs	r2, r1
 8006376:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006382:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	6911      	ldr	r1, [r2, #16]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	68d2      	ldr	r2, [r2, #12]
 800638e:	4311      	orrs	r1, r2
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6812      	ldr	r2, [r2, #0]
 8006394:	430b      	orrs	r3, r1
 8006396:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695a      	ldr	r2, [r3, #20]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	431a      	orrs	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0201 	orr.w	r2, r2, #1
 80063c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	000186a0 	.word	0x000186a0
 80063f0:	001e847f 	.word	0x001e847f
 80063f4:	003d08ff 	.word	0x003d08ff
 80063f8:	431bde83 	.word	0x431bde83
 80063fc:	10624dd3 	.word	0x10624dd3

08006400 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b088      	sub	sp, #32
 8006404:	af02      	add	r7, sp, #8
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	4608      	mov	r0, r1
 800640a:	4611      	mov	r1, r2
 800640c:	461a      	mov	r2, r3
 800640e:	4603      	mov	r3, r0
 8006410:	817b      	strh	r3, [r7, #10]
 8006412:	460b      	mov	r3, r1
 8006414:	813b      	strh	r3, [r7, #8]
 8006416:	4613      	mov	r3, r2
 8006418:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800641a:	f7fe f9a1 	bl	8004760 <HAL_GetTick>
 800641e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b20      	cmp	r3, #32
 800642a:	f040 80d9 	bne.w	80065e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	2319      	movs	r3, #25
 8006434:	2201      	movs	r2, #1
 8006436:	496d      	ldr	r1, [pc, #436]	; (80065ec <HAL_I2C_Mem_Write+0x1ec>)
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 fc7f 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006444:	2302      	movs	r3, #2
 8006446:	e0cc      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644e:	2b01      	cmp	r3, #1
 8006450:	d101      	bne.n	8006456 <HAL_I2C_Mem_Write+0x56>
 8006452:	2302      	movs	r3, #2
 8006454:	e0c5      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0301 	and.w	r3, r3, #1
 8006468:	2b01      	cmp	r3, #1
 800646a:	d007      	beq.n	800647c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0201 	orr.w	r2, r2, #1
 800647a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800648a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2221      	movs	r2, #33	; 0x21
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2240      	movs	r2, #64	; 0x40
 8006498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a3a      	ldr	r2, [r7, #32]
 80064a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80064ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	4a4d      	ldr	r2, [pc, #308]	; (80065f0 <HAL_I2C_Mem_Write+0x1f0>)
 80064bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064be:	88f8      	ldrh	r0, [r7, #6]
 80064c0:	893a      	ldrh	r2, [r7, #8]
 80064c2:	8979      	ldrh	r1, [r7, #10]
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	9301      	str	r3, [sp, #4]
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	4603      	mov	r3, r0
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 fab6 	bl	8006a40 <I2C_RequestMemoryWrite>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d052      	beq.n	8006580 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e081      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f000 fd00 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00d      	beq.n	800650a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f2:	2b04      	cmp	r3, #4
 80064f4:	d107      	bne.n	8006506 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006504:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e06b      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650e:	781a      	ldrb	r2, [r3, #0]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	f003 0304 	and.w	r3, r3, #4
 8006544:	2b04      	cmp	r3, #4
 8006546:	d11b      	bne.n	8006580 <HAL_I2C_Mem_Write+0x180>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800654c:	2b00      	cmp	r3, #0
 800654e:	d017      	beq.n	8006580 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	781a      	ldrb	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656a:	3b01      	subs	r3, #1
 800656c:	b29a      	uxth	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1aa      	bne.n	80064de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 fcec 	bl	8006f6a <I2C_WaitOnBTFFlagUntilTimeout>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00d      	beq.n	80065b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659c:	2b04      	cmp	r3, #4
 800659e:	d107      	bne.n	80065b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e016      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065dc:	2300      	movs	r3, #0
 80065de:	e000      	b.n	80065e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80065e0:	2302      	movs	r3, #2
  }
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	00100002 	.word	0x00100002
 80065f0:	ffff0000 	.word	0xffff0000

080065f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08c      	sub	sp, #48	; 0x30
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	4608      	mov	r0, r1
 80065fe:	4611      	mov	r1, r2
 8006600:	461a      	mov	r2, r3
 8006602:	4603      	mov	r3, r0
 8006604:	817b      	strh	r3, [r7, #10]
 8006606:	460b      	mov	r3, r1
 8006608:	813b      	strh	r3, [r7, #8]
 800660a:	4613      	mov	r3, r2
 800660c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800660e:	f7fe f8a7 	bl	8004760 <HAL_GetTick>
 8006612:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b20      	cmp	r3, #32
 800661e:	f040 8208 	bne.w	8006a32 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	2319      	movs	r3, #25
 8006628:	2201      	movs	r2, #1
 800662a:	497b      	ldr	r1, [pc, #492]	; (8006818 <HAL_I2C_Mem_Read+0x224>)
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 fb85 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d001      	beq.n	800663c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006638:	2302      	movs	r3, #2
 800663a:	e1fb      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_I2C_Mem_Read+0x56>
 8006646:	2302      	movs	r3, #2
 8006648:	e1f4      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b01      	cmp	r3, #1
 800665e:	d007      	beq.n	8006670 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800667e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2222      	movs	r2, #34	; 0x22
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2240      	movs	r2, #64	; 0x40
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800669a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80066a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4a5b      	ldr	r2, [pc, #364]	; (800681c <HAL_I2C_Mem_Read+0x228>)
 80066b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066b2:	88f8      	ldrh	r0, [r7, #6]
 80066b4:	893a      	ldrh	r2, [r7, #8]
 80066b6:	8979      	ldrh	r1, [r7, #10]
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	9301      	str	r3, [sp, #4]
 80066bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	4603      	mov	r3, r0
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f000 fa52 	bl	8006b6c <I2C_RequestMemoryRead>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d001      	beq.n	80066d2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e1b0      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d113      	bne.n	8006702 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066da:	2300      	movs	r3, #0
 80066dc:	623b      	str	r3, [r7, #32]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	695b      	ldr	r3, [r3, #20]
 80066e4:	623b      	str	r3, [r7, #32]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	623b      	str	r3, [r7, #32]
 80066ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066fe:	601a      	str	r2, [r3, #0]
 8006700:	e184      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006706:	2b01      	cmp	r3, #1
 8006708:	d11b      	bne.n	8006742 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006718:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800671a:	2300      	movs	r3, #0
 800671c:	61fb      	str	r3, [r7, #28]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	61fb      	str	r3, [r7, #28]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	61fb      	str	r3, [r7, #28]
 800672e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	e164      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006746:	2b02      	cmp	r3, #2
 8006748:	d11b      	bne.n	8006782 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006758:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006768:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800676a:	2300      	movs	r3, #0
 800676c:	61bb      	str	r3, [r7, #24]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	61bb      	str	r3, [r7, #24]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	61bb      	str	r3, [r7, #24]
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	e144      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	617b      	str	r3, [r7, #20]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	699b      	ldr	r3, [r3, #24]
 8006794:	617b      	str	r3, [r7, #20]
 8006796:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006798:	e138      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679e:	2b03      	cmp	r3, #3
 80067a0:	f200 80f1 	bhi.w	8006986 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d123      	bne.n	80067f4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 fc1b 	bl	8006fec <I2C_WaitOnRXNEFlagUntilTimeout>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d001      	beq.n	80067c0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e139      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d2:	1c5a      	adds	r2, r3, #1
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067dc:	3b01      	subs	r3, #1
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	3b01      	subs	r3, #1
 80067ec:	b29a      	uxth	r2, r3
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067f2:	e10b      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d14e      	bne.n	800689a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006802:	2200      	movs	r2, #0
 8006804:	4906      	ldr	r1, [pc, #24]	; (8006820 <HAL_I2C_Mem_Read+0x22c>)
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f000 fa98 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d008      	beq.n	8006824 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e10e      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
 8006816:	bf00      	nop
 8006818:	00100002 	.word	0x00100002
 800681c:	ffff0000 	.word	0xffff0000
 8006820:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006832:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	691a      	ldr	r2, [r3, #16]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	b2d2      	uxtb	r2, r2
 8006840:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006846:	1c5a      	adds	r2, r3, #1
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	691a      	ldr	r2, [r3, #16]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006870:	b2d2      	uxtb	r2, r2
 8006872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006882:	3b01      	subs	r3, #1
 8006884:	b29a      	uxth	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800688e:	b29b      	uxth	r3, r3
 8006890:	3b01      	subs	r3, #1
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006898:	e0b8      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a0:	2200      	movs	r2, #0
 80068a2:	4966      	ldr	r1, [pc, #408]	; (8006a3c <HAL_I2C_Mem_Read+0x448>)
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f000 fa49 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e0bf      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e0:	3b01      	subs	r3, #1
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	3b01      	subs	r3, #1
 80068f0:	b29a      	uxth	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068fc:	2200      	movs	r2, #0
 80068fe:	494f      	ldr	r1, [pc, #316]	; (8006a3c <HAL_I2C_Mem_Read+0x448>)
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 fa1b 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d001      	beq.n	8006910 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e091      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800691e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691a      	ldr	r2, [r3, #16]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693c:	3b01      	subs	r3, #1
 800693e:	b29a      	uxth	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006948:	b29b      	uxth	r3, r3
 800694a:	3b01      	subs	r3, #1
 800694c:	b29a      	uxth	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	691a      	ldr	r2, [r3, #16]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006964:	1c5a      	adds	r2, r3, #1
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800696e:	3b01      	subs	r3, #1
 8006970:	b29a      	uxth	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800697a:	b29b      	uxth	r3, r3
 800697c:	3b01      	subs	r3, #1
 800697e:	b29a      	uxth	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006984:	e042      	b.n	8006a0c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006988:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f000 fb2e 	bl	8006fec <I2C_WaitOnRXNEFlagUntilTimeout>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d001      	beq.n	800699a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e04c      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	691a      	ldr	r2, [r3, #16]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a4:	b2d2      	uxtb	r2, r2
 80069a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ac:	1c5a      	adds	r2, r3, #1
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	f003 0304 	and.w	r3, r3, #4
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	d118      	bne.n	8006a0c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e4:	b2d2      	uxtb	r2, r2
 80069e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ec:	1c5a      	adds	r2, r3, #1
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069f6:	3b01      	subs	r3, #1
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f47f aec2 	bne.w	800679a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2220      	movs	r2, #32
 8006a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	e000      	b.n	8006a34 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006a32:	2302      	movs	r3, #2
  }
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3728      	adds	r7, #40	; 0x28
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	00010004 	.word	0x00010004

08006a40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b088      	sub	sp, #32
 8006a44:	af02      	add	r7, sp, #8
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4603      	mov	r3, r0
 8006a50:	817b      	strh	r3, [r7, #10]
 8006a52:	460b      	mov	r3, r1
 8006a54:	813b      	strh	r3, [r7, #8]
 8006a56:	4613      	mov	r3, r2
 8006a58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	f000 f960 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00d      	beq.n	8006a9e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a90:	d103      	bne.n	8006a9a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e05f      	b.n	8006b5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a9e:	897b      	ldrh	r3, [r7, #10]
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006aac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab0:	6a3a      	ldr	r2, [r7, #32]
 8006ab2:	492d      	ldr	r1, [pc, #180]	; (8006b68 <I2C_RequestMemoryWrite+0x128>)
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f998 	bl	8006dea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e04c      	b.n	8006b5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	617b      	str	r3, [r7, #20]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	617b      	str	r3, [r7, #20]
 8006ad8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006adc:	6a39      	ldr	r1, [r7, #32]
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 fa02 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00d      	beq.n	8006b06 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	d107      	bne.n	8006b02 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e02b      	b.n	8006b5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b06:	88fb      	ldrh	r3, [r7, #6]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d105      	bne.n	8006b18 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b0c:	893b      	ldrh	r3, [r7, #8]
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	611a      	str	r2, [r3, #16]
 8006b16:	e021      	b.n	8006b5c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006b18:	893b      	ldrh	r3, [r7, #8]
 8006b1a:	0a1b      	lsrs	r3, r3, #8
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b28:	6a39      	ldr	r1, [r7, #32]
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 f9dc 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00d      	beq.n	8006b52 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d107      	bne.n	8006b4e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e005      	b.n	8006b5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b52:	893b      	ldrh	r3, [r7, #8]
 8006b54:	b2da      	uxtb	r2, r3
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	00010002 	.word	0x00010002

08006b6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b088      	sub	sp, #32
 8006b70:	af02      	add	r7, sp, #8
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	4608      	mov	r0, r1
 8006b76:	4611      	mov	r1, r2
 8006b78:	461a      	mov	r2, r3
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	817b      	strh	r3, [r7, #10]
 8006b7e:	460b      	mov	r3, r1
 8006b80:	813b      	strh	r3, [r7, #8]
 8006b82:	4613      	mov	r3, r2
 8006b84:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b94:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ba4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f000 f8c2 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00d      	beq.n	8006bda <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bcc:	d103      	bne.n	8006bd6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e0aa      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bda:	897b      	ldrh	r3, [r7, #10]
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	461a      	mov	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006be8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bec:	6a3a      	ldr	r2, [r7, #32]
 8006bee:	4952      	ldr	r1, [pc, #328]	; (8006d38 <I2C_RequestMemoryRead+0x1cc>)
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 f8fa 	bl	8006dea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e097      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c18:	6a39      	ldr	r1, [r7, #32]
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f000 f964 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00d      	beq.n	8006c42 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2a:	2b04      	cmp	r3, #4
 8006c2c:	d107      	bne.n	8006c3e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e076      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c42:	88fb      	ldrh	r3, [r7, #6]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d105      	bne.n	8006c54 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c48:	893b      	ldrh	r3, [r7, #8]
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	611a      	str	r2, [r3, #16]
 8006c52:	e021      	b.n	8006c98 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c54:	893b      	ldrh	r3, [r7, #8]
 8006c56:	0a1b      	lsrs	r3, r3, #8
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	b2da      	uxtb	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c64:	6a39      	ldr	r1, [r7, #32]
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 f93e 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00d      	beq.n	8006c8e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d107      	bne.n	8006c8a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e050      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c8e:	893b      	ldrh	r3, [r7, #8]
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c9a:	6a39      	ldr	r1, [r7, #32]
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f000 f923 	bl	8006ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00d      	beq.n	8006cc4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	d107      	bne.n	8006cc0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cbe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e035      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cd2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	6a3b      	ldr	r3, [r7, #32]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f82b 	bl	8006d3c <I2C_WaitOnFlagUntilTimeout>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d00d      	beq.n	8006d08 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cfa:	d103      	bne.n	8006d04 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e013      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d08:	897b      	ldrh	r3, [r7, #10]
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	f043 0301 	orr.w	r3, r3, #1
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1a:	6a3a      	ldr	r2, [r7, #32]
 8006d1c:	4906      	ldr	r1, [pc, #24]	; (8006d38 <I2C_RequestMemoryRead+0x1cc>)
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 f863 	bl	8006dea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e000      	b.n	8006d30 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3718      	adds	r7, #24
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	00010002 	.word	0x00010002

08006d3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	603b      	str	r3, [r7, #0]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d4c:	e025      	b.n	8006d9a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d54:	d021      	beq.n	8006d9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d56:	f7fd fd03 	bl	8004760 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d302      	bcc.n	8006d6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d116      	bne.n	8006d9a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2220      	movs	r2, #32
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d86:	f043 0220 	orr.w	r2, r3, #32
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e023      	b.n	8006de2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	0c1b      	lsrs	r3, r3, #16
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d10d      	bne.n	8006dc0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	695b      	ldr	r3, [r3, #20]
 8006daa:	43da      	mvns	r2, r3
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	4013      	ands	r3, r2
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	bf0c      	ite	eq
 8006db6:	2301      	moveq	r3, #1
 8006db8:	2300      	movne	r3, #0
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	e00c      	b.n	8006dda <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	43da      	mvns	r2, r3
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	bf0c      	ite	eq
 8006dd2:	2301      	moveq	r3, #1
 8006dd4:	2300      	movne	r3, #0
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	461a      	mov	r2, r3
 8006dda:	79fb      	ldrb	r3, [r7, #7]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d0b6      	beq.n	8006d4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b084      	sub	sp, #16
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	60f8      	str	r0, [r7, #12]
 8006df2:	60b9      	str	r1, [r7, #8]
 8006df4:	607a      	str	r2, [r7, #4]
 8006df6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006df8:	e051      	b.n	8006e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	695b      	ldr	r3, [r3, #20]
 8006e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e08:	d123      	bne.n	8006e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	f043 0204 	orr.w	r2, r3, #4
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e046      	b.n	8006ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e58:	d021      	beq.n	8006e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e5a:	f7fd fc81 	bl	8004760 <HAL_GetTick>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	1ad3      	subs	r3, r2, r3
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d302      	bcc.n	8006e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d116      	bne.n	8006e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2200      	movs	r2, #0
 8006e74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8a:	f043 0220 	orr.w	r2, r3, #32
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e020      	b.n	8006ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	0c1b      	lsrs	r3, r3, #16
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d10c      	bne.n	8006ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	43da      	mvns	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bf14      	ite	ne
 8006eba:	2301      	movne	r3, #1
 8006ebc:	2300      	moveq	r3, #0
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	e00b      	b.n	8006eda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	699b      	ldr	r3, [r3, #24]
 8006ec8:	43da      	mvns	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	bf14      	ite	ne
 8006ed4:	2301      	movne	r3, #1
 8006ed6:	2300      	moveq	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d18d      	bne.n	8006dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ef4:	e02d      	b.n	8006f52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 f8ce 	bl	8007098 <I2C_IsAcknowledgeFailed>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e02d      	b.n	8006f62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0c:	d021      	beq.n	8006f52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f0e:	f7fd fc27 	bl	8004760 <HAL_GetTick>
 8006f12:	4602      	mov	r2, r0
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d302      	bcc.n	8006f24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d116      	bne.n	8006f52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2220      	movs	r2, #32
 8006f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	f043 0220 	orr.w	r2, r3, #32
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e007      	b.n	8006f62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	695b      	ldr	r3, [r3, #20]
 8006f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5c:	2b80      	cmp	r3, #128	; 0x80
 8006f5e:	d1ca      	bne.n	8006ef6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b084      	sub	sp, #16
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	60f8      	str	r0, [r7, #12]
 8006f72:	60b9      	str	r1, [r7, #8]
 8006f74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f76:	e02d      	b.n	8006fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 f88d 	bl	8007098 <I2C_IsAcknowledgeFailed>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d001      	beq.n	8006f88 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e02d      	b.n	8006fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d021      	beq.n	8006fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f90:	f7fd fbe6 	bl	8004760 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d302      	bcc.n	8006fa6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d116      	bne.n	8006fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc0:	f043 0220 	orr.w	r2, r3, #32
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e007      	b.n	8006fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	f003 0304 	and.w	r3, r3, #4
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	d1ca      	bne.n	8006f78 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ff8:	e042      	b.n	8007080 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	695b      	ldr	r3, [r3, #20]
 8007000:	f003 0310 	and.w	r3, r3, #16
 8007004:	2b10      	cmp	r3, #16
 8007006:	d119      	bne.n	800703c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f06f 0210 	mvn.w	r2, #16
 8007010:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e029      	b.n	8007090 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800703c:	f7fd fb90 	bl	8004760 <HAL_GetTick>
 8007040:	4602      	mov	r2, r0
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	429a      	cmp	r2, r3
 800704a:	d302      	bcc.n	8007052 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d116      	bne.n	8007080 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2220      	movs	r2, #32
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706c:	f043 0220 	orr.w	r2, r3, #32
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e007      	b.n	8007090 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708a:	2b40      	cmp	r3, #64	; 0x40
 800708c:	d1b5      	bne.n	8006ffa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3710      	adds	r7, #16
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070ae:	d11b      	bne.n	80070e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2220      	movs	r2, #32
 80070c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d4:	f043 0204 	orr.w	r2, r3, #4
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	e000      	b.n	80070ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	370c      	adds	r7, #12
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bc80      	pop	{r7}
 80070f2:	4770      	bx	lr

080070f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b08a      	sub	sp, #40	; 0x28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e236      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d050      	beq.n	80071b4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007112:	4b9e      	ldr	r3, [pc, #632]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 030c 	and.w	r3, r3, #12
 800711a:	2b04      	cmp	r3, #4
 800711c:	d00c      	beq.n	8007138 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800711e:	4b9b      	ldr	r3, [pc, #620]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007126:	2b08      	cmp	r3, #8
 8007128:	d112      	bne.n	8007150 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800712a:	4b98      	ldr	r3, [pc, #608]	; (800738c <HAL_RCC_OscConfig+0x298>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007132:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007136:	d10b      	bne.n	8007150 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007138:	4b94      	ldr	r3, [pc, #592]	; (800738c <HAL_RCC_OscConfig+0x298>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d036      	beq.n	80071b2 <HAL_RCC_OscConfig+0xbe>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d132      	bne.n	80071b2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e211      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	4b8e      	ldr	r3, [pc, #568]	; (8007390 <HAL_RCC_OscConfig+0x29c>)
 8007156:	b2d2      	uxtb	r2, r2
 8007158:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d013      	beq.n	800718a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007162:	f7fd fafd 	bl	8004760 <HAL_GetTick>
 8007166:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007168:	e008      	b.n	800717c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800716a:	f7fd faf9 	bl	8004760 <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	2b64      	cmp	r3, #100	; 0x64
 8007176:	d901      	bls.n	800717c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e1fb      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800717c:	4b83      	ldr	r3, [pc, #524]	; (800738c <HAL_RCC_OscConfig+0x298>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0f0      	beq.n	800716a <HAL_RCC_OscConfig+0x76>
 8007188:	e014      	b.n	80071b4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800718a:	f7fd fae9 	bl	8004760 <HAL_GetTick>
 800718e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007190:	e008      	b.n	80071a4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007192:	f7fd fae5 	bl	8004760 <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	2b64      	cmp	r3, #100	; 0x64
 800719e:	d901      	bls.n	80071a4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e1e7      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071a4:	4b79      	ldr	r3, [pc, #484]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1f0      	bne.n	8007192 <HAL_RCC_OscConfig+0x9e>
 80071b0:	e000      	b.n	80071b4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d077      	beq.n	80072b0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80071c0:	4b72      	ldr	r3, [pc, #456]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f003 030c 	and.w	r3, r3, #12
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00b      	beq.n	80071e4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071cc:	4b6f      	ldr	r3, [pc, #444]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d126      	bne.n	8007226 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071d8:	4b6c      	ldr	r3, [pc, #432]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d120      	bne.n	8007226 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071e4:	4b69      	ldr	r3, [pc, #420]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <HAL_RCC_OscConfig+0x108>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d001      	beq.n	80071fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e1bb      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071fc:	4b63      	ldr	r3, [pc, #396]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	21f8      	movs	r1, #248	; 0xf8
 800720a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800720c:	69b9      	ldr	r1, [r7, #24]
 800720e:	fa91 f1a1 	rbit	r1, r1
 8007212:	6179      	str	r1, [r7, #20]
  return result;
 8007214:	6979      	ldr	r1, [r7, #20]
 8007216:	fab1 f181 	clz	r1, r1
 800721a:	b2c9      	uxtb	r1, r1
 800721c:	408b      	lsls	r3, r1
 800721e:	495b      	ldr	r1, [pc, #364]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007220:	4313      	orrs	r3, r2
 8007222:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007224:	e044      	b.n	80072b0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d02a      	beq.n	8007284 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800722e:	4b59      	ldr	r3, [pc, #356]	; (8007394 <HAL_RCC_OscConfig+0x2a0>)
 8007230:	2201      	movs	r2, #1
 8007232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007234:	f7fd fa94 	bl	8004760 <HAL_GetTick>
 8007238:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800723a:	e008      	b.n	800724e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800723c:	f7fd fa90 	bl	8004760 <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	2b02      	cmp	r3, #2
 8007248:	d901      	bls.n	800724e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e192      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800724e:	4b4f      	ldr	r3, [pc, #316]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d0f0      	beq.n	800723c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800725a:	4b4c      	ldr	r3, [pc, #304]	; (800738c <HAL_RCC_OscConfig+0x298>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	21f8      	movs	r1, #248	; 0xf8
 8007268:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800726a:	6939      	ldr	r1, [r7, #16]
 800726c:	fa91 f1a1 	rbit	r1, r1
 8007270:	60f9      	str	r1, [r7, #12]
  return result;
 8007272:	68f9      	ldr	r1, [r7, #12]
 8007274:	fab1 f181 	clz	r1, r1
 8007278:	b2c9      	uxtb	r1, r1
 800727a:	408b      	lsls	r3, r1
 800727c:	4943      	ldr	r1, [pc, #268]	; (800738c <HAL_RCC_OscConfig+0x298>)
 800727e:	4313      	orrs	r3, r2
 8007280:	600b      	str	r3, [r1, #0]
 8007282:	e015      	b.n	80072b0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007284:	4b43      	ldr	r3, [pc, #268]	; (8007394 <HAL_RCC_OscConfig+0x2a0>)
 8007286:	2200      	movs	r2, #0
 8007288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800728a:	f7fd fa69 	bl	8004760 <HAL_GetTick>
 800728e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007290:	e008      	b.n	80072a4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007292:	f7fd fa65 	bl	8004760 <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	6a3b      	ldr	r3, [r7, #32]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b02      	cmp	r3, #2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e167      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072a4:	4b39      	ldr	r3, [pc, #228]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1f0      	bne.n	8007292 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d030      	beq.n	800731e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	695b      	ldr	r3, [r3, #20]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d016      	beq.n	80072f2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072c4:	4b34      	ldr	r3, [pc, #208]	; (8007398 <HAL_RCC_OscConfig+0x2a4>)
 80072c6:	2201      	movs	r2, #1
 80072c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072ca:	f7fd fa49 	bl	8004760 <HAL_GetTick>
 80072ce:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072d0:	e008      	b.n	80072e4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072d2:	f7fd fa45 	bl	8004760 <HAL_GetTick>
 80072d6:	4602      	mov	r2, r0
 80072d8:	6a3b      	ldr	r3, [r7, #32]
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d901      	bls.n	80072e4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e147      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072e4:	4b29      	ldr	r3, [pc, #164]	; (800738c <HAL_RCC_OscConfig+0x298>)
 80072e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d0f0      	beq.n	80072d2 <HAL_RCC_OscConfig+0x1de>
 80072f0:	e015      	b.n	800731e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072f2:	4b29      	ldr	r3, [pc, #164]	; (8007398 <HAL_RCC_OscConfig+0x2a4>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072f8:	f7fd fa32 	bl	8004760 <HAL_GetTick>
 80072fc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072fe:	e008      	b.n	8007312 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007300:	f7fd fa2e 	bl	8004760 <HAL_GetTick>
 8007304:	4602      	mov	r2, r0
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	2b02      	cmp	r3, #2
 800730c:	d901      	bls.n	8007312 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e130      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007312:	4b1e      	ldr	r3, [pc, #120]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1f0      	bne.n	8007300 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0304 	and.w	r3, r3, #4
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 8087 	beq.w	800743a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 800732c:	2300      	movs	r3, #0
 800732e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007332:	4b16      	ldr	r3, [pc, #88]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d110      	bne.n	8007360 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800733e:	2300      	movs	r3, #0
 8007340:	60bb      	str	r3, [r7, #8]
 8007342:	4b12      	ldr	r3, [pc, #72]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007346:	4a11      	ldr	r2, [pc, #68]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800734c:	6413      	str	r3, [r2, #64]	; 0x40
 800734e:	4b0f      	ldr	r3, [pc, #60]	; (800738c <HAL_RCC_OscConfig+0x298>)
 8007350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007356:	60bb      	str	r3, [r7, #8]
 8007358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800735a:	2301      	movs	r3, #1
 800735c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007360:	4b0e      	ldr	r3, [pc, #56]	; (800739c <HAL_RCC_OscConfig+0x2a8>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a0d      	ldr	r2, [pc, #52]	; (800739c <HAL_RCC_OscConfig+0x2a8>)
 8007366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800736a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800736c:	4b0b      	ldr	r3, [pc, #44]	; (800739c <HAL_RCC_OscConfig+0x2a8>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007374:	2b00      	cmp	r3, #0
 8007376:	d122      	bne.n	80073be <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007378:	4b08      	ldr	r3, [pc, #32]	; (800739c <HAL_RCC_OscConfig+0x2a8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a07      	ldr	r2, [pc, #28]	; (800739c <HAL_RCC_OscConfig+0x2a8>)
 800737e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007382:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007384:	f7fd f9ec 	bl	8004760 <HAL_GetTick>
 8007388:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800738a:	e012      	b.n	80073b2 <HAL_RCC_OscConfig+0x2be>
 800738c:	40023800 	.word	0x40023800
 8007390:	40023802 	.word	0x40023802
 8007394:	42470000 	.word	0x42470000
 8007398:	42470e80 	.word	0x42470e80
 800739c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073a0:	f7fd f9de 	bl	8004760 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d901      	bls.n	80073b2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e0e0      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073b2:	4b72      	ldr	r3, [pc, #456]	; (800757c <HAL_RCC_OscConfig+0x488>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0f0      	beq.n	80073a0 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	689a      	ldr	r2, [r3, #8]
 80073c2:	4b6f      	ldr	r3, [pc, #444]	; (8007580 <HAL_RCC_OscConfig+0x48c>)
 80073c4:	b2d2      	uxtb	r2, r2
 80073c6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d015      	beq.n	80073fc <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073d0:	f7fd f9c6 	bl	8004760 <HAL_GetTick>
 80073d4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073d6:	e00a      	b.n	80073ee <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073d8:	f7fd f9c2 	bl	8004760 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	6a3b      	ldr	r3, [r7, #32]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e0c2      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073ee:	4b65      	ldr	r3, [pc, #404]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 80073f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0ee      	beq.n	80073d8 <HAL_RCC_OscConfig+0x2e4>
 80073fa:	e014      	b.n	8007426 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073fc:	f7fd f9b0 	bl	8004760 <HAL_GetTick>
 8007400:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007402:	e00a      	b.n	800741a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007404:	f7fd f9ac 	bl	8004760 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007412:	4293      	cmp	r3, r2
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e0ac      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800741a:	4b5a      	ldr	r3, [pc, #360]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 800741c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1ee      	bne.n	8007404 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007426:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800742a:	2b01      	cmp	r3, #1
 800742c:	d105      	bne.n	800743a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800742e:	4b55      	ldr	r3, [pc, #340]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007432:	4a54      	ldr	r2, [pc, #336]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007434:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007438:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 8097 	beq.w	8007572 <HAL_RCC_OscConfig+0x47e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007444:	4b4f      	ldr	r3, [pc, #316]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f003 030c 	and.w	r3, r3, #12
 800744c:	2b08      	cmp	r3, #8
 800744e:	d061      	beq.n	8007514 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	2b02      	cmp	r3, #2
 8007456:	d146      	bne.n	80074e6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007458:	4b4b      	ldr	r3, [pc, #300]	; (8007588 <HAL_RCC_OscConfig+0x494>)
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800745e:	f7fd f97f 	bl	8004760 <HAL_GetTick>
 8007462:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007464:	e008      	b.n	8007478 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007466:	f7fd f97b 	bl	8004760 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	2b64      	cmp	r3, #100	; 0x64
 8007472:	d901      	bls.n	8007478 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e07d      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007478:	4b42      	ldr	r3, [pc, #264]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1f0      	bne.n	8007466 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007484:	4b3f      	ldr	r3, [pc, #252]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	4b40      	ldr	r3, [pc, #256]	; (800758c <HAL_RCC_OscConfig+0x498>)
 800748a:	4013      	ands	r3, r2
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	69d1      	ldr	r1, [r2, #28]
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	6a12      	ldr	r2, [r2, #32]
 8007494:	4311      	orrs	r1, r2
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800749a:	0192      	lsls	r2, r2, #6
 800749c:	4311      	orrs	r1, r2
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80074a2:	0612      	lsls	r2, r2, #24
 80074a4:	4311      	orrs	r1, r2
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80074aa:	0852      	lsrs	r2, r2, #1
 80074ac:	3a01      	subs	r2, #1
 80074ae:	0412      	lsls	r2, r2, #16
 80074b0:	430a      	orrs	r2, r1
 80074b2:	4934      	ldr	r1, [pc, #208]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074b8:	4b33      	ldr	r3, [pc, #204]	; (8007588 <HAL_RCC_OscConfig+0x494>)
 80074ba:	2201      	movs	r2, #1
 80074bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074be:	f7fd f94f 	bl	8004760 <HAL_GetTick>
 80074c2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074c4:	e008      	b.n	80074d8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074c6:	f7fd f94b 	bl	8004760 <HAL_GetTick>
 80074ca:	4602      	mov	r2, r0
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	1ad3      	subs	r3, r2, r3
 80074d0:	2b64      	cmp	r3, #100	; 0x64
 80074d2:	d901      	bls.n	80074d8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80074d4:	2303      	movs	r3, #3
 80074d6:	e04d      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074d8:	4b2a      	ldr	r3, [pc, #168]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d0f0      	beq.n	80074c6 <HAL_RCC_OscConfig+0x3d2>
 80074e4:	e045      	b.n	8007572 <HAL_RCC_OscConfig+0x47e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074e6:	4b28      	ldr	r3, [pc, #160]	; (8007588 <HAL_RCC_OscConfig+0x494>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ec:	f7fd f938 	bl	8004760 <HAL_GetTick>
 80074f0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074f2:	e008      	b.n	8007506 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074f4:	f7fd f934 	bl	8004760 <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	2b64      	cmp	r3, #100	; 0x64
 8007500:	d901      	bls.n	8007506 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e036      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007506:	4b1f      	ldr	r3, [pc, #124]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1f0      	bne.n	80074f4 <HAL_RCC_OscConfig+0x400>
 8007512:	e02e      	b.n	8007572 <HAL_RCC_OscConfig+0x47e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	699b      	ldr	r3, [r3, #24]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d101      	bne.n	8007520 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e029      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8007520:	4b18      	ldr	r3, [pc, #96]	; (8007584 <HAL_RCC_OscConfig+0x490>)
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	429a      	cmp	r2, r3
 8007532:	d11c      	bne.n	800756e <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800753e:	429a      	cmp	r2, r3
 8007540:	d115      	bne.n	800756e <HAL_RCC_OscConfig+0x47a>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	099b      	lsrs	r3, r3, #6
 8007546:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800754e:	429a      	cmp	r2, r3
 8007550:	d10d      	bne.n	800756e <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800755c:	429a      	cmp	r2, r3
 800755e:	d106      	bne.n	800756e <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800756a:	429a      	cmp	r2, r3
 800756c:	d001      	beq.n	8007572 <HAL_RCC_OscConfig+0x47e>
        {
          return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e000      	b.n	8007574 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3728      	adds	r7, #40	; 0x28
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	40007000 	.word	0x40007000
 8007580:	40023870 	.word	0x40023870
 8007584:	40023800 	.word	0x40023800
 8007588:	42470060 	.word	0x42470060
 800758c:	f0bc8000 	.word	0xf0bc8000

08007590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e0d2      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80075a4:	4b6b      	ldr	r3, [pc, #428]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 030f 	and.w	r3, r3, #15
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d90c      	bls.n	80075cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075b2:	4b68      	ldr	r3, [pc, #416]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	b2d2      	uxtb	r2, r2
 80075b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ba:	4b66      	ldr	r3, [pc, #408]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	683a      	ldr	r2, [r7, #0]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d001      	beq.n	80075cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e0be      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d020      	beq.n	800761a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0304 	and.w	r3, r3, #4
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d005      	beq.n	80075f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075e4:	4b5c      	ldr	r3, [pc, #368]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	4a5b      	ldr	r2, [pc, #364]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80075ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80075ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0308 	and.w	r3, r3, #8
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80075fc:	4b56      	ldr	r3, [pc, #344]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	4a55      	ldr	r2, [pc, #340]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007602:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007606:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007608:	4b53      	ldr	r3, [pc, #332]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	4950      	ldr	r1, [pc, #320]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007616:	4313      	orrs	r3, r2
 8007618:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d040      	beq.n	80076a8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d107      	bne.n	800763e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800762e:	4b4a      	ldr	r3, [pc, #296]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d115      	bne.n	8007666 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e085      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	2b02      	cmp	r3, #2
 8007644:	d107      	bne.n	8007656 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007646:	4b44      	ldr	r3, [pc, #272]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d109      	bne.n	8007666 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e079      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007656:	4b40      	ldr	r3, [pc, #256]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f003 0302 	and.w	r3, r3, #2
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e071      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007666:	4b3c      	ldr	r3, [pc, #240]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f023 0203 	bic.w	r2, r3, #3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	4939      	ldr	r1, [pc, #228]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007674:	4313      	orrs	r3, r2
 8007676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007678:	f7fd f872 	bl	8004760 <HAL_GetTick>
 800767c:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800767e:	e00a      	b.n	8007696 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007680:	f7fd f86e 	bl	8004760 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	f241 3288 	movw	r2, #5000	; 0x1388
 800768e:	4293      	cmp	r3, r2
 8007690:	d901      	bls.n	8007696 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e059      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007696:	4b30      	ldr	r3, [pc, #192]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f003 020c 	and.w	r2, r3, #12
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d1eb      	bne.n	8007680 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80076a8:	4b2a      	ldr	r3, [pc, #168]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 030f 	and.w	r3, r3, #15
 80076b0:	683a      	ldr	r2, [r7, #0]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d20c      	bcs.n	80076d0 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076b6:	4b27      	ldr	r3, [pc, #156]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	b2d2      	uxtb	r2, r2
 80076bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076be:	4b25      	ldr	r3, [pc, #148]	; (8007754 <HAL_RCC_ClockConfig+0x1c4>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 030f 	and.w	r3, r3, #15
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d001      	beq.n	80076d0 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e03c      	b.n	800774a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0304 	and.w	r3, r3, #4
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d008      	beq.n	80076ee <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076dc:	4b1e      	ldr	r3, [pc, #120]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	491b      	ldr	r1, [pc, #108]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 0308 	and.w	r3, r3, #8
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d009      	beq.n	800770e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076fa:	4b17      	ldr	r3, [pc, #92]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	00db      	lsls	r3, r3, #3
 8007708:	4913      	ldr	r1, [pc, #76]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 800770a:	4313      	orrs	r3, r2
 800770c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800770e:	f000 f82b 	bl	8007768 <HAL_RCC_GetSysClockFreq>
 8007712:	4601      	mov	r1, r0
 8007714:	4b10      	ldr	r3, [pc, #64]	; (8007758 <HAL_RCC_ClockConfig+0x1c8>)
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800771c:	22f0      	movs	r2, #240	; 0xf0
 800771e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	fa92 f2a2 	rbit	r2, r2
 8007726:	60fa      	str	r2, [r7, #12]
  return result;
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	fab2 f282 	clz	r2, r2
 800772e:	b2d2      	uxtb	r2, r2
 8007730:	40d3      	lsrs	r3, r2
 8007732:	4a0a      	ldr	r2, [pc, #40]	; (800775c <HAL_RCC_ClockConfig+0x1cc>)
 8007734:	5cd3      	ldrb	r3, [r2, r3]
 8007736:	fa21 f303 	lsr.w	r3, r1, r3
 800773a:	4a09      	ldr	r2, [pc, #36]	; (8007760 <HAL_RCC_ClockConfig+0x1d0>)
 800773c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800773e:	4b09      	ldr	r3, [pc, #36]	; (8007764 <HAL_RCC_ClockConfig+0x1d4>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f7fc ffca 	bl	80046dc <HAL_InitTick>

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	40023c00 	.word	0x40023c00
 8007758:	40023800 	.word	0x40023800
 800775c:	08008864 	.word	0x08008864
 8007760:	2000000c 	.word	0x2000000c
 8007764:	20000018 	.word	0x20000018

08007768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800776c:	b090      	sub	sp, #64	; 0x40
 800776e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	637b      	str	r3, [r7, #52]	; 0x34
 8007774:	2300      	movs	r3, #0
 8007776:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007778:	2300      	movs	r3, #0
 800777a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800777c:	2300      	movs	r3, #0
 800777e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007780:	4b59      	ldr	r3, [pc, #356]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f003 030c 	and.w	r3, r3, #12
 8007788:	2b08      	cmp	r3, #8
 800778a:	d00d      	beq.n	80077a8 <HAL_RCC_GetSysClockFreq+0x40>
 800778c:	2b08      	cmp	r3, #8
 800778e:	f200 80a2 	bhi.w	80078d6 <HAL_RCC_GetSysClockFreq+0x16e>
 8007792:	2b00      	cmp	r3, #0
 8007794:	d002      	beq.n	800779c <HAL_RCC_GetSysClockFreq+0x34>
 8007796:	2b04      	cmp	r3, #4
 8007798:	d003      	beq.n	80077a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800779a:	e09c      	b.n	80078d6 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800779c:	4b53      	ldr	r3, [pc, #332]	; (80078ec <HAL_RCC_GetSysClockFreq+0x184>)
 800779e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80077a0:	e09c      	b.n	80078dc <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80077a2:	4b53      	ldr	r3, [pc, #332]	; (80078f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80077a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80077a6:	e099      	b.n	80078dc <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80077a8:	4b4f      	ldr	r3, [pc, #316]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077b0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80077b2:	4b4d      	ldr	r3, [pc, #308]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d027      	beq.n	800780e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077be:	4b4a      	ldr	r3, [pc, #296]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	099b      	lsrs	r3, r3, #6
 80077c4:	2200      	movs	r2, #0
 80077c6:	623b      	str	r3, [r7, #32]
 80077c8:	627a      	str	r2, [r7, #36]	; 0x24
 80077ca:	6a3b      	ldr	r3, [r7, #32]
 80077cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80077d0:	2100      	movs	r1, #0
 80077d2:	4b47      	ldr	r3, [pc, #284]	; (80078f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80077d4:	fb03 f201 	mul.w	r2, r3, r1
 80077d8:	2300      	movs	r3, #0
 80077da:	fb00 f303 	mul.w	r3, r0, r3
 80077de:	4413      	add	r3, r2
 80077e0:	4a43      	ldr	r2, [pc, #268]	; (80078f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80077e2:	fba0 2102 	umull	r2, r1, r0, r2
 80077e6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80077e8:	62ba      	str	r2, [r7, #40]	; 0x28
 80077ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077ec:	4413      	add	r3, r2
 80077ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f2:	2200      	movs	r2, #0
 80077f4:	61bb      	str	r3, [r7, #24]
 80077f6:	61fa      	str	r2, [r7, #28]
 80077f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077fc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007800:	f7f9 fc7c 	bl	80010fc <__aeabi_uldivmod>
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	4613      	mov	r3, r2
 800780a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800780c:	e055      	b.n	80078ba <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800780e:	4b36      	ldr	r3, [pc, #216]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	099b      	lsrs	r3, r3, #6
 8007814:	2200      	movs	r2, #0
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	617a      	str	r2, [r7, #20]
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007820:	f04f 0b00 	mov.w	fp, #0
 8007824:	4652      	mov	r2, sl
 8007826:	465b      	mov	r3, fp
 8007828:	f04f 0000 	mov.w	r0, #0
 800782c:	f04f 0100 	mov.w	r1, #0
 8007830:	0159      	lsls	r1, r3, #5
 8007832:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007836:	0150      	lsls	r0, r2, #5
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	ebb2 080a 	subs.w	r8, r2, sl
 8007840:	eb63 090b 	sbc.w	r9, r3, fp
 8007844:	f04f 0200 	mov.w	r2, #0
 8007848:	f04f 0300 	mov.w	r3, #0
 800784c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007850:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007854:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007858:	ebb2 0408 	subs.w	r4, r2, r8
 800785c:	eb63 0509 	sbc.w	r5, r3, r9
 8007860:	f04f 0200 	mov.w	r2, #0
 8007864:	f04f 0300 	mov.w	r3, #0
 8007868:	00eb      	lsls	r3, r5, #3
 800786a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800786e:	00e2      	lsls	r2, r4, #3
 8007870:	4614      	mov	r4, r2
 8007872:	461d      	mov	r5, r3
 8007874:	eb14 030a 	adds.w	r3, r4, sl
 8007878:	603b      	str	r3, [r7, #0]
 800787a:	eb45 030b 	adc.w	r3, r5, fp
 800787e:	607b      	str	r3, [r7, #4]
 8007880:	f04f 0200 	mov.w	r2, #0
 8007884:	f04f 0300 	mov.w	r3, #0
 8007888:	e9d7 4500 	ldrd	r4, r5, [r7]
 800788c:	4629      	mov	r1, r5
 800788e:	028b      	lsls	r3, r1, #10
 8007890:	4620      	mov	r0, r4
 8007892:	4629      	mov	r1, r5
 8007894:	4604      	mov	r4, r0
 8007896:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800789a:	4601      	mov	r1, r0
 800789c:	028a      	lsls	r2, r1, #10
 800789e:	4610      	mov	r0, r2
 80078a0:	4619      	mov	r1, r3
 80078a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078a4:	2200      	movs	r2, #0
 80078a6:	60bb      	str	r3, [r7, #8]
 80078a8:	60fa      	str	r2, [r7, #12]
 80078aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80078ae:	f7f9 fc25 	bl	80010fc <__aeabi_uldivmod>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4613      	mov	r3, r2
 80078b8:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80078ba:	4b0b      	ldr	r3, [pc, #44]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	0c1b      	lsrs	r3, r3, #16
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	3301      	adds	r3, #1
 80078c6:	005b      	lsls	r3, r3, #1
 80078c8:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80078ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80078d2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80078d4:	e002      	b.n	80078dc <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078d6:	4b05      	ldr	r3, [pc, #20]	; (80078ec <HAL_RCC_GetSysClockFreq+0x184>)
 80078d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80078da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3740      	adds	r7, #64	; 0x40
 80078e2:	46bd      	mov	sp, r7
 80078e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078e8:	40023800 	.word	0x40023800
 80078ec:	00f42400 	.word	0x00f42400
 80078f0:	017d7840 	.word	0x017d7840

080078f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078f4:	b480      	push	{r7}
 80078f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078f8:	4b02      	ldr	r3, [pc, #8]	; (8007904 <HAL_RCC_GetHCLKFreq+0x10>)
 80078fa:	681b      	ldr	r3, [r3, #0]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr
 8007904:	2000000c 	.word	0x2000000c

08007908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800790e:	f7ff fff1 	bl	80078f4 <HAL_RCC_GetHCLKFreq>
 8007912:	4601      	mov	r1, r0
 8007914:	4b0b      	ldr	r3, [pc, #44]	; (8007944 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800791c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8007920:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	fa92 f2a2 	rbit	r2, r2
 8007928:	603a      	str	r2, [r7, #0]
  return result;
 800792a:	683a      	ldr	r2, [r7, #0]
 800792c:	fab2 f282 	clz	r2, r2
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	40d3      	lsrs	r3, r2
 8007934:	4a04      	ldr	r2, [pc, #16]	; (8007948 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007936:	5cd3      	ldrb	r3, [r2, r3]
 8007938:	fa21 f303 	lsr.w	r3, r1, r3
}
 800793c:	4618      	mov	r0, r3
 800793e:	3708      	adds	r7, #8
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	40023800 	.word	0x40023800
 8007948:	08008874 	.word	0x08008874

0800794c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	e041      	b.n	80079e2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	d106      	bne.n	8007978 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7fc fc62 	bl	800423c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2202      	movs	r2, #2
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	3304      	adds	r3, #4
 8007988:	4619      	mov	r1, r3
 800798a:	4610      	mov	r0, r2
 800798c:	f000 fae8 	bl	8007f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d109      	bne.n	8007a10 <HAL_TIM_PWM_Start+0x24>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	bf14      	ite	ne
 8007a08:	2301      	movne	r3, #1
 8007a0a:	2300      	moveq	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	e022      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d109      	bne.n	8007a2a <HAL_TIM_PWM_Start+0x3e>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	bf14      	ite	ne
 8007a22:	2301      	movne	r3, #1
 8007a24:	2300      	moveq	r3, #0
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	e015      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d109      	bne.n	8007a44 <HAL_TIM_PWM_Start+0x58>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	bf14      	ite	ne
 8007a3c:	2301      	movne	r3, #1
 8007a3e:	2300      	moveq	r3, #0
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	e008      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	bf14      	ite	ne
 8007a50:	2301      	movne	r3, #1
 8007a52:	2300      	moveq	r3, #0
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d001      	beq.n	8007a5e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e07c      	b.n	8007b58 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d104      	bne.n	8007a6e <HAL_TIM_PWM_Start+0x82>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2202      	movs	r2, #2
 8007a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a6c:	e013      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	d104      	bne.n	8007a7e <HAL_TIM_PWM_Start+0x92>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a7c:	e00b      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d104      	bne.n	8007a8e <HAL_TIM_PWM_Start+0xa2>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2202      	movs	r2, #2
 8007a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a8c:	e003      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2202      	movs	r2, #2
 8007a92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f000 fca8 	bl	80083f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a2d      	ldr	r2, [pc, #180]	; (8007b60 <HAL_TIM_PWM_Start+0x174>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d004      	beq.n	8007ab8 <HAL_TIM_PWM_Start+0xcc>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a2c      	ldr	r2, [pc, #176]	; (8007b64 <HAL_TIM_PWM_Start+0x178>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d101      	bne.n	8007abc <HAL_TIM_PWM_Start+0xd0>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e000      	b.n	8007abe <HAL_TIM_PWM_Start+0xd2>
 8007abc:	2300      	movs	r3, #0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d007      	beq.n	8007ad2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ad0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a22      	ldr	r2, [pc, #136]	; (8007b60 <HAL_TIM_PWM_Start+0x174>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d022      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ae4:	d01d      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a1f      	ldr	r2, [pc, #124]	; (8007b68 <HAL_TIM_PWM_Start+0x17c>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d018      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a1d      	ldr	r2, [pc, #116]	; (8007b6c <HAL_TIM_PWM_Start+0x180>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d013      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a1c      	ldr	r2, [pc, #112]	; (8007b70 <HAL_TIM_PWM_Start+0x184>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d00e      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a16      	ldr	r2, [pc, #88]	; (8007b64 <HAL_TIM_PWM_Start+0x178>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d009      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a18      	ldr	r2, [pc, #96]	; (8007b74 <HAL_TIM_PWM_Start+0x188>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d004      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a16      	ldr	r2, [pc, #88]	; (8007b78 <HAL_TIM_PWM_Start+0x18c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d111      	bne.n	8007b46 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2b06      	cmp	r3, #6
 8007b32:	d010      	beq.n	8007b56 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0201 	orr.w	r2, r2, #1
 8007b42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b44:	e007      	b.n	8007b56 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 0201 	orr.w	r2, r2, #1
 8007b54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3710      	adds	r7, #16
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40010400 	.word	0x40010400
 8007b68:	40000400 	.word	0x40000400
 8007b6c:	40000800 	.word	0x40000800
 8007b70:	40000c00 	.word	0x40000c00
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40001800 	.word	0x40001800

08007b7c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b086      	sub	sp, #24
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e097      	b.n	8007cc0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d106      	bne.n	8007baa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7fc fb69 	bl	800427c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2202      	movs	r2, #2
 8007bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6812      	ldr	r2, [r2, #0]
 8007bbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bc0:	f023 0307 	bic.w	r3, r3, #7
 8007bc4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	3304      	adds	r3, #4
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f000 f9c5 	bl	8007f60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bfe:	f023 0303 	bic.w	r3, r3, #3
 8007c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	689a      	ldr	r2, [r3, #8]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	021b      	lsls	r3, r3, #8
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007c1c:	f023 030c 	bic.w	r3, r3, #12
 8007c20:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	68da      	ldr	r2, [r3, #12]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	69db      	ldr	r3, [r3, #28]
 8007c36:	021b      	lsls	r3, r3, #8
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	691b      	ldr	r3, [r3, #16]
 8007c44:	011a      	lsls	r2, r3, #4
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	031b      	lsls	r3, r3, #12
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007c5a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007c62:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	685a      	ldr	r2, [r3, #4]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	011b      	lsls	r3, r3, #4
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3718      	adds	r7, #24
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cd8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ce0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007ce8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007cf0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d110      	bne.n	8007d1a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cf8:	7bfb      	ldrb	r3, [r7, #15]
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d102      	bne.n	8007d04 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007cfe:	7b7b      	ldrb	r3, [r7, #13]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d001      	beq.n	8007d08 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e069      	b.n	8007ddc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2202      	movs	r2, #2
 8007d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d18:	e031      	b.n	8007d7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	2b04      	cmp	r3, #4
 8007d1e:	d110      	bne.n	8007d42 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d20:	7bbb      	ldrb	r3, [r7, #14]
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d102      	bne.n	8007d2c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d26:	7b3b      	ldrb	r3, [r7, #12]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d001      	beq.n	8007d30 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e055      	b.n	8007ddc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d40:	e01d      	b.n	8007d7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d42:	7bfb      	ldrb	r3, [r7, #15]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d108      	bne.n	8007d5a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d105      	bne.n	8007d5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d4e:	7b7b      	ldrb	r3, [r7, #13]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d102      	bne.n	8007d5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d54:	7b3b      	ldrb	r3, [r7, #12]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d001      	beq.n	8007d5e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e03e      	b.n	8007ddc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2202      	movs	r2, #2
 8007d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2202      	movs	r2, #2
 8007d6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2202      	movs	r2, #2
 8007d72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2202      	movs	r2, #2
 8007d7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d003      	beq.n	8007d8c <HAL_TIM_Encoder_Start+0xc4>
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	d008      	beq.n	8007d9c <HAL_TIM_Encoder_Start+0xd4>
 8007d8a:	e00f      	b.n	8007dac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2201      	movs	r2, #1
 8007d92:	2100      	movs	r1, #0
 8007d94:	4618      	mov	r0, r3
 8007d96:	f000 fb2d 	bl	80083f4 <TIM_CCxChannelCmd>
      break;
 8007d9a:	e016      	b.n	8007dca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2201      	movs	r2, #1
 8007da2:	2104      	movs	r1, #4
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 fb25 	bl	80083f4 <TIM_CCxChannelCmd>
      break;
 8007daa:	e00e      	b.n	8007dca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2201      	movs	r2, #1
 8007db2:	2100      	movs	r1, #0
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 fb1d 	bl	80083f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	2104      	movs	r1, #4
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 fb16 	bl	80083f4 <TIM_CCxChannelCmd>
      break;
 8007dc8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f042 0201 	orr.w	r2, r2, #1
 8007dd8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d101      	bne.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	e0ac      	b.n	8007f58 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b0c      	cmp	r3, #12
 8007e0a:	f200 809f 	bhi.w	8007f4c <HAL_TIM_PWM_ConfigChannel+0x168>
 8007e0e:	a201      	add	r2, pc, #4	; (adr r2, 8007e14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e14:	08007e49 	.word	0x08007e49
 8007e18:	08007f4d 	.word	0x08007f4d
 8007e1c:	08007f4d 	.word	0x08007f4d
 8007e20:	08007f4d 	.word	0x08007f4d
 8007e24:	08007e89 	.word	0x08007e89
 8007e28:	08007f4d 	.word	0x08007f4d
 8007e2c:	08007f4d 	.word	0x08007f4d
 8007e30:	08007f4d 	.word	0x08007f4d
 8007e34:	08007ecb 	.word	0x08007ecb
 8007e38:	08007f4d 	.word	0x08007f4d
 8007e3c:	08007f4d 	.word	0x08007f4d
 8007e40:	08007f4d 	.word	0x08007f4d
 8007e44:	08007f0b 	.word	0x08007f0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68b9      	ldr	r1, [r7, #8]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f000 f924 	bl	800809c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	699a      	ldr	r2, [r3, #24]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f042 0208 	orr.w	r2, r2, #8
 8007e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	699a      	ldr	r2, [r3, #24]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f022 0204 	bic.w	r2, r2, #4
 8007e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6999      	ldr	r1, [r3, #24]
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	691a      	ldr	r2, [r3, #16]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	619a      	str	r2, [r3, #24]
      break;
 8007e86:	e062      	b.n	8007f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68b9      	ldr	r1, [r7, #8]
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f000 f974 	bl	800817c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699a      	ldr	r2, [r3, #24]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	699a      	ldr	r2, [r3, #24]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	6999      	ldr	r1, [r3, #24]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	691b      	ldr	r3, [r3, #16]
 8007ebe:	021a      	lsls	r2, r3, #8
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	619a      	str	r2, [r3, #24]
      break;
 8007ec8:	e041      	b.n	8007f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68b9      	ldr	r1, [r7, #8]
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f000 f9c7 	bl	8008264 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	69da      	ldr	r2, [r3, #28]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f042 0208 	orr.w	r2, r2, #8
 8007ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	69da      	ldr	r2, [r3, #28]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 0204 	bic.w	r2, r2, #4
 8007ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69d9      	ldr	r1, [r3, #28]
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	691a      	ldr	r2, [r3, #16]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	430a      	orrs	r2, r1
 8007f06:	61da      	str	r2, [r3, #28]
      break;
 8007f08:	e021      	b.n	8007f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68b9      	ldr	r1, [r7, #8]
 8007f10:	4618      	mov	r0, r3
 8007f12:	f000 fa1b 	bl	800834c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	69da      	ldr	r2, [r3, #28]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	69da      	ldr	r2, [r3, #28]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69d9      	ldr	r1, [r3, #28]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	021a      	lsls	r2, r3, #8
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	430a      	orrs	r2, r1
 8007f48:	61da      	str	r2, [r3, #28]
      break;
 8007f4a:	e000      	b.n	8007f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007f4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a3f      	ldr	r2, [pc, #252]	; (8008070 <TIM_Base_SetConfig+0x110>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d013      	beq.n	8007fa0 <TIM_Base_SetConfig+0x40>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f7e:	d00f      	beq.n	8007fa0 <TIM_Base_SetConfig+0x40>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a3c      	ldr	r2, [pc, #240]	; (8008074 <TIM_Base_SetConfig+0x114>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d00b      	beq.n	8007fa0 <TIM_Base_SetConfig+0x40>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	4a3b      	ldr	r2, [pc, #236]	; (8008078 <TIM_Base_SetConfig+0x118>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d007      	beq.n	8007fa0 <TIM_Base_SetConfig+0x40>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a3a      	ldr	r2, [pc, #232]	; (800807c <TIM_Base_SetConfig+0x11c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d003      	beq.n	8007fa0 <TIM_Base_SetConfig+0x40>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a39      	ldr	r2, [pc, #228]	; (8008080 <TIM_Base_SetConfig+0x120>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d108      	bne.n	8007fb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a2e      	ldr	r2, [pc, #184]	; (8008070 <TIM_Base_SetConfig+0x110>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d02b      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fc0:	d027      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a2b      	ldr	r2, [pc, #172]	; (8008074 <TIM_Base_SetConfig+0x114>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d023      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4a2a      	ldr	r2, [pc, #168]	; (8008078 <TIM_Base_SetConfig+0x118>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d01f      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a29      	ldr	r2, [pc, #164]	; (800807c <TIM_Base_SetConfig+0x11c>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d01b      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a28      	ldr	r2, [pc, #160]	; (8008080 <TIM_Base_SetConfig+0x120>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d017      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a27      	ldr	r2, [pc, #156]	; (8008084 <TIM_Base_SetConfig+0x124>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d013      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a26      	ldr	r2, [pc, #152]	; (8008088 <TIM_Base_SetConfig+0x128>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d00f      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a25      	ldr	r2, [pc, #148]	; (800808c <TIM_Base_SetConfig+0x12c>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d00b      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a24      	ldr	r2, [pc, #144]	; (8008090 <TIM_Base_SetConfig+0x130>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d007      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a23      	ldr	r2, [pc, #140]	; (8008094 <TIM_Base_SetConfig+0x134>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d003      	beq.n	8008012 <TIM_Base_SetConfig+0xb2>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a22      	ldr	r2, [pc, #136]	; (8008098 <TIM_Base_SetConfig+0x138>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d108      	bne.n	8008024 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	4313      	orrs	r3, r2
 8008022:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	4313      	orrs	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	689a      	ldr	r2, [r3, #8]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a09      	ldr	r2, [pc, #36]	; (8008070 <TIM_Base_SetConfig+0x110>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d003      	beq.n	8008058 <TIM_Base_SetConfig+0xf8>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a0b      	ldr	r2, [pc, #44]	; (8008080 <TIM_Base_SetConfig+0x120>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d103      	bne.n	8008060 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	691a      	ldr	r2, [r3, #16]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	615a      	str	r2, [r3, #20]
}
 8008066:	bf00      	nop
 8008068:	3714      	adds	r7, #20
 800806a:	46bd      	mov	sp, r7
 800806c:	bc80      	pop	{r7}
 800806e:	4770      	bx	lr
 8008070:	40010000 	.word	0x40010000
 8008074:	40000400 	.word	0x40000400
 8008078:	40000800 	.word	0x40000800
 800807c:	40000c00 	.word	0x40000c00
 8008080:	40010400 	.word	0x40010400
 8008084:	40014000 	.word	0x40014000
 8008088:	40014400 	.word	0x40014400
 800808c:	40014800 	.word	0x40014800
 8008090:	40001800 	.word	0x40001800
 8008094:	40001c00 	.word	0x40001c00
 8008098:	40002000 	.word	0x40002000

0800809c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800809c:	b480      	push	{r7}
 800809e:	b087      	sub	sp, #28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	f023 0201 	bic.w	r2, r3, #1
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a1b      	ldr	r3, [r3, #32]
 80080b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 0303 	bic.w	r3, r3, #3
 80080d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	4313      	orrs	r3, r2
 80080dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	f023 0302 	bic.w	r3, r3, #2
 80080e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a20      	ldr	r2, [pc, #128]	; (8008174 <TIM_OC1_SetConfig+0xd8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d003      	beq.n	8008100 <TIM_OC1_SetConfig+0x64>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a1f      	ldr	r2, [pc, #124]	; (8008178 <TIM_OC1_SetConfig+0xdc>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d10c      	bne.n	800811a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f023 0308 	bic.w	r3, r3, #8
 8008106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	4313      	orrs	r3, r2
 8008110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f023 0304 	bic.w	r3, r3, #4
 8008118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a15      	ldr	r2, [pc, #84]	; (8008174 <TIM_OC1_SetConfig+0xd8>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d003      	beq.n	800812a <TIM_OC1_SetConfig+0x8e>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a14      	ldr	r2, [pc, #80]	; (8008178 <TIM_OC1_SetConfig+0xdc>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d111      	bne.n	800814e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	4313      	orrs	r3, r2
 8008142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	4313      	orrs	r3, r2
 800814c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	621a      	str	r2, [r3, #32]
}
 8008168:	bf00      	nop
 800816a:	371c      	adds	r7, #28
 800816c:	46bd      	mov	sp, r7
 800816e:	bc80      	pop	{r7}
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	40010000 	.word	0x40010000
 8008178:	40010400 	.word	0x40010400

0800817c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	f023 0210 	bic.w	r2, r3, #16
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a1b      	ldr	r3, [r3, #32]
 8008196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	021b      	lsls	r3, r3, #8
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	4313      	orrs	r3, r2
 80081be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	f023 0320 	bic.w	r3, r3, #32
 80081c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	011b      	lsls	r3, r3, #4
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	4313      	orrs	r3, r2
 80081d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a21      	ldr	r2, [pc, #132]	; (800825c <TIM_OC2_SetConfig+0xe0>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d003      	beq.n	80081e4 <TIM_OC2_SetConfig+0x68>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a20      	ldr	r2, [pc, #128]	; (8008260 <TIM_OC2_SetConfig+0xe4>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d10d      	bne.n	8008200 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	011b      	lsls	r3, r3, #4
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	4313      	orrs	r3, r2
 80081f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a16      	ldr	r2, [pc, #88]	; (800825c <TIM_OC2_SetConfig+0xe0>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_OC2_SetConfig+0x94>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a15      	ldr	r2, [pc, #84]	; (8008260 <TIM_OC2_SetConfig+0xe4>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d113      	bne.n	8008238 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008216:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800821e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	4313      	orrs	r3, r2
 800822a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	699b      	ldr	r3, [r3, #24]
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	693a      	ldr	r2, [r7, #16]
 8008234:	4313      	orrs	r3, r2
 8008236:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	621a      	str	r2, [r3, #32]
}
 8008252:	bf00      	nop
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	bc80      	pop	{r7}
 800825a:	4770      	bx	lr
 800825c:	40010000 	.word	0x40010000
 8008260:	40010400 	.word	0x40010400

08008264 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6a1b      	ldr	r3, [r3, #32]
 800827e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	69db      	ldr	r3, [r3, #28]
 800828a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f023 0303 	bic.w	r3, r3, #3
 800829a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	021b      	lsls	r3, r3, #8
 80082b4:	697a      	ldr	r2, [r7, #20]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a21      	ldr	r2, [pc, #132]	; (8008344 <TIM_OC3_SetConfig+0xe0>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d003      	beq.n	80082ca <TIM_OC3_SetConfig+0x66>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a20      	ldr	r2, [pc, #128]	; (8008348 <TIM_OC3_SetConfig+0xe4>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d10d      	bne.n	80082e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	021b      	lsls	r3, r3, #8
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	4313      	orrs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a16      	ldr	r2, [pc, #88]	; (8008344 <TIM_OC3_SetConfig+0xe0>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d003      	beq.n	80082f6 <TIM_OC3_SetConfig+0x92>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a15      	ldr	r2, [pc, #84]	; (8008348 <TIM_OC3_SetConfig+0xe4>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d113      	bne.n	800831e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80082fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	011b      	lsls	r3, r3, #4
 800830c:	693a      	ldr	r2, [r7, #16]
 800830e:	4313      	orrs	r3, r2
 8008310:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	4313      	orrs	r3, r2
 800831c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	693a      	ldr	r2, [r7, #16]
 8008322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68fa      	ldr	r2, [r7, #12]
 8008328:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	697a      	ldr	r2, [r7, #20]
 8008336:	621a      	str	r2, [r3, #32]
}
 8008338:	bf00      	nop
 800833a:	371c      	adds	r7, #28
 800833c:	46bd      	mov	sp, r7
 800833e:	bc80      	pop	{r7}
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	40010000 	.word	0x40010000
 8008348:	40010400 	.word	0x40010400

0800834c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800834c:	b480      	push	{r7}
 800834e:	b087      	sub	sp, #28
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a1b      	ldr	r3, [r3, #32]
 800835a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a1b      	ldr	r3, [r3, #32]
 8008366:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800837a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	021b      	lsls	r3, r3, #8
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	4313      	orrs	r3, r2
 800838e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	031b      	lsls	r3, r3, #12
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a11      	ldr	r2, [pc, #68]	; (80083ec <TIM_OC4_SetConfig+0xa0>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d003      	beq.n	80083b4 <TIM_OC4_SetConfig+0x68>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a10      	ldr	r2, [pc, #64]	; (80083f0 <TIM_OC4_SetConfig+0xa4>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d109      	bne.n	80083c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	695b      	ldr	r3, [r3, #20]
 80083c0:	019b      	lsls	r3, r3, #6
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	693a      	ldr	r2, [r7, #16]
 80083e0:	621a      	str	r2, [r3, #32]
}
 80083e2:	bf00      	nop
 80083e4:	371c      	adds	r7, #28
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bc80      	pop	{r7}
 80083ea:	4770      	bx	lr
 80083ec:	40010000 	.word	0x40010000
 80083f0:	40010400 	.word	0x40010400

080083f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b087      	sub	sp, #28
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	f003 031f 	and.w	r3, r3, #31
 8008406:	2201      	movs	r2, #1
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6a1a      	ldr	r2, [r3, #32]
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	43db      	mvns	r3, r3
 8008416:	401a      	ands	r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6a1a      	ldr	r2, [r3, #32]
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	f003 031f 	and.w	r3, r3, #31
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	fa01 f303 	lsl.w	r3, r1, r3
 800842c:	431a      	orrs	r2, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	621a      	str	r2, [r3, #32]
}
 8008432:	bf00      	nop
 8008434:	371c      	adds	r7, #28
 8008436:	46bd      	mov	sp, r7
 8008438:	bc80      	pop	{r7}
 800843a:	4770      	bx	lr

0800843c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800843c:	b480      	push	{r7}
 800843e:	b085      	sub	sp, #20
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800844c:	2b01      	cmp	r3, #1
 800844e:	d101      	bne.n	8008454 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008450:	2302      	movs	r3, #2
 8008452:	e05a      	b.n	800850a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800847a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	4313      	orrs	r3, r2
 8008484:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a20      	ldr	r2, [pc, #128]	; (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d022      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084a0:	d01d      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a1c      	ldr	r2, [pc, #112]	; (8008518 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d018      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a1a      	ldr	r2, [pc, #104]	; (800851c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d013      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a19      	ldr	r2, [pc, #100]	; (8008520 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d00e      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a17      	ldr	r2, [pc, #92]	; (8008524 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d009      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a16      	ldr	r2, [pc, #88]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d004      	beq.n	80084de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a14      	ldr	r2, [pc, #80]	; (800852c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d10c      	bne.n	80084f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68ba      	ldr	r2, [r7, #8]
 80084f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	3714      	adds	r7, #20
 800850e:	46bd      	mov	sp, r7
 8008510:	bc80      	pop	{r7}
 8008512:	4770      	bx	lr
 8008514:	40010000 	.word	0x40010000
 8008518:	40000400 	.word	0x40000400
 800851c:	40000800 	.word	0x40000800
 8008520:	40000c00 	.word	0x40000c00
 8008524:	40010400 	.word	0x40010400
 8008528:	40014000 	.word	0x40014000
 800852c:	40001800 	.word	0x40001800

08008530 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800853a:	2300      	movs	r3, #0
 800853c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008544:	2b01      	cmp	r3, #1
 8008546:	d101      	bne.n	800854c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008548:	2302      	movs	r3, #2
 800854a:	e03d      	b.n	80085c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	4313      	orrs	r3, r2
 8008560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4313      	orrs	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	4313      	orrs	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	695b      	ldr	r3, [r3, #20]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bc80      	pop	{r7}
 80085d0:	4770      	bx	lr
	...

080085d4 <__errno>:
 80085d4:	4b01      	ldr	r3, [pc, #4]	; (80085dc <__errno+0x8>)
 80085d6:	6818      	ldr	r0, [r3, #0]
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	20000020 	.word	0x20000020

080085e0 <__libc_init_array>:
 80085e0:	b570      	push	{r4, r5, r6, lr}
 80085e2:	2600      	movs	r6, #0
 80085e4:	4d0c      	ldr	r5, [pc, #48]	; (8008618 <__libc_init_array+0x38>)
 80085e6:	4c0d      	ldr	r4, [pc, #52]	; (800861c <__libc_init_array+0x3c>)
 80085e8:	1b64      	subs	r4, r4, r5
 80085ea:	10a4      	asrs	r4, r4, #2
 80085ec:	42a6      	cmp	r6, r4
 80085ee:	d109      	bne.n	8008604 <__libc_init_array+0x24>
 80085f0:	f000 f92c 	bl	800884c <_init>
 80085f4:	2600      	movs	r6, #0
 80085f6:	4d0a      	ldr	r5, [pc, #40]	; (8008620 <__libc_init_array+0x40>)
 80085f8:	4c0a      	ldr	r4, [pc, #40]	; (8008624 <__libc_init_array+0x44>)
 80085fa:	1b64      	subs	r4, r4, r5
 80085fc:	10a4      	asrs	r4, r4, #2
 80085fe:	42a6      	cmp	r6, r4
 8008600:	d105      	bne.n	800860e <__libc_init_array+0x2e>
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f855 3b04 	ldr.w	r3, [r5], #4
 8008608:	4798      	blx	r3
 800860a:	3601      	adds	r6, #1
 800860c:	e7ee      	b.n	80085ec <__libc_init_array+0xc>
 800860e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008612:	4798      	blx	r3
 8008614:	3601      	adds	r6, #1
 8008616:	e7f2      	b.n	80085fe <__libc_init_array+0x1e>
 8008618:	0800888c 	.word	0x0800888c
 800861c:	0800888c 	.word	0x0800888c
 8008620:	0800888c 	.word	0x0800888c
 8008624:	08008890 	.word	0x08008890

08008628 <malloc>:
 8008628:	4b02      	ldr	r3, [pc, #8]	; (8008634 <malloc+0xc>)
 800862a:	4601      	mov	r1, r0
 800862c:	6818      	ldr	r0, [r3, #0]
 800862e:	f000 b87b 	b.w	8008728 <_malloc_r>
 8008632:	bf00      	nop
 8008634:	20000020 	.word	0x20000020

08008638 <free>:
 8008638:	4b02      	ldr	r3, [pc, #8]	; (8008644 <free+0xc>)
 800863a:	4601      	mov	r1, r0
 800863c:	6818      	ldr	r0, [r3, #0]
 800863e:	f000 b80b 	b.w	8008658 <_free_r>
 8008642:	bf00      	nop
 8008644:	20000020 	.word	0x20000020

08008648 <memset>:
 8008648:	4603      	mov	r3, r0
 800864a:	4402      	add	r2, r0
 800864c:	4293      	cmp	r3, r2
 800864e:	d100      	bne.n	8008652 <memset+0xa>
 8008650:	4770      	bx	lr
 8008652:	f803 1b01 	strb.w	r1, [r3], #1
 8008656:	e7f9      	b.n	800864c <memset+0x4>

08008658 <_free_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4605      	mov	r5, r0
 800865c:	2900      	cmp	r1, #0
 800865e:	d040      	beq.n	80086e2 <_free_r+0x8a>
 8008660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008664:	1f0c      	subs	r4, r1, #4
 8008666:	2b00      	cmp	r3, #0
 8008668:	bfb8      	it	lt
 800866a:	18e4      	addlt	r4, r4, r3
 800866c:	f000 f8e0 	bl	8008830 <__malloc_lock>
 8008670:	4a1c      	ldr	r2, [pc, #112]	; (80086e4 <_free_r+0x8c>)
 8008672:	6813      	ldr	r3, [r2, #0]
 8008674:	b933      	cbnz	r3, 8008684 <_free_r+0x2c>
 8008676:	6063      	str	r3, [r4, #4]
 8008678:	6014      	str	r4, [r2, #0]
 800867a:	4628      	mov	r0, r5
 800867c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008680:	f000 b8dc 	b.w	800883c <__malloc_unlock>
 8008684:	42a3      	cmp	r3, r4
 8008686:	d908      	bls.n	800869a <_free_r+0x42>
 8008688:	6820      	ldr	r0, [r4, #0]
 800868a:	1821      	adds	r1, r4, r0
 800868c:	428b      	cmp	r3, r1
 800868e:	bf01      	itttt	eq
 8008690:	6819      	ldreq	r1, [r3, #0]
 8008692:	685b      	ldreq	r3, [r3, #4]
 8008694:	1809      	addeq	r1, r1, r0
 8008696:	6021      	streq	r1, [r4, #0]
 8008698:	e7ed      	b.n	8008676 <_free_r+0x1e>
 800869a:	461a      	mov	r2, r3
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	b10b      	cbz	r3, 80086a4 <_free_r+0x4c>
 80086a0:	42a3      	cmp	r3, r4
 80086a2:	d9fa      	bls.n	800869a <_free_r+0x42>
 80086a4:	6811      	ldr	r1, [r2, #0]
 80086a6:	1850      	adds	r0, r2, r1
 80086a8:	42a0      	cmp	r0, r4
 80086aa:	d10b      	bne.n	80086c4 <_free_r+0x6c>
 80086ac:	6820      	ldr	r0, [r4, #0]
 80086ae:	4401      	add	r1, r0
 80086b0:	1850      	adds	r0, r2, r1
 80086b2:	4283      	cmp	r3, r0
 80086b4:	6011      	str	r1, [r2, #0]
 80086b6:	d1e0      	bne.n	800867a <_free_r+0x22>
 80086b8:	6818      	ldr	r0, [r3, #0]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	4401      	add	r1, r0
 80086be:	6011      	str	r1, [r2, #0]
 80086c0:	6053      	str	r3, [r2, #4]
 80086c2:	e7da      	b.n	800867a <_free_r+0x22>
 80086c4:	d902      	bls.n	80086cc <_free_r+0x74>
 80086c6:	230c      	movs	r3, #12
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	e7d6      	b.n	800867a <_free_r+0x22>
 80086cc:	6820      	ldr	r0, [r4, #0]
 80086ce:	1821      	adds	r1, r4, r0
 80086d0:	428b      	cmp	r3, r1
 80086d2:	bf01      	itttt	eq
 80086d4:	6819      	ldreq	r1, [r3, #0]
 80086d6:	685b      	ldreq	r3, [r3, #4]
 80086d8:	1809      	addeq	r1, r1, r0
 80086da:	6021      	streq	r1, [r4, #0]
 80086dc:	6063      	str	r3, [r4, #4]
 80086de:	6054      	str	r4, [r2, #4]
 80086e0:	e7cb      	b.n	800867a <_free_r+0x22>
 80086e2:	bd38      	pop	{r3, r4, r5, pc}
 80086e4:	20001520 	.word	0x20001520

080086e8 <sbrk_aligned>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	4e0e      	ldr	r6, [pc, #56]	; (8008724 <sbrk_aligned+0x3c>)
 80086ec:	460c      	mov	r4, r1
 80086ee:	6831      	ldr	r1, [r6, #0]
 80086f0:	4605      	mov	r5, r0
 80086f2:	b911      	cbnz	r1, 80086fa <sbrk_aligned+0x12>
 80086f4:	f000 f88c 	bl	8008810 <_sbrk_r>
 80086f8:	6030      	str	r0, [r6, #0]
 80086fa:	4621      	mov	r1, r4
 80086fc:	4628      	mov	r0, r5
 80086fe:	f000 f887 	bl	8008810 <_sbrk_r>
 8008702:	1c43      	adds	r3, r0, #1
 8008704:	d00a      	beq.n	800871c <sbrk_aligned+0x34>
 8008706:	1cc4      	adds	r4, r0, #3
 8008708:	f024 0403 	bic.w	r4, r4, #3
 800870c:	42a0      	cmp	r0, r4
 800870e:	d007      	beq.n	8008720 <sbrk_aligned+0x38>
 8008710:	1a21      	subs	r1, r4, r0
 8008712:	4628      	mov	r0, r5
 8008714:	f000 f87c 	bl	8008810 <_sbrk_r>
 8008718:	3001      	adds	r0, #1
 800871a:	d101      	bne.n	8008720 <sbrk_aligned+0x38>
 800871c:	f04f 34ff 	mov.w	r4, #4294967295
 8008720:	4620      	mov	r0, r4
 8008722:	bd70      	pop	{r4, r5, r6, pc}
 8008724:	20001524 	.word	0x20001524

08008728 <_malloc_r>:
 8008728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800872c:	1ccd      	adds	r5, r1, #3
 800872e:	f025 0503 	bic.w	r5, r5, #3
 8008732:	3508      	adds	r5, #8
 8008734:	2d0c      	cmp	r5, #12
 8008736:	bf38      	it	cc
 8008738:	250c      	movcc	r5, #12
 800873a:	2d00      	cmp	r5, #0
 800873c:	4607      	mov	r7, r0
 800873e:	db01      	blt.n	8008744 <_malloc_r+0x1c>
 8008740:	42a9      	cmp	r1, r5
 8008742:	d905      	bls.n	8008750 <_malloc_r+0x28>
 8008744:	230c      	movs	r3, #12
 8008746:	2600      	movs	r6, #0
 8008748:	603b      	str	r3, [r7, #0]
 800874a:	4630      	mov	r0, r6
 800874c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008750:	4e2e      	ldr	r6, [pc, #184]	; (800880c <_malloc_r+0xe4>)
 8008752:	f000 f86d 	bl	8008830 <__malloc_lock>
 8008756:	6833      	ldr	r3, [r6, #0]
 8008758:	461c      	mov	r4, r3
 800875a:	bb34      	cbnz	r4, 80087aa <_malloc_r+0x82>
 800875c:	4629      	mov	r1, r5
 800875e:	4638      	mov	r0, r7
 8008760:	f7ff ffc2 	bl	80086e8 <sbrk_aligned>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	4604      	mov	r4, r0
 8008768:	d14d      	bne.n	8008806 <_malloc_r+0xde>
 800876a:	6834      	ldr	r4, [r6, #0]
 800876c:	4626      	mov	r6, r4
 800876e:	2e00      	cmp	r6, #0
 8008770:	d140      	bne.n	80087f4 <_malloc_r+0xcc>
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	4631      	mov	r1, r6
 8008776:	4638      	mov	r0, r7
 8008778:	eb04 0803 	add.w	r8, r4, r3
 800877c:	f000 f848 	bl	8008810 <_sbrk_r>
 8008780:	4580      	cmp	r8, r0
 8008782:	d13a      	bne.n	80087fa <_malloc_r+0xd2>
 8008784:	6821      	ldr	r1, [r4, #0]
 8008786:	3503      	adds	r5, #3
 8008788:	1a6d      	subs	r5, r5, r1
 800878a:	f025 0503 	bic.w	r5, r5, #3
 800878e:	3508      	adds	r5, #8
 8008790:	2d0c      	cmp	r5, #12
 8008792:	bf38      	it	cc
 8008794:	250c      	movcc	r5, #12
 8008796:	4638      	mov	r0, r7
 8008798:	4629      	mov	r1, r5
 800879a:	f7ff ffa5 	bl	80086e8 <sbrk_aligned>
 800879e:	3001      	adds	r0, #1
 80087a0:	d02b      	beq.n	80087fa <_malloc_r+0xd2>
 80087a2:	6823      	ldr	r3, [r4, #0]
 80087a4:	442b      	add	r3, r5
 80087a6:	6023      	str	r3, [r4, #0]
 80087a8:	e00e      	b.n	80087c8 <_malloc_r+0xa0>
 80087aa:	6822      	ldr	r2, [r4, #0]
 80087ac:	1b52      	subs	r2, r2, r5
 80087ae:	d41e      	bmi.n	80087ee <_malloc_r+0xc6>
 80087b0:	2a0b      	cmp	r2, #11
 80087b2:	d916      	bls.n	80087e2 <_malloc_r+0xba>
 80087b4:	1961      	adds	r1, r4, r5
 80087b6:	42a3      	cmp	r3, r4
 80087b8:	6025      	str	r5, [r4, #0]
 80087ba:	bf18      	it	ne
 80087bc:	6059      	strne	r1, [r3, #4]
 80087be:	6863      	ldr	r3, [r4, #4]
 80087c0:	bf08      	it	eq
 80087c2:	6031      	streq	r1, [r6, #0]
 80087c4:	5162      	str	r2, [r4, r5]
 80087c6:	604b      	str	r3, [r1, #4]
 80087c8:	4638      	mov	r0, r7
 80087ca:	f104 060b 	add.w	r6, r4, #11
 80087ce:	f000 f835 	bl	800883c <__malloc_unlock>
 80087d2:	f026 0607 	bic.w	r6, r6, #7
 80087d6:	1d23      	adds	r3, r4, #4
 80087d8:	1af2      	subs	r2, r6, r3
 80087da:	d0b6      	beq.n	800874a <_malloc_r+0x22>
 80087dc:	1b9b      	subs	r3, r3, r6
 80087de:	50a3      	str	r3, [r4, r2]
 80087e0:	e7b3      	b.n	800874a <_malloc_r+0x22>
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	42a3      	cmp	r3, r4
 80087e6:	bf0c      	ite	eq
 80087e8:	6032      	streq	r2, [r6, #0]
 80087ea:	605a      	strne	r2, [r3, #4]
 80087ec:	e7ec      	b.n	80087c8 <_malloc_r+0xa0>
 80087ee:	4623      	mov	r3, r4
 80087f0:	6864      	ldr	r4, [r4, #4]
 80087f2:	e7b2      	b.n	800875a <_malloc_r+0x32>
 80087f4:	4634      	mov	r4, r6
 80087f6:	6876      	ldr	r6, [r6, #4]
 80087f8:	e7b9      	b.n	800876e <_malloc_r+0x46>
 80087fa:	230c      	movs	r3, #12
 80087fc:	4638      	mov	r0, r7
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	f000 f81c 	bl	800883c <__malloc_unlock>
 8008804:	e7a1      	b.n	800874a <_malloc_r+0x22>
 8008806:	6025      	str	r5, [r4, #0]
 8008808:	e7de      	b.n	80087c8 <_malloc_r+0xa0>
 800880a:	bf00      	nop
 800880c:	20001520 	.word	0x20001520

08008810 <_sbrk_r>:
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	2300      	movs	r3, #0
 8008814:	4d05      	ldr	r5, [pc, #20]	; (800882c <_sbrk_r+0x1c>)
 8008816:	4604      	mov	r4, r0
 8008818:	4608      	mov	r0, r1
 800881a:	602b      	str	r3, [r5, #0]
 800881c:	f7fb fe28 	bl	8004470 <_sbrk>
 8008820:	1c43      	adds	r3, r0, #1
 8008822:	d102      	bne.n	800882a <_sbrk_r+0x1a>
 8008824:	682b      	ldr	r3, [r5, #0]
 8008826:	b103      	cbz	r3, 800882a <_sbrk_r+0x1a>
 8008828:	6023      	str	r3, [r4, #0]
 800882a:	bd38      	pop	{r3, r4, r5, pc}
 800882c:	20001528 	.word	0x20001528

08008830 <__malloc_lock>:
 8008830:	4801      	ldr	r0, [pc, #4]	; (8008838 <__malloc_lock+0x8>)
 8008832:	f000 b809 	b.w	8008848 <__retarget_lock_acquire_recursive>
 8008836:	bf00      	nop
 8008838:	2000152c 	.word	0x2000152c

0800883c <__malloc_unlock>:
 800883c:	4801      	ldr	r0, [pc, #4]	; (8008844 <__malloc_unlock+0x8>)
 800883e:	f000 b804 	b.w	800884a <__retarget_lock_release_recursive>
 8008842:	bf00      	nop
 8008844:	2000152c 	.word	0x2000152c

08008848 <__retarget_lock_acquire_recursive>:
 8008848:	4770      	bx	lr

0800884a <__retarget_lock_release_recursive>:
 800884a:	4770      	bx	lr

0800884c <_init>:
 800884c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884e:	bf00      	nop
 8008850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008852:	bc08      	pop	{r3}
 8008854:	469e      	mov	lr, r3
 8008856:	4770      	bx	lr

08008858 <_fini>:
 8008858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885a:	bf00      	nop
 800885c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800885e:	bc08      	pop	{r3}
 8008860:	469e      	mov	lr, r3
 8008862:	4770      	bx	lr
