
---------- Begin Simulation Statistics ----------
final_tick                                 1189014800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157531                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   277237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.86                       # Real time elapsed on the host
host_tick_rate                               80028870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340472                       # Number of instructions simulated
sim_ops                                       4118999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001189                       # Number of seconds simulated
sim_ticks                                  1189014800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               491170                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26590                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            520186                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             267480                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          491170                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223690                       # Number of indirect misses.
system.cpu.branchPred.lookups                  555551                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15884                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13803                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2680037                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2117160                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26701                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401504                       # Number of branches committed
system.cpu.commit.bw_lim_events                677384                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          942383                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340472                       # Number of instructions committed
system.cpu.commit.committedOps                4118999                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2553606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.613013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1189683     46.59%     46.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       224779      8.80%     55.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       200596      7.86%     63.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       261164     10.23%     73.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       677384     26.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2553606                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92461                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048084                       # Number of committed integer instructions.
system.cpu.commit.loads                        554400                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22496      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231504     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14325      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15282      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13478      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533088     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200519      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21312      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4118999                       # Class of committed instruction
system.cpu.commit.refs                         767542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340472                       # Number of Instructions Simulated
system.cpu.committedOps                       4118999                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.270059                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.270059                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8093                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34354                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49660                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4376                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1035234                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5297197                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   349054                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1308863                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26775                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90667                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      644231                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1914                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      235405                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           153                       # TLB misses on write requests
system.cpu.fetch.Branches                      555551                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    292139                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2397447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4855                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3150844                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           795                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186894                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             385429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             283364                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.059984                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2810593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.985197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1289157     45.87%     45.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    96001      3.42%     49.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66205      2.36%     51.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85749      3.05%     54.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1273481     45.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2810593                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    153981                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    83782                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245934800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245934800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245934800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9224000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       662400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       662400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       662000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5895200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5905600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5811200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     89649600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     89612000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     89564800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     89677200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1878730000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31739                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   434983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.576813                       # Inst execution rate
system.cpu.iew.exec_refs                       881390                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     235283                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695509                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                680125                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                944                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               578                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               248423                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5061329                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                646107                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39111                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4687137                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3214                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26775                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15181                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           615                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44769                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          329                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125723                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        35280                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        23051                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6407446                       # num instructions consuming a value
system.cpu.iew.wb_count                       4663363                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573036                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3671699                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.568815                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4670603                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7229817                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3987073                       # number of integer regfile writes
system.cpu.ipc                               0.787365                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.787365                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             29423      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3689026     78.05%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4395      0.09%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41723      0.88%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5355      0.11%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1266      0.03%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6978      0.15%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18218      0.39%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17245      0.36%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14113      0.30%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2248      0.05%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               630010     13.33%     94.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              224494      4.75%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27739      0.59%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14018      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4726251                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  110518                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              222438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       106715                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             153621                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4586310                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12059898                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4556648                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5850111                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5060193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4726251                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          942319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19244                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            394                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1385611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2810593                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.681585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1207107     42.95%     42.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              204652      7.28%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              339997     12.10%     62.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              393743     14.01%     76.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              665094     23.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2810593                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.589972                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      292273                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           384                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13354                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5722                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               680125                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              248423                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1791032                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2972538                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  845573                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5529607                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              261                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46470                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   400966                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17153                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4630                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13588130                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5216300                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6991101                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1339071                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77130                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26775                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178324                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1461471                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            190810                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8230087                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19884                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                884                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206877                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            937                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6937604                       # The number of ROB reads
system.cpu.rob.rob_writes                    10380705                       # The number of ROB writes
system.cpu.timesIdled                            1607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38396                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          688                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            688                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              112                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8146                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1425                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12191                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13616                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11428194                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29557706                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17635                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4172                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23962                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                972                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2203                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2203                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17635                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49844                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58232                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1265920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1450240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10550                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30386                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014678                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120262                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29940     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      446      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30386                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20348796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19050257                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3458799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       288535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           288535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       288535                       # number of overall hits
system.cpu.icache.overall_hits::total          288535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3603                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3603                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3603                       # number of overall misses
system.cpu.icache.overall_misses::total          3603                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178716400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178716400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178716400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178716400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       292138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       292138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       292138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       292138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49602.109353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49602.109353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49602.109353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49602.109353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          721                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          721                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          721                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          721                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143826000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009865                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009865                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49904.927134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49904.927134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49904.927134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49904.927134                       # average overall mshr miss latency
system.cpu.icache.replacements                   2626                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       288535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          288535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3603                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3603                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178716400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178716400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       292138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       292138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49602.109353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49602.109353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          721                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          721                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49904.927134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49904.927134                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.690575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2626                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.404417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.690575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            587158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           587158                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       777428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           777428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       777428                       # number of overall hits
system.cpu.dcache.overall_hits::total          777428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34233                       # number of overall misses
system.cpu.dcache.overall_misses::total         34233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1665635199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1665635199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1665635199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1665635199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       811661                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       811661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       811661                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       811661                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042176                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48655.834984                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48655.834984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48655.834984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48655.834984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30344                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.510417                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   155.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1710                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2824                       # number of writebacks
system.cpu.dcache.writebacks::total              2824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583356399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583356399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583356399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248530146                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    831886545                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46254.075404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46254.075404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46254.075404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57212.280387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49061.485315                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15932                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       566399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          566399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1554023600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1554023600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       598403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       598403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48557.167854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48557.167854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474793600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474793600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45613.757325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45613.757325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111611599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111611599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50072.498430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50072.498430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108562799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108562799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49279.527463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49279.527463                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4344                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4344                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248530146                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248530146                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57212.280387                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57212.280387                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.852120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              644036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.424052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.102166                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.749954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.730569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1640278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1640278                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             925                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4938                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          905                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6768                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            925                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4938                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          905                       # number of overall hits
system.l2cache.overall_hits::total               6768                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1955                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7674                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3439                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13068                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1955                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7674                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3439                       # number of overall misses
system.l2cache.overall_misses::total            13068                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132570000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526403200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238541607                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    897514807                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132570000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526403200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238541607                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    897514807                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2880                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12612                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4344                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19836                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2880                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12612                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4344                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19836                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678819                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608468                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.658802                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678819                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608468                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.658802                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67810.741688                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68595.673703                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69363.654260                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68680.349480                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67810.741688                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68595.673703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69363.654260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68680.349480                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1955                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7663                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13044                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1955                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7663                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13616                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116930000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464726400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210700020                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792356420                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116930000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464726400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210700020                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34633053                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826989473                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678819                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607596                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.788674                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.657592                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678819                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607596                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.788674                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686429                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59810.741688                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60645.491322                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61500.297723                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60744.895738                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59810.741688                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60645.491322                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61500.297723                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60547.295455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60736.594668                       # average overall mshr miss latency
system.l2cache.replacements                      9576                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2824                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2824                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2824                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2824                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34633053                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34633053                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60547.295455                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60547.295455                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          775                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              775                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1428                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1428                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     99310800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     99310800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2203                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648207                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648207                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69545.378151                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69545.378151                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1425                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1425                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87814000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87814000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646845                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646845                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61623.859649                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61623.859649                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          925                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4163                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          905                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5993                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1955                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11640                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132570000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    427092400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238541607                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798204007                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17633                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678819                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600058                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.791667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660126                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67810.741688                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68378.546270                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69363.654260                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68574.227405                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1955                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6238                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11619                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116930000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376912400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210700020                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704542420                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678819                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599289                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.788674                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658935                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59810.741688                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60421.994229                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61500.297723                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60637.096136                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3741.884079                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26268                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9576                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.743108                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.199328                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   341.334499                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2346.493905                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.054006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   147.802342                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003467                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.083334                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572874                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217787                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036085                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913546                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2682                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320744                       # Number of tag accesses
system.l2cache.tags.data_accesses              320744                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1189014800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125120                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125120                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1955                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7663                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3426                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105229977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          412469214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    184408134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30788515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              732895839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105229977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105229977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72557549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72557549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72557549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105229977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         412469214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    184408134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30788515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             805453389                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1308672800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1837514                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                  3146849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.50                       # Real time elapsed on the host
host_tick_rate                               79898672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2751748                       # Number of instructions simulated
sim_ops                                       4712745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000120                       # Number of seconds simulated
sim_ticks                                   119658000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                57907                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             76358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              56030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57907                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1877                       # Number of indirect misses.
system.cpu.branchPred.lookups                   76818                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     223                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          310                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    350763                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   251529                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4228                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      65753                       # Number of branches committed
system.cpu.commit.bw_lim_events                 93830                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           60550                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               411276                       # Number of instructions committed
system.cpu.commit.committedOps                 593746                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       281562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.108758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        77064     27.37%     27.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        52864     18.78%     46.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7850      2.79%     48.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49954     17.74%     66.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        93830     33.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       281562                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    593269                       # Number of committed integer instructions.
system.cpu.commit.loads                         65549                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          316      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           494202     83.23%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           65427     11.02%     94.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33336      5.61%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            593746                       # Class of committed instruction
system.cpu.commit.refs                          98957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      411276                       # Number of Instructions Simulated
system.cpu.committedOps                        593746                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.727358                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.727358                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14454                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 685921                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    73854                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    200723                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4229                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4558                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       68629                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       37453                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       76818                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     77723                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        214787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         481932                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256792                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              78802                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.611031                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             297818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.349583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.801116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    85543     28.72%     28.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    36821     12.36%     41.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19189      6.44%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      511      0.17%     47.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   155754     52.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               297818                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       916                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      560                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     35874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     35873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     35873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     35874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     35874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     35874000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     10816400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     10815600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     10815600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     10816000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      258702000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4407                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    69857                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.135322                       # Inst execution rate
system.cpu.iew.exec_refs                       106074                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      37453                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13506                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 72495                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                11                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37653                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              654296                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 68621                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8364                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                638771                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4229                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    24                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17077                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6946                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4246                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2362                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2045                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    563104                       # num instructions consuming a value
system.cpu.iew.wb_count                        636521                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.716805                       # average fanout of values written-back
system.cpu.iew.wb_producers                    403636                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.127801                       # insts written-back per cycle
system.cpu.iew.wb_sent                         636729                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   949365                       # number of integer regfile reads
system.cpu.int_regfile_writes                  528639                       # number of integer regfile writes
system.cpu.ipc                               1.374838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.374838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               380      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                538109     83.15%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.01%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  51      0.01%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   48      0.01%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  105      0.02%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  102      0.02%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.01%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.01%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70371     10.87%     94.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               37474      5.79%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             237      0.04%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 647135                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     747                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          696                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1502                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 646008                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1590816                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       635825                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            713346                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     654276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    647135                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           60550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               239                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        297818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.172921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.178695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35926     12.06%     12.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36271     12.18%     24.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107535     36.11%     60.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               76550     25.70%     86.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               41536     13.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          297818                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.163282                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       77723                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                32                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                72495                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37653                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  246140                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           299145                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   13716                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                725778                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    103                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    77900                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    169                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   131                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1633329                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 670198                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              818708                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    199267                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    143                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4229                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2420                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    92929                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1479                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1004659                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            286                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8212                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       842028                       # The number of ROB reads
system.cpu.rob.rob_writes                     1324862                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            122                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            56                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           85                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           85                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     85                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               27200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              61200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  61                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                79                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             61                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 92                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054348                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.227945                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       87     94.57%     94.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      5.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   92                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                57997                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       119658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        77697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            77697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        77697                       # number of overall hits
system.cpu.icache.overall_hits::total           77697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       997600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       997600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       997600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       997600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        77723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        77723                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        77723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        77723                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38369.230769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38369.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38369.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38369.230769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       975600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       975600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       975600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       975600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        39024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        39024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        39024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        39024                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        77697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           77697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       997600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       997600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        77723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        77723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38369.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38369.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       975600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       975600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        39024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        39024                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             97.080000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            155471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           155471                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        84902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            84902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        84902                       # number of overall hits
system.cpu.dcache.overall_hits::total           84902                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           55                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           55                       # number of overall misses
system.cpu.dcache.overall_misses::total            55                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2186000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2186000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84957                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39745.454545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39745.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39745.454545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39745.454545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1167600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1167600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1167600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       101197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1268797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36487.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36487.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36487.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25299.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35244.361111                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        51494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2186000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2186000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        51549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39745.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39745.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1167600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1167600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       101197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       101197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 25299.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 25299.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            117.472222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.929085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.070915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            169950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           169950                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       844800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       986400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        72000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1903200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       844800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       986400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        72000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1903200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              61                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             61                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.520000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.468750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.475410                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.520000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.468750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.475410                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64984.615385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65760                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65627.586207                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64984.615385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65760                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65627.586207                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       740800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       866400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1671200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       740800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       866400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1671200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.520000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.475410                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.520000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.475410                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56984.615385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57760                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57627.586207                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56984.615385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57760                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57627.586207                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       844800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       986400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        72000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1903200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.520000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.468750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.475410                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64984.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65760                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65627.586207                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       740800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       866400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1671200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.520000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.468750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.475410                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56984.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57760                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57627.586207                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     81                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.612903                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.026713                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1041.802106                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1876.097916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1015.073265                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254346                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458032                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247821                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031494                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2735                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279785                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720215                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1007                       # Number of tag accesses
system.l2cache.tags.data_accesses                1007                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    119658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6953150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8022865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       534858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15510873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6953150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6953150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1604573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1604573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1604573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6953150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8022865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       534858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17115446                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1431228800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1709938                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  2964728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.79                       # Real time elapsed on the host
host_tick_rate                               68489214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3059634                       # Number of instructions simulated
sim_ops                                       5305103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000123                       # Number of seconds simulated
sim_ticks                                   122556000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64764                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             63263                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30498                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            34266                       # Number of indirect misses.
system.cpu.branchPred.lookups                   73195                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2132                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    347234                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   202394                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2540                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      63001                       # Number of branches committed
system.cpu.commit.bw_lim_events                 95807                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           48291                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307886                       # Number of instructions committed
system.cpu.commit.committedOps                 592358                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       267999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.210299                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.608950                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        60372     22.53%     22.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47709     17.80%     40.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30912     11.53%     51.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33199     12.39%     64.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95807     35.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       267999                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575253                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452804     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592358                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307886                       # Number of Instructions Simulated
system.cpu.committedOps                        592358                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.995141                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.995141                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           46                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          119                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          210                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            10                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 27148                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 660588                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65995                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    182846                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2562                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3479                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       76438                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            88                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48715                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       73195                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     53636                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        213872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   481                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         346209                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           231                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238895                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              35328                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.129962                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             282030                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.386434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.839997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    90094     31.94%     31.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22869      8.11%     40.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7855      2.79%     42.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10381      3.68%     46.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   150831     53.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               282030                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36018                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19138                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31817600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31818000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31818000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31818000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31817600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31817600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1363600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1464800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12662400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      249223600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3089                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65399                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.030056                       # Inst execution rate
system.cpu.iew.exec_refs                       125024                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48594                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16783                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 79205                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                50                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50947                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              640639                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 76430                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4621                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                621989                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   873                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2562                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   918                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5020                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4473                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2848                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            241                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    702623                       # num instructions consuming a value
system.cpu.iew.wb_count                        620231                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621208                       # average fanout of values written-back
system.cpu.iew.wb_producers                    436475                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.024319                       # insts written-back per cycle
system.cpu.iew.wb_sent                         620703                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   930994                       # number of integer regfile reads
system.cpu.int_regfile_writes                  488541                       # number of integer regfile writes
system.cpu.ipc                               1.004883                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.004883                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3551      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                477265     76.17%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.50%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   280      0.04%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1044      0.17%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.04%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  139      0.02%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3425      0.55%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3457      0.55%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7180      1.15%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                192      0.03%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74377     11.87%     91.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47904      7.64%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3232      0.52%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1217      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 626607                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22490                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               45019                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22259                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              24617                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 600566                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1492043                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       597972                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            664339                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     640328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    626607                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           48291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1815                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        57355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        282030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.221774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.525381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               61903     21.95%     21.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35518     12.59%     34.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45284     16.06%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56779     20.13%     70.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82546     29.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          282030                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.045129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       53675                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            70                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2433                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              644                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                79205                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50947                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  259556                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           306390                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   19570                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682535                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    996                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68379                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    400                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1660723                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 653852                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              743141                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    183511                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3124                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2562                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5604                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    60630                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37708                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           980119                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2404                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5362                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       812841                       # The number of ROB reads
system.cpu.rob.rob_writes                     1295469                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1863                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              408                       # Transaction distribution
system.membus.trans_dist::ReadExReq                47                       # Transaction distribution
system.membus.trans_dist::ReadExResp               47                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 461                       # Request fanout histogram
system.membus.reqLayer2.occupancy              405628                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             993372                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 840                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           185                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1218                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            841                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1657                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1137                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2794                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    69568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               472                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1404                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032051                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176199                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1359     96.79%     96.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                       45      3.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1404                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              454800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               881165                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              662799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       122556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        52965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            52965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        52965                       # number of overall hits
system.cpu.icache.overall_hits::total           52965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          671                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          671                       # number of overall misses
system.cpu.icache.overall_misses::total           671                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26441600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26441600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26441600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26441600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        53636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        53636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        53636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        53636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39406.259314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39406.259314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39406.259314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39406.259314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21025600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21025600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21025600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21025600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38020.976492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38020.976492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38020.976492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38020.976492                       # average overall mshr miss latency
system.cpu.icache.replacements                    552                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        52965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           52965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          671                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           671                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26441600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26441600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        53636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        53636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39406.259314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39406.259314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21025600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21025600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38020.976492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38020.976492                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              167071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.771040                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            107824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           107824                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117406                       # number of overall hits
system.cpu.dcache.overall_hits::total          117406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          556                       # number of overall misses
system.cpu.dcache.overall_misses::total           556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22512000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22512000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22512000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22512000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40489.208633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40489.208633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40489.208633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40489.208633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          156                       # number of writebacks
system.cpu.dcache.writebacks::total               156                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13258800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13258800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13258800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1972765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15231565                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38320.231214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38320.231214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38320.231214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59780.757576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40188.825858                       # average overall mshr miss latency
system.cpu.dcache.replacements                    379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18693600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18693600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40201.290323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40201.290323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9513200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9513200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37306.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37306.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           91                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3818400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3818400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41960.439560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41960.439560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41160.439560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41160.439560                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           33                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           33                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1972765                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1972765                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59780.757576                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59780.757576                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              348842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.640057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.831571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.168429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          668                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            236303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           236303                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             286                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             179                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 470                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            286                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            179                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                470                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           267                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           167                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           28                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               462                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          267                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          167                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           28                       # number of overall misses
system.l2cache.overall_misses::total              462                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17956000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11306800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1913572                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31176372                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17956000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11306800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1913572                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31176372                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          553                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          346                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             932                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          553                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          346                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            932                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.482821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482659                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.848485                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.495708                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.482821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482659                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.848485                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.495708                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67250.936330                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67705.389222                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68341.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67481.324675                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67250.936330                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67705.389222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68341.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67481.324675                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15828000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9970800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1689572                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27488372                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15828000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9970800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1689572                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27488372                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.482821                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482659                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.848485                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.495708                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.482821                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482659                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.848485                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.495708                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59280.898876                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59705.389222                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60341.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59498.640693                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59280.898876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59705.389222                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60341.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59498.640693                       # average overall mshr miss latency
system.l2cache.replacements                       472                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          156                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          156                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          156                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          156                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           44                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               44                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           47                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             47                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3245600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3245600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.516484                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.516484                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69055.319149                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69055.319149                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           47                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           47                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2869600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2869600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.516484                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.516484                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61055.319149                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61055.319149                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          286                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          426                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          415                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17956000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8061200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1913572                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27930772                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          841                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.482821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.470588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.848485                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.493460                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67250.936330                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67176.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68341.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67303.065060                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          267                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15828000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7101200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1689572                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24618772                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.482821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.848485                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.493460                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59280.898876                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59176.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60341.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59322.342169                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14204                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4568                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.109457                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.935722                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1111.004469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1851.572606                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   968.390779                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.096423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009994                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271241                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452044                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030297                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1006                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3090                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2576                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245605                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754395                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15376                       # Number of tag accesses
system.l2cache.tags.data_accesses               15376                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    122556000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              266                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              167                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  461                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          138907928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           87209113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     14621887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              240738928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     138907928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         138907928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15144097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15144097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15144097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         138907928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          87209113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     14621887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             255883025                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
