ckid0_0:@|S:SRL00.C01.oscOut.Q[0]@|E:SRL01.outs[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_2:@|S:SRL00.C00.OSCInst0.OSC@|E:SRL00.C01.sdiv[21:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
