// Seed: 3018791294
module module_0 #(
    parameter id_5 = 32'd2
) ();
  reg
      id_1 = id_1,
      id_2 = {id_1, id_1, -1'd0, -1, 1, 1},
      id_3 = id_1,
      id_4 = ((-1)),
      _id_5 = ~-1,
      id_6 = id_5;
  logic [id_5 : 1] id_7;
  ;
  logic id_8;
  logic id_9;
  ;
  logic [-  1 : 1] id_10;
  ;
  assign id_3 = (id_8);
  logic id_11;
  always_comb id_6 <= -1 && -1;
  wire id_12 = id_10;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  wire id_1;
endmodule
