// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/02/2023 15:50:17"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_testtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	[9:0] SW;
input 	Clk;
input 	Run;
input 	\Continue ;
output 	[9:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \button_sync[1]|q~q ;
wire \Continue~input_o ;
wire \button_sync[0]|q~feeder_combout ;
wire \button_sync[0]|q~q ;
wire \Reset_ah~combout ;
wire \slc|state_controller|State~56_combout ;
wire \slc|state_controller|State.S_32~q ;
wire \slc|d0|PC_Reg|Out[0]~18_combout ;
wire \SW[0]~input_o ;
wire \slc|state_controller|WideOr24~0_combout ;
wire \slc|state_controller|State~64_combout ;
wire \slc|state_controller|State.S_16_1~q ;
wire \slc|state_controller|State~65_combout ;
wire \slc|state_controller|State.S_16_2~q ;
wire \slc|state_controller|State~57_combout ;
wire \slc|state_controller|State.S_16_3~q ;
wire \slc|state_controller|WideOr24~1_combout ;
wire \slc|state_controller|WideOr24~combout ;
wire \SW[5]~input_o ;
wire \slc|d0|MDR_Reg|Out[4]~27_combout ;
wire \slc|hex3|Decoder0~4_combout ;
wire \slc|state_controller|State~73_combout ;
wire \slc|state_controller|State.S_5~q ;
wire \slc|hex3|Decoder0~5_combout ;
wire \slc|state_controller|State~74_combout ;
wire \slc|state_controller|State.S_1~q ;
wire \slc|state_controller|WideOr28~combout ;
wire \slc|d0|PC_Reg|Out[12]~44 ;
wire \slc|d0|PC_Reg|Out[13]~45_combout ;
wire \slc|d0|PC_Reg|Out[14]~48 ;
wire \slc|d0|PC_Reg|Out[15]~49_combout ;
wire \slc|d0|PC_Reg|Out[4]~51_combout ;
wire \slc|d0|Tri_State_Buff|Mux7~0_combout ;
wire \slc|d0|Add0~134_combout ;
wire \slc|d0|IR_Reg|Out[7]~24_combout ;
wire \slc|hex3|Decoder0~6_combout ;
wire \slc|state_controller|State~75_combout ;
wire \slc|state_controller|State.S_04~q ;
wire \slc|state_controller|State~51_combout ;
wire \slc|state_controller|State.S_21~q ;
wire \slc|d0|ADDR2_Mult|Mux9~0_combout ;
wire \SW[4]~input_o ;
wire \slc|d0|Tri_State_Buff|Mux11~1_combout ;
wire \slc|d0|Tri_State_Buff|Mux11~0_combout ;
wire \slc|d0|Register_File|Decoder0~6_combout ;
wire \slc|d0|Register_File|Decoder0~3_combout ;
wire \SW[9]~input_o ;
wire \slc|d0|Add0~90_combout ;
wire \slc|d0|Tri_State_Buff|Mux11~3_combout ;
wire \slc|hex3|Decoder0~3_combout ;
wire \slc|state_controller|State~72_combout ;
wire \slc|state_controller|State.S_12~q ;
wire \slc|d0|Add0~95_combout ;
wire \slc|d0|MAR_Reg|Out[10]~4_combout ;
wire \slc|d0|Add0~91_combout ;
wire \slc|d0|Add0~92_combout ;
wire \SW[8]~input_o ;
wire \slc|d0|Add0~84_combout ;
wire \slc|d0|Add0~85_combout ;
wire \slc|state_controller|SR2MUX~0_combout ;
wire \slc|d0|Add0~86_combout ;
wire \slc|d0|Add0~143_combout ;
wire \SW[2]~input_o ;
wire \slc|d0|Add0~106_combout ;
wire \slc|d0|Add0~136_combout ;
wire \slc|d0|MDR_Reg|Out~28_combout ;
wire \slc|d0|Add0~99_combout ;
wire \slc|d0|Add0~100_combout ;
wire \slc|d0|Add0~101_combout ;
wire \slc|d0|Add0~88 ;
wire \slc|d0|Add0~97 ;
wire \slc|d0|Add0~102_combout ;
wire \slc|d0|Add0~105_combout ;
wire \slc|d0|IR_Reg|Out~25_combout ;
wire \slc|d0|Register_File|Decoder0~128_combout ;
wire \slc|d0|Register_File|registers[5][2]~q ;
wire \slc|d0|Register_File|registers[7][2]~feeder_combout ;
wire \slc|d0|Register_File|Decoder0~131_combout ;
wire \slc|d0|Register_File|registers[7][2]~q ;
wire \SW[6]~input_o ;
wire \slc|d0|IR_Reg|Out~30_combout ;
wire \slc|d0|Register_File|registers[5][6]~q ;
wire \slc|d0|Register_File|registers[7][6]~q ;
wire \SW[1]~input_o ;
wire \slc|d0|Register_File|registers[5][1]~q ;
wire \slc|d0|Register_File|registers[7][1]~q ;
wire \slc|d0|Register_File|registers[4][1]~q ;
wire \slc|d0|Register_File|Decoder0~129_combout ;
wire \slc|d0|Register_File|registers[6][1]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~4_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~5_combout ;
wire \slc|d0|Register_File|Decoder0~67_combout ;
wire \slc|d0|Register_File|Decoder0~132_combout ;
wire \slc|d0|Register_File|registers[2][1]~q ;
wire \slc|d0|Register_File|Decoder0~135_combout ;
wire \slc|d0|Register_File|registers[3][1]~q ;
wire \slc|d0|Register_File|Decoder0~133_combout ;
wire \slc|d0|Register_File|registers[1][1]~q ;
wire \slc|d0|Register_File|Decoder0~134_combout ;
wire \slc|d0|Register_File|registers[0][1]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~6_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~7_combout ;
wire \slc|d0|Add0~17_combout ;
wire \slc|d0|Add0~18_combout ;
wire \SW[7]~input_o ;
wire \slc|d0|Register_File|registers[3][7]~q ;
wire \slc|d0|Register_File|registers[2][7]~q ;
wire \slc|d0|Register_File|registers[0][7]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][7]~q ;
wire \slc|d0|Register_File|registers[1][7]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][7]~q ;
wire \slc|d0|Register_File|Mux0~2_combout ;
wire \slc|d0|Register_File|Mux0~3_combout ;
wire \slc|d0|Register_File|registers[7][7]~q ;
wire \slc|d0|Register_File|registers[5][7]~q ;
wire \slc|d0|Register_File|registers[6][7]~feeder_combout ;
wire \slc|d0|Register_File|registers[6][7]~q ;
wire \slc|d0|Register_File|registers[4][7]~q ;
wire \slc|d0|Register_File|Mux0~0_combout ;
wire \slc|d0|Register_File|Mux0~1_combout ;
wire \slc|d0|Add0~81_combout ;
wire \slc|d0|Add0~82_combout ;
wire \slc|d0|Register_File|Mux0~4_combout ;
wire \slc|d0|Add0~80_combout ;
wire \slc|d0|Add0~77_combout ;
wire \slc|d0|Register_File|registers[4][6]~q ;
wire \slc|d0|Register_File|registers[6][6]~q ;
wire \slc|d0|Register_File|Mux1~0_combout ;
wire \slc|d0|Register_File|Mux1~1_combout ;
wire \slc|d0|Register_File|registers[3][6]~q ;
wire \slc|d0|Register_File|registers[2][6]~q ;
wire \slc|d0|Register_File|registers[0][6]~q ;
wire \slc|d0|Register_File|registers[1][6]~q ;
wire \slc|d0|Register_File|Mux1~2_combout ;
wire \slc|d0|Register_File|Mux1~3_combout ;
wire \slc|d0|Register_File|Mux1~4_combout ;
wire \slc|d0|Add0~68_combout ;
wire \slc|d0|Add0~66_combout ;
wire \slc|d0|Add0~67_combout ;
wire \slc|d0|Register_File|registers[2][5]~feeder_combout ;
wire \slc|d0|Register_File|registers[2][5]~q ;
wire \slc|d0|Register_File|registers[3][5]~q ;
wire \slc|d0|Register_File|registers[1][5]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][5]~q ;
wire \slc|d0|Register_File|registers[0][5]~q ;
wire \slc|d0|Register_File|Mux2~2_combout ;
wire \slc|d0|Register_File|Mux2~3_combout ;
wire \slc|d0|Register_File|registers[7][5]~q ;
wire \slc|d0|Register_File|registers[5][5]~q ;
wire \slc|d0|Register_File|registers[4][5]~q ;
wire \slc|d0|Register_File|registers[6][5]~q ;
wire \slc|d0|Register_File|Mux2~0_combout ;
wire \slc|d0|Register_File|Mux2~1_combout ;
wire \slc|d0|Register_File|Mux2~4_combout ;
wire \slc|d0|Add0~59_combout ;
wire \slc|d0|ADDR2_Mult|Mux15~0_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~23_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~24_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~21_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~22_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~25_combout ;
wire \slc|d0|Add0~57_combout ;
wire \slc|d0|Add0~58_combout ;
wire \slc|d0|Add0~9_combout ;
wire \slc|d0|Add0~7_combout ;
wire \slc|d0|Add0~6_combout ;
wire \slc|d0|Register_File|registers[3][4]~q ;
wire \slc|d0|Register_File|registers[1][4]~q ;
wire \slc|d0|Register_File|registers[0][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~16_combout ;
wire \slc|d0|Register_File|registers[2][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~17_combout ;
wire \slc|d0|Register_File|registers[7][4]~q ;
wire \slc|d0|Register_File|registers[5][4]~q ;
wire \slc|d0|Register_File|registers[6][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~18_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~19_combout ;
wire \slc|d0|Add0~47_combout ;
wire \slc|d0|Add0~48_combout ;
wire \slc|d0|Add0~49_combout ;
wire \slc|d0|Register_File|registers[2][3]~feeder_combout ;
wire \slc|d0|Register_File|registers[2][3]~q ;
wire \slc|d0|Register_File|registers[3][3]~q ;
wire \slc|d0|Register_File|registers[1][3]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][3]~q ;
wire \slc|d0|Register_File|registers[0][3]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][3]~q ;
wire \slc|d0|Register_File|Mux4~2_combout ;
wire \slc|d0|Register_File|Mux4~3_combout ;
wire \slc|d0|Register_File|registers[7][3]~q ;
wire \slc|d0|Register_File|registers[5][3]~q ;
wire \slc|d0|Register_File|registers[4][3]~q ;
wire \slc|d0|Register_File|registers[6][3]~q ;
wire \slc|d0|Register_File|Mux4~0_combout ;
wire \slc|d0|Register_File|Mux4~1_combout ;
wire \slc|d0|Register_File|Mux4~4_combout ;
wire \slc|d0|Add0~43_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~12_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~13_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~14_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~15_combout ;
wire \slc|d0|Add0~41_combout ;
wire \slc|d0|Add0~42_combout ;
wire \slc|d0|Register_File|registers[3][2]~q ;
wire \slc|d0|Register_File|registers[1][2]~q ;
wire \slc|d0|Register_File|registers[0][2]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~10_combout ;
wire \slc|d0|Register_File|registers[2][2]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~11_combout ;
wire \slc|d0|Register_File|registers[4][2]~q ;
wire \slc|d0|Register_File|registers[6][2]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~8_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~9_combout ;
wire \slc|d0|Add0~27_combout ;
wire \slc|d0|Add0~28_combout ;
wire \slc|d0|Add0~29_combout ;
wire \slc|d0|Register_File|Mux5~2_combout ;
wire \slc|d0|Register_File|Mux5~3_combout ;
wire \slc|d0|Add0~30_combout ;
wire \slc|d0|Add0~20_combout ;
wire \slc|d0|Add0~21_combout ;
wire \slc|d0|Add0~22_combout ;
wire \slc|d0|Register_File|Mux6~2_combout ;
wire \slc|d0|Register_File|Mux6~3_combout ;
wire \slc|d0|Add0~23_combout ;
wire \slc|d0|Register_File|registers[2][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[2][0]~q ;
wire \slc|d0|Register_File|registers[3][0]~q ;
wire \slc|d0|Register_File|registers[0][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][0]~q ;
wire \slc|d0|Register_File|registers[1][0]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~2_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~3_combout ;
wire \slc|d0|Register_File|registers[7][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[7][0]~q ;
wire \slc|d0|Register_File|registers[5][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[5][0]~q ;
wire \slc|d0|Register_File|registers[4][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[4][0]~q ;
wire \slc|d0|Register_File|registers[6][0]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~0_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~1_combout ;
wire \slc|d0|Add0~8_combout ;
wire \slc|d0|Add0~10_combout ;
wire \slc|d0|Add0~11_combout ;
wire \slc|d0|Register_File|Mux7~0_combout ;
wire \slc|d0|Register_File|Mux7~1_combout ;
wire \slc|d0|Register_File|Mux7~2_combout ;
wire \slc|d0|Register_File|Mux7~3_combout ;
wire \slc|d0|Add0~12_combout ;
wire \slc|d0|Add0~14 ;
wire \slc|d0|Add0~25 ;
wire \slc|d0|Add0~32 ;
wire \slc|d0|Add0~45 ;
wire \slc|d0|Add0~51 ;
wire \slc|d0|Add0~61 ;
wire \slc|d0|Add0~70 ;
wire \slc|d0|Add0~78_combout ;
wire \slc|d0|Add0~83_combout ;
wire \slc|d0|MDR_Reg|Out[7]~7_combout ;
wire \slc|d0|IR_Reg|Out~37_combout ;
wire \slc|state_controller|WideOr27~0_combout ;
wire \slc|d0|SR1_Mult|Out_Mux[1]~1_combout ;
wire \slc|d0|Register_File|Mux6~0_combout ;
wire \slc|d0|Register_File|Mux6~1_combout ;
wire \slc|d0|Register_File|Mux6~4_combout ;
wire \slc|d0|Add0~16_combout ;
wire \slc|d0|Add0~19_combout ;
wire \slc|d0|Add0~24_combout ;
wire \slc|d0|Add0~26_combout ;
wire \slc|d0|MDR_Reg|Out[1]~1_combout ;
wire \slc|d0|IR_Reg|Out~31_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~26_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~27_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~28_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~29_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~30_combout ;
wire \slc|d0|Add0~72_combout ;
wire \slc|d0|Add0~73_combout ;
wire \slc|d0|Add0~71_combout ;
wire \slc|d0|Add0~69_combout ;
wire \slc|d0|Add0~74_combout ;
wire \slc|d0|MDR_Reg|Out[6]~6_combout ;
wire \slc|d0|IR_Reg|Out~36_combout ;
wire \slc|d0|SR1_Mult|Out_Mux[0]~0_combout ;
wire \slc|d0|Register_File|Mux5~0_combout ;
wire \slc|d0|Register_File|Mux5~1_combout ;
wire \slc|d0|Register_File|Mux5~4_combout ;
wire \slc|d0|Add0~34_combout ;
wire \slc|d0|Add0~35_combout ;
wire \slc|d0|Add0~33_combout ;
wire \slc|d0|Add0~31_combout ;
wire \slc|d0|Add0~36_combout ;
wire \slc|d0|MDR_Reg|Out[2]~2_combout ;
wire \slc|d0|IR_Reg|Out~32_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~31_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~32_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~33_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~34_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~35_combout ;
wire \slc|d0|Add0~75_combout ;
wire \slc|d0|Add0~76_combout ;
wire \slc|d0|Add0~79 ;
wire \slc|d0|Add0~87_combout ;
wire \slc|d0|Add0~89_combout ;
wire \slc|d0|MDR_Reg|Out[8]~8_combout ;
wire \slc|d0|IR_Reg|Out~38_combout ;
wire \slc|d0|Add0~93_combout ;
wire \slc|d0|Add0~94_combout ;
wire \slc|d0|Add0~96_combout ;
wire \slc|d0|Add0~98_combout ;
wire \slc|d0|MDR_Reg|Out[9]~9_combout ;
wire \slc|d0|IR_Reg|Out~39_combout ;
wire \slc|d0|Register_File|Decoder0~130_combout ;
wire \slc|d0|Register_File|registers[4][4]~q ;
wire \slc|d0|Register_File|Mux3~0_combout ;
wire \slc|d0|Register_File|Mux3~1_combout ;
wire \slc|d0|Register_File|Mux3~2_combout ;
wire \slc|d0|Register_File|Mux3~3_combout ;
wire \slc|d0|Register_File|Mux3~4_combout ;
wire \slc|d0|Add0~52_combout ;
wire \slc|d0|Add0~53_combout ;
wire \slc|d0|Add0~54_combout ;
wire \slc|d0|Add0~55_combout ;
wire \slc|d0|Add0~50_combout ;
wire \slc|d0|Add0~56_combout ;
wire \slc|d0|MDR_Reg|Out[4]~4_combout ;
wire \slc|d0|IR_Reg|Out~34_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~20_combout ;
wire \slc|d0|Add0~109_combout ;
wire \slc|d0|Add0~110_combout ;
wire \slc|d0|Add0~131_combout ;
wire \slc|d0|Add0~126_combout ;
wire \slc|d0|Add0~122_combout ;
wire \slc|d0|Add0~115_combout ;
wire \slc|d0|Add0~108_combout ;
wire \slc|d0|Add0~103 ;
wire \slc|d0|Add0~112 ;
wire \slc|d0|Add0~117 ;
wire \slc|d0|Add0~124 ;
wire \slc|d0|Add0~128 ;
wire \slc|d0|Add0~132_combout ;
wire \slc|d0|MDR_Reg|Out~24_combout ;
wire \slc|d0|MDR_Reg|Out~25_combout ;
wire \slc|d0|Add0~135_combout ;
wire \slc|d0|Add0~142_combout ;
wire \slc|d0|MDR_Reg|Out~32_combout ;
wire \slc|d0|Add0~140_combout ;
wire \slc|d0|Add0~127_combout ;
wire \slc|d0|Add0~141_combout ;
wire \slc|d0|MDR_Reg|Out~30_combout ;
wire \slc|d0|Add0~138_combout ;
wire \slc|d0|Add0~116_combout ;
wire \slc|d0|Add0~139_combout ;
wire \slc|d0|Add0~114_combout ;
wire \slc|d0|MDR_Reg|Out~29_combout ;
wire \slc|d0|Add0~111_combout ;
wire \slc|d0|Add0~113_combout ;
wire \slc|d0|Add0~137_combout ;
wire \slc|d0|ben|Equal1~0_combout ;
wire \slc|d0|ben|Equal1~2_combout ;
wire \slc|d0|ben|Equal1~1_combout ;
wire \slc|d0|ben|Equal1~3_combout ;
wire \slc|d0|ben|Equal1~4_combout ;
wire \slc|state_controller|WideOr29~0_combout ;
wire \slc|d0|ben|Z_nxt~q ;
wire \slc|d0|ben|P~0_combout ;
wire \slc|d0|ben|P_nxt~q ;
wire \slc|d0|ben|Out~0_combout ;
wire \slc|d0|ben|N_nxt~q ;
wire \slc|d0|ben|Out~1_combout ;
wire \slc|d0|ben|Out~2_combout ;
wire \slc|d0|ben|Out~q ;
wire \slc|state_controller|State~52_combout ;
wire \slc|state_controller|State.S_22~q ;
wire \slc|d0|PC_Reg|Out[4]~20_combout ;
wire \slc|d0|PC_Reg|Out[13]~46 ;
wire \slc|d0|PC_Reg|Out[14]~47_combout ;
wire \slc|d0|Add0~130_combout ;
wire \slc|d0|Add0~129_combout ;
wire \slc|d0|IR_Reg|Out~28_combout ;
wire \slc|d0|IR_Reg|Out[14]~feeder_combout ;
wire \slc|hex3|Decoder0~0_combout ;
wire \slc|state_controller|State~69_combout ;
wire \slc|state_controller|State.S_9~q ;
wire \slc|d0|Tri_State_Buff|Mux11~2_combout ;
wire \slc|d0|Add0~107_combout ;
wire \slc|d0|IR_Reg|Out~26_combout ;
wire \slc|d0|SR1_Mult|Out_Mux[2]~2_combout ;
wire \slc|d0|Add0~63_combout ;
wire \slc|d0|Add0~64_combout ;
wire \slc|d0|Add0~62_combout ;
wire \slc|d0|Add0~60_combout ;
wire \slc|d0|Add0~65_combout ;
wire \slc|d0|MDR_Reg|Out[5]~5_combout ;
wire \slc|d0|IR_Reg|Out~35_combout ;
wire \slc|d0|MAR_Reg|Out[10]~5_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \slc|d0|MDR_Reg|Out[4]~26_combout ;
wire \slc|d0|Add0~3_combout ;
wire \slc|d0|Add0~4_combout ;
wire \slc|d0|Register_File|Mux7~4_combout ;
wire \slc|d0|Add0~2_combout ;
wire \slc|d0|Add0~5_combout ;
wire \slc|d0|Add0~13_combout ;
wire \slc|d0|Add0~15_combout ;
wire \slc|d0|MDR_Reg|Out[0]~0_combout ;
wire \slc|d0|PC_Reg|Out[0]~19 ;
wire \slc|d0|PC_Reg|Out[1]~21_combout ;
wire \slc|d0|PC_Reg|Out[1]~22 ;
wire \slc|d0|PC_Reg|Out[2]~23_combout ;
wire \slc|d0|PC_Reg|Out[2]~24 ;
wire \slc|d0|PC_Reg|Out[3]~25_combout ;
wire \slc|d0|PC_Reg|Out[3]~26 ;
wire \slc|d0|PC_Reg|Out[4]~27_combout ;
wire \slc|d0|PC_Reg|Out[4]~28 ;
wire \slc|d0|PC_Reg|Out[5]~29_combout ;
wire \slc|d0|PC_Reg|Out[5]~30 ;
wire \slc|d0|PC_Reg|Out[6]~31_combout ;
wire \slc|d0|PC_Reg|Out[6]~32 ;
wire \slc|d0|PC_Reg|Out[7]~33_combout ;
wire \slc|d0|PC_Reg|Out[7]~34 ;
wire \slc|d0|PC_Reg|Out[8]~35_combout ;
wire \slc|d0|PC_Reg|Out[8]~36 ;
wire \slc|d0|PC_Reg|Out[9]~37_combout ;
wire \slc|d0|PC_Reg|Out[9]~38 ;
wire \slc|d0|PC_Reg|Out[10]~39_combout ;
wire \slc|d0|PC_Reg|Out[10]~40 ;
wire \slc|d0|PC_Reg|Out[11]~41_combout ;
wire \slc|d0|PC_Reg|Out[11]~42 ;
wire \slc|d0|PC_Reg|Out[12]~43_combout ;
wire \slc|d0|Add0~119_combout ;
wire \slc|d0|Add0~118_combout ;
wire \slc|d0|IR_Reg|Out~27_combout ;
wire \slc|d0|IR_Reg|Out[12]~feeder_combout ;
wire \slc|hex3|Decoder0~1_combout ;
wire \slc|state_controller|State~70_combout ;
wire \slc|state_controller|State.S_06~q ;
wire \slc|state_controller|State~61_combout ;
wire \slc|state_controller|State.S_25_1~q ;
wire \slc|state_controller|State~62_combout ;
wire \slc|state_controller|State.S_25_2~q ;
wire \slc|state_controller|State~66_combout ;
wire \slc|state_controller|State.S_25_3~q ;
wire \slc|state_controller|State~55_combout ;
wire \slc|state_controller|State.S_27~q ;
wire \slc|d0|IR_Reg|Out~41_combout ;
wire \slc|d0|IR_Reg|Out~29_combout ;
wire \slc|d0|IR_Reg|Out[15]~feeder_combout ;
wire \slc|hex3|Decoder0~2_combout ;
wire \slc|state_controller|State~71_combout ;
wire \slc|state_controller|State.S_07~q ;
wire \slc|state_controller|State~50_combout ;
wire \slc|state_controller|State.S_23~q ;
wire \slc|d0|Add0~104_combout ;
wire \slc|d0|MDR_Reg|Out~31_combout ;
wire \slc|d0|Add0~121_combout ;
wire \slc|d0|Add0~120_combout ;
wire \slc|d0|Add0~123_combout ;
wire \slc|d0|Add0~125_combout ;
wire \slc|d0|IR_Reg|Out~40_combout ;
wire \slc|d0|IR_Reg|Out[13]~feeder_combout ;
wire \slc|hex3|Decoder0~7_combout ;
wire \slc|state_controller|State~76_combout ;
wire \slc|state_controller|State.S_00~q ;
wire \slc|state_controller|WideOr0~0_combout ;
wire \slc|state_controller|Selector2~0_combout ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|State~67_combout ;
wire \slc|hex3|Decoder0~8_combout ;
wire \slc|state_controller|State~68_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~58_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|state_controller|Selector2~1_combout ;
wire \slc|state_controller|Selector2~2_combout ;
wire \slc|state_controller|State~53_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \slc|state_controller|State~63_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~59_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~60_combout ;
wire \slc|state_controller|State.S_33_3~q ;
wire \slc|state_controller|State~54_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|GateMDR~combout ;
wire \SW[3]~input_o ;
wire \slc|d0|Add0~44_combout ;
wire \slc|d0|Add0~38_combout ;
wire \slc|d0|Add0~39_combout ;
wire \slc|d0|Add0~37_combout ;
wire \slc|d0|Add0~40_combout ;
wire \slc|d0|Add0~46_combout ;
wire \slc|d0|MDR_Reg|Out[3]~3_combout ;
wire \slc|d0|IR_Reg|Out~33_combout ;
wire \slc|hex0|WideOr6~0_combout ;
wire \slc|hex0|WideOr5~0_combout ;
wire \slc|hex0|WideOr4~0_combout ;
wire \slc|hex0|WideOr3~0_combout ;
wire \slc|hex0|WideOr2~0_combout ;
wire \slc|hex0|WideOr1~0_combout ;
wire \slc|hex0|WideOr0~0_combout ;
wire \slc|hex1|WideOr6~0_combout ;
wire \slc|hex1|WideOr5~0_combout ;
wire \slc|hex1|WideOr4~0_combout ;
wire \slc|hex1|WideOr3~0_combout ;
wire \slc|hex1|WideOr2~0_combout ;
wire \slc|hex1|WideOr1~0_combout ;
wire \slc|hex1|WideOr0~0_combout ;
wire \slc|hex2|WideOr6~0_combout ;
wire \slc|hex2|WideOr5~0_combout ;
wire \slc|hex2|WideOr4~0_combout ;
wire \slc|hex2|WideOr3~0_combout ;
wire \slc|hex2|WideOr2~0_combout ;
wire \slc|hex2|WideOr1~0_combout ;
wire \slc|hex2|WideOr0~0_combout ;
wire \slc|hex3|WideOr6~0_combout ;
wire \slc|hex3|WideOr5~0_combout ;
wire \slc|hex3|WideOr4~0_combout ;
wire \slc|hex3|WideOr3~0_combout ;
wire \slc|hex3|WideOr2~0_combout ;
wire \slc|hex3|WideOr1~0_combout ;
wire \slc|hex3|WideOr0~0_combout ;
wire [15:0] \slc|d0|MDR_Reg|Out ;
wire [15:0] \slc|d0|PC_Reg|Out ;
wire [15:0] \slc|d0|IR_Reg|Out ;
wire [15:0] \slc|d0|MAR_Reg|Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y44_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|hex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|hex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|hex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|hex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|hex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|hex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|hex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|hex2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|hex2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|hex2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|hex2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|hex2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|hex2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|hex2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|hex3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|hex3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|hex3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|hex3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|hex3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|hex3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|hex3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y47_N5
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
fiftyfivenm_lcell_comb \button_sync[0]|q~feeder (
// Equation(s):
// \button_sync[0]|q~feeder_combout  = \Continue~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\button_sync[0]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[0]|q~feeder .lut_mask = 16'hFF00;
defparam \button_sync[0]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[0]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[0]|q~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h000F;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
fiftyfivenm_lcell_comb \slc|state_controller|State~56 (
// Equation(s):
// \slc|state_controller|State~56_combout  = (\slc|state_controller|State.S_35~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~56 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N1
dffeas \slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N0
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[0]~18 (
// Equation(s):
// \slc|d0|PC_Reg|Out[0]~18_combout  = \slc|d0|PC_Reg|Out [0] $ (VCC)
// \slc|d0|PC_Reg|Out[0]~19  = CARRY(\slc|d0|PC_Reg|Out [0])

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[0]~18_combout ),
	.cout(\slc|d0|PC_Reg|Out[0]~19 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[0]~18 .lut_mask = 16'h33CC;
defparam \slc|d0|PC_Reg|Out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24~0 (
// Equation(s):
// \slc|state_controller|WideOr24~0_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|State.S_33_2~q  & (!\slc|state_controller|State.S_25_1~q  & !\slc|state_controller|State.S_33_3~q )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|State.S_33_2~q ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24~0 .lut_mask = 16'h0001;
defparam \slc|state_controller|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~64 (
// Equation(s):
// \slc|state_controller|State~64_combout  = (\slc|state_controller|State.S_23~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_23~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~64 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~65 (
// Equation(s):
// \slc|state_controller|State~65_combout  = (\slc|state_controller|State.S_16_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~65 .lut_mask = 16'hCC88;
defparam \slc|state_controller|State~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N17
dffeas \slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~57 (
// Equation(s):
// \slc|state_controller|State~57_combout  = (\slc|state_controller|State.S_16_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_16_2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~57 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N23
dffeas \slc|state_controller|State.S_16_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24~1 (
// Equation(s):
// \slc|state_controller|WideOr24~1_combout  = (!\slc|state_controller|State.S_33_1~q  & (!\slc|state_controller|State.S_16_2~q  & (!\slc|state_controller|State.S_16_3~q  & !\slc|state_controller|State.S_16_1~q )))

	.dataa(\slc|state_controller|State.S_33_1~q ),
	.datab(\slc|state_controller|State.S_16_2~q ),
	.datac(\slc|state_controller|State.S_16_3~q ),
	.datad(\slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24~1 .lut_mask = 16'h0001;
defparam \slc|state_controller|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24 (
// Equation(s):
// \slc|state_controller|WideOr24~combout  = ((\slc|state_controller|State.S_25_3~q ) # (!\slc|state_controller|WideOr24~1_combout )) # (!\slc|state_controller|WideOr24~0_combout )

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|WideOr24~1_combout ),
	.datad(\slc|state_controller|State.S_25_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24 .lut_mask = 16'hFF3F;
defparam \slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[4]~27 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[4]~27_combout  = (\slc|state_controller|State.S_25_3~q ) # (((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )) # (!\slc|state_controller|WideOr24~0_combout ))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_25_3~q ),
	.datac(\slc|state_controller|WideOr24~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4]~27 .lut_mask = 16'hCFDF;
defparam \slc|d0|MDR_Reg|Out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N23
dffeas \slc|d0|MDR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~4 (
// Equation(s):
// \slc|hex3|Decoder0~4_combout  = (\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [13] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [13]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~4 .lut_mask = 16'h0200;
defparam \slc|hex3|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~73 (
// Equation(s):
// \slc|state_controller|State~73_combout  = (\slc|hex3|Decoder0~4_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|hex3|Decoder0~4_combout ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~73 .lut_mask = 16'hC080;
defparam \slc|state_controller|State~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N11
dffeas \slc|state_controller|State.S_5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_5 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~5 (
// Equation(s):
// \slc|hex3|Decoder0~5_combout  = (\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [13] & !\slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [13]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~5 .lut_mask = 16'h0002;
defparam \slc|hex3|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~74 (
// Equation(s):
// \slc|state_controller|State~74_combout  = (\slc|hex3|Decoder0~5_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|hex3|Decoder0~5_combout ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~74 .lut_mask = 16'hC080;
defparam \slc|state_controller|State~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N21
dffeas \slc|state_controller|State.S_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
fiftyfivenm_lcell_comb \slc|state_controller|WideOr28 (
// Equation(s):
// \slc|state_controller|WideOr28~combout  = (\slc|state_controller|State.S_9~q ) # ((\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_5~q ) # (\slc|state_controller|State.S_1~q )))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr28 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N24
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[12]~43 (
// Equation(s):
// \slc|d0|PC_Reg|Out[12]~43_combout  = (\slc|d0|PC_Reg|Out [12] & (\slc|d0|PC_Reg|Out[11]~42  $ (GND))) # (!\slc|d0|PC_Reg|Out [12] & (!\slc|d0|PC_Reg|Out[11]~42  & VCC))
// \slc|d0|PC_Reg|Out[12]~44  = CARRY((\slc|d0|PC_Reg|Out [12] & !\slc|d0|PC_Reg|Out[11]~42 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[11]~42 ),
	.combout(\slc|d0|PC_Reg|Out[12]~43_combout ),
	.cout(\slc|d0|PC_Reg|Out[12]~44 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12]~43 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N26
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[13]~45 (
// Equation(s):
// \slc|d0|PC_Reg|Out[13]~45_combout  = (\slc|d0|PC_Reg|Out [13] & (!\slc|d0|PC_Reg|Out[12]~44 )) # (!\slc|d0|PC_Reg|Out [13] & ((\slc|d0|PC_Reg|Out[12]~44 ) # (GND)))
// \slc|d0|PC_Reg|Out[13]~46  = CARRY((!\slc|d0|PC_Reg|Out[12]~44 ) # (!\slc|d0|PC_Reg|Out [13]))

	.dataa(\slc|d0|PC_Reg|Out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[12]~44 ),
	.combout(\slc|d0|PC_Reg|Out[13]~45_combout ),
	.cout(\slc|d0|PC_Reg|Out[13]~46 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[13]~45 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_Reg|Out[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N28
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[14]~47 (
// Equation(s):
// \slc|d0|PC_Reg|Out[14]~47_combout  = (\slc|d0|PC_Reg|Out [14] & (\slc|d0|PC_Reg|Out[13]~46  $ (GND))) # (!\slc|d0|PC_Reg|Out [14] & (!\slc|d0|PC_Reg|Out[13]~46  & VCC))
// \slc|d0|PC_Reg|Out[14]~48  = CARRY((\slc|d0|PC_Reg|Out [14] & !\slc|d0|PC_Reg|Out[13]~46 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[13]~46 ),
	.combout(\slc|d0|PC_Reg|Out[14]~47_combout ),
	.cout(\slc|d0|PC_Reg|Out[14]~48 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[14]~47 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N30
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[15]~49 (
// Equation(s):
// \slc|d0|PC_Reg|Out[15]~49_combout  = \slc|d0|PC_Reg|Out [15] $ (\slc|d0|PC_Reg|Out[14]~48 )

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slc|d0|PC_Reg|Out[14]~48 ),
	.combout(\slc|d0|PC_Reg|Out[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[15]~49 .lut_mask = 16'h5A5A;
defparam \slc|d0|PC_Reg|Out[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[4]~51 (
// Equation(s):
// \slc|d0|PC_Reg|Out[4]~51_combout  = (\slc|state_controller|State.S_18~q ) # ((\slc|d0|PC_Reg|Out[4]~20_combout ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4]~51 .lut_mask = 16'hFFAB;
defparam \slc|d0|PC_Reg|Out[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N31
dffeas \slc|d0|PC_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[15]~49_combout ),
	.asdata(\slc|d0|Add0~142_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux7~0 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux7~0_combout  = (!\slc|state_controller|State.S_5~q  & (!\slc|state_controller|State.S_23~q  & ((\slc|state_controller|State.S_1~q ) # (\slc|state_controller|State.S_9~q ))))

	.dataa(\slc|state_controller|State.S_5~q ),
	.datab(\slc|state_controller|State.S_1~q ),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux7~0 .lut_mask = 16'h0054;
defparam \slc|d0|Tri_State_Buff|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~134 (
// Equation(s):
// \slc|d0|Add0~134_combout  = (\slc|d0|Add0~107_combout  & ((\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((\slc|d0|PC_Reg|Out [15] & !\slc|state_controller|WideOr28~combout ))))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(\slc|d0|Add0~107_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~134 .lut_mask = 16'hF020;
defparam \slc|d0|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[7]~24 (
// Equation(s):
// \slc|d0|IR_Reg|Out[7]~24_combout  = (\slc|state_controller|State.S_35~q ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q ))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[7]~24 .lut_mask = 16'hCCDD;
defparam \slc|d0|IR_Reg|Out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \slc|d0|IR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~6 (
// Equation(s):
// \slc|hex3|Decoder0~6_combout  = (!\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [13] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [13]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~6 .lut_mask = 16'h0100;
defparam \slc|hex3|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~75 (
// Equation(s):
// \slc|state_controller|State~75_combout  = (\slc|hex3|Decoder0~6_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|hex3|Decoder0~6_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~75 .lut_mask = 16'hC800;
defparam \slc|state_controller|State~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N29
dffeas \slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~51 (
// Equation(s):
// \slc|state_controller|State~51_combout  = (\slc|state_controller|State.S_04~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~51 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N3
dffeas \slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
fiftyfivenm_lcell_comb \slc|d0|ADDR2_Mult|Mux9~0 (
// Equation(s):
// \slc|d0|ADDR2_Mult|Mux9~0_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_07~q ) # (\slc|state_controller|State.S_21~q ))))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2_Mult|Mux9~0 .lut_mask = 16'hAAA8;
defparam \slc|d0|ADDR2_Mult|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y46_N29
dffeas \slc|d0|MDR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux11~1 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux11~1_combout  = (\slc|state_controller|State.S_5~q ) # ((\slc|state_controller|State.S_23~q ) # ((!\slc|state_controller|State.S_9~q  & \slc|state_controller|State.S_1~q )))

	.dataa(\slc|state_controller|State.S_5~q ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux11~1 .lut_mask = 16'hEFEE;
defparam \slc|d0|Tri_State_Buff|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux11~0 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux11~0_combout  = (\slc|state_controller|State.S_9~q ) # (\slc|state_controller|State.S_23~q )

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux11~0 .lut_mask = 16'hFFAA;
defparam \slc|d0|Tri_State_Buff|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~6 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~6_combout  = (\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_27~q ),
	.datad(\slc|state_controller|State.S_9~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~6 .lut_mask = 16'hFFF0;
defparam \slc|d0|Register_File|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~3 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~3_combout  = (\slc|d0|IR_Reg|Out [11] & ((\slc|state_controller|State.S_5~q ) # ((\slc|state_controller|State.S_1~q ) # (\slc|d0|Register_File|Decoder0~6_combout ))))

	.dataa(\slc|state_controller|State.S_5~q ),
	.datab(\slc|state_controller|State.S_1~q ),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|Register_File|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~3 .lut_mask = 16'hF0E0;
defparam \slc|d0|Register_File|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y46_N19
dffeas \slc|d0|MDR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~90 (
// Equation(s):
// \slc|d0|Add0~90_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((\slc|d0|PC_Reg|Out [9] & !\slc|state_controller|WideOr28~combout ))

	.dataa(\slc|d0|PC_Reg|Out [9]),
	.datab(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~90 .lut_mask = 16'hCCEE;
defparam \slc|d0|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux11~3 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux11~3_combout  = (\slc|d0|Tri_State_Buff|Mux11~2_combout ) # ((\slc|state_controller|State.S_23~q ) # (\slc|state_controller|State.S_5~q ))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux11~2_combout ),
	.datac(\slc|state_controller|State.S_23~q ),
	.datad(\slc|state_controller|State.S_5~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux11~3 .lut_mask = 16'hFFFC;
defparam \slc|d0|Tri_State_Buff|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~3 (
// Equation(s):
// \slc|hex3|Decoder0~3_combout  = (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~3 .lut_mask = 16'h0400;
defparam \slc|hex3|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~72 (
// Equation(s):
// \slc|state_controller|State~72_combout  = (\slc|state_controller|State.S_32~q  & (\slc|hex3|Decoder0~3_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|hex3|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~72 .lut_mask = 16'hC800;
defparam \slc|state_controller|State~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N29
dffeas \slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|state_controller|State~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~95 (
// Equation(s):
// \slc|d0|Add0~95_combout  = (!\slc|state_controller|WideOr28~combout  & (\slc|d0|PC_Reg|Out [9] & \slc|state_controller|State.S_12~q ))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|d0|PC_Reg|Out [9]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~95 .lut_mask = 16'h4400;
defparam \slc|d0|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[10]~4 (
// Equation(s):
// \slc|d0|MAR_Reg|Out[10]~4_combout  = (!\slc|state_controller|State.S_06~q  & !\slc|state_controller|State.S_07~q )

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[10]~4 .lut_mask = 16'h0055;
defparam \slc|d0|MAR_Reg|Out[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~91 (
// Equation(s):
// \slc|d0|Add0~91_combout  = (\slc|state_controller|State.S_21~q ) # ((\slc|state_controller|WideOr28~combout ) # ((\slc|state_controller|State.S_22~q  & !\slc|d0|MAR_Reg|Out[10]~4_combout )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|d0|MAR_Reg|Out[10]~4_combout ),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~91 .lut_mask = 16'hFFAE;
defparam \slc|d0|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~92 (
// Equation(s):
// \slc|d0|Add0~92_combout  = (!\slc|state_controller|WideOr28~combout  & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~92 .lut_mask = 16'h00EE;
defparam \slc|d0|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y46_N29
dffeas \slc|d0|MDR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~84 (
// Equation(s):
// \slc|d0|Add0~84_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((!\slc|state_controller|WideOr28~combout  & \slc|d0|PC_Reg|Out [8]))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(gnd),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~84 .lut_mask = 16'hFF44;
defparam \slc|d0|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~85 (
// Equation(s):
// \slc|d0|Add0~85_combout  = (\slc|d0|PC_Reg|Out [8] & (\slc|state_controller|State.S_12~q  & !\slc|state_controller|WideOr28~combout ))

	.dataa(\slc|d0|PC_Reg|Out [8]),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~85 .lut_mask = 16'h0088;
defparam \slc|d0|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
fiftyfivenm_lcell_comb \slc|state_controller|SR2MUX~0 (
// Equation(s):
// \slc|state_controller|SR2MUX~0_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|state_controller|State.S_5~q ) # ((\slc|state_controller|State.S_9~q ) # (\slc|state_controller|State.S_1~q ))))

	.dataa(\slc|state_controller|State.S_5~q ),
	.datab(\slc|state_controller|State.S_9~q ),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0E0;
defparam \slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~86 (
// Equation(s):
// \slc|d0|Add0~86_combout  = (\slc|state_controller|State.S_21~q  & (\slc|d0|IR_Reg|Out [8])) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & (\slc|d0|IR_Reg|Out [8])) # (!\slc|state_controller|State.S_22~q  & 
// ((\slc|d0|ADDR2_Mult|Mux9~0_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~86 .lut_mask = 16'hABA8;
defparam \slc|d0|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~143 (
// Equation(s):
// \slc|d0|Add0~143_combout  = (\slc|state_controller|WideOr28~combout  & (\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [4])))) # (!\slc|state_controller|WideOr28~combout  & (((\slc|d0|Add0~86_combout ))))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|Add0~86_combout ),
	.datad(\slc|d0|IR_Reg|Out [4]),
	.cin(gnd),
	.combout(\slc|d0|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~143 .lut_mask = 16'hD850;
defparam \slc|d0|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y46_N9
dffeas \slc|d0|MDR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~106 (
// Equation(s):
// \slc|d0|Add0~106_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((!\slc|state_controller|WideOr28~combout  & \slc|d0|PC_Reg|Out [10]))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|d0|PC_Reg|Out [10]),
	.datac(gnd),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~106 .lut_mask = 16'hFF44;
defparam \slc|d0|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~136 (
// Equation(s):
// \slc|d0|Add0~136_combout  = (\slc|d0|Add0~105_combout ) # ((\slc|d0|Add0~106_combout  & \slc|d0|Add0~107_combout ))

	.dataa(\slc|d0|Add0~106_combout ),
	.datab(gnd),
	.datac(\slc|d0|Add0~107_combout ),
	.datad(\slc|d0|Add0~105_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~136 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N4
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~28 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~28_combout  = (!\slc|state_controller|WideOr24~combout  & (\slc|d0|Add0~136_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~136_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~28 .lut_mask = 16'h5400;
defparam \slc|d0|MDR_Reg|Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N5
dffeas \slc|d0|MDR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~99 (
// Equation(s):
// \slc|d0|Add0~99_combout  = (\slc|d0|Add0~92_combout  & (\slc|d0|Add0~91_combout )) # (!\slc|d0|Add0~92_combout  & ((\slc|d0|Add0~91_combout  & (\slc|d0|SR2_Mult|Out_Mux[8]~20_combout )) # (!\slc|d0|Add0~91_combout  & ((\slc|d0|ADDR2_Mult|Mux9~0_combout 
// )))))

	.dataa(\slc|d0|Add0~92_combout ),
	.datab(\slc|d0|Add0~91_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.datad(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~99 .lut_mask = 16'hD9C8;
defparam \slc|d0|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~100 (
// Equation(s):
// \slc|d0|Add0~100_combout  = (\slc|d0|Add0~92_combout  & ((\slc|d0|Add0~99_combout  & ((\slc|d0|IR_Reg|Out [10]))) # (!\slc|d0|Add0~99_combout  & (\slc|d0|IR_Reg|Out [8])))) # (!\slc|d0|Add0~92_combout  & (((\slc|d0|Add0~99_combout ))))

	.dataa(\slc|d0|Add0~92_combout ),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [10]),
	.datad(\slc|d0|Add0~99_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~100 .lut_mask = 16'hF588;
defparam \slc|d0|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~101 (
// Equation(s):
// \slc|d0|Add0~101_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [10] & !\slc|state_controller|WideOr28~combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|PC_Reg|Out [10]),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~101 .lut_mask = 16'h00C0;
defparam \slc|d0|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~87 (
// Equation(s):
// \slc|d0|Add0~87_combout  = ((\slc|d0|Add0~85_combout  $ (\slc|d0|Add0~143_combout  $ (!\slc|d0|Add0~79 )))) # (GND)
// \slc|d0|Add0~88  = CARRY((\slc|d0|Add0~85_combout  & ((\slc|d0|Add0~143_combout ) # (!\slc|d0|Add0~79 ))) # (!\slc|d0|Add0~85_combout  & (\slc|d0|Add0~143_combout  & !\slc|d0|Add0~79 )))

	.dataa(\slc|d0|Add0~85_combout ),
	.datab(\slc|d0|Add0~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~79 ),
	.combout(\slc|d0|Add0~87_combout ),
	.cout(\slc|d0|Add0~88 ));
// synopsys translate_off
defparam \slc|d0|Add0~87 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~96 (
// Equation(s):
// \slc|d0|Add0~96_combout  = (\slc|d0|Add0~95_combout  & ((\slc|d0|Add0~94_combout  & (\slc|d0|Add0~88  & VCC)) # (!\slc|d0|Add0~94_combout  & (!\slc|d0|Add0~88 )))) # (!\slc|d0|Add0~95_combout  & ((\slc|d0|Add0~94_combout  & (!\slc|d0|Add0~88 )) # 
// (!\slc|d0|Add0~94_combout  & ((\slc|d0|Add0~88 ) # (GND)))))
// \slc|d0|Add0~97  = CARRY((\slc|d0|Add0~95_combout  & (!\slc|d0|Add0~94_combout  & !\slc|d0|Add0~88 )) # (!\slc|d0|Add0~95_combout  & ((!\slc|d0|Add0~88 ) # (!\slc|d0|Add0~94_combout ))))

	.dataa(\slc|d0|Add0~95_combout ),
	.datab(\slc|d0|Add0~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~88 ),
	.combout(\slc|d0|Add0~96_combout ),
	.cout(\slc|d0|Add0~97 ));
// synopsys translate_off
defparam \slc|d0|Add0~96 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~102 (
// Equation(s):
// \slc|d0|Add0~102_combout  = ((\slc|d0|Add0~100_combout  $ (\slc|d0|Add0~101_combout  $ (!\slc|d0|Add0~97 )))) # (GND)
// \slc|d0|Add0~103  = CARRY((\slc|d0|Add0~100_combout  & ((\slc|d0|Add0~101_combout ) # (!\slc|d0|Add0~97 ))) # (!\slc|d0|Add0~100_combout  & (\slc|d0|Add0~101_combout  & !\slc|d0|Add0~97 )))

	.dataa(\slc|d0|Add0~100_combout ),
	.datab(\slc|d0|Add0~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~97 ),
	.combout(\slc|d0|Add0~102_combout ),
	.cout(\slc|d0|Add0~103 ));
// synopsys translate_off
defparam \slc|d0|Add0~102 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~105 (
// Equation(s):
// \slc|d0|Add0~105_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out [10]) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~102_combout )))) # (!\slc|state_controller|GateMDR~combout  & (((\slc|d0|Add0~104_combout  & 
// \slc|d0|Add0~102_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out [10]),
	.datac(\slc|d0|Add0~104_combout ),
	.datad(\slc|d0|Add0~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~105 .lut_mask = 16'hF888;
defparam \slc|d0|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N0
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~25 (
// Equation(s):
// \slc|d0|IR_Reg|Out~25_combout  = (!\Reset_ah~combout  & ((\slc|d0|Add0~105_combout ) # ((\slc|d0|Add0~107_combout  & \slc|d0|Add0~106_combout ))))

	.dataa(\slc|d0|Add0~107_combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|Add0~106_combout ),
	.datad(\slc|d0|Add0~105_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~25 .lut_mask = 16'h3320;
defparam \slc|d0|IR_Reg|Out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N5
dffeas \slc|d0|IR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~128 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~128_combout  = (\slc|d0|Register_File|Decoder0~3_combout  & (\slc|d0|IR_Reg|Out [9] & (!\slc|state_controller|State.S_04~q  & !\slc|d0|IR_Reg|Out [10])))

	.dataa(\slc|d0|Register_File|Decoder0~3_combout ),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~128_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~128 .lut_mask = 16'h0008;
defparam \slc|d0|Register_File|Decoder0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \slc|d0|Register_File|registers[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[7][2]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[7][2]~feeder_combout  = \slc|d0|MDR_Reg|Out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][2]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~131 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~131_combout  = (\slc|state_controller|State.S_04~q ) # ((\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~3_combout  & \slc|d0|IR_Reg|Out [9])))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~3_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~131 .lut_mask = 16'hFF80;
defparam \slc|d0|Register_File|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \slc|d0|Register_File|registers[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y46_N1
dffeas \slc|d0|MDR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~30 (
// Equation(s):
// \slc|d0|IR_Reg|Out~30_combout  = (\slc|d0|MDR_Reg|Out[0]~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~30 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \slc|d0|IR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N25
dffeas \slc|d0|Register_File|registers[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \slc|d0|Register_File|registers[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y46_N3
dffeas \slc|d0|MDR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N17
dffeas \slc|d0|Register_File|registers[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \slc|d0|Register_File|registers[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \slc|d0|Register_File|registers[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~129 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~129_combout  = (\slc|d0|Register_File|Decoder0~3_combout  & (!\slc|d0|IR_Reg|Out [9] & (!\slc|state_controller|State.S_04~q  & \slc|d0|IR_Reg|Out [10])))

	.dataa(\slc|d0|Register_File|Decoder0~3_combout ),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~129 .lut_mask = 16'h0200;
defparam \slc|d0|Register_File|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N3
dffeas \slc|d0|Register_File|registers[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~4 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~4_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][1]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][1]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][1]~q ),
	.datad(\slc|d0|Register_File|registers[6][1]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~4 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~5 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~5_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[1]~4_combout  & ((\slc|d0|Register_File|registers[7][1]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[1]~4_combout  & (\slc|d0|Register_File|registers[5][1]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[5][1]~q ),
	.datac(\slc|d0|Register_File|registers[7][1]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~5 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~67 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~67_combout  = (!\slc|d0|IR_Reg|Out [11] & ((\slc|state_controller|State.S_1~q ) # ((\slc|state_controller|State.S_5~q ) # (\slc|d0|Register_File|Decoder0~6_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [11]),
	.datab(\slc|state_controller|State.S_1~q ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|d0|Register_File|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~67 .lut_mask = 16'h5554;
defparam \slc|d0|Register_File|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~132 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~132_combout  = (\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (!\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~132 .lut_mask = 16'h0008;
defparam \slc|d0|Register_File|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N13
dffeas \slc|d0|Register_File|registers[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~135 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~135_combout  = (\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~135 .lut_mask = 16'h0080;
defparam \slc|d0|Register_File|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N17
dffeas \slc|d0|Register_File|registers[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~133 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~133_combout  = (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~133 .lut_mask = 16'h0040;
defparam \slc|d0|Register_File|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N9
dffeas \slc|d0|Register_File|registers[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~134 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~134_combout  = (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (!\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~134 .lut_mask = 16'h0004;
defparam \slc|d0|Register_File|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N3
dffeas \slc|d0|Register_File|registers[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~6 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~6_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][1]~q ) # ((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[0][1]~q  & !\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[1][1]~q ),
	.datac(\slc|d0|Register_File|registers[0][1]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~6 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~7 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~7_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[1]~6_combout  & ((\slc|d0|Register_File|registers[3][1]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[1]~6_combout  & (\slc|d0|Register_File|registers[2][1]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][1]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[3][1]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~7 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~17 (
// Equation(s):
// \slc|d0|Add0~17_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[1]~5_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[1]~7_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~17 .lut_mask = 16'h3120;
defparam \slc|d0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~18 (
// Equation(s):
// \slc|d0|Add0~18_combout  = (\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|Add0~17_combout ) # ((\slc|d0|IR_Reg|Out [1] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Add0~17_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~18 .lut_mask = 16'hFEFA;
defparam \slc|d0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y46_N31
dffeas \slc|d0|MDR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \slc|d0|Register_File|registers[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \slc|d0|Register_File|registers[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][7]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \slc|d0|Register_File|registers[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][7]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N27
dffeas \slc|d0|Register_File|registers[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~2 (
// Equation(s):
// \slc|d0|Register_File|Mux0~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][7]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][7]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][7]~q ),
	.datab(\slc|d0|Register_File|registers[1][7]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~3 (
// Equation(s):
// \slc|d0|Register_File|Mux0~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux0~2_combout  & (\slc|d0|Register_File|registers[3][7]~q )) # (!\slc|d0|Register_File|Mux0~2_combout  & ((\slc|d0|Register_File|registers[2][7]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux0~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][7]~q ),
	.datac(\slc|d0|Register_File|registers[2][7]~q ),
	.datad(\slc|d0|Register_File|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N21
dffeas \slc|d0|Register_File|registers[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y45_N7
dffeas \slc|d0|Register_File|registers[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[6][7]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[6][7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N13
dffeas \slc|d0|Register_File|registers[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \slc|d0|Register_File|registers[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~0 (
// Equation(s):
// \slc|d0|Register_File|Mux0~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|registers[6][7]~q ) # ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (((\slc|d0|Register_File|registers[4][7]~q  & !\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[6][7]~q ),
	.datab(\slc|d0|Register_File|registers[4][7]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~0 .lut_mask = 16'hF0AC;
defparam \slc|d0|Register_File|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~1 (
// Equation(s):
// \slc|d0|Register_File|Mux0~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux0~0_combout  & (\slc|d0|Register_File|registers[7][7]~q )) # (!\slc|d0|Register_File|Mux0~0_combout  & ((\slc|d0|Register_File|registers[5][7]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux0~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][7]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][7]~q ),
	.datad(\slc|d0|Register_File|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~81 (
// Equation(s):
// \slc|d0|Add0~81_combout  = (\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ) # ((\slc|d0|Tri_State_Buff|Mux11~0_combout ) # (\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~81 .lut_mask = 16'hF0E0;
defparam \slc|d0|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~82 (
// Equation(s):
// \slc|d0|Add0~82_combout  = (\slc|d0|Add0~81_combout  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux0~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux0~3_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(\slc|d0|Register_File|Mux0~3_combout ),
	.datac(\slc|d0|Register_File|Mux0~1_combout ),
	.datad(\slc|d0|Add0~81_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~82 .lut_mask = 16'hE400;
defparam \slc|d0|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~4 (
// Equation(s):
// \slc|d0|Register_File|Mux0~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux0~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux0~3_combout )))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(\slc|d0|Register_File|Mux0~1_combout ),
	.datac(\slc|d0|Register_File|Mux0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~4 .lut_mask = 16'hD8D8;
defparam \slc|d0|Register_File|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~80 (
// Equation(s):
// \slc|d0|Add0~80_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux0~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [7]))))

	.dataa(\slc|d0|PC_Reg|Out [7]),
	.datab(\slc|d0|Register_File|Mux0~4_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~80 .lut_mask = 16'h003A;
defparam \slc|d0|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~77 (
// Equation(s):
// \slc|d0|Add0~77_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [7])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Register_File|Mux0~4_combout )))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(gnd),
	.datac(\slc|d0|PC_Reg|Out [7]),
	.datad(\slc|d0|Register_File|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~77 .lut_mask = 16'hF5A0;
defparam \slc|d0|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \slc|d0|Register_File|registers[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N23
dffeas \slc|d0|Register_File|registers[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~0 (
// Equation(s):
// \slc|d0|Register_File|Mux1~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][6]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][6]~q ))))

	.dataa(\slc|d0|Register_File|registers[4][6]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[6][6]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~0 .lut_mask = 16'hFC22;
defparam \slc|d0|Register_File|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~1 (
// Equation(s):
// \slc|d0|Register_File|Mux1~1_combout  = (\slc|d0|Register_File|Mux1~0_combout  & (((\slc|d0|Register_File|registers[7][6]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))) # (!\slc|d0|Register_File|Mux1~0_combout  & (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout 
//  & (\slc|d0|Register_File|registers[5][6]~q )))

	.dataa(\slc|d0|Register_File|Mux1~0_combout ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][6]~q ),
	.datad(\slc|d0|Register_File|registers[7][6]~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~1 .lut_mask = 16'hEA62;
defparam \slc|d0|Register_File|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N15
dffeas \slc|d0|Register_File|registers[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \slc|d0|Register_File|registers[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N17
dffeas \slc|d0|Register_File|registers[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y45_N11
dffeas \slc|d0|Register_File|registers[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~2 (
// Equation(s):
// \slc|d0|Register_File|Mux1~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][6]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][6]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][6]~q ),
	.datab(\slc|d0|Register_File|registers[1][6]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~3 (
// Equation(s):
// \slc|d0|Register_File|Mux1~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux1~2_combout  & (\slc|d0|Register_File|registers[3][6]~q )) # (!\slc|d0|Register_File|Mux1~2_combout  & ((\slc|d0|Register_File|registers[2][6]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux1~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][6]~q ),
	.datac(\slc|d0|Register_File|registers[2][6]~q ),
	.datad(\slc|d0|Register_File|Mux1~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~4 (
// Equation(s):
// \slc|d0|Register_File|Mux1~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux1~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Register_File|Mux1~1_combout ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|d0|Register_File|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|Register_File|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~68 (
// Equation(s):
// \slc|d0|Add0~68_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [6])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Register_File|Mux1~4_combout )))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|d0|Register_File|Mux1~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~68 .lut_mask = 16'hBB88;
defparam \slc|d0|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~66 (
// Equation(s):
// \slc|d0|Add0~66_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [6])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [6]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|ADDR2_Mult|Mux9~0_combout ))))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.datad(\slc|d0|IR_Reg|Out [6]),
	.cin(gnd),
	.combout(\slc|d0|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~66 .lut_mask = 16'hFE10;
defparam \slc|d0|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~67 (
// Equation(s):
// \slc|d0|Add0~67_combout  = (\slc|state_controller|WideOr28~combout  & (((\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ) # (\slc|d0|SR2_Mult|Out_Mux[8]~20_combout )))) # (!\slc|state_controller|WideOr28~combout  & (\slc|d0|Add0~66_combout ))

	.dataa(\slc|d0|Add0~66_combout ),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~67 .lut_mask = 16'hEEE2;
defparam \slc|d0|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[2][5]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[2][5]~feeder_combout  = \slc|d0|MDR_Reg|Out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N5
dffeas \slc|d0|Register_File|registers[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \slc|d0|Register_File|registers[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][5]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][5]~feeder_combout  = \slc|d0|MDR_Reg|Out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N11
dffeas \slc|d0|Register_File|registers[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \slc|d0|Register_File|registers[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~2 (
// Equation(s):
// \slc|d0|Register_File|Mux2~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[1][5]~q ) # ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (((\slc|d0|Register_File|registers[0][5]~q  & !\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|Register_File|registers[1][5]~q ),
	.datab(\slc|d0|Register_File|registers[0][5]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~2 .lut_mask = 16'hF0AC;
defparam \slc|d0|Register_File|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~3 (
// Equation(s):
// \slc|d0|Register_File|Mux2~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux2~2_combout  & ((\slc|d0|Register_File|registers[3][5]~q ))) # (!\slc|d0|Register_File|Mux2~2_combout  & (\slc|d0|Register_File|registers[2][5]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux2~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[2][5]~q ),
	.datac(\slc|d0|Register_File|registers[3][5]~q ),
	.datad(\slc|d0|Register_File|Mux2~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~3 .lut_mask = 16'hF588;
defparam \slc|d0|Register_File|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \slc|d0|Register_File|registers[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N17
dffeas \slc|d0|Register_File|registers[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \slc|d0|Register_File|registers[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N7
dffeas \slc|d0|Register_File|registers[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~0 (
// Equation(s):
// \slc|d0|Register_File|Mux2~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][5]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][5]~q ))))

	.dataa(\slc|d0|Register_File|registers[4][5]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[6][5]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~0 .lut_mask = 16'hFC22;
defparam \slc|d0|Register_File|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~1 (
// Equation(s):
// \slc|d0|Register_File|Mux2~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux2~0_combout  & (\slc|d0|Register_File|registers[7][5]~q )) # (!\slc|d0|Register_File|Mux2~0_combout  & ((\slc|d0|Register_File|registers[5][5]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux2~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][5]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][5]~q ),
	.datad(\slc|d0|Register_File|Mux2~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~4 (
// Equation(s):
// \slc|d0|Register_File|Mux2~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux2~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux2~3_combout ),
	.datad(\slc|d0|Register_File|Mux2~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~4 .lut_mask = 16'hFC30;
defparam \slc|d0|Register_File|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~59 (
// Equation(s):
// \slc|d0|Add0~59_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [5])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Register_File|Mux2~4_combout )))

	.dataa(\slc|d0|PC_Reg|Out [5]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|d0|Register_File|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~59 .lut_mask = 16'hAFA0;
defparam \slc|d0|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
fiftyfivenm_lcell_comb \slc|d0|ADDR2_Mult|Mux15~0 (
// Equation(s):
// \slc|d0|ADDR2_Mult|Mux15~0_combout  = (\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_07~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2_Mult|Mux15~0 .lut_mask = 16'hFFFE;
defparam \slc|d0|ADDR2_Mult|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~23 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~23_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][5]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][5]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][5]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[0][5]~q ),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~23 .lut_mask = 16'hEE30;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~24 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~24_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[5]~23_combout  & ((\slc|d0|Register_File|registers[3][5]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[5]~23_combout  & (\slc|d0|Register_File|registers[2][5]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[2][5]~q ),
	.datac(\slc|d0|Register_File|registers[3][5]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~24 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~21 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~21_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|Register_File|registers[6][5]~q ) # ((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|Register_File|registers[4][5]~q  & !\slc|d0|IR_Reg|Out [0]))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[6][5]~q ),
	.datac(\slc|d0|Register_File|registers[4][5]~q ),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~21 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~22 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~22_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[5]~21_combout  & ((\slc|d0|Register_File|registers[7][5]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[5]~21_combout  & (\slc|d0|Register_File|registers[5][5]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[5][5]~q ),
	.datac(\slc|d0|Register_File|registers[7][5]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~22 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~25 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~25_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[5]~22_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[5]~24_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[5]~24_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[5]~22_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~25 .lut_mask = 16'h00E2;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~57 (
// Equation(s):
// \slc|d0|Add0~57_combout  = (\slc|state_controller|WideOr28~combout  & ((\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|IR_Reg|Out [4]))))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [4]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~57 .lut_mask = 16'hAA80;
defparam \slc|d0|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~58 (
// Equation(s):
// \slc|d0|Add0~58_combout  = (\slc|d0|Add0~57_combout ) # ((\slc|d0|IR_Reg|Out [5] & (\slc|d0|ADDR2_Mult|Mux15~0_combout  & !\slc|state_controller|WideOr28~combout )))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.datac(\slc|d0|Add0~57_combout ),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~58 .lut_mask = 16'hF0F8;
defparam \slc|d0|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~9 (
// Equation(s):
// \slc|d0|Add0~9_combout  = (\slc|state_controller|WideOr28~combout  & ((\slc|state_controller|SR2MUX~0_combout ))) # (!\slc|state_controller|WideOr28~combout  & (\slc|d0|ADDR2_Mult|Mux15~0_combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~9 .lut_mask = 16'hFC30;
defparam \slc|d0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~7 (
// Equation(s):
// \slc|d0|Add0~7_combout  = (!\slc|state_controller|SR2MUX~0_combout  & (\slc|d0|IR_Reg|Out [2] & \slc|state_controller|WideOr28~combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [2]),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~7 .lut_mask = 16'h3000;
defparam \slc|d0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~6 (
// Equation(s):
// \slc|d0|Add0~6_combout  = (!\slc|state_controller|SR2MUX~0_combout  & (!\slc|d0|IR_Reg|Out [2] & \slc|state_controller|WideOr28~combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [2]),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~6 .lut_mask = 16'h0300;
defparam \slc|d0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N13
dffeas \slc|d0|Register_File|registers[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y45_N7
dffeas \slc|d0|Register_File|registers[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N9
dffeas \slc|d0|Register_File|registers[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~16 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~16_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][4]~q ) # ((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[0][4]~q  & !\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[1][4]~q ),
	.datac(\slc|d0|Register_File|registers[0][4]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~16 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \slc|d0|Register_File|registers[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~17 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~17_combout  = (\slc|d0|SR2_Mult|Out_Mux[4]~16_combout  & ((\slc|d0|Register_File|registers[3][4]~q ) # ((!\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|SR2_Mult|Out_Mux[4]~16_combout  & (((\slc|d0|Register_File|registers[2][4]~q  & 
// \slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|Register_File|registers[3][4]~q ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~16_combout ),
	.datac(\slc|d0|Register_File|registers[2][4]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~17 .lut_mask = 16'hB8CC;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \slc|d0|Register_File|registers[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N11
dffeas \slc|d0|Register_File|registers[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N21
dffeas \slc|d0|Register_File|registers[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~18 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~18_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][4]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][4]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][4]~q ),
	.datad(\slc|d0|Register_File|registers[6][4]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~18 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~19 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~19_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[4]~18_combout  & (\slc|d0|Register_File|registers[7][4]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[4]~18_combout  & ((\slc|d0|Register_File|registers[5][4]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][4]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[5][4]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~19 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~47 (
// Equation(s):
// \slc|d0|Add0~47_combout  = (\slc|d0|Add0~7_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ) # ((\slc|d0|Add0~6_combout  & \slc|d0|SR2_Mult|Out_Mux[4]~17_combout )))) # (!\slc|d0|Add0~7_combout  & (\slc|d0|Add0~6_combout  & 
// (\slc|d0|SR2_Mult|Out_Mux[4]~17_combout )))

	.dataa(\slc|d0|Add0~7_combout ),
	.datab(\slc|d0|Add0~6_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~47 .lut_mask = 16'hEAC0;
defparam \slc|d0|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~48 (
// Equation(s):
// \slc|d0|Add0~48_combout  = (\slc|d0|Add0~47_combout ) # ((\slc|d0|IR_Reg|Out [4] & \slc|d0|Add0~9_combout ))

	.dataa(gnd),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|Add0~9_combout ),
	.datad(\slc|d0|Add0~47_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~48 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~49 (
// Equation(s):
// \slc|d0|Add0~49_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [4])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Register_File|Mux3~4_combout )))

	.dataa(\slc|d0|PC_Reg|Out [4]),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|d0|Register_File|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~49 .lut_mask = 16'hBB88;
defparam \slc|d0|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[2][3]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[2][3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \slc|d0|Register_File|registers[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \slc|d0|Register_File|registers[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][3]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \slc|d0|Register_File|registers[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][3]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][3]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N31
dffeas \slc|d0|Register_File|registers[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~2 (
// Equation(s):
// \slc|d0|Register_File|Mux4~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][3]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][3]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][3]~q ),
	.datab(\slc|d0|Register_File|registers[0][3]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~2 .lut_mask = 16'hFA0C;
defparam \slc|d0|Register_File|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~3 (
// Equation(s):
// \slc|d0|Register_File|Mux4~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux4~2_combout  & ((\slc|d0|Register_File|registers[3][3]~q ))) # (!\slc|d0|Register_File|Mux4~2_combout  & (\slc|d0|Register_File|registers[2][3]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux4~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][3]~q ),
	.datab(\slc|d0|Register_File|registers[3][3]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|Register_File|Mux4~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|Register_File|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \slc|d0|Register_File|registers[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \slc|d0|Register_File|registers[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \slc|d0|Register_File|registers[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N19
dffeas \slc|d0|Register_File|registers[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~0 (
// Equation(s):
// \slc|d0|Register_File|Mux4~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][3]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][3]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][3]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][3]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~1 (
// Equation(s):
// \slc|d0|Register_File|Mux4~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux4~0_combout  & (\slc|d0|Register_File|registers[7][3]~q )) # (!\slc|d0|Register_File|Mux4~0_combout  & ((\slc|d0|Register_File|registers[5][3]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux4~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][3]~q ),
	.datac(\slc|d0|Register_File|registers[5][3]~q ),
	.datad(\slc|d0|Register_File|Mux4~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~4 (
// Equation(s):
// \slc|d0|Register_File|Mux4~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux4~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux4~3_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux4~3_combout ),
	.datad(\slc|d0|Register_File|Mux4~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~4 .lut_mask = 16'hFA50;
defparam \slc|d0|Register_File|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~43 (
// Equation(s):
// \slc|d0|Add0~43_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [3])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Register_File|Mux4~4_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|PC_Reg|Out [3]),
	.datad(\slc|d0|Register_File|Mux4~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~43 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~12 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~12_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][3]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][3]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][3]~q ),
	.datad(\slc|d0|Register_File|registers[6][3]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~12 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~13 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~13_combout  = (\slc|d0|SR2_Mult|Out_Mux[3]~12_combout  & (((\slc|d0|Register_File|registers[7][3]~q ) # (!\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|SR2_Mult|Out_Mux[3]~12_combout  & (\slc|d0|Register_File|registers[5][3]~q  & 
// ((\slc|d0|IR_Reg|Out [0]))))

	.dataa(\slc|d0|Register_File|registers[5][3]~q ),
	.datab(\slc|d0|Register_File|registers[7][3]~q ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[3]~12_combout ),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~13 .lut_mask = 16'hCAF0;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~14 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~14_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][3]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][3]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][3]~q ),
	.datab(\slc|d0|Register_File|registers[1][3]~q ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~14 .lut_mask = 16'hFC0A;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~15 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~15_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[3]~14_combout  & ((\slc|d0|Register_File|registers[3][3]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[3]~14_combout  & (\slc|d0|Register_File|registers[2][3]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][3]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[3][3]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~15 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~41 (
// Equation(s):
// \slc|d0|Add0~41_combout  = (\slc|d0|Add0~7_combout  & ((\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[3]~15_combout  & \slc|d0|Add0~6_combout )))) # (!\slc|d0|Add0~7_combout  & (((\slc|d0|SR2_Mult|Out_Mux[3]~15_combout  & 
// \slc|d0|Add0~6_combout ))))

	.dataa(\slc|d0|Add0~7_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.datad(\slc|d0|Add0~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~41 .lut_mask = 16'hF888;
defparam \slc|d0|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~42 (
// Equation(s):
// \slc|d0|Add0~42_combout  = (\slc|d0|Add0~41_combout ) # ((\slc|d0|Add0~9_combout  & \slc|d0|IR_Reg|Out [3]))

	.dataa(\slc|d0|Add0~9_combout ),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out [3]),
	.datad(\slc|d0|Add0~41_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~42 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N5
dffeas \slc|d0|Register_File|registers[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y45_N19
dffeas \slc|d0|Register_File|registers[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N19
dffeas \slc|d0|Register_File|registers[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~10 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~10_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][2]~q ) # ((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[0][2]~q  & !\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[1][2]~q ),
	.datac(\slc|d0|Register_File|registers[0][2]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~10 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \slc|d0|Register_File|registers[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~11 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~11_combout  = (\slc|d0|SR2_Mult|Out_Mux[2]~10_combout  & ((\slc|d0|Register_File|registers[3][2]~q ) # ((!\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|SR2_Mult|Out_Mux[2]~10_combout  & (((\slc|d0|Register_File|registers[2][2]~q  & 
// \slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|Register_File|registers[3][2]~q ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[2]~10_combout ),
	.datac(\slc|d0|Register_File|registers[2][2]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~11 .lut_mask = 16'hB8CC;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \slc|d0|Register_File|registers[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N7
dffeas \slc|d0|Register_File|registers[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~8 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~8_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][2]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][2]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][2]~q ),
	.datad(\slc|d0|Register_File|registers[6][2]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~8 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~9 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~9_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[2]~8_combout  & (\slc|d0|Register_File|registers[7][2]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[2]~8_combout  & ((\slc|d0|Register_File|registers[5][2]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][2]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[5][2]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~9 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~27 (
// Equation(s):
// \slc|d0|Add0~27_combout  = (\slc|d0|IR_Reg|Out [2] & ((\slc|d0|Add0~9_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[2]~9_combout  & \slc|state_controller|WideOr28~combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.datac(\slc|state_controller|WideOr28~combout ),
	.datad(\slc|d0|Add0~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~27 .lut_mask = 16'hAA80;
defparam \slc|d0|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~28 (
// Equation(s):
// \slc|d0|Add0~28_combout  = (\slc|d0|Add0~27_combout ) # ((\slc|d0|Add0~6_combout  & \slc|d0|SR2_Mult|Out_Mux[2]~11_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~6_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.datad(\slc|d0|Add0~27_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~28 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~29 (
// Equation(s):
// \slc|d0|Add0~29_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [2])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout )))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [2]),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~29 .lut_mask = 16'hCFC0;
defparam \slc|d0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~2 (
// Equation(s):
// \slc|d0|Register_File|Mux5~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][2]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][2]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][2]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[1][2]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~2 .lut_mask = 16'hFC22;
defparam \slc|d0|Register_File|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~3 (
// Equation(s):
// \slc|d0|Register_File|Mux5~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux5~2_combout  & ((\slc|d0|Register_File|registers[3][2]~q ))) # (!\slc|d0|Register_File|Mux5~2_combout  & (\slc|d0|Register_File|registers[2][2]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux5~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][2]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[3][2]~q ),
	.datad(\slc|d0|Register_File|Mux5~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~3 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~30 (
// Equation(s):
// \slc|d0|Add0~30_combout  = (\slc|d0|Add0~29_combout  & ((\slc|state_controller|State.S_12~q ) # ((\slc|d0|Register_File|Mux5~1_combout )))) # (!\slc|d0|Add0~29_combout  & (!\slc|state_controller|State.S_12~q  & (\slc|d0|Register_File|Mux5~3_combout )))

	.dataa(\slc|d0|Add0~29_combout ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|Register_File|Mux5~3_combout ),
	.datad(\slc|d0|Register_File|Mux5~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~30 .lut_mask = 16'hBA98;
defparam \slc|d0|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~20 (
// Equation(s):
// \slc|d0|Add0~20_combout  = (\slc|d0|Add0~6_combout  & ((\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[1]~5_combout  & \slc|d0|Add0~7_combout )))) # (!\slc|d0|Add0~6_combout  & (\slc|d0|SR2_Mult|Out_Mux[1]~5_combout  & 
// (\slc|d0|Add0~7_combout )))

	.dataa(\slc|d0|Add0~6_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.datac(\slc|d0|Add0~7_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~20 .lut_mask = 16'hEAC0;
defparam \slc|d0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~21 (
// Equation(s):
// \slc|d0|Add0~21_combout  = (\slc|d0|Add0~20_combout ) # ((\slc|d0|IR_Reg|Out [1] & \slc|d0|Add0~9_combout ))

	.dataa(gnd),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Add0~9_combout ),
	.datad(\slc|d0|Add0~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~21 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~22 (
// Equation(s):
// \slc|d0|Add0~22_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [1])) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout )))

	.dataa(\slc|d0|PC_Reg|Out [1]),
	.datab(gnd),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~22 .lut_mask = 16'hAAF0;
defparam \slc|d0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~2 (
// Equation(s):
// \slc|d0|Register_File|Mux6~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][1]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][1]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][1]~q ),
	.datab(\slc|d0|Register_File|registers[0][1]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~2 .lut_mask = 16'hFA0C;
defparam \slc|d0|Register_File|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~3 (
// Equation(s):
// \slc|d0|Register_File|Mux6~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux6~2_combout  & (\slc|d0|Register_File|registers[3][1]~q )) # (!\slc|d0|Register_File|Mux6~2_combout  & ((\slc|d0|Register_File|registers[2][1]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux6~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][1]~q ),
	.datac(\slc|d0|Register_File|registers[2][1]~q ),
	.datad(\slc|d0|Register_File|Mux6~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~23 (
// Equation(s):
// \slc|d0|Add0~23_combout  = (\slc|state_controller|State.S_12~q  & (((\slc|d0|Add0~22_combout )))) # (!\slc|state_controller|State.S_12~q  & ((\slc|d0|Add0~22_combout  & (\slc|d0|Register_File|Mux6~1_combout )) # (!\slc|d0|Add0~22_combout  & 
// ((\slc|d0|Register_File|Mux6~3_combout )))))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\slc|d0|Register_File|Mux6~1_combout ),
	.datac(\slc|d0|Add0~22_combout ),
	.datad(\slc|d0|Register_File|Mux6~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~23 .lut_mask = 16'hE5E0;
defparam \slc|d0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[2][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[2][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \slc|d0|Register_File|registers[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \slc|d0|Register_File|registers[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \slc|d0|Register_File|registers[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \slc|d0|Register_File|registers[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~2 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~2_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][0]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][0]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[0][0]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|Register_File|registers[1][0]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~2 .lut_mask = 16'hF4A4;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~3 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~3_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[0]~2_combout  & ((\slc|d0|Register_File|registers[3][0]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[0]~2_combout  & (\slc|d0|Register_File|registers[2][0]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[2][0]~q ),
	.datac(\slc|d0|Register_File|registers[3][0]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~3 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[7][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[7][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \slc|d0|Register_File|registers[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[5][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[5][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \slc|d0|Register_File|registers[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[4][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[4][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \slc|d0|Register_File|registers[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N13
dffeas \slc|d0|Register_File|registers[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~0 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~0_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & ((\slc|d0|Register_File|registers[6][0]~q ))) # (!\slc|d0|IR_Reg|Out [1] & 
// (\slc|d0|Register_File|registers[4][0]~q ))))

	.dataa(\slc|d0|Register_File|registers[4][0]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|Register_File|registers[6][0]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~0 .lut_mask = 16'hF2C2;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~1 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~1_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[7][0]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[5][0]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][0]~q ),
	.datac(\slc|d0|Register_File|registers[5][0]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~8 (
// Equation(s):
// \slc|d0|Add0~8_combout  = (\slc|d0|SR2_Mult|Out_Mux[0]~3_combout  & ((\slc|d0|Add0~6_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[0]~1_combout  & \slc|d0|Add0~7_combout )))) # (!\slc|d0|SR2_Mult|Out_Mux[0]~3_combout  & (\slc|d0|SR2_Mult|Out_Mux[0]~1_combout  & 
// (\slc|d0|Add0~7_combout )))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.datac(\slc|d0|Add0~7_combout ),
	.datad(\slc|d0|Add0~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~8 .lut_mask = 16'hEAC0;
defparam \slc|d0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~10 (
// Equation(s):
// \slc|d0|Add0~10_combout  = (\slc|d0|Add0~8_combout ) # ((\slc|d0|IR_Reg|Out [0] & \slc|d0|Add0~9_combout ))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(gnd),
	.datac(\slc|d0|Add0~9_combout ),
	.datad(\slc|d0|Add0~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~10 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~11 (
// Equation(s):
// \slc|d0|Add0~11_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [0])) # (!\slc|state_controller|State.S_12~q  & ((!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout )))

	.dataa(\slc|d0|PC_Reg|Out [0]),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~11 .lut_mask = 16'h88BB;
defparam \slc|d0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~0 (
// Equation(s):
// \slc|d0|Register_File|Mux7~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][0]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][0]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][0]~q ),
	.datab(\slc|d0|Register_File|registers[6][0]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~0 .lut_mask = 16'hF0CA;
defparam \slc|d0|Register_File|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~1 (
// Equation(s):
// \slc|d0|Register_File|Mux7~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux7~0_combout  & (\slc|d0|Register_File|registers[7][0]~q )) # (!\slc|d0|Register_File|Mux7~0_combout  & ((\slc|d0|Register_File|registers[5][0]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux7~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][0]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][0]~q ),
	.datad(\slc|d0|Register_File|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~2 (
// Equation(s):
// \slc|d0|Register_File|Mux7~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][0]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][0]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][0]~q ),
	.datab(\slc|d0|Register_File|registers[1][0]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~3 (
// Equation(s):
// \slc|d0|Register_File|Mux7~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux7~2_combout  & ((\slc|d0|Register_File|registers[3][0]~q ))) # (!\slc|d0|Register_File|Mux7~2_combout  & (\slc|d0|Register_File|registers[2][0]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux7~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][0]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[3][0]~q ),
	.datad(\slc|d0|Register_File|Mux7~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~3 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~12 (
// Equation(s):
// \slc|d0|Add0~12_combout  = (\slc|d0|Add0~11_combout  & ((\slc|state_controller|State.S_12~q ) # ((\slc|d0|Register_File|Mux7~3_combout )))) # (!\slc|d0|Add0~11_combout  & (!\slc|state_controller|State.S_12~q  & (\slc|d0|Register_File|Mux7~1_combout )))

	.dataa(\slc|d0|Add0~11_combout ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|Register_File|Mux7~1_combout ),
	.datad(\slc|d0|Register_File|Mux7~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~12 .lut_mask = 16'hBA98;
defparam \slc|d0|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~13 (
// Equation(s):
// \slc|d0|Add0~13_combout  = (\slc|d0|Add0~10_combout  & (\slc|d0|Add0~12_combout  $ (VCC))) # (!\slc|d0|Add0~10_combout  & (\slc|d0|Add0~12_combout  & VCC))
// \slc|d0|Add0~14  = CARRY((\slc|d0|Add0~10_combout  & \slc|d0|Add0~12_combout ))

	.dataa(\slc|d0|Add0~10_combout ),
	.datab(\slc|d0|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|Add0~13_combout ),
	.cout(\slc|d0|Add0~14 ));
// synopsys translate_off
defparam \slc|d0|Add0~13 .lut_mask = 16'h6688;
defparam \slc|d0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~24 (
// Equation(s):
// \slc|d0|Add0~24_combout  = (\slc|d0|Add0~21_combout  & ((\slc|d0|Add0~23_combout  & (\slc|d0|Add0~14  & VCC)) # (!\slc|d0|Add0~23_combout  & (!\slc|d0|Add0~14 )))) # (!\slc|d0|Add0~21_combout  & ((\slc|d0|Add0~23_combout  & (!\slc|d0|Add0~14 )) # 
// (!\slc|d0|Add0~23_combout  & ((\slc|d0|Add0~14 ) # (GND)))))
// \slc|d0|Add0~25  = CARRY((\slc|d0|Add0~21_combout  & (!\slc|d0|Add0~23_combout  & !\slc|d0|Add0~14 )) # (!\slc|d0|Add0~21_combout  & ((!\slc|d0|Add0~14 ) # (!\slc|d0|Add0~23_combout ))))

	.dataa(\slc|d0|Add0~21_combout ),
	.datab(\slc|d0|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~14 ),
	.combout(\slc|d0|Add0~24_combout ),
	.cout(\slc|d0|Add0~25 ));
// synopsys translate_off
defparam \slc|d0|Add0~24 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~31 (
// Equation(s):
// \slc|d0|Add0~31_combout  = ((\slc|d0|Add0~28_combout  $ (\slc|d0|Add0~30_combout  $ (!\slc|d0|Add0~25 )))) # (GND)
// \slc|d0|Add0~32  = CARRY((\slc|d0|Add0~28_combout  & ((\slc|d0|Add0~30_combout ) # (!\slc|d0|Add0~25 ))) # (!\slc|d0|Add0~28_combout  & (\slc|d0|Add0~30_combout  & !\slc|d0|Add0~25 )))

	.dataa(\slc|d0|Add0~28_combout ),
	.datab(\slc|d0|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~25 ),
	.combout(\slc|d0|Add0~31_combout ),
	.cout(\slc|d0|Add0~32 ));
// synopsys translate_off
defparam \slc|d0|Add0~31 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~44 (
// Equation(s):
// \slc|d0|Add0~44_combout  = (\slc|d0|Add0~43_combout  & ((\slc|d0|Add0~42_combout  & (\slc|d0|Add0~32  & VCC)) # (!\slc|d0|Add0~42_combout  & (!\slc|d0|Add0~32 )))) # (!\slc|d0|Add0~43_combout  & ((\slc|d0|Add0~42_combout  & (!\slc|d0|Add0~32 )) # 
// (!\slc|d0|Add0~42_combout  & ((\slc|d0|Add0~32 ) # (GND)))))
// \slc|d0|Add0~45  = CARRY((\slc|d0|Add0~43_combout  & (!\slc|d0|Add0~42_combout  & !\slc|d0|Add0~32 )) # (!\slc|d0|Add0~43_combout  & ((!\slc|d0|Add0~32 ) # (!\slc|d0|Add0~42_combout ))))

	.dataa(\slc|d0|Add0~43_combout ),
	.datab(\slc|d0|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~32 ),
	.combout(\slc|d0|Add0~44_combout ),
	.cout(\slc|d0|Add0~45 ));
// synopsys translate_off
defparam \slc|d0|Add0~44 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~50 (
// Equation(s):
// \slc|d0|Add0~50_combout  = ((\slc|d0|Add0~48_combout  $ (\slc|d0|Add0~49_combout  $ (!\slc|d0|Add0~45 )))) # (GND)
// \slc|d0|Add0~51  = CARRY((\slc|d0|Add0~48_combout  & ((\slc|d0|Add0~49_combout ) # (!\slc|d0|Add0~45 ))) # (!\slc|d0|Add0~48_combout  & (\slc|d0|Add0~49_combout  & !\slc|d0|Add0~45 )))

	.dataa(\slc|d0|Add0~48_combout ),
	.datab(\slc|d0|Add0~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~45 ),
	.combout(\slc|d0|Add0~50_combout ),
	.cout(\slc|d0|Add0~51 ));
// synopsys translate_off
defparam \slc|d0|Add0~50 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~60 (
// Equation(s):
// \slc|d0|Add0~60_combout  = (\slc|d0|Add0~59_combout  & ((\slc|d0|Add0~58_combout  & (\slc|d0|Add0~51  & VCC)) # (!\slc|d0|Add0~58_combout  & (!\slc|d0|Add0~51 )))) # (!\slc|d0|Add0~59_combout  & ((\slc|d0|Add0~58_combout  & (!\slc|d0|Add0~51 )) # 
// (!\slc|d0|Add0~58_combout  & ((\slc|d0|Add0~51 ) # (GND)))))
// \slc|d0|Add0~61  = CARRY((\slc|d0|Add0~59_combout  & (!\slc|d0|Add0~58_combout  & !\slc|d0|Add0~51 )) # (!\slc|d0|Add0~59_combout  & ((!\slc|d0|Add0~51 ) # (!\slc|d0|Add0~58_combout ))))

	.dataa(\slc|d0|Add0~59_combout ),
	.datab(\slc|d0|Add0~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~51 ),
	.combout(\slc|d0|Add0~60_combout ),
	.cout(\slc|d0|Add0~61 ));
// synopsys translate_off
defparam \slc|d0|Add0~60 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~69 (
// Equation(s):
// \slc|d0|Add0~69_combout  = ((\slc|d0|Add0~68_combout  $ (\slc|d0|Add0~67_combout  $ (!\slc|d0|Add0~61 )))) # (GND)
// \slc|d0|Add0~70  = CARRY((\slc|d0|Add0~68_combout  & ((\slc|d0|Add0~67_combout ) # (!\slc|d0|Add0~61 ))) # (!\slc|d0|Add0~68_combout  & (\slc|d0|Add0~67_combout  & !\slc|d0|Add0~61 )))

	.dataa(\slc|d0|Add0~68_combout ),
	.datab(\slc|d0|Add0~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~61 ),
	.combout(\slc|d0|Add0~69_combout ),
	.cout(\slc|d0|Add0~70 ));
// synopsys translate_off
defparam \slc|d0|Add0~69 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~78 (
// Equation(s):
// \slc|d0|Add0~78_combout  = (\slc|d0|Add0~76_combout  & ((\slc|d0|Add0~77_combout  & (\slc|d0|Add0~70  & VCC)) # (!\slc|d0|Add0~77_combout  & (!\slc|d0|Add0~70 )))) # (!\slc|d0|Add0~76_combout  & ((\slc|d0|Add0~77_combout  & (!\slc|d0|Add0~70 )) # 
// (!\slc|d0|Add0~77_combout  & ((\slc|d0|Add0~70 ) # (GND)))))
// \slc|d0|Add0~79  = CARRY((\slc|d0|Add0~76_combout  & (!\slc|d0|Add0~77_combout  & !\slc|d0|Add0~70 )) # (!\slc|d0|Add0~76_combout  & ((!\slc|d0|Add0~70 ) # (!\slc|d0|Add0~77_combout ))))

	.dataa(\slc|d0|Add0~76_combout ),
	.datab(\slc|d0|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~70 ),
	.combout(\slc|d0|Add0~78_combout ),
	.cout(\slc|d0|Add0~79 ));
// synopsys translate_off
defparam \slc|d0|Add0~78 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~83 (
// Equation(s):
// \slc|d0|Add0~83_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~82_combout ) # ((\slc|d0|Add0~80_combout )))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (((\slc|d0|Add0~78_combout ))))

	.dataa(\slc|d0|Add0~82_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datac(\slc|d0|Add0~80_combout ),
	.datad(\slc|d0|Add0~78_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~83 .lut_mask = 16'hFBC8;
defparam \slc|d0|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[7]~7 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[7]~7_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [7])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~83_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [7]),
	.datad(\slc|d0|Add0~83_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[7]~7 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~37 (
// Equation(s):
// \slc|d0|IR_Reg|Out~37_combout  = (\slc|d0|MDR_Reg|Out[7]~7_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~37 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_Reg|Out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N15
dffeas \slc|d0|IR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
fiftyfivenm_lcell_comb \slc|state_controller|WideOr27~0 (
// Equation(s):
// \slc|state_controller|WideOr27~0_combout  = (\slc|state_controller|State.S_9~q ) # ((\slc|state_controller|State.S_12~q ) # ((\slc|state_controller|State.S_06~q ) # (\slc|state_controller|State.S_07~q )))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr27~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[1]~1 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[1]~1_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|IR_Reg|Out [10])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|IR_Reg|Out [7])))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|IR_Reg|Out [7]),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[1]~1 .lut_mask = 16'hAACC;
defparam \slc|d0|SR1_Mult|Out_Mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~0 (
// Equation(s):
// \slc|d0|Register_File|Mux6~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][1]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][1]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][1]~q ),
	.datac(\slc|d0|Register_File|registers[6][1]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~1 (
// Equation(s):
// \slc|d0|Register_File|Mux6~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux6~0_combout  & (\slc|d0|Register_File|registers[7][1]~q )) # (!\slc|d0|Register_File|Mux6~0_combout  & ((\slc|d0|Register_File|registers[5][1]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux6~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][1]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][1]~q ),
	.datad(\slc|d0|Register_File|Mux6~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~4 (
// Equation(s):
// \slc|d0|Register_File|Mux6~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux6~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Register_File|Mux6~1_combout ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|d0|Register_File|Mux6~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|Register_File|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~16 (
// Equation(s):
// \slc|d0|Add0~16_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux6~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [1]))))

	.dataa(\slc|d0|PC_Reg|Out [1]),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Register_File|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~16 .lut_mask = 16'h0232;
defparam \slc|d0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~19 (
// Equation(s):
// \slc|d0|Add0~19_combout  = (\slc|d0|Add0~16_combout ) # ((\slc|d0|Add0~18_combout  & (\slc|d0|Tri_State_Buff|Mux11~1_combout  & \slc|d0|Register_File|Mux6~4_combout )))

	.dataa(\slc|d0|Add0~18_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Add0~16_combout ),
	.datad(\slc|d0|Register_File|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~19 .lut_mask = 16'hF8F0;
defparam \slc|d0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~26 (
// Equation(s):
// \slc|d0|Add0~26_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & (\slc|d0|Add0~19_combout )) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~24_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Add0~19_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datad(\slc|d0|Add0~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~26 .lut_mask = 16'hCFC0;
defparam \slc|d0|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[1]~1 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[1]~1_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [1])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~26_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out [1]),
	.datad(\slc|d0|Add0~26_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[1]~1 .lut_mask = 16'hF5A0;
defparam \slc|d0|MDR_Reg|Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~31 (
// Equation(s):
// \slc|d0|IR_Reg|Out~31_combout  = (\slc|d0|MDR_Reg|Out[1]~1_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~31 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \slc|d0|IR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~26 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~26_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][6]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][6]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][6]~q ),
	.datad(\slc|d0|Register_File|registers[6][6]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~26 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~27 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~27_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[6]~26_combout  & ((\slc|d0|Register_File|registers[7][6]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[6]~26_combout  & (\slc|d0|Register_File|registers[5][6]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[5][6]~q ),
	.datac(\slc|d0|Register_File|registers[7][6]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~27 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~28 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~28_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[1][6]~q ) # (\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[0][6]~q  & ((!\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[0][6]~q ),
	.datac(\slc|d0|Register_File|registers[1][6]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~28 .lut_mask = 16'hAAE4;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~29 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~29_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[6]~28_combout  & ((\slc|d0|Register_File|registers[3][6]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[6]~28_combout  & (\slc|d0|Register_File|registers[2][6]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][6]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[3][6]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~29 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~30 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~30_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[6]~27_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[6]~29_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[6]~27_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~29_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~30 .lut_mask = 16'h3120;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~72 (
// Equation(s):
// \slc|d0|Add0~72_combout  = (\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ) # (\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~72 .lut_mask = 16'hAAA8;
defparam \slc|d0|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~73 (
// Equation(s):
// \slc|d0|Add0~73_combout  = (\slc|d0|Add0~72_combout  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux1~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux1~3_combout )))))

	.dataa(\slc|d0|Add0~72_combout ),
	.datab(\slc|d0|Register_File|Mux1~1_combout ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|d0|Register_File|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~73 .lut_mask = 16'h8A80;
defparam \slc|d0|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~71 (
// Equation(s):
// \slc|d0|Add0~71_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux1~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [6]))))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datad(\slc|d0|Register_File|Mux1~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~71 .lut_mask = 16'h020E;
defparam \slc|d0|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~74 (
// Equation(s):
// \slc|d0|Add0~74_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~73_combout ) # ((\slc|d0|Add0~71_combout )))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (((\slc|d0|Add0~69_combout ))))

	.dataa(\slc|d0|Add0~73_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datac(\slc|d0|Add0~71_combout ),
	.datad(\slc|d0|Add0~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~74 .lut_mask = 16'hFBC8;
defparam \slc|d0|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[6]~6 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[6]~6_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [6])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~74_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [6]),
	.datad(\slc|d0|Add0~74_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[6]~6 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~36 (
// Equation(s):
// \slc|d0|IR_Reg|Out~36_combout  = (\slc|d0|MDR_Reg|Out[6]~6_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~36 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N21
dffeas \slc|d0|IR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[0]~0 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[0]~0_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|IR_Reg|Out [9])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|IR_Reg|Out [6])))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [6]),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[0]~0 .lut_mask = 16'hAACC;
defparam \slc|d0|SR1_Mult|Out_Mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~0 (
// Equation(s):
// \slc|d0|Register_File|Mux5~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][2]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][2]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][2]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][2]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~1 (
// Equation(s):
// \slc|d0|Register_File|Mux5~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux5~0_combout  & ((\slc|d0|Register_File|registers[7][2]~q ))) # (!\slc|d0|Register_File|Mux5~0_combout  & (\slc|d0|Register_File|registers[5][2]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux5~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][2]~q ),
	.datab(\slc|d0|Register_File|registers[7][2]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|Register_File|Mux5~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~1 .lut_mask = 16'hCFA0;
defparam \slc|d0|Register_File|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~4 (
// Equation(s):
// \slc|d0|Register_File|Mux5~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux5~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux5~3_combout )))

	.dataa(\slc|d0|Register_File|Mux5~1_combout ),
	.datab(\slc|d0|Register_File|Mux5~3_combout ),
	.datac(gnd),
	.datad(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~4 .lut_mask = 16'hAACC;
defparam \slc|d0|Register_File|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~34 (
// Equation(s):
// \slc|d0|Add0~34_combout  = (\slc|d0|IR_Reg|Out [2] & (((\slc|state_controller|SR2MUX~0_combout ) # (\slc|d0|SR2_Mult|Out_Mux[2]~9_combout )))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[2]~11_combout  & (!\slc|state_controller|SR2MUX~0_combout 
// )))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~34 .lut_mask = 16'hAEA4;
defparam \slc|d0|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~35 (
// Equation(s):
// \slc|d0|Add0~35_combout  = (\slc|d0|Register_File|Mux5~4_combout  & (\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Add0~34_combout ) # (\slc|d0|Tri_State_Buff|Mux11~0_combout ))))

	.dataa(\slc|d0|Register_File|Mux5~4_combout ),
	.datab(\slc|d0|Add0~34_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~35 .lut_mask = 16'hA800;
defparam \slc|d0|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~33 (
// Equation(s):
// \slc|d0|Add0~33_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & (!\slc|d0|Register_File|Mux5~4_combout )) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((\slc|d0|PC_Reg|Out [2])))))

	.dataa(\slc|d0|Register_File|Mux5~4_combout ),
	.datab(\slc|d0|PC_Reg|Out [2]),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~33 .lut_mask = 16'h005C;
defparam \slc|d0|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~36 (
// Equation(s):
// \slc|d0|Add0~36_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~35_combout ) # ((\slc|d0|Add0~33_combout )))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (((\slc|d0|Add0~31_combout ))))

	.dataa(\slc|d0|Add0~35_combout ),
	.datab(\slc|d0|Add0~33_combout ),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~36 .lut_mask = 16'hEEF0;
defparam \slc|d0|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[2]~2 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[2]~2_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [2])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~36_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [2]),
	.datad(\slc|d0|Add0~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[2]~2 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~32 (
// Equation(s):
// \slc|d0|IR_Reg|Out~32_combout  = (\slc|d0|MDR_Reg|Out[2]~2_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~32 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N5
dffeas \slc|d0|IR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~31 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~31_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][7]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][7]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][7]~q ),
	.datad(\slc|d0|Register_File|registers[6][7]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~31 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~32 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~32_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[7]~31_combout  & ((\slc|d0|Register_File|registers[7][7]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[7]~31_combout  & (\slc|d0|Register_File|registers[5][7]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][7]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][7]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~32 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~33 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~33_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][7]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][7]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][7]~q ),
	.datab(\slc|d0|Register_File|registers[1][7]~q ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~33 .lut_mask = 16'hFC0A;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~34 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~34_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[7]~33_combout  & ((\slc|d0|Register_File|registers[3][7]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[7]~33_combout  & (\slc|d0|Register_File|registers[2][7]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[2][7]~q ),
	.datac(\slc|d0|Register_File|registers[3][7]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~34 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~35 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~35_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[7]~32_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[7]~34_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|SR2_Mult|Out_Mux[7]~32_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~35 .lut_mask = 16'h0D08;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~75 (
// Equation(s):
// \slc|d0|Add0~75_combout  = (\slc|state_controller|State.S_22~q  & (((\slc|d0|IR_Reg|Out [7])))) # (!\slc|state_controller|State.S_22~q  & ((\slc|state_controller|State.S_21~q  & (\slc|d0|IR_Reg|Out [7])) # (!\slc|state_controller|State.S_21~q  & 
// ((\slc|d0|ADDR2_Mult|Mux9~0_combout )))))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|IR_Reg|Out [7]),
	.datad(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~75 .lut_mask = 16'hF1E0;
defparam \slc|d0|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~76 (
// Equation(s):
// \slc|d0|Add0~76_combout  = (\slc|state_controller|WideOr28~combout  & ((\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[8]~20_combout )))) # (!\slc|state_controller|WideOr28~combout  & (((\slc|d0|Add0~75_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(\slc|d0|Add0~75_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~76 .lut_mask = 16'hFCB8;
defparam \slc|d0|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~89 (
// Equation(s):
// \slc|d0|Add0~89_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & (\slc|d0|Add0~84_combout )) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~87_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Add0~84_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datad(\slc|d0|Add0~87_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~89 .lut_mask = 16'hCFC0;
defparam \slc|d0|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~8 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~8_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [8])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~89_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out [8]),
	.datad(\slc|d0|Add0~89_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~8 .lut_mask = 16'hF5A0;
defparam \slc|d0|MDR_Reg|Out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~38 (
// Equation(s):
// \slc|d0|IR_Reg|Out~38_combout  = (\slc|d0|MDR_Reg|Out[8]~8_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~38 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N17
dffeas \slc|d0|IR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~93 (
// Equation(s):
// \slc|d0|Add0~93_combout  = (\slc|d0|Add0~92_combout  & (((\slc|d0|Add0~91_combout ) # (\slc|d0|IR_Reg|Out [8])))) # (!\slc|d0|Add0~92_combout  & (\slc|d0|ADDR2_Mult|Mux9~0_combout  & (!\slc|d0|Add0~91_combout )))

	.dataa(\slc|d0|Add0~92_combout ),
	.datab(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.datac(\slc|d0|Add0~91_combout ),
	.datad(\slc|d0|IR_Reg|Out [8]),
	.cin(gnd),
	.combout(\slc|d0|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~93 .lut_mask = 16'hAEA4;
defparam \slc|d0|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~94 (
// Equation(s):
// \slc|d0|Add0~94_combout  = (\slc|d0|Add0~91_combout  & ((\slc|d0|Add0~93_combout  & ((\slc|d0|IR_Reg|Out [9]))) # (!\slc|d0|Add0~93_combout  & (\slc|d0|SR2_Mult|Out_Mux[8]~20_combout )))) # (!\slc|d0|Add0~91_combout  & (((\slc|d0|Add0~93_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.datab(\slc|d0|Add0~91_combout ),
	.datac(\slc|d0|Add0~93_combout ),
	.datad(\slc|d0|IR_Reg|Out [9]),
	.cin(gnd),
	.combout(\slc|d0|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~94 .lut_mask = 16'hF838;
defparam \slc|d0|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~98 (
// Equation(s):
// \slc|d0|Add0~98_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & (\slc|d0|Add0~90_combout )) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~96_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Add0~90_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datad(\slc|d0|Add0~96_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~98 .lut_mask = 16'hCFC0;
defparam \slc|d0|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[9]~9 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[9]~9_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [9])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~98_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out [9]),
	.datad(\slc|d0|Add0~98_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[9]~9 .lut_mask = 16'hF5A0;
defparam \slc|d0|MDR_Reg|Out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~39 (
// Equation(s):
// \slc|d0|IR_Reg|Out~39_combout  = (\slc|d0|MDR_Reg|Out[9]~9_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~39 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N31
dffeas \slc|d0|IR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~130 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~130_combout  = (\slc|d0|Register_File|Decoder0~3_combout  & (!\slc|d0|IR_Reg|Out [9] & (!\slc|state_controller|State.S_04~q  & !\slc|d0|IR_Reg|Out [10])))

	.dataa(\slc|d0|Register_File|Decoder0~3_combout ),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~130 .lut_mask = 16'h0002;
defparam \slc|d0|Register_File|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \slc|d0|Register_File|registers[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~0 (
// Equation(s):
// \slc|d0|Register_File|Mux3~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][4]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][4]~q ))))

	.dataa(\slc|d0|Register_File|registers[4][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[6][4]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~0 .lut_mask = 16'hFC22;
defparam \slc|d0|Register_File|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~1 (
// Equation(s):
// \slc|d0|Register_File|Mux3~1_combout  = (\slc|d0|Register_File|Mux3~0_combout  & (((\slc|d0|Register_File|registers[7][4]~q ) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|Register_File|Mux3~0_combout  & 
// (\slc|d0|Register_File|registers[5][4]~q  & (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))

	.dataa(\slc|d0|Register_File|Mux3~0_combout ),
	.datab(\slc|d0|Register_File|registers[5][4]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|Register_File|registers[7][4]~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~1 .lut_mask = 16'hEA4A;
defparam \slc|d0|Register_File|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~2 (
// Equation(s):
// \slc|d0|Register_File|Mux3~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][4]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][4]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[1][4]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~2 .lut_mask = 16'hFC22;
defparam \slc|d0|Register_File|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~3 (
// Equation(s):
// \slc|d0|Register_File|Mux3~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux3~2_combout  & ((\slc|d0|Register_File|registers[3][4]~q ))) # (!\slc|d0|Register_File|Mux3~2_combout  & (\slc|d0|Register_File|registers[2][4]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux3~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[3][4]~q ),
	.datad(\slc|d0|Register_File|Mux3~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~3 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~4 (
// Equation(s):
// \slc|d0|Register_File|Mux3~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux3~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux3~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Register_File|Mux3~1_combout ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|d0|Register_File|Mux3~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|Register_File|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~52 (
// Equation(s):
// \slc|d0|Add0~52_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux3~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [4]))))

	.dataa(\slc|d0|PC_Reg|Out [4]),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Register_File|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~52 .lut_mask = 16'h0232;
defparam \slc|d0|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~53 (
// Equation(s):
// \slc|d0|Add0~53_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~53 .lut_mask = 16'h3210;
defparam \slc|d0|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~54 (
// Equation(s):
// \slc|d0|Add0~54_combout  = (\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ) # (\slc|d0|Add0~53_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.datad(\slc|d0|Add0~53_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~54 .lut_mask = 16'hCCC8;
defparam \slc|d0|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~55 (
// Equation(s):
// \slc|d0|Add0~55_combout  = (\slc|d0|Add0~54_combout  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux3~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux3~3_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(\slc|d0|Register_File|Mux3~3_combout ),
	.datac(\slc|d0|Add0~54_combout ),
	.datad(\slc|d0|Register_File|Mux3~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~55 .lut_mask = 16'hE040;
defparam \slc|d0|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~56 (
// Equation(s):
// \slc|d0|Add0~56_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~52_combout ) # ((\slc|d0|Add0~55_combout )))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (((\slc|d0|Add0~50_combout ))))

	.dataa(\slc|d0|Add0~52_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datac(\slc|d0|Add0~55_combout ),
	.datad(\slc|d0|Add0~50_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~56 .lut_mask = 16'hFBC8;
defparam \slc|d0|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[4]~4 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[4]~4_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [4])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~56_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [4]),
	.datad(\slc|d0|Add0~56_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4]~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~34 (
// Equation(s):
// \slc|d0|IR_Reg|Out~34_combout  = (\slc|d0|MDR_Reg|Out[4]~4_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~34 .lut_mask = 16'hF0A0;
defparam \slc|d0|IR_Reg|Out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N27
dffeas \slc|d0|IR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~20 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~20_combout  = (\slc|d0|IR_Reg|Out [4] & \slc|state_controller|SR2MUX~0_combout )

	.dataa(\slc|d0|IR_Reg|Out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~20 .lut_mask = 16'hAA00;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~109 (
// Equation(s):
// \slc|d0|Add0~109_combout  = (\slc|d0|IR_Reg|Out [8] & (\slc|d0|MAR_Reg|Out[10]~4_combout  & (\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(\slc|d0|MAR_Reg|Out[10]~4_combout ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~109 .lut_mask = 16'h0080;
defparam \slc|d0|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~110 (
// Equation(s):
// \slc|d0|Add0~110_combout  = (\slc|state_controller|WideOr28~combout  & (((\slc|d0|SR2_Mult|Out_Mux[8]~20_combout )))) # (!\slc|state_controller|WideOr28~combout  & ((\slc|d0|ADDR2_Mult|Mux9~0_combout ) # ((\slc|d0|Add0~109_combout ))))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|d0|ADDR2_Mult|Mux9~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.datad(\slc|d0|Add0~109_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~110 .lut_mask = 16'hF5E4;
defparam \slc|d0|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~131 (
// Equation(s):
// \slc|d0|Add0~131_combout  = (\slc|d0|PC_Reg|Out [15] & (\slc|state_controller|State.S_12~q  & !\slc|state_controller|WideOr28~combout ))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~131 .lut_mask = 16'h00A0;
defparam \slc|d0|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~126 (
// Equation(s):
// \slc|d0|Add0~126_combout  = (!\slc|state_controller|WideOr28~combout  & (\slc|d0|PC_Reg|Out [14] & \slc|state_controller|State.S_12~q ))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(gnd),
	.datac(\slc|d0|PC_Reg|Out [14]),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~126 .lut_mask = 16'h5000;
defparam \slc|d0|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~122 (
// Equation(s):
// \slc|d0|Add0~122_combout  = (!\slc|state_controller|WideOr28~combout  & (\slc|d0|PC_Reg|Out [13] & \slc|state_controller|State.S_12~q ))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(\slc|d0|PC_Reg|Out [13]),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~122 .lut_mask = 16'h4040;
defparam \slc|d0|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~115 (
// Equation(s):
// \slc|d0|Add0~115_combout  = (\slc|state_controller|State.S_12~q  & (\slc|d0|PC_Reg|Out [12] & !\slc|state_controller|WideOr28~combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|PC_Reg|Out [12]),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~115 .lut_mask = 16'h00C0;
defparam \slc|d0|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~108 (
// Equation(s):
// \slc|d0|Add0~108_combout  = (\slc|d0|PC_Reg|Out [11] & (!\slc|state_controller|WideOr28~combout  & \slc|state_controller|State.S_12~q ))

	.dataa(\slc|d0|PC_Reg|Out [11]),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~108 .lut_mask = 16'h2200;
defparam \slc|d0|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~111 (
// Equation(s):
// \slc|d0|Add0~111_combout  = (\slc|d0|Add0~108_combout  & ((\slc|d0|Add0~110_combout  & (\slc|d0|Add0~103  & VCC)) # (!\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~103 )))) # (!\slc|d0|Add0~108_combout  & ((\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~103 )) # 
// (!\slc|d0|Add0~110_combout  & ((\slc|d0|Add0~103 ) # (GND)))))
// \slc|d0|Add0~112  = CARRY((\slc|d0|Add0~108_combout  & (!\slc|d0|Add0~110_combout  & !\slc|d0|Add0~103 )) # (!\slc|d0|Add0~108_combout  & ((!\slc|d0|Add0~103 ) # (!\slc|d0|Add0~110_combout ))))

	.dataa(\slc|d0|Add0~108_combout ),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~103 ),
	.combout(\slc|d0|Add0~111_combout ),
	.cout(\slc|d0|Add0~112 ));
// synopsys translate_off
defparam \slc|d0|Add0~111 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~116 (
// Equation(s):
// \slc|d0|Add0~116_combout  = ((\slc|d0|Add0~115_combout  $ (\slc|d0|Add0~110_combout  $ (!\slc|d0|Add0~112 )))) # (GND)
// \slc|d0|Add0~117  = CARRY((\slc|d0|Add0~115_combout  & ((\slc|d0|Add0~110_combout ) # (!\slc|d0|Add0~112 ))) # (!\slc|d0|Add0~115_combout  & (\slc|d0|Add0~110_combout  & !\slc|d0|Add0~112 )))

	.dataa(\slc|d0|Add0~115_combout ),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~112 ),
	.combout(\slc|d0|Add0~116_combout ),
	.cout(\slc|d0|Add0~117 ));
// synopsys translate_off
defparam \slc|d0|Add0~116 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~123 (
// Equation(s):
// \slc|d0|Add0~123_combout  = (\slc|d0|Add0~122_combout  & ((\slc|d0|Add0~110_combout  & (\slc|d0|Add0~117  & VCC)) # (!\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~117 )))) # (!\slc|d0|Add0~122_combout  & ((\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~117 )) # 
// (!\slc|d0|Add0~110_combout  & ((\slc|d0|Add0~117 ) # (GND)))))
// \slc|d0|Add0~124  = CARRY((\slc|d0|Add0~122_combout  & (!\slc|d0|Add0~110_combout  & !\slc|d0|Add0~117 )) # (!\slc|d0|Add0~122_combout  & ((!\slc|d0|Add0~117 ) # (!\slc|d0|Add0~110_combout ))))

	.dataa(\slc|d0|Add0~122_combout ),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~117 ),
	.combout(\slc|d0|Add0~123_combout ),
	.cout(\slc|d0|Add0~124 ));
// synopsys translate_off
defparam \slc|d0|Add0~123 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~127 (
// Equation(s):
// \slc|d0|Add0~127_combout  = ((\slc|d0|Add0~126_combout  $ (\slc|d0|Add0~110_combout  $ (!\slc|d0|Add0~124 )))) # (GND)
// \slc|d0|Add0~128  = CARRY((\slc|d0|Add0~126_combout  & ((\slc|d0|Add0~110_combout ) # (!\slc|d0|Add0~124 ))) # (!\slc|d0|Add0~126_combout  & (\slc|d0|Add0~110_combout  & !\slc|d0|Add0~124 )))

	.dataa(\slc|d0|Add0~126_combout ),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~124 ),
	.combout(\slc|d0|Add0~127_combout ),
	.cout(\slc|d0|Add0~128 ));
// synopsys translate_off
defparam \slc|d0|Add0~127 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~132 (
// Equation(s):
// \slc|d0|Add0~132_combout  = \slc|d0|Add0~110_combout  $ (\slc|d0|Add0~128  $ (\slc|d0|Add0~131_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(\slc|d0|Add0~131_combout ),
	.cin(\slc|d0|Add0~128 ),
	.combout(\slc|d0|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~132 .lut_mask = 16'hC33C;
defparam \slc|d0|Add0~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~24 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~24_combout  = (\slc|d0|Add0~134_combout ) # ((\slc|d0|Add0~132_combout  & \slc|d0|Add0~104_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~134_combout ),
	.datac(\slc|d0|Add0~132_combout ),
	.datad(\slc|d0|Add0~104_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~24 .lut_mask = 16'hFCCC;
defparam \slc|d0|MDR_Reg|Out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~25 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~25_combout  = (!\slc|state_controller|WideOr24~combout  & (!\Reset_ah~combout  & ((\slc|d0|Add0~135_combout ) # (\slc|d0|MDR_Reg|Out~24_combout ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|Add0~135_combout ),
	.datad(\slc|d0|MDR_Reg|Out~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~25 .lut_mask = 16'h1110;
defparam \slc|d0|MDR_Reg|Out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N21
dffeas \slc|d0|MDR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~135 (
// Equation(s):
// \slc|d0|Add0~135_combout  = (\slc|d0|MDR_Reg|Out [15] & ((\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|d0|MDR_Reg|Out [15]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~135 .lut_mask = 16'hCC88;
defparam \slc|d0|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~142 (
// Equation(s):
// \slc|d0|Add0~142_combout  = (\slc|d0|Add0~134_combout ) # ((\slc|d0|Add0~135_combout ) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~132_combout )))

	.dataa(\slc|d0|Add0~104_combout ),
	.datab(\slc|d0|Add0~134_combout ),
	.datac(\slc|d0|Add0~135_combout ),
	.datad(\slc|d0|Add0~132_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~142 .lut_mask = 16'hFEFC;
defparam \slc|d0|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~32 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~32_combout  = (!\slc|state_controller|WideOr24~combout  & (\slc|d0|Add0~141_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~141_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~32 .lut_mask = 16'h5400;
defparam \slc|d0|MDR_Reg|Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N19
dffeas \slc|d0|MDR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~140 (
// Equation(s):
// \slc|d0|Add0~140_combout  = (\slc|d0|Add0~107_combout  & ((\slc|d0|Add0~130_combout ) # ((\slc|d0|MDR_Reg|Out [14] & \slc|state_controller|GateMDR~combout )))) # (!\slc|d0|Add0~107_combout  & (\slc|d0|MDR_Reg|Out [14] & 
// ((\slc|state_controller|GateMDR~combout ))))

	.dataa(\slc|d0|Add0~107_combout ),
	.datab(\slc|d0|MDR_Reg|Out [14]),
	.datac(\slc|d0|Add0~130_combout ),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~140 .lut_mask = 16'hECA0;
defparam \slc|d0|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~141 (
// Equation(s):
// \slc|d0|Add0~141_combout  = (\slc|d0|Add0~140_combout ) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~127_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~104_combout ),
	.datac(\slc|d0|Add0~140_combout ),
	.datad(\slc|d0|Add0~127_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~141 .lut_mask = 16'hFCF0;
defparam \slc|d0|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~30 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~30_combout  = (!\slc|state_controller|WideOr24~combout  & (\slc|d0|Add0~139_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~139_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~30 .lut_mask = 16'h5400;
defparam \slc|d0|MDR_Reg|Out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N21
dffeas \slc|d0|MDR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~138 (
// Equation(s):
// \slc|d0|Add0~138_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out [12]) # ((\slc|d0|Add0~107_combout  & \slc|d0|Add0~119_combout )))) # (!\slc|state_controller|GateMDR~combout  & (\slc|d0|Add0~107_combout  & 
// (\slc|d0|Add0~119_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|Add0~107_combout ),
	.datac(\slc|d0|Add0~119_combout ),
	.datad(\slc|d0|MDR_Reg|Out [12]),
	.cin(gnd),
	.combout(\slc|d0|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~138 .lut_mask = 16'hEAC0;
defparam \slc|d0|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~139 (
// Equation(s):
// \slc|d0|Add0~139_combout  = (\slc|d0|Add0~138_combout ) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~116_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~138_combout ),
	.datac(\slc|d0|Add0~104_combout ),
	.datad(\slc|d0|Add0~116_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~139 .lut_mask = 16'hFCCC;
defparam \slc|d0|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~114 (
// Equation(s):
// \slc|d0|Add0~114_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((!\slc|state_controller|WideOr28~combout  & \slc|d0|PC_Reg|Out [11]))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(\slc|d0|PC_Reg|Out [11]),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~114 .lut_mask = 16'hFF30;
defparam \slc|d0|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~29 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~29_combout  = (!\slc|state_controller|WideOr24~combout  & (\slc|d0|Add0~137_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~137_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~29 .lut_mask = 16'h5400;
defparam \slc|d0|MDR_Reg|Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N23
dffeas \slc|d0|MDR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~113 (
// Equation(s):
// \slc|d0|Add0~113_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out [11]) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~111_combout )))) # (!\slc|state_controller|GateMDR~combout  & (((\slc|d0|Add0~104_combout  & 
// \slc|d0|Add0~111_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out [11]),
	.datac(\slc|d0|Add0~104_combout ),
	.datad(\slc|d0|Add0~111_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~113 .lut_mask = 16'hF888;
defparam \slc|d0|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~137 (
// Equation(s):
// \slc|d0|Add0~137_combout  = (\slc|d0|Add0~113_combout ) # ((\slc|d0|Add0~107_combout  & \slc|d0|Add0~114_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~107_combout ),
	.datac(\slc|d0|Add0~114_combout ),
	.datad(\slc|d0|Add0~113_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~137 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N30
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~0 (
// Equation(s):
// \slc|d0|ben|Equal1~0_combout  = (!\slc|d0|Add0~125_combout  & (!\slc|d0|Add0~139_combout  & (!\slc|d0|Add0~137_combout  & !\slc|d0|Add0~136_combout )))

	.dataa(\slc|d0|Add0~125_combout ),
	.datab(\slc|d0|Add0~139_combout ),
	.datac(\slc|d0|Add0~137_combout ),
	.datad(\slc|d0|Add0~136_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~0 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~2 (
// Equation(s):
// \slc|d0|ben|Equal1~2_combout  = (!\slc|d0|MDR_Reg|Out[7]~7_combout  & (!\slc|d0|MDR_Reg|Out[4]~4_combout  & (!\slc|d0|MDR_Reg|Out[5]~5_combout  & !\slc|d0|MDR_Reg|Out[6]~6_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.datab(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.datac(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.datad(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~2 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~1 (
// Equation(s):
// \slc|d0|ben|Equal1~1_combout  = (!\slc|d0|MDR_Reg|Out[0]~0_combout  & (!\slc|d0|MDR_Reg|Out[3]~3_combout  & (!\slc|d0|MDR_Reg|Out[2]~2_combout  & !\slc|d0|MDR_Reg|Out[1]~1_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.datab(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datac(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.datad(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~1 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~3 (
// Equation(s):
// \slc|d0|ben|Equal1~3_combout  = (\slc|d0|ben|Equal1~2_combout  & (!\slc|d0|MDR_Reg|Out[8]~8_combout  & (\slc|d0|ben|Equal1~1_combout  & !\slc|d0|MDR_Reg|Out[9]~9_combout )))

	.dataa(\slc|d0|ben|Equal1~2_combout ),
	.datab(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.datac(\slc|d0|ben|Equal1~1_combout ),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~3 .lut_mask = 16'h0020;
defparam \slc|d0|ben|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~4 (
// Equation(s):
// \slc|d0|ben|Equal1~4_combout  = (!\slc|d0|Add0~142_combout  & (!\slc|d0|Add0~141_combout  & (\slc|d0|ben|Equal1~0_combout  & \slc|d0|ben|Equal1~3_combout )))

	.dataa(\slc|d0|Add0~142_combout ),
	.datab(\slc|d0|Add0~141_combout ),
	.datac(\slc|d0|ben|Equal1~0_combout ),
	.datad(\slc|d0|ben|Equal1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~4 .lut_mask = 16'h1000;
defparam \slc|d0|ben|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
fiftyfivenm_lcell_comb \slc|state_controller|WideOr29~0 (
// Equation(s):
// \slc|state_controller|WideOr29~0_combout  = (\slc|state_controller|State.S_9~q ) # ((\slc|state_controller|State.S_1~q ) # ((\slc|state_controller|State.S_5~q ) # (\slc|state_controller|State.S_27~q )))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_1~q ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr29~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N19
dffeas \slc|d0|ben|Z_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|Equal1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|Z_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|Z_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|Z_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N4
fiftyfivenm_lcell_comb \slc|d0|ben|P~0 (
// Equation(s):
// \slc|d0|ben|P~0_combout  = (!\slc|d0|Add0~142_combout  & ((\slc|d0|Add0~141_combout ) # ((!\slc|d0|ben|Equal1~3_combout ) # (!\slc|d0|ben|Equal1~0_combout ))))

	.dataa(\slc|d0|Add0~142_combout ),
	.datab(\slc|d0|Add0~141_combout ),
	.datac(\slc|d0|ben|Equal1~0_combout ),
	.datad(\slc|d0|ben|Equal1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~0 .lut_mask = 16'h4555;
defparam \slc|d0|ben|P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N5
dffeas \slc|d0|ben|P_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|P~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|P_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|P_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|P_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
fiftyfivenm_lcell_comb \slc|d0|ben|Out~0 (
// Equation(s):
// \slc|d0|ben|Out~0_combout  = (\slc|d0|ben|Z_nxt~q  & ((\slc|d0|IR_Reg|Out [10]) # ((\slc|d0|ben|P_nxt~q  & \slc|d0|IR_Reg|Out [9])))) # (!\slc|d0|ben|Z_nxt~q  & (\slc|d0|ben|P_nxt~q  & ((\slc|d0|IR_Reg|Out [9]))))

	.dataa(\slc|d0|ben|Z_nxt~q ),
	.datab(\slc|d0|ben|P_nxt~q ),
	.datac(\slc|d0|IR_Reg|Out [10]),
	.datad(\slc|d0|IR_Reg|Out [9]),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~0 .lut_mask = 16'hECA0;
defparam \slc|d0|ben|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N3
dffeas \slc|d0|ben|N_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Add0~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|N_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|N_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|N_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
fiftyfivenm_lcell_comb \slc|d0|ben|Out~1 (
// Equation(s):
// \slc|d0|ben|Out~1_combout  = (\slc|state_controller|State.S_32~q  & ((\slc|d0|ben|Out~0_combout ) # ((\slc|d0|ben|N_nxt~q  & \slc|d0|IR_Reg|Out [11]))))

	.dataa(\slc|d0|ben|Out~0_combout ),
	.datab(\slc|d0|ben|N_nxt~q ),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~1 .lut_mask = 16'hEA00;
defparam \slc|d0|ben|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
fiftyfivenm_lcell_comb \slc|d0|ben|Out~2 (
// Equation(s):
// \slc|d0|ben|Out~2_combout  = (!\Reset_ah~combout  & ((\slc|d0|ben|Out~1_combout ) # ((!\slc|state_controller|State.S_32~q  & \slc|d0|ben|Out~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\slc|d0|ben|Out~1_combout ),
	.datac(\slc|d0|ben|Out~q ),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~2 .lut_mask = 16'h00DC;
defparam \slc|d0|ben|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N31
dffeas \slc|d0|ben|Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|Out .is_wysiwyg = "true";
defparam \slc|d0|ben|Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~52 (
// Equation(s):
// \slc|state_controller|State~52_combout  = (\slc|d0|ben|Out~q  & (\slc|state_controller|State.S_00~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|d0|ben|Out~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~52 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N23
dffeas \slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[4]~20 (
// Equation(s):
// \slc|d0|PC_Reg|Out[4]~20_combout  = (\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_12~q ) # (\slc|state_controller|State.S_21~q ))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4]~20 .lut_mask = 16'hFFFA;
defparam \slc|d0|PC_Reg|Out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N27
dffeas \slc|d0|PC_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[13]~45_combout ),
	.asdata(\slc|d0|Add0~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y44_N29
dffeas \slc|d0|PC_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[14]~47_combout ),
	.asdata(\slc|d0|Add0~141_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~130 (
// Equation(s):
// \slc|d0|Add0~130_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((!\slc|state_controller|WideOr28~combout  & \slc|d0|PC_Reg|Out [14]))

	.dataa(\slc|state_controller|WideOr28~combout ),
	.datab(gnd),
	.datac(\slc|d0|PC_Reg|Out [14]),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~130 .lut_mask = 16'hFF50;
defparam \slc|d0|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~129 (
// Equation(s):
// \slc|d0|Add0~129_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out [14]) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~127_combout )))) # (!\slc|state_controller|GateMDR~combout  & (\slc|d0|Add0~104_combout  & 
// ((\slc|d0|Add0~127_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|Add0~104_combout ),
	.datac(\slc|d0|MDR_Reg|Out [14]),
	.datad(\slc|d0|Add0~127_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~129 .lut_mask = 16'hECA0;
defparam \slc|d0|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~28 (
// Equation(s):
// \slc|d0|IR_Reg|Out~28_combout  = (!\Reset_ah~combout  & ((\slc|d0|Add0~129_combout ) # ((\slc|d0|Add0~130_combout  & \slc|d0|Add0~107_combout ))))

	.dataa(\slc|d0|Add0~130_combout ),
	.datab(\slc|d0|Add0~107_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|d0|Add0~129_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~28 .lut_mask = 16'h0F08;
defparam \slc|d0|IR_Reg|Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[14]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[14]~feeder_combout  = \slc|d0|IR_Reg|Out~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_Reg|Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N17
dffeas \slc|d0|IR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~0 (
// Equation(s):
// \slc|hex3|Decoder0~0_combout  = (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~0 .lut_mask = 16'h0040;
defparam \slc|hex3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~69 (
// Equation(s):
// \slc|state_controller|State~69_combout  = (\slc|hex3|Decoder0~0_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|hex3|Decoder0~0_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~69 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N27
dffeas \slc|state_controller|State.S_9 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_9 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux11~2 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux11~2_combout  = (\slc|state_controller|State.S_9~q ) # ((!\slc|state_controller|State.S_1~q  & ((\slc|state_controller|State.S_18~q ) # (\slc|state_controller|State.S_04~q ))))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_1~q ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux11~2 .lut_mask = 16'hBBBA;
defparam \slc|d0|Tri_State_Buff|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~107 (
// Equation(s):
// \slc|d0|Add0~107_combout  = (!\slc|state_controller|GateMDR~combout  & ((\slc|state_controller|State.S_23~q ) # ((\slc|d0|Tri_State_Buff|Mux11~2_combout ) # (\slc|state_controller|State.S_5~q ))))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~2_combout ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~107 .lut_mask = 16'h00FE;
defparam \slc|d0|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N26
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~26 (
// Equation(s):
// \slc|d0|IR_Reg|Out~26_combout  = (!\Reset_ah~combout  & ((\slc|d0|Add0~113_combout ) # ((\slc|d0|Add0~107_combout  & \slc|d0|Add0~114_combout ))))

	.dataa(\slc|d0|Add0~107_combout ),
	.datab(\slc|d0|Add0~114_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|d0|Add0~113_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~26 .lut_mask = 16'h0F08;
defparam \slc|d0|IR_Reg|Out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N11
dffeas \slc|d0|IR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[2]~2 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[2]~2_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|IR_Reg|Out [11])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|IR_Reg|Out [8])))

	.dataa(\slc|d0|IR_Reg|Out [11]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[2]~2 .lut_mask = 16'hAACC;
defparam \slc|d0|SR1_Mult|Out_Mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~63 (
// Equation(s):
// \slc|d0|Add0~63_combout  = (\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[8]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~63 .lut_mask = 16'hCCC8;
defparam \slc|d0|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~64 (
// Equation(s):
// \slc|d0|Add0~64_combout  = (\slc|d0|Add0~63_combout  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux2~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux2~3_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(\slc|d0|Register_File|Mux2~3_combout ),
	.datac(\slc|d0|Add0~63_combout ),
	.datad(\slc|d0|Register_File|Mux2~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~64 .lut_mask = 16'hE040;
defparam \slc|d0|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~62 (
// Equation(s):
// \slc|d0|Add0~62_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux2~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [5]))))

	.dataa(\slc|d0|PC_Reg|Out [5]),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Register_File|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~62 .lut_mask = 16'h0232;
defparam \slc|d0|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~65 (
// Equation(s):
// \slc|d0|Add0~65_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~64_combout ) # ((\slc|d0|Add0~62_combout )))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (((\slc|d0|Add0~60_combout ))))

	.dataa(\slc|d0|Add0~64_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datac(\slc|d0|Add0~62_combout ),
	.datad(\slc|d0|Add0~60_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~65 .lut_mask = 16'hFBC8;
defparam \slc|d0|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[5]~5 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[5]~5_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [5])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~65_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [5]),
	.datad(\slc|d0|Add0~65_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[5]~5 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~35 (
// Equation(s):
// \slc|d0|IR_Reg|Out~35_combout  = (\slc|d0|MDR_Reg|Out[5]~5_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~35 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_Reg|Out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[10]~5 (
// Equation(s):
// \slc|d0|MAR_Reg|Out[10]~5_combout  = (\slc|state_controller|State.S_18~q ) # (((!\button_sync[1]|q~q  & !\button_sync[0]|q~q )) # (!\slc|d0|MAR_Reg|Out[10]~4_combout ))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.S_18~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MAR_Reg|Out[10]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[10]~5 .lut_mask = 16'hCDFF;
defparam \slc|d0|MAR_Reg|Out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N9
dffeas \slc|d0|MAR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N23
dffeas \slc|d0|MAR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N3
dffeas \slc|d0|MAR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N13
dffeas \slc|d0|MAR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (((!\slc|d0|MAR_Reg|Out [6]) # (!\slc|d0|MAR_Reg|Out [7])) # (!\slc|d0|MAR_Reg|Out [4])) # (!\slc|d0|MAR_Reg|Out [5])

	.dataa(\slc|d0|MAR_Reg|Out [5]),
	.datab(\slc|d0|MAR_Reg|Out [4]),
	.datac(\slc|d0|MAR_Reg|Out [7]),
	.datad(\slc|d0|MAR_Reg|Out [6]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h7FFF;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N7
dffeas \slc|d0|MAR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N25
dffeas \slc|d0|MAR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N5
dffeas \slc|d0|MAR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N23
dffeas \slc|d0|MAR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (((!\slc|d0|MAR_Reg|Out [1]) # (!\slc|d0|MAR_Reg|Out [0])) # (!\slc|d0|MAR_Reg|Out [2])) # (!\slc|d0|MAR_Reg|Out [3])

	.dataa(\slc|d0|MAR_Reg|Out [3]),
	.datab(\slc|d0|MAR_Reg|Out [2]),
	.datac(\slc|d0|MAR_Reg|Out [0]),
	.datad(\slc|d0|MAR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h7FFF;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N1
dffeas \slc|d0|MAR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N1
dffeas \slc|d0|MAR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N31
dffeas \slc|d0|MAR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N27
dffeas \slc|d0|MAR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (((!\slc|d0|MAR_Reg|Out [11]) # (!\slc|d0|MAR_Reg|Out [8])) # (!\slc|d0|MAR_Reg|Out [9])) # (!\slc|d0|MAR_Reg|Out [10])

	.dataa(\slc|d0|MAR_Reg|Out [10]),
	.datab(\slc|d0|MAR_Reg|Out [9]),
	.datac(\slc|d0|MAR_Reg|Out [8]),
	.datad(\slc|d0|MAR_Reg|Out [11]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h7FFF;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N7
dffeas \slc|d0|MAR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N17
dffeas \slc|d0|MAR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N29
dffeas \slc|d0|MAR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N19
dffeas \slc|d0|MAR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (((!\slc|d0|MAR_Reg|Out [15]) # (!\slc|d0|MAR_Reg|Out [14])) # (!\slc|d0|MAR_Reg|Out [12])) # (!\slc|d0|MAR_Reg|Out [13])

	.dataa(\slc|d0|MAR_Reg|Out [13]),
	.datab(\slc|d0|MAR_Reg|Out [12]),
	.datac(\slc|d0|MAR_Reg|Out [14]),
	.datad(\slc|d0|MAR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h7FFF;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~1_combout ) # ((\slc|memory_subsystem|Equal0~0_combout ) # ((\slc|memory_subsystem|Equal0~2_combout ) # (\slc|memory_subsystem|Equal0~3_combout )))

	.dataa(\slc|memory_subsystem|Equal0~1_combout ),
	.datab(\slc|memory_subsystem|Equal0~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~2_combout ),
	.datad(\slc|memory_subsystem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'hFFFE;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[4]~26 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[4]~26_combout  = (\button_sync[0]|q~q  & (\slc|state_controller|WideOr24~combout  & ((\slc|memory_subsystem|Equal0~4_combout )))) # (!\button_sync[0]|q~q  & (((\slc|state_controller|WideOr24~combout  & 
// \slc|memory_subsystem|Equal0~4_combout )) # (!\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4]~26 .lut_mask = 16'hCD05;
defparam \slc|d0|MDR_Reg|Out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N21
dffeas \slc|d0|MDR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~3 (
// Equation(s):
// \slc|d0|Add0~3_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [2]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~3 .lut_mask = 16'h3202;
defparam \slc|d0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~4 (
// Equation(s):
// \slc|d0|Add0~4_combout  = (\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|Add0~3_combout ) # ((\slc|d0|IR_Reg|Out [0] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Add0~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~4 .lut_mask = 16'hFFF8;
defparam \slc|d0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~4 (
// Equation(s):
// \slc|d0|Register_File|Mux7~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux7~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux7~3_combout )))

	.dataa(\slc|d0|Register_File|Mux7~1_combout ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|Register_File|Mux7~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~4 .lut_mask = 16'hBB88;
defparam \slc|d0|Register_File|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~2 (
// Equation(s):
// \slc|d0|Add0~2_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux7~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [0]))))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|PC_Reg|Out [0]),
	.datad(\slc|d0|Register_File|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~2 .lut_mask = 16'h1032;
defparam \slc|d0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~5 (
// Equation(s):
// \slc|d0|Add0~5_combout  = (\slc|d0|Add0~2_combout ) # ((\slc|d0|Tri_State_Buff|Mux11~1_combout  & (\slc|d0|Add0~4_combout  & \slc|d0|Register_File|Mux7~4_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datab(\slc|d0|Add0~4_combout ),
	.datac(\slc|d0|Add0~2_combout ),
	.datad(\slc|d0|Register_File|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~5 .lut_mask = 16'hF8F0;
defparam \slc|d0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~15 (
// Equation(s):
// \slc|d0|Add0~15_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & (\slc|d0|Add0~5_combout )) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~13_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datab(gnd),
	.datac(\slc|d0|Add0~5_combout ),
	.datad(\slc|d0|Add0~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~15 .lut_mask = 16'hF5A0;
defparam \slc|d0|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[0]~0 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[0]~0_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [0])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~15_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out [0]),
	.datad(\slc|d0|Add0~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[0]~0 .lut_mask = 16'hF5A0;
defparam \slc|d0|MDR_Reg|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N1
dffeas \slc|d0|PC_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[0]~18_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N2
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[1]~21 (
// Equation(s):
// \slc|d0|PC_Reg|Out[1]~21_combout  = (\slc|d0|PC_Reg|Out [1] & (!\slc|d0|PC_Reg|Out[0]~19 )) # (!\slc|d0|PC_Reg|Out [1] & ((\slc|d0|PC_Reg|Out[0]~19 ) # (GND)))
// \slc|d0|PC_Reg|Out[1]~22  = CARRY((!\slc|d0|PC_Reg|Out[0]~19 ) # (!\slc|d0|PC_Reg|Out [1]))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[0]~19 ),
	.combout(\slc|d0|PC_Reg|Out[1]~21_combout ),
	.cout(\slc|d0|PC_Reg|Out[1]~22 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[1]~21 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_Reg|Out[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N3
dffeas \slc|d0|PC_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[1]~21_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N4
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[2]~23 (
// Equation(s):
// \slc|d0|PC_Reg|Out[2]~23_combout  = (\slc|d0|PC_Reg|Out [2] & (\slc|d0|PC_Reg|Out[1]~22  $ (GND))) # (!\slc|d0|PC_Reg|Out [2] & (!\slc|d0|PC_Reg|Out[1]~22  & VCC))
// \slc|d0|PC_Reg|Out[2]~24  = CARRY((\slc|d0|PC_Reg|Out [2] & !\slc|d0|PC_Reg|Out[1]~22 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[1]~22 ),
	.combout(\slc|d0|PC_Reg|Out[2]~23_combout ),
	.cout(\slc|d0|PC_Reg|Out[2]~24 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[2]~23 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N5
dffeas \slc|d0|PC_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[2]~23_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N6
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[3]~25 (
// Equation(s):
// \slc|d0|PC_Reg|Out[3]~25_combout  = (\slc|d0|PC_Reg|Out [3] & (!\slc|d0|PC_Reg|Out[2]~24 )) # (!\slc|d0|PC_Reg|Out [3] & ((\slc|d0|PC_Reg|Out[2]~24 ) # (GND)))
// \slc|d0|PC_Reg|Out[3]~26  = CARRY((!\slc|d0|PC_Reg|Out[2]~24 ) # (!\slc|d0|PC_Reg|Out [3]))

	.dataa(\slc|d0|PC_Reg|Out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[2]~24 ),
	.combout(\slc|d0|PC_Reg|Out[3]~25_combout ),
	.cout(\slc|d0|PC_Reg|Out[3]~26 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[3]~25 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_Reg|Out[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N7
dffeas \slc|d0|PC_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[3]~25_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N8
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[4]~27 (
// Equation(s):
// \slc|d0|PC_Reg|Out[4]~27_combout  = (\slc|d0|PC_Reg|Out [4] & (\slc|d0|PC_Reg|Out[3]~26  $ (GND))) # (!\slc|d0|PC_Reg|Out [4] & (!\slc|d0|PC_Reg|Out[3]~26  & VCC))
// \slc|d0|PC_Reg|Out[4]~28  = CARRY((\slc|d0|PC_Reg|Out [4] & !\slc|d0|PC_Reg|Out[3]~26 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[3]~26 ),
	.combout(\slc|d0|PC_Reg|Out[4]~27_combout ),
	.cout(\slc|d0|PC_Reg|Out[4]~28 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4]~27 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N9
dffeas \slc|d0|PC_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[4]~27_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N10
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[5]~29 (
// Equation(s):
// \slc|d0|PC_Reg|Out[5]~29_combout  = (\slc|d0|PC_Reg|Out [5] & (!\slc|d0|PC_Reg|Out[4]~28 )) # (!\slc|d0|PC_Reg|Out [5] & ((\slc|d0|PC_Reg|Out[4]~28 ) # (GND)))
// \slc|d0|PC_Reg|Out[5]~30  = CARRY((!\slc|d0|PC_Reg|Out[4]~28 ) # (!\slc|d0|PC_Reg|Out [5]))

	.dataa(\slc|d0|PC_Reg|Out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[4]~28 ),
	.combout(\slc|d0|PC_Reg|Out[5]~29_combout ),
	.cout(\slc|d0|PC_Reg|Out[5]~30 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[5]~29 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_Reg|Out[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N11
dffeas \slc|d0|PC_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[5]~29_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N12
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[6]~31 (
// Equation(s):
// \slc|d0|PC_Reg|Out[6]~31_combout  = (\slc|d0|PC_Reg|Out [6] & (\slc|d0|PC_Reg|Out[5]~30  $ (GND))) # (!\slc|d0|PC_Reg|Out [6] & (!\slc|d0|PC_Reg|Out[5]~30  & VCC))
// \slc|d0|PC_Reg|Out[6]~32  = CARRY((\slc|d0|PC_Reg|Out [6] & !\slc|d0|PC_Reg|Out[5]~30 ))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[5]~30 ),
	.combout(\slc|d0|PC_Reg|Out[6]~31_combout ),
	.cout(\slc|d0|PC_Reg|Out[6]~32 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[6]~31 .lut_mask = 16'hA50A;
defparam \slc|d0|PC_Reg|Out[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N13
dffeas \slc|d0|PC_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[6]~31_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N14
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[7]~33 (
// Equation(s):
// \slc|d0|PC_Reg|Out[7]~33_combout  = (\slc|d0|PC_Reg|Out [7] & (!\slc|d0|PC_Reg|Out[6]~32 )) # (!\slc|d0|PC_Reg|Out [7] & ((\slc|d0|PC_Reg|Out[6]~32 ) # (GND)))
// \slc|d0|PC_Reg|Out[7]~34  = CARRY((!\slc|d0|PC_Reg|Out[6]~32 ) # (!\slc|d0|PC_Reg|Out [7]))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[6]~32 ),
	.combout(\slc|d0|PC_Reg|Out[7]~33_combout ),
	.cout(\slc|d0|PC_Reg|Out[7]~34 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[7]~33 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_Reg|Out[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N15
dffeas \slc|d0|PC_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[7]~33_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N16
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[8]~35 (
// Equation(s):
// \slc|d0|PC_Reg|Out[8]~35_combout  = (\slc|d0|PC_Reg|Out [8] & (\slc|d0|PC_Reg|Out[7]~34  $ (GND))) # (!\slc|d0|PC_Reg|Out [8] & (!\slc|d0|PC_Reg|Out[7]~34  & VCC))
// \slc|d0|PC_Reg|Out[8]~36  = CARRY((\slc|d0|PC_Reg|Out [8] & !\slc|d0|PC_Reg|Out[7]~34 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[7]~34 ),
	.combout(\slc|d0|PC_Reg|Out[8]~35_combout ),
	.cout(\slc|d0|PC_Reg|Out[8]~36 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[8]~35 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N17
dffeas \slc|d0|PC_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[8]~35_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N18
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[9]~37 (
// Equation(s):
// \slc|d0|PC_Reg|Out[9]~37_combout  = (\slc|d0|PC_Reg|Out [9] & (!\slc|d0|PC_Reg|Out[8]~36 )) # (!\slc|d0|PC_Reg|Out [9] & ((\slc|d0|PC_Reg|Out[8]~36 ) # (GND)))
// \slc|d0|PC_Reg|Out[9]~38  = CARRY((!\slc|d0|PC_Reg|Out[8]~36 ) # (!\slc|d0|PC_Reg|Out [9]))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[8]~36 ),
	.combout(\slc|d0|PC_Reg|Out[9]~37_combout ),
	.cout(\slc|d0|PC_Reg|Out[9]~38 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[9]~37 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_Reg|Out[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N19
dffeas \slc|d0|PC_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[9]~37_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N20
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[10]~39 (
// Equation(s):
// \slc|d0|PC_Reg|Out[10]~39_combout  = (\slc|d0|PC_Reg|Out [10] & (\slc|d0|PC_Reg|Out[9]~38  $ (GND))) # (!\slc|d0|PC_Reg|Out [10] & (!\slc|d0|PC_Reg|Out[9]~38  & VCC))
// \slc|d0|PC_Reg|Out[10]~40  = CARRY((\slc|d0|PC_Reg|Out [10] & !\slc|d0|PC_Reg|Out[9]~38 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[9]~38 ),
	.combout(\slc|d0|PC_Reg|Out[10]~39_combout ),
	.cout(\slc|d0|PC_Reg|Out[10]~40 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[10]~39 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_Reg|Out[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N21
dffeas \slc|d0|PC_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[10]~39_combout ),
	.asdata(\slc|d0|Add0~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N22
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[11]~41 (
// Equation(s):
// \slc|d0|PC_Reg|Out[11]~41_combout  = (\slc|d0|PC_Reg|Out [11] & (!\slc|d0|PC_Reg|Out[10]~40 )) # (!\slc|d0|PC_Reg|Out [11] & ((\slc|d0|PC_Reg|Out[10]~40 ) # (GND)))
// \slc|d0|PC_Reg|Out[11]~42  = CARRY((!\slc|d0|PC_Reg|Out[10]~40 ) # (!\slc|d0|PC_Reg|Out [11]))

	.dataa(\slc|d0|PC_Reg|Out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[10]~40 ),
	.combout(\slc|d0|PC_Reg|Out[11]~41_combout ),
	.cout(\slc|d0|PC_Reg|Out[11]~42 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[11]~41 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_Reg|Out[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y44_N23
dffeas \slc|d0|PC_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[11]~41_combout ),
	.asdata(\slc|d0|Add0~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y44_N25
dffeas \slc|d0|PC_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[12]~43_combout ),
	.asdata(\slc|d0|Add0~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.ena(\slc|d0|PC_Reg|Out[4]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~119 (
// Equation(s):
// \slc|d0|Add0~119_combout  = (\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((\slc|d0|PC_Reg|Out [12] & !\slc|state_controller|WideOr28~combout ))

	.dataa(\slc|d0|PC_Reg|Out [12]),
	.datab(\slc|state_controller|WideOr28~combout ),
	.datac(gnd),
	.datad(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~119 .lut_mask = 16'hFF22;
defparam \slc|d0|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~118 (
// Equation(s):
// \slc|d0|Add0~118_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out [12]) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~116_combout )))) # (!\slc|state_controller|GateMDR~combout  & (((\slc|d0|Add0~104_combout  & 
// \slc|d0|Add0~116_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out [12]),
	.datac(\slc|d0|Add0~104_combout ),
	.datad(\slc|d0|Add0~116_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~118 .lut_mask = 16'hF888;
defparam \slc|d0|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N16
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~27 (
// Equation(s):
// \slc|d0|IR_Reg|Out~27_combout  = (!\Reset_ah~combout  & ((\slc|d0|Add0~118_combout ) # ((\slc|d0|Add0~119_combout  & \slc|d0|Add0~107_combout ))))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|d0|Add0~119_combout ),
	.datac(\slc|d0|Add0~107_combout ),
	.datad(\slc|d0|Add0~118_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~27 .lut_mask = 16'h5540;
defparam \slc|d0|IR_Reg|Out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[12]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[12]~feeder_combout  = \slc|d0|IR_Reg|Out~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[12]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|IR_Reg|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N17
dffeas \slc|d0|IR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~1 (
// Equation(s):
// \slc|hex3|Decoder0~1_combout  = (\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~1 .lut_mask = 16'h0200;
defparam \slc|hex3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~70 (
// Equation(s):
// \slc|state_controller|State~70_combout  = (\slc|state_controller|State.S_32~q  & (\slc|hex3|Decoder0~1_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\slc|hex3|Decoder0~1_combout ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~70 .lut_mask = 16'h8880;
defparam \slc|state_controller|State~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N23
dffeas \slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~61 (
// Equation(s):
// \slc|state_controller|State~61_combout  = (\slc|state_controller|State.S_06~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~61 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N9
dffeas \slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~62 (
// Equation(s):
// \slc|state_controller|State~62_combout  = (\slc|state_controller|State.S_25_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~62 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N27
dffeas \slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~66 (
// Equation(s):
// \slc|state_controller|State~66_combout  = (\slc|state_controller|State.S_25_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_25_2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~66 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N21
dffeas \slc|state_controller|State.S_25_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~55 (
// Equation(s):
// \slc|state_controller|State~55_combout  = (\slc|state_controller|State.S_25_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_25_3~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~55 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N15
dffeas \slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~41 (
// Equation(s):
// \slc|d0|IR_Reg|Out~41_combout  = (\slc|d0|Add0~134_combout ) # ((\slc|d0|MDR_Reg|Out [15] & ((\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_35~q ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|d0|MDR_Reg|Out [15]),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|d0|Add0~134_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~41 .lut_mask = 16'hFFC8;
defparam \slc|d0|IR_Reg|Out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~29 (
// Equation(s):
// \slc|d0|IR_Reg|Out~29_combout  = (!\Reset_ah~combout  & ((\slc|d0|IR_Reg|Out~41_combout ) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~132_combout ))))

	.dataa(\slc|d0|IR_Reg|Out~41_combout ),
	.datab(\slc|d0|Add0~104_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|d0|Add0~132_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~29 .lut_mask = 16'h0E0A;
defparam \slc|d0|IR_Reg|Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[15]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[15]~feeder_combout  = \slc|d0|IR_Reg|Out~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~29_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_Reg|Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N19
dffeas \slc|d0|IR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~2 (
// Equation(s):
// \slc|hex3|Decoder0~2_combout  = (\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~2 .lut_mask = 16'h2000;
defparam \slc|hex3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~71 (
// Equation(s):
// \slc|state_controller|State~71_combout  = (\slc|state_controller|State.S_32~q  & (\slc|hex3|Decoder0~2_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\slc|hex3|Decoder0~2_combout ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~71 .lut_mask = 16'h8880;
defparam \slc|state_controller|State~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N25
dffeas \slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
fiftyfivenm_lcell_comb \slc|state_controller|State~50 (
// Equation(s):
// \slc|state_controller|State~50_combout  = (\slc|state_controller|State.S_07~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~50 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N13
dffeas \slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~104 (
// Equation(s):
// \slc|d0|Add0~104_combout  = (!\slc|state_controller|State.S_23~q  & (!\slc|d0|Tri_State_Buff|Mux11~2_combout  & (!\slc|state_controller|State.S_5~q  & !\slc|state_controller|GateMDR~combout )))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~2_combout ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~104 .lut_mask = 16'h0001;
defparam \slc|d0|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N10
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~31 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~31_combout  = (!\slc|state_controller|WideOr24~combout  & (\slc|d0|Add0~125_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~125_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~31 .lut_mask = 16'h5400;
defparam \slc|d0|MDR_Reg|Out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N11
dffeas \slc|d0|MDR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~121 (
// Equation(s):
// \slc|d0|Add0~121_combout  = (\slc|d0|MDR_Reg|Out [13] & ((\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out [13]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~121 .lut_mask = 16'hF0A0;
defparam \slc|d0|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~120 (
// Equation(s):
// \slc|d0|Add0~120_combout  = (\slc|d0|Add0~107_combout  & ((\slc|d0|Tri_State_Buff|Mux7~0_combout ) # ((\slc|d0|PC_Reg|Out [13] & !\slc|state_controller|WideOr28~combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux7~0_combout ),
	.datab(\slc|d0|PC_Reg|Out [13]),
	.datac(\slc|d0|Add0~107_combout ),
	.datad(\slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~120 .lut_mask = 16'hA0E0;
defparam \slc|d0|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~125 (
// Equation(s):
// \slc|d0|Add0~125_combout  = (\slc|d0|Add0~121_combout ) # ((\slc|d0|Add0~120_combout ) # ((\slc|d0|Add0~104_combout  & \slc|d0|Add0~123_combout )))

	.dataa(\slc|d0|Add0~104_combout ),
	.datab(\slc|d0|Add0~121_combout ),
	.datac(\slc|d0|Add0~120_combout ),
	.datad(\slc|d0|Add0~123_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~125 .lut_mask = 16'hFEFC;
defparam \slc|d0|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~40 (
// Equation(s):
// \slc|d0|IR_Reg|Out~40_combout  = (\slc|d0|Add0~125_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|Add0~125_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~40 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[13]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[13]~feeder_combout  = \slc|d0|IR_Reg|Out~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[13]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|IR_Reg|Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N3
dffeas \slc|d0|IR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~7 (
// Equation(s):
// \slc|hex3|Decoder0~7_combout  = (!\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~7 .lut_mask = 16'h0001;
defparam \slc|hex3|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
fiftyfivenm_lcell_comb \slc|state_controller|State~76 (
// Equation(s):
// \slc|state_controller|State~76_combout  = (\slc|state_controller|State.S_32~q  & (\slc|hex3|Decoder0~7_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|hex3|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~76 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N13
dffeas \slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
fiftyfivenm_lcell_comb \slc|state_controller|WideOr0~0 (
// Equation(s):
// \slc|state_controller|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [13] & ((\slc|d0|IR_Reg|Out [15]) # ((!\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr0~0 .lut_mask = 16'h88AE;
defparam \slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~0 (
// Equation(s):
// \slc|state_controller|Selector2~0_combout  = (\slc|state_controller|State.S_00~q  & (((\slc|state_controller|State.S_32~q  & \slc|state_controller|WideOr0~0_combout )) # (!\slc|d0|ben|Out~q ))) # (!\slc|state_controller|State.S_00~q  & 
// (((\slc|state_controller|State.S_32~q  & \slc|state_controller|WideOr0~0_combout ))))

	.dataa(\slc|state_controller|State.S_00~q ),
	.datab(\slc|d0|ben|Out~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\slc|state_controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~0 .lut_mask = 16'hF222;
defparam \slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & (\slc|state_controller|State.Halted~q )) # (!\button_sync[1]|q~q  & ((\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hF3C0;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N19
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~67 (
// Equation(s):
// \slc|state_controller|State~67_combout  = (\slc|state_controller|State.PauseIR1~q  & \button_sync[0]|q~q )

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~67 .lut_mask = 16'hAA00;
defparam \slc|state_controller|State~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
fiftyfivenm_lcell_comb \slc|hex3|Decoder0~8 (
// Equation(s):
// \slc|hex3|Decoder0~8_combout  = (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|Decoder0~8 .lut_mask = 16'h4000;
defparam \slc|hex3|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~68 (
// Equation(s):
// \slc|state_controller|State~68_combout  = (!\Reset_ah~combout  & ((\slc|state_controller|State~67_combout ) # ((\slc|state_controller|State.S_32~q  & \slc|hex3|Decoder0~8_combout ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\slc|state_controller|State~67_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|hex3|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~68 .lut_mask = 16'h0E0C;
defparam \slc|state_controller|State~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N27
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~58 (
// Equation(s):
// \slc|state_controller|State~58_combout  = (\button_sync[1]|q~q  & (!\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q ))))

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~58 .lut_mask = 16'h00C8;
defparam \slc|state_controller|State~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N25
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~1 (
// Equation(s):
// \slc|state_controller|Selector2~1_combout  = (\slc|state_controller|State.Halted~q  & (\slc|state_controller|State.PauseIR2~q  & ((\button_sync[0]|q~q )))) # (!\slc|state_controller|State.Halted~q  & (((\slc|state_controller|State.PauseIR2~q  & 
// \button_sync[0]|q~q )) # (!\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.Halted~q ),
	.datab(\slc|state_controller|State.PauseIR2~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~1 .lut_mask = 16'hCD05;
defparam \slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~2 (
// Equation(s):
// \slc|state_controller|Selector2~2_combout  = (\slc|state_controller|Selector2~1_combout ) # ((\slc|state_controller|State.S_16_3~q ) # (\slc|d0|PC_Reg|Out[4]~20_combout ))

	.dataa(gnd),
	.datab(\slc|state_controller|Selector2~1_combout ),
	.datac(\slc|state_controller|State.S_16_3~q ),
	.datad(\slc|d0|PC_Reg|Out[4]~20_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~2 .lut_mask = 16'hFFFC;
defparam \slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~53 (
// Equation(s):
// \slc|state_controller|State~53_combout  = (!\Reset_ah~combout  & ((\slc|state_controller|Selector2~0_combout ) # ((\slc|state_controller|Selector2~2_combout ) # (\slc|state_controller|WideOr29~0_combout ))))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|state_controller|Selector2~0_combout ),
	.datac(\slc|state_controller|Selector2~2_combout ),
	.datad(\slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~53 .lut_mask = 16'h5554;
defparam \slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N7
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~63 (
// Equation(s):
// \slc|state_controller|State~63_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~63 .lut_mask = 16'hAA88;
defparam \slc|state_controller|State~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N11
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~59 (
// Equation(s):
// \slc|state_controller|State~59_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~59 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N25
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~60 (
// Equation(s):
// \slc|state_controller|State~60_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_33_2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~60 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N19
dffeas \slc|state_controller|State.S_33_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~54 (
// Equation(s):
// \slc|state_controller|State~54_combout  = (\slc|state_controller|State.S_33_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~54 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N11
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
fiftyfivenm_lcell_comb \slc|state_controller|GateMDR (
// Equation(s):
// \slc|state_controller|GateMDR~combout  = (\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|state_controller|GateMDR~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|GateMDR .lut_mask = 16'hFFCC;
defparam \slc|state_controller|GateMDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y46_N15
dffeas \slc|d0|MDR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[4]~26_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|MDR_Reg|Out[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~38 (
// Equation(s):
// \slc|d0|Add0~38_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~38 .lut_mask = 16'h00E2;
defparam \slc|d0|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~39 (
// Equation(s):
// \slc|d0|Add0~39_combout  = (\slc|d0|Tri_State_Buff|Mux11~0_combout ) # ((\slc|d0|Add0~38_combout ) # ((\slc|d0|IR_Reg|Out [3] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [3]),
	.datac(\slc|d0|Add0~38_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~39 .lut_mask = 16'hFEFA;
defparam \slc|d0|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~37 (
// Equation(s):
// \slc|d0|Add0~37_combout  = (!\slc|d0|Tri_State_Buff|Mux11~1_combout  & ((\slc|d0|Tri_State_Buff|Mux11~0_combout  & ((!\slc|d0|Register_File|Mux4~4_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~0_combout  & (\slc|d0|PC_Reg|Out [3]))))

	.dataa(\slc|d0|PC_Reg|Out [3]),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux11~0_combout ),
	.datad(\slc|d0|Register_File|Mux4~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~37 .lut_mask = 16'h0232;
defparam \slc|d0|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~40 (
// Equation(s):
// \slc|d0|Add0~40_combout  = (\slc|d0|Add0~37_combout ) # ((\slc|d0|Register_File|Mux4~4_combout  & (\slc|d0|Tri_State_Buff|Mux11~1_combout  & \slc|d0|Add0~39_combout )))

	.dataa(\slc|d0|Register_File|Mux4~4_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux11~1_combout ),
	.datac(\slc|d0|Add0~39_combout ),
	.datad(\slc|d0|Add0~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~40 .lut_mask = 16'hFF80;
defparam \slc|d0|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~46 (
// Equation(s):
// \slc|d0|Add0~46_combout  = (\slc|d0|Tri_State_Buff|Mux11~3_combout  & ((\slc|d0|Add0~40_combout ))) # (!\slc|d0|Tri_State_Buff|Mux11~3_combout  & (\slc|d0|Add0~44_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux11~3_combout ),
	.datac(\slc|d0|Add0~44_combout ),
	.datad(\slc|d0|Add0~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~46 .lut_mask = 16'hFC30;
defparam \slc|d0|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[3]~3 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[3]~3_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [3])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~46_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [3]),
	.datad(\slc|d0|Add0~46_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[3]~3 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~33 (
// Equation(s):
// \slc|d0|IR_Reg|Out~33_combout  = (\slc|d0|MDR_Reg|Out[3]~3_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~33 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \slc|d0|IR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
fiftyfivenm_lcell_comb \slc|hex0|WideOr6~0 (
// Equation(s):
// \slc|hex0|WideOr6~0_combout  = (\slc|d0|IR_Reg|Out [3] & (\slc|d0|IR_Reg|Out [0] & (\slc|d0|IR_Reg|Out [1] $ (\slc|d0|IR_Reg|Out [2])))) # (!\slc|d0|IR_Reg|Out [3] & (!\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0] $ (\slc|d0|IR_Reg|Out [2]))))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr6~0 .lut_mask = 16'h0984;
defparam \slc|hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
fiftyfivenm_lcell_comb \slc|hex0|WideOr5~0 (
// Equation(s):
// \slc|hex0|WideOr5~0_combout  = (\slc|d0|IR_Reg|Out [3] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|IR_Reg|Out [1])) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [2]))))) # (!\slc|d0|IR_Reg|Out [3] & (\slc|d0|IR_Reg|Out [2] & (\slc|d0|IR_Reg|Out [0] $ 
// (\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr5~0 .lut_mask = 16'hB680;
defparam \slc|hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
fiftyfivenm_lcell_comb \slc|hex0|WideOr4~0 (
// Equation(s):
// \slc|hex0|WideOr4~0_combout  = (\slc|d0|IR_Reg|Out [3] & (\slc|d0|IR_Reg|Out [2] & ((\slc|d0|IR_Reg|Out [1]) # (!\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [3] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|IR_Reg|Out [1] & !\slc|d0|IR_Reg|Out [2])))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
fiftyfivenm_lcell_comb \slc|hex0|WideOr3~0 (
// Equation(s):
// \slc|hex0|WideOr3~0_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [2]))) # (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|IR_Reg|Out [3] & !\slc|d0|IR_Reg|Out [2])))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [3] & 
// (\slc|d0|IR_Reg|Out [0] $ (\slc|d0|IR_Reg|Out [2]))))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr3~0 .lut_mask = 16'hC124;
defparam \slc|hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
fiftyfivenm_lcell_comb \slc|hex0|WideOr2~0 (
// Equation(s):
// \slc|hex0|WideOr2~0_combout  = (\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [3] & (\slc|d0|IR_Reg|Out [0]))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [2] & (!\slc|d0|IR_Reg|Out [3])) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|IR_Reg|Out [0])))))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr2~0 .lut_mask = 16'h454C;
defparam \slc|hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
fiftyfivenm_lcell_comb \slc|hex0|WideOr1~0 (
// Equation(s):
// \slc|hex0|WideOr1~0_combout  = (\slc|d0|IR_Reg|Out [2] & (\slc|d0|IR_Reg|Out [0] & (\slc|d0|IR_Reg|Out [3] $ (\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [2] & (!\slc|d0|IR_Reg|Out [3] & ((\slc|d0|IR_Reg|Out [0]) # (\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|IR_Reg|Out [3]),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr1~0 .lut_mask = 16'h3190;
defparam \slc|hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
fiftyfivenm_lcell_comb \slc|hex0|WideOr0~0 (
// Equation(s):
// \slc|hex0|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [3]) # (\slc|d0|IR_Reg|Out [2] $ (\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1]) # (\slc|d0|IR_Reg|Out [2] $ (\slc|d0|IR_Reg|Out [3]))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|IR_Reg|Out [3]),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex0|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \slc|hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
fiftyfivenm_lcell_comb \slc|hex1|WideOr6~0 (
// Equation(s):
// \slc|hex1|WideOr6~0_combout  = (\slc|d0|IR_Reg|Out [6] & (!\slc|d0|IR_Reg|Out [5] & (\slc|d0|IR_Reg|Out [4] $ (!\slc|d0|IR_Reg|Out [7])))) # (!\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [4] & (\slc|d0|IR_Reg|Out [5] $ (!\slc|d0|IR_Reg|Out [7]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr6~0 .lut_mask = 16'h4806;
defparam \slc|hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
fiftyfivenm_lcell_comb \slc|hex1|WideOr5~0 (
// Equation(s):
// \slc|hex1|WideOr5~0_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|d0|IR_Reg|Out [4] & ((\slc|d0|IR_Reg|Out [7]))) # (!\slc|d0|IR_Reg|Out [4] & (\slc|d0|IR_Reg|Out [6])))) # (!\slc|d0|IR_Reg|Out [5] & (\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [4] $ 
// (\slc|d0|IR_Reg|Out [7]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
fiftyfivenm_lcell_comb \slc|hex1|WideOr4~0 (
// Equation(s):
// \slc|hex1|WideOr4~0_combout  = (\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [7] & ((\slc|d0|IR_Reg|Out [5]) # (!\slc|d0|IR_Reg|Out [4])))) # (!\slc|d0|IR_Reg|Out [6] & (!\slc|d0|IR_Reg|Out [4] & (\slc|d0|IR_Reg|Out [5] & !\slc|d0|IR_Reg|Out [7])))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
fiftyfivenm_lcell_comb \slc|hex1|WideOr3~0 (
// Equation(s):
// \slc|hex1|WideOr3~0_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [4])) # (!\slc|d0|IR_Reg|Out [6] & (!\slc|d0|IR_Reg|Out [4] & \slc|d0|IR_Reg|Out [7])))) # (!\slc|d0|IR_Reg|Out [5] & (!\slc|d0|IR_Reg|Out [7] & 
// (\slc|d0|IR_Reg|Out [6] $ (\slc|d0|IR_Reg|Out [4]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr3~0 .lut_mask = 16'h9086;
defparam \slc|hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
fiftyfivenm_lcell_comb \slc|hex1|WideOr2~0 (
// Equation(s):
// \slc|hex1|WideOr2~0_combout  = (\slc|d0|IR_Reg|Out [5] & (((\slc|d0|IR_Reg|Out [4] & !\slc|d0|IR_Reg|Out [7])))) # (!\slc|d0|IR_Reg|Out [5] & ((\slc|d0|IR_Reg|Out [6] & ((!\slc|d0|IR_Reg|Out [7]))) # (!\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [4]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr2~0 .lut_mask = 16'h04CE;
defparam \slc|hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
fiftyfivenm_lcell_comb \slc|hex1|WideOr1~0 (
// Equation(s):
// \slc|hex1|WideOr1~0_combout  = (\slc|d0|IR_Reg|Out [6] & (\slc|d0|IR_Reg|Out [4] & (\slc|d0|IR_Reg|Out [5] $ (\slc|d0|IR_Reg|Out [7])))) # (!\slc|d0|IR_Reg|Out [6] & (!\slc|d0|IR_Reg|Out [7] & ((\slc|d0|IR_Reg|Out [4]) # (\slc|d0|IR_Reg|Out [5]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr1~0 .lut_mask = 16'h08D4;
defparam \slc|hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
fiftyfivenm_lcell_comb \slc|hex1|WideOr0~0 (
// Equation(s):
// \slc|hex1|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [4] & ((\slc|d0|IR_Reg|Out [7]) # (\slc|d0|IR_Reg|Out [6] $ (\slc|d0|IR_Reg|Out [5])))) # (!\slc|d0|IR_Reg|Out [4] & ((\slc|d0|IR_Reg|Out [5]) # (\slc|d0|IR_Reg|Out [6] $ (\slc|d0|IR_Reg|Out [7]))))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|IR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex1|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \slc|hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
fiftyfivenm_lcell_comb \slc|hex2|WideOr6~0 (
// Equation(s):
// \slc|hex2|WideOr6~0_combout  = (\slc|d0|IR_Reg|Out [11] & (\slc|d0|IR_Reg|Out [8] & (\slc|d0|IR_Reg|Out [9] $ (\slc|d0|IR_Reg|Out [10])))) # (!\slc|d0|IR_Reg|Out [11] & (!\slc|d0|IR_Reg|Out [9] & (\slc|d0|IR_Reg|Out [8] $ (\slc|d0|IR_Reg|Out [10]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr6~0 .lut_mask = 16'h4184;
defparam \slc|hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
fiftyfivenm_lcell_comb \slc|hex2|WideOr5~0 (
// Equation(s):
// \slc|hex2|WideOr5~0_combout  = (\slc|d0|IR_Reg|Out [9] & ((\slc|d0|IR_Reg|Out [8] & (\slc|d0|IR_Reg|Out [11])) # (!\slc|d0|IR_Reg|Out [8] & ((\slc|d0|IR_Reg|Out [10]))))) # (!\slc|d0|IR_Reg|Out [9] & (\slc|d0|IR_Reg|Out [10] & (\slc|d0|IR_Reg|Out [8] $ 
// (\slc|d0|IR_Reg|Out [11]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr5~0 .lut_mask = 16'hB680;
defparam \slc|hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
fiftyfivenm_lcell_comb \slc|hex2|WideOr4~0 (
// Equation(s):
// \slc|hex2|WideOr4~0_combout  = (\slc|d0|IR_Reg|Out [11] & (\slc|d0|IR_Reg|Out [10] & ((\slc|d0|IR_Reg|Out [9]) # (!\slc|d0|IR_Reg|Out [8])))) # (!\slc|d0|IR_Reg|Out [11] & (\slc|d0|IR_Reg|Out [9] & (!\slc|d0|IR_Reg|Out [8] & !\slc|d0|IR_Reg|Out [10])))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr4~0 .lut_mask = 16'hB002;
defparam \slc|hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
fiftyfivenm_lcell_comb \slc|hex2|WideOr3~0 (
// Equation(s):
// \slc|hex2|WideOr3~0_combout  = (\slc|d0|IR_Reg|Out [9] & ((\slc|d0|IR_Reg|Out [8] & ((\slc|d0|IR_Reg|Out [10]))) # (!\slc|d0|IR_Reg|Out [8] & (\slc|d0|IR_Reg|Out [11] & !\slc|d0|IR_Reg|Out [10])))) # (!\slc|d0|IR_Reg|Out [9] & (!\slc|d0|IR_Reg|Out [11] & 
// (\slc|d0|IR_Reg|Out [8] $ (\slc|d0|IR_Reg|Out [10]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr3~0 .lut_mask = 16'h8924;
defparam \slc|hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
fiftyfivenm_lcell_comb \slc|hex2|WideOr2~0 (
// Equation(s):
// \slc|hex2|WideOr2~0_combout  = (\slc|d0|IR_Reg|Out [9] & (\slc|d0|IR_Reg|Out [8] & (!\slc|d0|IR_Reg|Out [11]))) # (!\slc|d0|IR_Reg|Out [9] & ((\slc|d0|IR_Reg|Out [10] & ((!\slc|d0|IR_Reg|Out [11]))) # (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|IR_Reg|Out 
// [8]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \slc|hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
fiftyfivenm_lcell_comb \slc|hex2|WideOr1~0 (
// Equation(s):
// \slc|hex2|WideOr1~0_combout  = (\slc|d0|IR_Reg|Out [9] & (!\slc|d0|IR_Reg|Out [11] & ((\slc|d0|IR_Reg|Out [8]) # (!\slc|d0|IR_Reg|Out [10])))) # (!\slc|d0|IR_Reg|Out [9] & (\slc|d0|IR_Reg|Out [8] & (\slc|d0|IR_Reg|Out [11] $ (!\slc|d0|IR_Reg|Out [10]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr1~0 .lut_mask = 16'h480E;
defparam \slc|hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
fiftyfivenm_lcell_comb \slc|hex2|WideOr0~0 (
// Equation(s):
// \slc|hex2|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [8] & ((\slc|d0|IR_Reg|Out [11]) # (\slc|d0|IR_Reg|Out [9] $ (\slc|d0|IR_Reg|Out [10])))) # (!\slc|d0|IR_Reg|Out [8] & ((\slc|d0|IR_Reg|Out [9]) # (\slc|d0|IR_Reg|Out [11] $ (\slc|d0|IR_Reg|Out [10]))))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex2|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \slc|hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
fiftyfivenm_lcell_comb \slc|hex3|WideOr6~0 (
// Equation(s):
// \slc|hex3|WideOr6~0_combout  = (\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [12] & (\slc|d0|IR_Reg|Out [13] $ (\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [15] & (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] $ (\slc|d0|IR_Reg|Out [14]))))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr6~0 .lut_mask = 16'h4190;
defparam \slc|hex3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N2
fiftyfivenm_lcell_comb \slc|hex3|WideOr5~0 (
// Equation(s):
// \slc|hex3|WideOr5~0_combout  = (\slc|d0|IR_Reg|Out [13] & ((\slc|d0|IR_Reg|Out [12] & (\slc|d0|IR_Reg|Out [15])) # (!\slc|d0|IR_Reg|Out [12] & ((\slc|d0|IR_Reg|Out [14]))))) # (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [14] & (\slc|d0|IR_Reg|Out [15] 
// $ (\slc|d0|IR_Reg|Out [12]))))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \slc|hex3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
fiftyfivenm_lcell_comb \slc|hex3|WideOr4~0 (
// Equation(s):
// \slc|hex3|WideOr4~0_combout  = (\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [14] & ((\slc|d0|IR_Reg|Out [13]) # (!\slc|d0|IR_Reg|Out [12])))) # (!\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out 
// [14])))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \slc|hex3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
fiftyfivenm_lcell_comb \slc|hex3|WideOr3~0 (
// Equation(s):
// \slc|hex3|WideOr3~0_combout  = (\slc|d0|IR_Reg|Out [13] & ((\slc|d0|IR_Reg|Out [12] & ((\slc|d0|IR_Reg|Out [14]))) # (!\slc|d0|IR_Reg|Out [12] & (\slc|d0|IR_Reg|Out [15] & !\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out 
// [15] & (\slc|d0|IR_Reg|Out [12] $ (\slc|d0|IR_Reg|Out [14]))))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr3~0 .lut_mask = 16'hA118;
defparam \slc|hex3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
fiftyfivenm_lcell_comb \slc|hex3|WideOr2~0 (
// Equation(s):
// \slc|hex3|WideOr2~0_combout  = (\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [15]))) # (!\slc|d0|IR_Reg|Out [13] & ((\slc|d0|IR_Reg|Out [14] & ((!\slc|d0|IR_Reg|Out [15]))) # (!\slc|d0|IR_Reg|Out [14] & (\slc|d0|IR_Reg|Out 
// [12]))))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [13]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr2~0 .lut_mask = 16'h232A;
defparam \slc|hex3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
fiftyfivenm_lcell_comb \slc|hex3|WideOr1~0 (
// Equation(s):
// \slc|hex3|WideOr1~0_combout  = (\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [15] & ((\slc|d0|IR_Reg|Out [12]) # (!\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] & (\slc|d0|IR_Reg|Out [15] $ (!\slc|d0|IR_Reg|Out 
// [14]))))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr1~0 .lut_mask = 16'h6032;
defparam \slc|hex3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
fiftyfivenm_lcell_comb \slc|hex3|WideOr0~0 (
// Equation(s):
// \slc|hex3|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [12] & ((\slc|d0|IR_Reg|Out [15]) # (\slc|d0|IR_Reg|Out [13] $ (\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [12] & ((\slc|d0|IR_Reg|Out [13]) # (\slc|d0|IR_Reg|Out [15] $ (\slc|d0|IR_Reg|Out 
// [14]))))

	.dataa(\slc|d0|IR_Reg|Out [13]),
	.datab(\slc|d0|IR_Reg|Out [15]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [14]),
	.cin(gnd),
	.combout(\slc|hex3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex3|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \slc|hex3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
