{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 03:19:57 2019 " "Info: Processing started: Wed Jul 31 03:19:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculadora_binaria -c calculadora_binaria " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculadora_binaria -c calculadora_binaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "BH1 " "Info: Assuming node \"BH1\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "BH1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "pin_name" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 200 264 144 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst1 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst1\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 304 368 144 "inst1" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst2 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst2\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 408 472 144 "inst2" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst3 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst3\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 512 576 144 "inst3" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst4 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst4\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 616 680 144 "inst4" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst5 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst5\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 720 784 144 "inst5" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst6 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst6\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 824 888 144 "inst6" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst7 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst7\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 200 264 272 "inst7" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst8 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst8\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 304 368 272 "inst8" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst9 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst9\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 408 472 272 "inst9" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst10 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst10\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 512 576 272 "inst10" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst11 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst11\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 616 680 272 "inst11" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst12 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst12\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 720 784 272 "inst12" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst13 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst13\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 824 888 272 "inst13" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst14 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst14\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 200 264 392 "inst14" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst15 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst15\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 304 368 392 "inst15" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst16 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst16\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 408 472 392 "inst16" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor_de_clock:inst4\|inst17 " "Info: Detected ripple clock \"divisor_de_clock:inst4\|inst17\" as buffer" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 512 576 392 "inst17" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor_de_clock:inst4\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:inst1\|inst " "Info: Detected ripple clock \"contador:inst1\|inst\" as buffer" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "BH1 " "Info: No valid register-to-register data paths exist for clock \"BH1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name register register contador:inst1\|inst1 contador:inst1\|inst1 200.0 MHz Internal " "Info: Clock \"pin_name\" Internal fmax is restricted to 200.0 MHz between source register \"contador:inst1\|inst1\" and destination register \"contador:inst1\|inst1\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst1\|inst1 1 REG LC1_J46 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns contador:inst1\|inst1 2 REG LC1_J46 15 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst1|inst1 {} contador:inst1|inst1 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 63.200 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 63.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns pin_name 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst4\|inst 2 REG LC1_I10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_I10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pin_name divisor_de_clock:inst4|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 200 264 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns divisor_de_clock:inst4\|inst1 3 REG LC1_I25 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_I25; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 304 368 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 9.300 ns divisor_de_clock:inst4\|inst2 4 REG LC1_I14 2 " "Info: 4: + IC(1.900 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC1_I14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 408 472 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 12.300 ns divisor_de_clock:inst4\|inst3 5 REG LC2_I17 2 " "Info: 5: + IC(1.900 ns) + CELL(1.100 ns) = 12.300 ns; Loc. = LC2_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 512 576 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.200 ns divisor_de_clock:inst4\|inst4 6 REG LC1_I16 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 15.200 ns; Loc. = LC1_I16; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 616 680 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.100 ns divisor_de_clock:inst4\|inst5 7 REG LC1_I17 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.100 ns; Loc. = LC1_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 720 784 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 21.000 ns divisor_de_clock:inst4\|inst6 8 REG LC1_I12 2 " "Info: 8: + IC(1.800 ns) + CELL(1.100 ns) = 21.000 ns; Loc. = LC1_I12; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 824 888 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.200 ns divisor_de_clock:inst4\|inst7 9 REG LC1_I7 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_I7; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 200 264 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 26.600 ns divisor_de_clock:inst4\|inst8 10 REG LC1_I26 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 26.600 ns; Loc. = LC1_I26; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 304 368 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 29.600 ns divisor_de_clock:inst4\|inst9 11 REG LC1_I20 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_I20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 408 472 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.100 ns) 34.100 ns divisor_de_clock:inst4\|inst10 12 REG LC1_B24 2 " "Info: 12: + IC(3.400 ns) + CELL(1.100 ns) = 34.100 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 512 576 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.500 ns divisor_de_clock:inst4\|inst11 13 REG LC1_B10 2 " "Info: 13: + IC(1.300 ns) + CELL(1.100 ns) = 36.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 616 680 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.400 ns divisor_de_clock:inst4\|inst12 14 REG LC1_B2 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 720 784 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 42.700 ns divisor_de_clock:inst4\|inst13 15 REG LC3_B14 2 " "Info: 15: + IC(2.200 ns) + CELL(1.100 ns) = 42.700 ns; Loc. = LC3_B14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 824 888 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 45.800 ns divisor_de_clock:inst4\|inst14 16 REG LC1_B22 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 45.800 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 200 264 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 48.900 ns divisor_de_clock:inst4\|inst15 17 REG LC2_B2 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 48.900 ns; Loc. = LC2_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 304 368 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.400 ns divisor_de_clock:inst4\|inst16 18 REG LC1_B20 2 " "Info: 18: + IC(2.400 ns) + CELL(1.100 ns) = 52.400 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 408 472 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 55.300 ns divisor_de_clock:inst4\|inst17 19 REG LC1_B18 2 " "Info: 19: + IC(1.800 ns) + CELL(1.100 ns) = 55.300 ns; Loc. = LC1_B18; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 512 576 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 58.200 ns contador:inst1\|inst 20 REG LC1_B14 15 " "Info: 20: + IC(1.800 ns) + CELL(1.100 ns) = 58.200 ns; Loc. = LC1_B14; Fanout = 15; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 63.200 ns contador:inst1\|inst1 21 REG LC1_J46 15 " "Info: 21: + IC(5.000 ns) + CELL(0.000 ns) = 63.200 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 33.86 % ) " "Info: Total cell delay = 21.400 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "41.800 ns ( 66.14 % ) " "Info: Total interconnect delay = 41.800 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 63.200 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 63.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns pin_name 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst4\|inst 2 REG LC1_I10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_I10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pin_name divisor_de_clock:inst4|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 200 264 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns divisor_de_clock:inst4\|inst1 3 REG LC1_I25 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_I25; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 304 368 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 9.300 ns divisor_de_clock:inst4\|inst2 4 REG LC1_I14 2 " "Info: 4: + IC(1.900 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC1_I14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 408 472 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 12.300 ns divisor_de_clock:inst4\|inst3 5 REG LC2_I17 2 " "Info: 5: + IC(1.900 ns) + CELL(1.100 ns) = 12.300 ns; Loc. = LC2_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 512 576 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.200 ns divisor_de_clock:inst4\|inst4 6 REG LC1_I16 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 15.200 ns; Loc. = LC1_I16; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 616 680 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.100 ns divisor_de_clock:inst4\|inst5 7 REG LC1_I17 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.100 ns; Loc. = LC1_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 720 784 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 21.000 ns divisor_de_clock:inst4\|inst6 8 REG LC1_I12 2 " "Info: 8: + IC(1.800 ns) + CELL(1.100 ns) = 21.000 ns; Loc. = LC1_I12; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 824 888 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.200 ns divisor_de_clock:inst4\|inst7 9 REG LC1_I7 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_I7; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 200 264 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 26.600 ns divisor_de_clock:inst4\|inst8 10 REG LC1_I26 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 26.600 ns; Loc. = LC1_I26; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 304 368 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 29.600 ns divisor_de_clock:inst4\|inst9 11 REG LC1_I20 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_I20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 408 472 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.100 ns) 34.100 ns divisor_de_clock:inst4\|inst10 12 REG LC1_B24 2 " "Info: 12: + IC(3.400 ns) + CELL(1.100 ns) = 34.100 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 512 576 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.500 ns divisor_de_clock:inst4\|inst11 13 REG LC1_B10 2 " "Info: 13: + IC(1.300 ns) + CELL(1.100 ns) = 36.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 616 680 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.400 ns divisor_de_clock:inst4\|inst12 14 REG LC1_B2 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 720 784 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 42.700 ns divisor_de_clock:inst4\|inst13 15 REG LC3_B14 2 " "Info: 15: + IC(2.200 ns) + CELL(1.100 ns) = 42.700 ns; Loc. = LC3_B14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 824 888 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 45.800 ns divisor_de_clock:inst4\|inst14 16 REG LC1_B22 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 45.800 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 200 264 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 48.900 ns divisor_de_clock:inst4\|inst15 17 REG LC2_B2 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 48.900 ns; Loc. = LC2_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 304 368 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.400 ns divisor_de_clock:inst4\|inst16 18 REG LC1_B20 2 " "Info: 18: + IC(2.400 ns) + CELL(1.100 ns) = 52.400 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 408 472 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 55.300 ns divisor_de_clock:inst4\|inst17 19 REG LC1_B18 2 " "Info: 19: + IC(1.800 ns) + CELL(1.100 ns) = 55.300 ns; Loc. = LC1_B18; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 512 576 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 58.200 ns contador:inst1\|inst 20 REG LC1_B14 15 " "Info: 20: + IC(1.800 ns) + CELL(1.100 ns) = 58.200 ns; Loc. = LC1_B14; Fanout = 15; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 63.200 ns contador:inst1\|inst1 21 REG LC1_J46 15 " "Info: 21: + IC(5.000 ns) + CELL(0.000 ns) = 63.200 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 33.86 % ) " "Info: Total cell delay = 21.400 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "41.800 ns ( 66.14 % ) " "Info: Total interconnect delay = 41.800 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { contador:inst1|inst1 contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { contador:inst1|inst1 {} contador:inst1|inst1 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { contador:inst1|inst1 {} } {  } {  } "" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:inst10\|inst5 pin_name6 BH1 7.500 ns register " "Info: tsu for register \"registrador:inst10\|inst5\" (data pin = \"pin_name6\", clock pin = \"BH1\") is 7.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest pin register " "Info: + Longest pin to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns pin_name6 1 PIN PIN_202 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_202; Fanout = 1; PIN Node = 'pin_name6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name6 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 240 0 168 256 "pin_name6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.000 ns) 8.700 ns registrador:inst10\|inst5 2 REG LC1_J39 8 " "Info: 2: + IC(4.600 ns) + CELL(1.000 ns) = 8.700 ns; Loc. = LC1_J39; Fanout = 8; REG Node = 'registrador:inst10\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { pin_name6 registrador:inst10|inst5 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 208 344 408 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 47.13 % ) " "Info: Total cell delay = 4.100 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 52.87 % ) " "Info: Total interconnect delay = 4.600 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { pin_name6 registrador:inst10|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { pin_name6 {} pin_name6~out {} registrador:inst10|inst5 {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 208 344 408 288 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BH1 destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"BH1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns BH1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'BH1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BH1 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst10\|inst5 2 REG LC1_J39 8 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_J39; Fanout = 8; REG Node = 'registrador:inst10\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { BH1 registrador:inst10|inst5 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 208 344 408 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { pin_name6 registrador:inst10|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { pin_name6 {} pin_name6~out {} registrador:inst10|inst5 {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.100ns 1.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst5 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst5 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name d1 contador:inst1\|inst1 80.000 ns register " "Info: tco from clock \"pin_name\" to destination pin \"d1\" through register \"contador:inst1\|inst1\" is 80.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 63.200 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 63.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns pin_name 1 CLK PIN_183 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_183; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 616 320 488 632 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns divisor_de_clock:inst4\|inst 2 REG LC1_I10 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_I10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pin_name divisor_de_clock:inst4|inst } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 200 264 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns divisor_de_clock:inst4\|inst1 3 REG LC1_I25 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_I25; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 304 368 144 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 9.300 ns divisor_de_clock:inst4\|inst2 4 REG LC1_I14 2 " "Info: 4: + IC(1.900 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC1_I14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 408 472 144 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 12.300 ns divisor_de_clock:inst4\|inst3 5 REG LC2_I17 2 " "Info: 5: + IC(1.900 ns) + CELL(1.100 ns) = 12.300 ns; Loc. = LC2_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 512 576 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 15.200 ns divisor_de_clock:inst4\|inst4 6 REG LC1_I16 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 15.200 ns; Loc. = LC1_I16; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 616 680 144 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 18.100 ns divisor_de_clock:inst4\|inst5 7 REG LC1_I17 2 " "Info: 7: + IC(1.800 ns) + CELL(1.100 ns) = 18.100 ns; Loc. = LC1_I17; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 720 784 144 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 21.000 ns divisor_de_clock:inst4\|inst6 8 REG LC1_I12 2 " "Info: 8: + IC(1.800 ns) + CELL(1.100 ns) = 21.000 ns; Loc. = LC1_I12; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 64 824 888 144 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.200 ns divisor_de_clock:inst4\|inst7 9 REG LC1_I7 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.200 ns; Loc. = LC1_I7; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 200 264 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 26.600 ns divisor_de_clock:inst4\|inst8 10 REG LC1_I26 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 26.600 ns; Loc. = LC1_I26; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 304 368 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 29.600 ns divisor_de_clock:inst4\|inst9 11 REG LC1_I20 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_I20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 408 472 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.100 ns) 34.100 ns divisor_de_clock:inst4\|inst10 12 REG LC1_B24 2 " "Info: 12: + IC(3.400 ns) + CELL(1.100 ns) = 34.100 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 512 576 272 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.500 ns divisor_de_clock:inst4\|inst11 13 REG LC1_B10 2 " "Info: 13: + IC(1.300 ns) + CELL(1.100 ns) = 36.500 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 616 680 272 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.400 ns divisor_de_clock:inst4\|inst12 14 REG LC1_B2 2 " "Info: 14: + IC(1.800 ns) + CELL(1.100 ns) = 39.400 ns; Loc. = LC1_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 720 784 272 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 42.700 ns divisor_de_clock:inst4\|inst13 15 REG LC3_B14 2 " "Info: 15: + IC(2.200 ns) + CELL(1.100 ns) = 42.700 ns; Loc. = LC3_B14; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 192 824 888 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 45.800 ns divisor_de_clock:inst4\|inst14 16 REG LC1_B22 2 " "Info: 16: + IC(2.000 ns) + CELL(1.100 ns) = 45.800 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 200 264 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 48.900 ns divisor_de_clock:inst4\|inst15 17 REG LC2_B2 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 48.900 ns; Loc. = LC2_B2; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst15'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 304 368 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 52.400 ns divisor_de_clock:inst4\|inst16 18 REG LC1_B20 2 " "Info: 18: + IC(2.400 ns) + CELL(1.100 ns) = 52.400 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 408 472 392 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 55.300 ns divisor_de_clock:inst4\|inst17 19 REG LC1_B18 2 " "Info: 19: + IC(1.800 ns) + CELL(1.100 ns) = 55.300 ns; Loc. = LC1_B18; Fanout = 2; REG Node = 'divisor_de_clock:inst4\|inst17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 } "NODE_NAME" } } { "divisor_de_clock.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/divisor_de_clock.bdf" { { 312 512 576 392 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 58.200 ns contador:inst1\|inst 20 REG LC1_B14 15 " "Info: 20: + IC(1.800 ns) + CELL(1.100 ns) = 58.200 ns; Loc. = LC1_B14; Fanout = 15; REG Node = 'contador:inst1\|inst'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { divisor_de_clock:inst4|inst17 contador:inst1|inst } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 200 264 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 63.200 ns contador:inst1\|inst1 21 REG LC1_J46 15 " "Info: 21: + IC(5.000 ns) + CELL(0.000 ns) = 63.200 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.400 ns ( 33.86 % ) " "Info: Total cell delay = 21.400 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "41.800 ns ( 66.14 % ) " "Info: Total interconnect delay = 41.800 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.700 ns + Longest register pin " "Info: + Longest register to pin delay is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:inst1\|inst1 1 REG LC1_J46 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_J46; Fanout = 15; REG Node = 'contador:inst1\|inst1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:inst1|inst1 } "NODE_NAME" } } { "contador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/contador.bdf" { { 72 304 368 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 3.900 ns multiplexador:inst5\|inst39~0 2 COMB LC8_J30 1 " "Info: 2: + IC(2.000 ns) + CELL(1.900 ns) = 3.900 ns; Loc. = LC8_J30; Fanout = 1; COMB Node = 'multiplexador:inst5\|inst39~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { contador:inst1|inst1 multiplexador:inst5|inst39~0 } "NODE_NAME" } } { "multiplexador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/multiplexador.bdf" { { 2680 1560 1624 2728 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(8.600 ns) 15.700 ns d1 3 PIN PIN_13 0 " "Info: 3: + IC(3.200 ns) + CELL(8.600 ns) = 15.700 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'd1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { multiplexador:inst5|inst39~0 d1 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 136 2024 2200 152 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 66.88 % ) " "Info: Total cell delay = 10.500 ns ( 66.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 33.12 % ) " "Info: Total interconnect delay = 5.200 ns ( 33.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { contador:inst1|inst1 multiplexador:inst5|inst39~0 d1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { contador:inst1|inst1 {} multiplexador:inst5|inst39~0 {} d1 {} } { 0.000ns 2.000ns 3.200ns } { 0.000ns 1.900ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "63.200 ns" { pin_name divisor_de_clock:inst4|inst divisor_de_clock:inst4|inst1 divisor_de_clock:inst4|inst2 divisor_de_clock:inst4|inst3 divisor_de_clock:inst4|inst4 divisor_de_clock:inst4|inst5 divisor_de_clock:inst4|inst6 divisor_de_clock:inst4|inst7 divisor_de_clock:inst4|inst8 divisor_de_clock:inst4|inst9 divisor_de_clock:inst4|inst10 divisor_de_clock:inst4|inst11 divisor_de_clock:inst4|inst12 divisor_de_clock:inst4|inst13 divisor_de_clock:inst4|inst14 divisor_de_clock:inst4|inst15 divisor_de_clock:inst4|inst16 divisor_de_clock:inst4|inst17 contador:inst1|inst contador:inst1|inst1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "63.200 ns" { pin_name {} pin_name~out {} divisor_de_clock:inst4|inst {} divisor_de_clock:inst4|inst1 {} divisor_de_clock:inst4|inst2 {} divisor_de_clock:inst4|inst3 {} divisor_de_clock:inst4|inst4 {} divisor_de_clock:inst4|inst5 {} divisor_de_clock:inst4|inst6 {} divisor_de_clock:inst4|inst7 {} divisor_de_clock:inst4|inst8 {} divisor_de_clock:inst4|inst9 {} divisor_de_clock:inst4|inst10 {} divisor_de_clock:inst4|inst11 {} divisor_de_clock:inst4|inst12 {} divisor_de_clock:inst4|inst13 {} divisor_de_clock:inst4|inst14 {} divisor_de_clock:inst4|inst15 {} divisor_de_clock:inst4|inst16 {} divisor_de_clock:inst4|inst17 {} contador:inst1|inst {} contador:inst1|inst1 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.900ns 1.900ns 1.800ns 1.800ns 1.800ns 1.100ns 2.300ns 1.900ns 3.400ns 1.300ns 1.800ns 2.200ns 2.000ns 2.000ns 2.400ns 1.800ns 1.800ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { contador:inst1|inst1 multiplexador:inst5|inst39~0 d1 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { contador:inst1|inst1 {} multiplexador:inst5|inst39~0 {} d1 {} } { 0.000ns 2.000ns 3.200ns } { 0.000ns 1.900ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador:inst10\|inst4 pin_name5 BH1 -0.100 ns register " "Info: th for register \"registrador:inst10\|inst4\" (data pin = \"pin_name5\", clock pin = \"BH1\") is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BH1 destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"BH1\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns BH1 1 CLK PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 8; CLK Node = 'BH1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BH1 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 344 0 168 360 "BH1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns registrador:inst10\|inst4 2 REG LC1_J51 7 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_J51; Fanout = 7; REG Node = 'registrador:inst10\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns pin_name5 1 PIN PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 1; PIN Node = 'pin_name5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "calculadora_binaria.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/calculadora_binaria.bdf" { { 200 0 168 216 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.000 ns) 2.900 ns registrador:inst10\|inst4 2 REG LC1_J51 7 " "Info: 2: + IC(1.400 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC1_J51; Fanout = 7; REG Node = 'registrador:inst10\|inst4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "registrador.bdf" "" { Schematic "C:/Users/danie/Pictures/calculadora_binaria/registrador.bdf" { { 104 344 408 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 51.72 % ) " "Info: Total cell delay = 1.500 ns ( 51.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 48.28 % ) " "Info: Total interconnect delay = 1.400 ns ( 48.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pin_name5 {} pin_name5~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { BH1 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { BH1 {} BH1~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pin_name5 registrador:inst10|inst4 } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pin_name5 {} pin_name5~out {} registrador:inst10|inst4 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 03:19:58 2019 " "Info: Processing ended: Wed Jul 31 03:19:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
