$date
	Fri Feb 28 00:14:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uio_oe [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uo_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$scope module user_project $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 ) ui_in [7:0] $end
$var wire 8 * uio_in [7:0] $end
$var wire 8 + uio_oe [7:0] $end
$var wire 8 , uio_out [7:0] $end
$var wire 8 - uo_out [7:0] $end
$var wire 16 . in [15:0] $end
$var wire 1 / _unused $end
$var reg 8 0 addr [7:0] $end
$var reg 1 1 found $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 2
11
b0 0
0/
b1 .
b0 -
b0 ,
b0 +
b1 *
b0 )
b1 (
b0 '
1&
1%
1$
b0 #
b0 "
b0 !
$end
#5000
0$
#10000
b11110000 #
b11110000 -
b11110000 0
01
b0 .
b0 (
b0 *
1$
#15000
0$
#20000
11
b11111111111111111111111111111111 2
b1111 #
b1111 -
b1111 0
b1100000000000000 .
b11000000 '
b11000000 )
1$
#25000
0$
#30000
1$
#30001
