{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621596592333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621596592334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 16:59:52 2021 " "Processing started: Fri May 21 16:59:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621596592334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596592334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-Proc -c IITB-Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-Proc -c IITB-Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596592334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621596592501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621596592501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-arch " "Found design unit 1: Memory-arch" {  } { { "Memory.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600305 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IITBProc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IITBProc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITBProc-arch " "Found design unit 1: IITBProc-arch" {  } { { "IITBProc.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/IITBProc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600306 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITBProc " "Found entity 1: IITBProc" {  } { { "IITBProc.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/IITBProc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RFTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RFTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFTest-arch " "Found design unit 1: RFTest-arch" {  } { { "RFTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RFTest.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFTest " "Found entity 1: RFTest" {  } { { "RFTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RFTest.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTest-arch " "Found design unit 1: MemoryTest-arch" {  } { { "MemoryTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/MemoryTest.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600307 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryTest " "Found entity 1: MemoryTest" {  } { { "MemoryTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/MemoryTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-arch " "Found design unit 1: ALUTest-arch" {  } { { "ALUTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/ALUTest.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/ALUTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LoadTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LoadTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadTest-arch " "Found design unit 1: LoadTest-arch" {  } { { "LoadTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LoadTest.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600308 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadTest " "Found entity 1: LoadTest" {  } { { "LoadTest.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/LoadTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utilities.vhd 1 0 " "Found 1 design units, including 0 entities, in source file utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utilities " "Found design unit 1: utilities" {  } { { "utilities.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/utilities.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621596600309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITBProc " "Elaborating entity \"IITBProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621596600356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "IITBProc.vhd" "Arithmetic" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/IITBProc.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621596600435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:RAM " "Elaborating entity \"Memory\" for hierarchy \"Memory:RAM\"" {  } { { "IITBProc.vhd" "RAM" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/IITBProc.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621596600436 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "store Memory.vhd(23) " "VHDL Process Statement warning at Memory.vhd(23): signal \"store\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/Memory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621596600436 "|IITBProc|Memory:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Registers " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Registers\"" {  } { { "IITBProc.vhd" "Registers" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/IITBProc.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621596600437 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "store RegisterFile.vhd(33) " "VHDL Process Statement warning at RegisterFile.vhd(33): signal \"store\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621596600438 "|IITBProc|RegisterFile:Registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "store RegisterFile.vhd(34) " "VHDL Process Statement warning at RegisterFile.vhd(34): signal \"store\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flgs RegisterFile.vhd(35) " "VHDL Process Statement warning at RegisterFile.vhd(35): signal \"flgs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flagUPD RegisterFile.vhd(38) " "VHDL Process Statement warning at RegisterFile.vhd(38): signal \"flagUPD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store RegisterFile.vhd(29) " "VHDL Process Statement warning at RegisterFile.vhd(29): inferring latch(es) for signal or variable \"store\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[7\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600439 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[6\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[5\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600440 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[4\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[3\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600441 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[2\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[1\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[0\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[0\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600442 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[1\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[1\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[2\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[2\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[3\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[3\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[4\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[4\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[5\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[5\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[6\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[6\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[7\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[7\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[8\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[8\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[9\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[9\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[10\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[10\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[11\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[11\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[12\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[12\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[13\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[13\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[14\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[14\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\]\[15\] RegisterFile.vhd(29) " "Inferred latch for \"store\[0\]\[15\]\" at RegisterFile.vhd(29)" {  } { { "RegisterFile.vhd" "" { Text "/home/burixzura/acads/CS 254/Project/GitHub/IITB-Proc/IITB-Proc/RegisterFile.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596600443 "|IITBProc|RegisterFile:Registers"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621596618341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29336 " "Implemented 29336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621596619058 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621596619058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29189 " "Implemented 29189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621596619058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621596619058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621596619809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 17:00:19 2021 " "Processing ended: Fri May 21 17:00:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621596619809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621596619809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621596619809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621596619809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621596634652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621596634652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 17:00:34 2021 " "Processing started: Fri May 21 17:00:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621596634652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1621596634652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IITB-Proc -c IITB-Proc --netlist_type=sgate " "Command: quartus_npp IITB-Proc -c IITB-Proc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1621596634652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1621596634709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621596634795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 17:00:34 2021 " "Processing ended: Fri May 21 17:00:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621596634795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621596634795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621596634795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1621596634795 ""}
