begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2007-2016 Solarflare Communications Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *  * 1. Redistributions of source code must retain the above copyright notice,  *    this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright notice,  *    this list of conditions and the following disclaimer in the documentation  *    and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * The views and conclusions contained in the software and documentation are  * those of the authors and should not be interpreted as representing official  * policies, either expressed or implied, of the FreeBSD Project.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_SYS_EFX_EF10_REGS_H
end_ifndef

begin_define
define|#
directive|define
name|_SYS_EFX_EF10_REGS_H
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
comment|/**************************************************************************  * NOTE: the line below marks the start of the autogenerated section  * EF10 registers and descriptors  *  **************************************************************************  */
comment|/*  * BIU_HW_REV_ID_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_HW_REV_ID_REG_OFST
value|0x00000000
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_HW_REV_ID_REG_RESET
value|0xeb14face
define|#
directive|define
name|ERF_DZ_HW_REV_ID_LBN
value|0
define|#
directive|define
name|ERF_DZ_HW_REV_ID_WIDTH
value|32
comment|/*  * BIU_MC_SFT_STATUS_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_OFST
value|0x00000010
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_STEP
value|4
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS
value|8
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_RESET
value|0x1111face
define|#
directive|define
name|ERF_DZ_MC_SFT_STATUS_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_SFT_STATUS_WIDTH
value|32
comment|/*  * BIU_INT_ISR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_INT_ISR_REG_OFST
value|0x00000090
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_INT_ISR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_ISR_REG_LBN
value|0
define|#
directive|define
name|ERF_DZ_ISR_REG_WIDTH
value|32
comment|/*  * MC_DB_LWRD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_MC_DB_LWRD_REG_OFST
value|0x00000200
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_MC_DB_LWRD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_L_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_L_WIDTH
value|32
comment|/*  * MC_DB_HWRD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_MC_DB_HWRD_REG_OFST
value|0x00000204
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_MC_DB_HWRD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_H_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_H_WIDTH
value|32
comment|/*  * EVQ_RPTR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_OFST
value|0x00000400
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_VLD_LBN
value|15
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_VLD_WIDTH
value|1
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_LBN
value|0
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_WIDTH
value|15
comment|/*  * EVQ_TMR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_OFST
value|0x00000420
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_TC_TIMER_MODE_LBN
value|14
define|#
directive|define
name|ERF_DZ_TC_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|ERF_DZ_TC_TIMER_VAL_LBN
value|0
define|#
directive|define
name|ERF_DZ_TC_TIMER_VAL_WIDTH
value|14
comment|/*  * RX_DESC_UPD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_OFST
value|0x00000830
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_RX_DESC_WPTR_LBN
value|0
define|#
directive|define
name|ERF_DZ_RX_DESC_WPTR_WIDTH
value|12
comment|/*  * TX_DESC_UPD_REG(96bit):  *  */
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_OFST
value|0x00000a10
comment|/* hunta0,medforda0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_RSVD_LBN
value|76
define|#
directive|define
name|ERF_DZ_RSVD_WIDTH
value|20
define|#
directive|define
name|ERF_DZ_TX_DESC_WPTR_LBN
value|64
define|#
directive|define
name|ERF_DZ_TX_DESC_WPTR_WIDTH
value|12
define|#
directive|define
name|ERF_DZ_TX_DESC_HWORD_LBN
value|32
define|#
directive|define
name|ERF_DZ_TX_DESC_HWORD_WIDTH
value|32
define|#
directive|define
name|ERF_DZ_TX_DESC_LWORD_LBN
value|0
define|#
directive|define
name|ERF_DZ_TX_DESC_LWORD_WIDTH
value|32
comment|/* ES_DRIVER_EV */
define|#
directive|define
name|ESF_DZ_DRV_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_DRV_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_DRV_SUB_CODE_LBN
value|56
define|#
directive|define
name|ESF_DZ_DRV_SUB_CODE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_DRV_TIMER_EV
value|3
define|#
directive|define
name|ESE_DZ_DRV_START_UP_EV
value|2
define|#
directive|define
name|ESE_DZ_DRV_WAKE_UP_EV
value|1
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_WIDTH
value|56
define|#
directive|define
name|ESF_DZ_DRV_EVQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_EVQ_ID_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_DRV_TMR_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_TMR_ID_WIDTH
value|14
comment|/* ES_EVENT_ENTRY */
define|#
directive|define
name|ESF_DZ_EV_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_EV_CODE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_EV_CODE_MCDI_EV
value|12
define|#
directive|define
name|ESE_DZ_EV_CODE_DRIVER_EV
value|5
define|#
directive|define
name|ESE_DZ_EV_CODE_TX_EV
value|2
define|#
directive|define
name|ESE_DZ_EV_CODE_RX_EV
value|0
define|#
directive|define
name|ESE_DZ_OTHER
value|other
define|#
directive|define
name|ESF_DZ_EV_DATA_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_EV_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_EV_DATA_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_EV_DATA_DW1_WIDTH
value|28
define|#
directive|define
name|ESF_DZ_EV_DATA_LBN
value|0
define|#
directive|define
name|ESF_DZ_EV_DATA_WIDTH
value|60
comment|/* ES_MC_EVENT */
define|#
directive|define
name|ESF_DZ_MC_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_MC_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_MC_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW1_WIDTH
value|26
define|#
directive|define
name|ESF_DZ_MC_SOFT_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_SOFT_WIDTH
value|58
comment|/* ES_RX_EVENT */
define|#
directive|define
name|ESF_DZ_RX_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_RX_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_RX_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DD_RX_EV_RSVD2_LBN
value|54
define|#
directive|define
name|ESF_DD_RX_EV_RSVD2_WIDTH
value|4
define|#
directive|define
name|ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_LBN
value|57
define|#
directive|define
name|ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_RX_IP_INNER_CHKSUM_ERR_LBN
value|56
define|#
directive|define
name|ESF_EZ_RX_IP_INNER_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_RX_EV_RSVD2_LBN
value|54
define|#
directive|define
name|ESF_EZ_RX_EV_RSVD2_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT2_LBN
value|52
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT2_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_DSC_PTR_LBITS_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_DSC_PTR_LBITS_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_RX_L4_CLASS_LBN
value|45
define|#
directive|define
name|ESF_DZ_RX_L4_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD6
value|6
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD5
value|5
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD4
value|4
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD3
value|3
define|#
directive|define
name|ESE_DZ_L4_CLASS_UDP
value|2
define|#
directive|define
name|ESE_DZ_L4_CLASS_TCP
value|1
define|#
directive|define
name|ESE_DZ_L4_CLASS_UNKNOWN
value|0
define|#
directive|define
name|ESF_DZ_RX_L3_CLASS_LBN
value|42
define|#
directive|define
name|ESF_DZ_RX_L3_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_L3_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP6_FRAG
value|6
define|#
directive|define
name|ESE_DZ_L3_CLASS_ARP
value|5
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP4_FRAG
value|4
define|#
directive|define
name|ESE_DZ_L3_CLASS_FCOE
value|3
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP6
value|2
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP4
value|1
define|#
directive|define
name|ESE_DZ_L3_CLASS_UNKNOWN
value|0
define|#
directive|define
name|ESF_DZ_RX_ETH_TAG_CLASS_LBN
value|39
define|#
directive|define
name|ESF_DZ_RX_ETH_TAG_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD6
value|6
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD5
value|5
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD4
value|4
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD3
value|3
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_VLAN2
value|2
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_VLAN1
value|1
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_NONE
value|0
define|#
directive|define
name|ESF_DZ_RX_ETH_BASE_CLASS_LBN
value|36
define|#
directive|define
name|ESF_DZ_RX_ETH_BASE_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_LLC_SNAP
value|2
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_LLC
value|1
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_ETH2
value|0
define|#
directive|define
name|ESF_DZ_RX_MAC_CLASS_LBN
value|35
define|#
directive|define
name|ESF_DZ_RX_MAC_CLASS_WIDTH
value|1
define|#
directive|define
name|ESE_DZ_MAC_CLASS_MCAST
value|1
define|#
directive|define
name|ESE_DZ_MAC_CLASS_UCAST
value|0
define|#
directive|define
name|ESF_DD_RX_EV_SOFT1_LBN
value|32
define|#
directive|define
name|ESF_DD_RX_EV_SOFT1_WIDTH
value|3
define|#
directive|define
name|ESF_EZ_RX_EV_SOFT1_LBN
value|34
define|#
directive|define
name|ESF_EZ_RX_EV_SOFT1_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_RX_ENCAP_HDR_LBN
value|32
define|#
directive|define
name|ESF_EZ_RX_ENCAP_HDR_WIDTH
value|2
define|#
directive|define
name|ESE_EZ_ENCAP_HDR_GRE
value|2
define|#
directive|define
name|ESE_EZ_ENCAP_HDR_VXLAN
value|1
define|#
directive|define
name|ESE_EZ_ENCAP_HDR_NONE
value|0
define|#
directive|define
name|ESF_DD_RX_EV_RSVD1_LBN
value|30
define|#
directive|define
name|ESF_DD_RX_EV_RSVD1_WIDTH
value|2
define|#
directive|define
name|ESF_EZ_RX_EV_RSVD1_LBN
value|31
define|#
directive|define
name|ESF_EZ_RX_EV_RSVD1_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_RX_ABORT_LBN
value|30
define|#
directive|define
name|ESF_EZ_RX_ABORT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_ECC_ERR_LBN
value|29
define|#
directive|define
name|ESF_DZ_RX_ECC_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CRC1_ERR_LBN
value|28
define|#
directive|define
name|ESF_DZ_RX_CRC1_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CRC0_ERR_LBN
value|27
define|#
directive|define
name|ESF_DZ_RX_CRC0_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN
value|26
define|#
directive|define
name|ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_IPCKSUM_ERR_LBN
value|25
define|#
directive|define
name|ESF_DZ_RX_IPCKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_ECRC_ERR_LBN
value|24
define|#
directive|define
name|ESF_DZ_RX_ECRC_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_QLABEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_QLABEL_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_RX_PARSE_INCOMPLETE_LBN
value|15
define|#
directive|define
name|ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CONT_LBN
value|14
define|#
directive|define
name|ESF_DZ_RX_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_BYTES_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_BYTES_WIDTH
value|14
comment|/* ES_RX_KER_DESC */
define|#
directive|define
name|ESF_DZ_RX_KER_RESERVED_LBN
value|62
define|#
directive|define
name|ESF_DZ_RX_KER_RESERVED_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_KER_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_KER_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_WIDTH
value|48
comment|/* ES_TX_CSUM_TSTAMP_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_OPTION_TS_AT_TXDP_LBN
value|8
define|#
directive|define
name|ESF_DZ_TX_OPTION_TS_AT_TXDP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_LBN
value|7
define|#
directive|define
name|ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_INNER_IP_CSUM_LBN
value|6
define|#
directive|define
name|ESF_DZ_TX_OPTION_INNER_IP_CSUM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_TIMESTAMP_LBN
value|5
define|#
directive|define
name|ESF_DZ_TX_TIMESTAMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_CRC_MODE_LBN
value|2
define|#
directive|define
name|ESF_DZ_TX_OPTION_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOIP_MPA
value|5
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOE
value|1
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_OFF
value|0
define|#
directive|define
name|ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_IP_CSUM_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_OPTION_IP_CSUM_WIDTH
value|1
comment|/* ES_TX_EVENT */
define|#
directive|define
name|ESF_DZ_TX_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_TX_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DD_TX_EV_RSVD_LBN
value|48
define|#
directive|define
name|ESF_DD_TX_EV_RSVD_WIDTH
value|10
define|#
directive|define
name|ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_LBN
value|57
define|#
directive|define
name|ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_IP_INNER_CHKSUM_ERR_LBN
value|56
define|#
directive|define
name|ESF_EZ_IP_INNER_CHKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_TX_EV_RSVD_LBN
value|48
define|#
directive|define
name|ESF_EZ_TX_EV_RSVD_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TX_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DD_TX_SOFT1_LBN
value|24
define|#
directive|define
name|ESF_DD_TX_SOFT1_WIDTH
value|8
define|#
directive|define
name|ESF_EZ_TX_CAN_MERGE_LBN
value|31
define|#
directive|define
name|ESF_EZ_TX_CAN_MERGE_WIDTH
value|1
define|#
directive|define
name|ESF_EZ_TX_SOFT1_LBN
value|24
define|#
directive|define
name|ESF_EZ_TX_SOFT1_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_TX_QLABEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_QLABEL_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_TX_DESCR_INDX_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_DESCR_INDX_WIDTH
value|16
comment|/* ES_TX_KER_DESC */
define|#
directive|define
name|ESF_DZ_TX_KER_TYPE_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_KER_TYPE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_KER_CONT_LBN
value|62
define|#
directive|define
name|ESF_DZ_TX_KER_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_KER_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_KER_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_WIDTH
value|48
comment|/* ES_TX_PIO_DESC */
define|#
directive|define
name|ESF_DZ_TX_PIO_TYPE_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_PIO_TYPE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_PIO_OPT_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_PIO_OPT_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TX_PIO_CONT_LBN
value|59
define|#
directive|define
name|ESF_DZ_TX_PIO_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_PIO_BYTE_CNT_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_PIO_BYTE_CNT_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_PIO_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_PIO_BUF_ADDR_WIDTH
value|12
comment|/* ES_TX_TSO_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_LBN
value|56
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_ENCAP
value|1
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_NORMAL
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_FLAGS_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH
value|32
comment|/* TX_TSO_FATSO2A_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_LBN
value|56
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B
value|3
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A
value|2
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_ENCAP
value|1
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_NORMAL
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH
value|32
comment|/* TX_TSO_FATSO2B_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_LBN
value|56
define|#
directive|define
name|ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B
value|3
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A
value|2
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_ENCAP
value|1
define|#
directive|define
name|ESE_DZ_TX_TSO_OPTION_DESC_NORMAL
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_OUTER_IP_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_OUTER_IP_ID_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_MSS_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_MSS_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_INNER_PE_CSUM_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_INNER_PE_CSUM_WIDTH
value|16
comment|/* ES_TX_VLAN_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_VLAN_OP_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_VLAN_OP_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG2_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG1_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG1_WIDTH
value|16
comment|/*************************************************************************  * NOTE: the comment line above marks the end of the autogenerated section  */
comment|/*  * The workaround for bug 35388 requires multiplexing writes through  * the ERF_DZ_TX_DESC_WPTR address.  * TX_DESC_UPD: 0ppppppppppp               (bit 11 lost)  * EVQ_RPTR:    1000hhhhhhhh, 1001llllllll (split into high and low bits)  * EVQ_TMR:     11mmvvvvvvvv               (bits 8:13 of value lost)  */
define|#
directive|define
name|ER_DD_EVQ_INDIRECT_OFST
value|(ER_DZ_TX_DESC_UPD_REG_OFST + 2 * 4)
define|#
directive|define
name|ER_DD_EVQ_INDIRECT_STEP
value|ER_DZ_TX_DESC_UPD_REG_STEP
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_FLAGS_LBN
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH
value|4
define|#
directive|define
name|EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH
value|8
define|#
directive|define
name|EFE_DD_EVQ_IND_RPTR_FLAGS_LOW
value|9
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_LBN
value|0
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_WIDTH
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_FLAGS_LBN
value|10
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH
value|2
define|#
directive|define
name|EFE_DD_EVQ_IND_TIMER_FLAGS
value|3
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_MODE_LBN
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_VAL_LBN
value|0
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_VAL_WIDTH
value|8
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _SYS_EFX_EF10_REGS_H */
end_comment

end_unit

