Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Oct  8 11:58:04 2022
| Host         : DESKTOP-NLBNSIA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reg_32_control_sets_placed.rpt
| Design       : reg_32
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | regs[13]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[21]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[17]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[22]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[12]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[25]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[26]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[27]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[0]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[20]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[18]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[16]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[14]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[11]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[15]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[9]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[19]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[1]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[23]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[24]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[10]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[7]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[6]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[8]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[28]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[30]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[31]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[4]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[3]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[2]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[5]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | regs[29]_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | read_data20      |                  |                2 |              2 |         1.00 |
+----------------+------------------+------------------+------------------+----------------+--------------+


