// Seed: 3147164781
module module_5 (
    input tri1 id_0,
    input wire module_0,
    input uwire id_2,
    output wand id_3,
    output tri1 id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    output wand id_13,
    input wire id_14
);
  tri1 id_16 = 1'd0 | 1;
  assign id_16 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    input tri1 id_15,
    output uwire id_16,
    output wand id_17,
    output wire id_18,
    input supply0 id_19,
    input uwire id_20,
    input tri id_21,
    output tri1 id_22,
    output wor id_23,
    input uwire id_24
);
  assign id_16 = 1'b0;
  module_0(
      id_20,
      id_1,
      id_3,
      id_9,
      id_22,
      id_12,
      id_2,
      id_17,
      id_16,
      id_8,
      id_6,
      id_23,
      id_17,
      id_23,
      id_21
  );
  wire id_26;
endmodule
