
---------- Begin Simulation Statistics ----------
sim_seconds                                 17.107773                       # Number of seconds simulated
sim_ticks                                17107773200000                       # Number of ticks simulated
final_tick                               17159869734000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1372                       # Simulator instruction rate (inst/s)
host_op_rate                                     2510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1334043848                       # Simulator tick rate (ticks/s)
host_mem_usage                                2271892                       # Number of bytes of host memory used
host_seconds                                 12824.00                       # Real time elapsed on the host
sim_insts                                    17593222                       # Number of instructions simulated
sim_ops                                      32182446                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst       109952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data     23858048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total             23968192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst       109952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          110016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     21839488                       # Number of bytes written to this memory
system.physmem.bytes_written::total          21839488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst         1718                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data       372782                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                374503                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          341242                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               341242                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         6427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      1394574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                    4                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    7                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1401012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         6427                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst               4                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               6431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1276583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1276583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1276583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         6427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      1394574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                   4                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   7                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2677595                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                  175                       # Number of system calls
system.switch_cpus.numCycles              17107773191                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3568496                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      3568496                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       143095                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       2648687                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          2583493                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      8318626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               20890862                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3568496                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2583493                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               6373202                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          793858                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles    16880012756                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       531202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2159                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       112054                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           2106234                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         26461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples  16895974249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.002290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.125213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0      16889619457     99.96%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           300035      0.00%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           110385      0.00%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           163529      0.00%     99.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1458308      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           516133      0.00%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           308738      0.00%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           561640      0.00%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2936024      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total  16895974249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.000209                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.001221                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         13112573                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles   16876008237                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3988781                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2240404                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         624250                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts       37877361                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles         624250                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         14534011                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles     16859662210                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       161026                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4428132                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      16564616                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       37186195                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3735                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         582621                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      15497464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          115                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     43380270                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      87228334                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     87095173                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       133161                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      37495688                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          5884582                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          220                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          22014688                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      4597779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5331653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        88154                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        31517                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           36433578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          33222929                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1096839                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4195156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      8315610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples  16895974249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.001966                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.054963                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0  16871692905     99.86%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     15339759      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8941585      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total  16895974249                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       112573      0.34%      0.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23698964     71.33%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        30596      0.09%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4247698     12.79%     84.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5133098     15.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33222929                       # Type of FU issued
system.switch_cpus.iq.rate                   0.001942                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  16963434155                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     40555176                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33001472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        82791                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        74608                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        39538                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       33070274                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           40082                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       156610                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       498180                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          733                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       222462                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        25612                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         624250                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles     16825260095                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        664116                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     36433896                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        52152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       4597779                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5331653                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6115                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        368423                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          733                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        54982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       103764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       158746                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      33108154                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       4218292                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       114775                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              9346098                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2914692                       # Number of branches executed
system.switch_cpus.iew.exec_stores            5127806                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.001935                       # Inst execution rate
system.switch_cpus.iew.wb_sent               33059315                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              33041010                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          13057883                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          16825434                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.001931                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.776080                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      4251504                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       143455                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples  16895349999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.001905                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.062786                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0  16873382824     99.87%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     15707612      0.09%     99.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3964129      0.02%     99.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1349127      0.01%     99.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       615590      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       162260      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        50821      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        20485      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        97151      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total  16895349999                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     17593216                       # Number of instructions committed
system.switch_cpus.commit.committedOps       32182440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                9208790                       # Number of memory references committed
system.switch_cpus.commit.loads               4099599                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2858140                       # Number of branches committed
system.switch_cpus.commit.fp_insts              34911                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          32150307                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events         97151                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads          16931686792                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73492555                       # The number of ROB writes
system.switch_cpus.timesIdled                   10650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               211798942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            17593216                       # Number of Instructions Simulated
system.switch_cpus.committedOps              32182440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      17593216                       # Number of Instructions Simulated
system.switch_cpus.cpi                     972.407387                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               972.407387                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.001028                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.001028                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62120986                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        38478386                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             62069                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            33988                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        15164427                       # number of misc regfile reads
system.l2.replacements                         341638                       # number of replacements
system.l2.tagsinuse                      16142.840037                       # Cycle average of tags in use
system.l2.total_refs                           403615                       # Total number of references to valid blocks.
system.l2.sampled_refs                         374142                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.078775                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15971.423867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      64.402863                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     106.465889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.547418                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.487409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001965                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.003249                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000017                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.492640                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         7582                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8616                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16198                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           758594                       # number of Writeback hits
system.l2.Writeback_hits::total                758594                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       382828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                382828                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          7582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        391444                       # number of demand (read+write) hits
system.l2.demand_hits::total                   399026                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         7582                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       391444                       # number of overall hits
system.l2.overall_hits::total                  399026                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1719                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1344                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3064                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       371438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371440                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1719                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       372782                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                 374504                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1719                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       372782                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                374504                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  38487229500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  30110197000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     68597426500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 8320954810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  8320954810500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  38487229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 8351065007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     8389552237000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  38487229500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 8351065007500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    8389552237000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         9301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19262                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       758594                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            758594                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       754266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            754268                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         9301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       764226                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773530                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         9301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       764226                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773530                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.184819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.134940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.159070                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.492450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492451                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.184819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.487790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.484149                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.184819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.487790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.484149                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22389313.263525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22403420.386905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22388194.027415                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402001.977450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22401881.354997                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22389313.263525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402007.091276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22401769.372290                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22389313.263525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402007.091276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22401769.372290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               341243                       # number of writebacks
system.l2.writebacks::total                    341243                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3063                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       371438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371438                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       372782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            374501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       372782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           374501                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  38466612500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  30094066000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  68560678500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 8316497554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 8316497554000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  38466612500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 8346591620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 8385058232500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  38466612500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 8346591620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8385058232500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.184819                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.134940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.159018                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.492450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492448                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.184819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.487790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.484145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.184819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.487790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.484145                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22377319.662595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22391418.154762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22383505.876592                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390001.976104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390001.976104                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22377319.662595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390007.081887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22389948.845263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22377319.662595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390007.081887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22389948.845263                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                             6                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          6                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                   8790                       # number of replacements
system.cpu.icache.tagsinuse                107.306767                       # Cycle average of tags in use
system.cpu.icache.total_refs                  2094183                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   9302                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 225.132552                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           17025153410000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   106.315823                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.990945                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.207648                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001935                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.209584                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      2094174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2094183                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      2094174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2094183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      2094174                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::total         2094183                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12029                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12029                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12028                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total         12029                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 266959535492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 266959535492                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 266959535492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 266959535492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 266959535492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 266959535492                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      2106202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2106212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      2106202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2106212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      2106202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2106212                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005711                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005711                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005711                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005711                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22194839.997672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22192994.886690                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22194839.997672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22192994.886690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22194839.997672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22192994.886690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      2351215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       802992                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               138                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 17037.789855                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 21131.368421                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2726                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2726                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         9302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         9302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         9302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 208039377494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 208039377494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 208039377494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 208039377494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 208039377494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 208039377494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.004416                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.004416                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22365015.856160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22365015.856160                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22365015.856160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22365015.856160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22365015.856160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22365015.856160                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 763204                       # number of replacements
system.cpu.dcache.tagsinuse               1023.313552                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  8369095                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 764228                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  10.951045                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            75033255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.310867                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.002685                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999327                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000003                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999330                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4014152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4014152                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4354938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4354942                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      8369090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8369094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      8369090                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::total         8369094                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        19223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19223                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       754286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       754288                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       773509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         773511                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       773509                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total        773511                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 301507103000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 301507103000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 16884872735500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 16884872735500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 17186379838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 17186379838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 17186379838500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 17186379838500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      4033375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4033375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      5109224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5109230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      9142599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9142605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      9142599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9142605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004766                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.147632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.147632                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.084605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.084605                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084605                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15684705.977215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15684705.977215                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22385239.465534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22385180.110913                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22218719.935385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22218662.486377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22218719.935385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22218662.486377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10184741                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16140.635499                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       758594                       # number of writebacks
system.cpu.dcache.writebacks::total            758594                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         9263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9263                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         9282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         9282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9282                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9960                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       754267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       754267                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       764227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       764227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       764227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       764227                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 222828594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 222828594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 16882519818500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 16882519818500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 17105348412500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 17105348412500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 17105348412500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 17105348412500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.147628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.147628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.083590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.083590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22372348.795181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22372348.795181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22382683.875206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22382683.875206                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22382549.180414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22382549.180414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22382549.180414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22382549.180414                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
