
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665052000                       # Number of ticks simulated
final_tick                               2255104200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41501953                       # Simulator instruction rate (inst/s)
host_op_rate                                 41501827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281691711                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728944                       # Number of bytes of host memory used
host_seconds                                     2.36                       # Real time elapsed on the host
sim_insts                                    97982291                       # Number of instructions simulated
sim_ops                                      97982291                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       229888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             341696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168119185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    345669211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             513788395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168119185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168119185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       234327541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234327541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       234327541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168119185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    345669211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            748115937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2435                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 340480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  154048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  341696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               83                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     662809000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.116561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.542714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.012525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          918     44.58%     44.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          543     26.37%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          188      9.13%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      4.66%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      3.40%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      2.72%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.17%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.21%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2059                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.287671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.947946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.576423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              6      4.11%      4.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            47     32.19%     36.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            31     21.23%     57.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            18     12.33%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            10      6.85%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      8.90%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      4.11%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      1.37%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      2.74%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      1.37%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.68%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.68%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.68%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      2.05%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.486301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.462868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.903910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              112     76.71%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.68%     77.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     19.86%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74050000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173800000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13919.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32669.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       511.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    513.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85259.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7711200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4207500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19741800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9519120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            378855630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             64925250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              528188100                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            797.757258                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    106346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     534386500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7854840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4285875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21738600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6078240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            401675580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529768485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            800.144217                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     72808750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     567763250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                599882500     90.27%     90.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1486500      0.22%     90.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63161500      9.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664530500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433341000     65.21%     65.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231182500     34.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18289                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.944338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.958794                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.041206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1183413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1183413                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133601                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59016                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2239                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2239                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192617                       # number of overall hits
system.cpu.dcache.overall_hits::total          192617                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26404                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67248                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93652                       # number of overall misses
system.cpu.dcache.overall_misses::total         93652                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    687376247                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    687376247                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1823726248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1823726248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      7051750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7051750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2511102495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2511102495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2511102495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2511102495                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286269                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165020                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532598                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149962                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149962                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327147                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327147                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26033.034654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26033.034654                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27119.412443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27119.412443                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17852.531646                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17852.531646                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26813.121930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26813.121930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26813.121930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26813.121930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        76076                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4590                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.574292                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13034                       # number of writebacks
system.cpu.dcache.writebacks::total             13034                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17428                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58152                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75580                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8976                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9096                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18072                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    221609003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221609003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    251360051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    251360051                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4075250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4075250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    472969054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    472969054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    472969054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    472969054                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063129                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24689.060049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24689.060049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27634.130497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27634.130497                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18608.447489                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18608.447489                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26171.373063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26171.373063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26171.373063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26171.373063                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10361                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.067851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.812288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.058680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333552                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149671                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149671                       # number of overall hits
system.cpu.icache.overall_hits::total          149671                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11924                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11924                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11924                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11924                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11924                       # number of overall misses
system.cpu.icache.overall_misses::total         11924                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    301855211                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    301855211                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    301855211                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    301855211                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    301855211                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    301855211                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161595                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073789                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073789                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25314.928799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25314.928799                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25314.928799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25314.928799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25314.928799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25314.928799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2085                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.392405                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1562                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1562                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1562                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1562                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1562                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1562                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10362                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10362                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    242643522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242643522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    242643522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242643522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    242643522                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242643522                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064123                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23416.668790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23416.668790                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23416.668790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23416.668790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23416.668790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23416.668790                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5367                       # number of replacements
system.l2.tags.tagsinuse                 16197.046469                       # Cycle average of tags in use
system.l2.tags.total_refs                       24930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.645053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7949.484120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3025.256137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3286.953770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1183.659137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   751.693306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          997                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    681355                       # Number of tag accesses
system.l2.tags.data_accesses                   681355                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8611                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7554                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16165                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13034                       # number of Writeback hits
system.l2.Writeback_hits::total                 13034                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7143                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8611                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14697                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23308                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8611                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14697                       # number of overall hits
system.l2.overall_hits::total                   23308                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1638                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3385                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1955                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3593                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5340                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1747                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3593                       # number of overall misses
system.l2.overall_misses::total                  5340                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    141605250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    135720250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       277325500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    165295500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165295500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    141605250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    301015750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        442621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    141605250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    301015750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       442621000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19550                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13034                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13034                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9098                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28648                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28648                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.178198                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173146                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214882                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.196446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186400                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.196446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186400                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81056.239267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82857.295482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81927.769572                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84550.127877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84550.127877                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81056.239267                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83778.388533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82887.827715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81056.239267                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83778.388533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82887.827715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2435                       # number of writebacks
system.l2.writebacks::total                      2435                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3385                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1955                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5340                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    119727250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    115338250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    235065500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    141102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141102000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    119727250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    256440250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    376167500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    119727250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    256440250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    376167500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.178198                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173146                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214882                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.196446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.196446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186400                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68533.056669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70414.072039                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69443.279173                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72174.936061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72174.936061                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68533.056669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71372.182021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70443.352060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68533.056669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71372.182021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70443.352060                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3385                       # Transaction distribution
system.membus.trans_dist::ReadResp               3384                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2435                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1955                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1955                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       497536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       497544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  497544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7776                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19122000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28296500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232559                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192184                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11098                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       165707                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81555                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.216388                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14217                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          426                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182288                       # DTB read hits
system.switch_cpus.dtb.read_misses               3169                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60519                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136557                       # DTB write hits
system.switch_cpus.dtb.write_misses              1225                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25436                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318845                       # DTB hits
system.switch_cpus.dtb.data_misses               4394                       # DTB misses
system.switch_cpus.dtb.data_acv                    74                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85955                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57975                       # ITB hits
system.switch_cpus.itb.fetch_misses              1297                       # ITB misses
system.switch_cpus.itb.fetch_acv                   23                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59272                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330104                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1249692                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232559                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95772                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                768475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31888                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          405                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51105                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161597                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.049443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.396873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           958078     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14638      1.23%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27920      2.34%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18004      1.51%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44106      3.70%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10416      0.87%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18148      1.52%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8222      0.69%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91282      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174843                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939545                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276849                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        714184                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152734                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32443                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14603                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11170                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1379                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1072197                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4407                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14603                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294685                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          196901                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       341923                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166465                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        176236                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1018528                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           841                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25922                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          12201                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         105387                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       681103                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1305898                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1302672                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2809                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494065                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           187030                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31680                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3595                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218378                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34864                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21843                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             930103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26794                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            873573                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1558                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       229390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18056                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190814                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.733593                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.423114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       835797     70.19%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138662     11.64%     81.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71778      6.03%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58190      4.89%     92.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44054      3.70%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22251      1.87%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13403      1.13%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4536      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2143      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190814                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1300      4.54%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15675     54.75%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11655     40.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516709     59.15%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          753      0.09%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194919     22.31%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139924     16.02%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         873573                       # Type of FU issued
system.switch_cpus.iq.rate                   0.656770                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28630                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032773                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2959423                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1182718                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8724                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4510                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4123                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897188                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4555                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7305                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52598                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          958                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18374                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16643                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14603                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          101201                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         59270                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976759                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190988                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147201                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21447                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         57855                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          958                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13793                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860575                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12997                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19862                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324839                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117508                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138203                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.646998                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 840141                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832402                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404021                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            543702                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.625817                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743093                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224879                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12538                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1151983                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.644260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.630772                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       882132     76.58%     76.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126042     10.94%     87.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49722      4.32%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19817      1.72%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23128      2.01%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7716      0.67%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7581      0.66%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6098      0.53%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29747      2.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1151983                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742177                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742177                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267217                       # Number of memory references committed
system.switch_cpus.commit.loads                138390                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98762                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712953                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433792     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142578     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129173     17.40%     97.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742177                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29747                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2072079                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1973350                       # The number of ROB writes
system.switch_cpus.timesIdled                    4959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727502                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.828317                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.828317                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546951                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546951                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1144533                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574586                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2699                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25420                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19554                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19553                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13034                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9098                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       662912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2004680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2667592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41688    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33878500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15878975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27988247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022891                       # Number of seconds simulated
sim_ticks                                 22890600000                       # Number of ticks simulated
final_tick                               2278591907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5618376                       # Simulator instruction rate (inst/s)
host_op_rate                                  5618374                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1236423977                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735088                       # Number of bytes of host memory used
host_seconds                                    18.51                       # Real time elapsed on the host
sim_insts                                   104016031                       # Number of instructions simulated
sim_ops                                     104016031                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       350016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      5867904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6217920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       350016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        350016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6625408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6625408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        91686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               97155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        103522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             103522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     15290818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    256345574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271636392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     15290818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15290818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       289437935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            289437935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       289437935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     15290818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    256345574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561074327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       97155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128674                       # Number of write requests accepted
system.mem_ctrls.readBursts                     97155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6214656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7198080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6217920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8235136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           64                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6931                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22892774000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 97155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128674                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    548.614441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.468715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.515159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4512     18.46%     18.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3563     14.58%     33.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2523     10.32%     43.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1312      5.37%     48.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1548      6.33%     55.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          943      3.86%     58.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1450      5.93%     64.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          698      2.86%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7896     32.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.275794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.408167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4658     92.42%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           285      5.65%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            55      1.09%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      0.40%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.02%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.315476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.305603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     44.804035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          4901     97.24%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            10      0.20%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      0.14%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.02%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.06%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.06%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            5      0.10%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            8      0.16%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           18      0.36%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           13      0.26%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           11      0.22%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            6      0.12%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.02%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.02%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.02%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.02%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.04%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           11      0.22%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.14%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.04%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            9      0.18%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.06%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5040                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2839326250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4660026250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  485520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29240.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47990.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       271.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    359.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    87455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101372.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                107299080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 58546125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               417573000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              392545440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1577044560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4127261130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10866848250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            17547117585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.726505                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17835796484                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     764140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4284145266                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                103708080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 56586750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               413228400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              362471760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1577044560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4130620425                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10863901500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            17507561475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            725.088260                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17880208000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     764140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4240845750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      137                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13685                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3463     42.38%     42.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.49%     42.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      24      0.29%     43.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4644     56.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8171                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3460     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      0.57%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       24      0.34%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3460     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6984                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              21935188500     95.82%     95.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                20594000      0.09%     95.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11147000      0.05%     95.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               924473500      4.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          22891403000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999134                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.745047                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.854730                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.47%      0.47% # number of syscalls executed
system.cpu.kern.syscall::3                          4      1.90%      2.37% # number of syscalls executed
system.cpu.kern.syscall::4                          4      1.90%      4.27% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.47%      4.74% # number of syscalls executed
system.cpu.kern.syscall::17                        89     42.18%     46.92% # number of syscalls executed
system.cpu.kern.syscall::19                         4      1.90%     48.82% # number of syscalls executed
system.cpu.kern.syscall::45                         2      0.95%     49.76% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.47%     50.24% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.47%     50.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.47%     51.18% # number of syscalls executed
system.cpu.kern.syscall::71                       100     47.39%     98.58% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.47%     99.05% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.47%     99.53% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.47%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    211                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   209      2.06%      2.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.10%      2.16% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7002     69.02%     71.18% # number of callpals executed
system.cpu.kern.callpal::rdps                     224      2.21%     73.39% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     73.40% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     73.41% # number of callpals executed
system.cpu.kern.callpal::rti                     1105     10.89%     84.30% # number of callpals executed
system.cpu.kern.callpal::callsys                  237      2.34%     86.63% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.03%     86.66% # number of callpals executed
system.cpu.kern.callpal::rdunique                1352     13.33%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10145                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1252                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1041                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  62                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1062                      
system.cpu.kern.mode_good::user                  1041                      
system.cpu.kern.mode_good::idle                    21                      
system.cpu.kern.mode_switch_good::kernel     0.848243                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.338710                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.901911                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4212619000     18.40%     18.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1254415000      5.48%     23.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          17424369000     76.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      209                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            142745                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1289012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            142745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.030173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8902025                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8902025                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       741934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          741934                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       508958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         508958                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        14569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        14569                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        15513                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15513                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1250892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1250892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1250892                       # number of overall hits
system.cpu.dcache.overall_hits::total         1250892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       137678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137678                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       769296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       769296                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1872                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1872                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       906974                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         906974                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       906974                       # number of overall misses
system.cpu.dcache.overall_misses::total        906974                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2170706253                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2170706253                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  60023422019                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60023422019                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29495000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29495000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  62194128272                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62194128272                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  62194128272                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62194128272                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       879612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       879612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1278254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1278254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        15513                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15513                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2157866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2157866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2157866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2157866                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.156521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.156521                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.601833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.601833                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.113862                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.113862                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.420311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.420311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.420311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.420311                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15766.544059                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15766.544059                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 78023.832204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78023.832204                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15755.876068                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15755.876068                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68573.220701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68573.220701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68573.220701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68573.220701                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3890302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             58033                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.036031                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       129003                       # number of writebacks
system.cpu.dcache.writebacks::total            129003                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        96304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        96304                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       669105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       669105                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          648                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          648                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       765409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       765409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       765409                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       765409                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        41374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41374                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       100191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       100191                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       141565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       141565                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141565                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    707548257                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    707548257                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9120627630                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9120627630                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     19223500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19223500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   9828175887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9828175887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   9828175887                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9828175887                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    143951500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    143951500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    133308000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    133308000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    277259500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    277259500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.078381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.078381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.074448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.074448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.065604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.065604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065604                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17101.277541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17101.277541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 91032.404408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91032.404408                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15705.473856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15705.473856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 69425.181980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69425.181980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 69425.181980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69425.181980                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 197193.835616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197193.835616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 178697.050938                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 178697.050938                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 187845.189702                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 187845.189702                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             84585                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              844995                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             84585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.989892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.997049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1956994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1956994                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       846074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          846074                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       846074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           846074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       846074                       # number of overall hits
system.cpu.icache.overall_hits::total          846074                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        90109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         90109                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        90109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          90109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        90109                       # number of overall misses
system.cpu.icache.overall_misses::total         90109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1616360167                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1616360167                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1616360167                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1616360167                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1616360167                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1616360167                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       936183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       936183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       936183                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       936183                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       936183                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       936183                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.096251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096251                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.096251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.096251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096251                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17937.832703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17937.832703                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17937.832703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17937.832703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17937.832703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17937.832703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.289474                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         5480                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5480                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         5480                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5480                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         5480                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5480                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        84629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        84629                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        84629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        84629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        84629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        84629                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1364843313                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1364843313                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1364843313                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1364843313                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1364843313                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1364843313                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.090398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.090398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.090398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.090398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.090398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.090398                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16127.371386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16127.371386                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 16127.371386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16127.371386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 16127.371386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16127.371386                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25898                       # Transaction distribution
system.iobus.trans_dist::WriteResp                746                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               216000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              660000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1248000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           147149696                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25300005                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        25152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        25152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7971968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7971968                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   5392606723                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   5392606723                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7971968                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7971968                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7971968                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7971968                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120787.393939                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120787.393939                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214400.712587                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214400.712587                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120787.393939                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120787.393939                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120787.393939                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120787.393939                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         45863                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6259                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.327528                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           66                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           66                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4507968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4507968                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   4084692733                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4084692733                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4507968                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4507968                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4507968                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4507968                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68302.545455                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68302.545455                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162400.315402                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162400.315402                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68302.545455                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68302.545455                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68302.545455                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68302.545455                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     92484                       # number of replacements
system.l2.tags.tagsinuse                 14686.478176                       # Cycle average of tags in use
system.l2.tags.total_refs                      526097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92484                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.688519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6399.055402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1709.315619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1560.645839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3206.064818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1811.396498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.390567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.104328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.095254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.195683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.110559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.896391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991272                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5899469                       # Number of tag accesses
system.l2.tags.data_accesses                  5899469                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        79110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        39594                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  118704                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           129003                       # number of Writeback hits
system.l2.Writeback_hits::total                129003                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        11433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11433                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         79110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         51027                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130137                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        79110                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        51027                       # number of overall hits
system.l2.overall_hits::total                  130137                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2999                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8476                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        88720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88720                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        91719                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97196                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5477                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        91719                       # number of overall misses
system.l2.overall_misses::total                 97196                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    447987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    261178500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       709166000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   8887925718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8887925718                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    447987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   9149104218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9597091718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    447987500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   9149104218                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9597091718                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        84587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        42593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              127180                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       129003                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            129003                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       100153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100153                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        84587                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       142746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               227333                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        84587                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       142746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              227333                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.064750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.070411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.066646                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.744186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.744186                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.885845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885845                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.064750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.642533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427549                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.064750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.642533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427549                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81794.321709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87088.529510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83667.531855                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   984.343750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   984.343750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 100179.505388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100179.505388                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81794.321709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 99751.460635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98739.574859                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81794.321709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 99751.460635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98739.574859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                78371                       # number of writebacks
system.l2.writebacks::total                     78371                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8476                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        88720                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88720                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        91719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        91719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97196                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          746                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          746                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1476                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1476                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    379424000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    223792000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    603216000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       578524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       578524                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7794699782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7794699782                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    379424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8018491782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8397915782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    379424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8018491782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8397915782                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    133731500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    133731500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    123610000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    123610000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    257341500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    257341500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.070411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.066646                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.744186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744186                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.885845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885845                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.064750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.642533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.064750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.642533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427549                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69275.880957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74622.207402                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71167.531855                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18078.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18078.875000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 87857.301420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87857.301420                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69275.880957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87424.544337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86401.866147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69275.880957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87424.544337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86401.866147                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183193.835616                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 183193.835616                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 165697.050938                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 165697.050938                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 174350.609756                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 174350.609756                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                9272                       # Transaction distribution
system.membus.trans_dist::ReadResp               9271                       # Transaction distribution
system.membus.trans_dist::WriteReq                746                       # Transaction distribution
system.membus.trans_dist::WriteResp               746                       # Transaction distribution
system.membus.trans_dist::Writeback            103522                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               64                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              64                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88688                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88688                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       272816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       275770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 351292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11233600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11236320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14455776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoop_fanout::samples            227477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  227477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              227477                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2622500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           766240144                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25502995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          510311194                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1054506                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       826449                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        33430                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       672472                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          439006                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     65.282421                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           91384                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1826                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               986224                       # DTB read hits
system.switch_cpus.dtb.read_misses               5243                       # DTB read misses
system.switch_cpus.dtb.read_acv                    38                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           421921                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1321142                       # DTB write hits
system.switch_cpus.dtb.write_misses              5133                       # DTB write misses
system.switch_cpus.dtb.write_acv                   68                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          320228                       # DTB write accesses
system.switch_cpus.dtb.data_hits              2307366                       # DTB hits
system.switch_cpus.dtb.data_misses              10376                       # DTB misses
system.switch_cpus.dtb.data_acv                   106                       # DTB access violations
system.switch_cpus.dtb.data_accesses           742149                       # DTB accesses
system.switch_cpus.itb.fetch_hits              341980                       # ITB hits
system.switch_cpus.itb.fetch_misses              8046                       # ITB misses
system.switch_cpus.itb.fetch_acv                  142                       # ITB acv
system.switch_cpus.itb.fetch_accesses          350026                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 11289508                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2637837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                7231906                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1054506                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       530390                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               7384326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          108182                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                324                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2976                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       518706                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        20696                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            936184                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         26754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     10619014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.681034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.002561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9299163     87.57%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            85731      0.81%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           110401      1.04%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            92800      0.87%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           305739      2.88%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            60739      0.57%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            70548      0.66%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            54110      0.51%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           539783      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     10619014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.093406                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.640586                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          1965833                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       7532027                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            812981                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        258382                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          49791                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        73530                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4365                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        6682589                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         13904                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          49791                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2088558                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3569398                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2232921                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            949712                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1728634                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        6498190                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2648                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          46464                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          14322                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1441704                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3875328                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       8350434                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      8218178                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       119932                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3359056                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           516262                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       172868                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        19775                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1734825                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       996524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1361732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       139568                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98156                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            5853419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       135596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           5763909                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        10555                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       669712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       326304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        83746                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     10619014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.542791                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.347532                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8451305     79.59%     79.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       844378      7.95%     87.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       376518      3.55%     91.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       316424      2.98%     94.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       236555      2.23%     96.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       199073      1.87%     98.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       111562      1.05%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        59326      0.56%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23873      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10619014                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13202      6.41%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             9      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             2      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            5      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          70327     34.15%     40.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        122406     59.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22327      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3190128     55.35%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7418      0.13%     55.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        58276      1.01%     56.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          217      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        33665      0.58%     57.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          543      0.01%     57.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        11166      0.19%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1027886     17.83%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1334675     23.16%     98.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        77608      1.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        5763909                       # Type of FU issued
system.switch_cpus.iq.rate                   0.510554                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              205952                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035731                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     22010565                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6483809                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5459614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       352775                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       178688                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       175717                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        5770753                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          176781                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        45292                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       135693                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3820                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        66114                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          808                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          49791                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          368690                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3164394                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      6382441                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        14335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        996524                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1361732                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       108126                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3160519                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3820                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        14570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        31820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        46390                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       5720940                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        994966                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        42970                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                393426                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2321980                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           686301                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1327014                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.506748                       # Inst execution rate
system.switch_cpus.iew.wb_sent                5655808                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               5635331                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2323036                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2976246                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.499165                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.780526                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       680659                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        51850                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        42815                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     10501572                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.540851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.567618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8669245     82.55%     82.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       748650      7.13%     89.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       287806      2.74%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       158136      1.51%     93.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       214309      2.04%     95.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        61909      0.59%     96.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        54449      0.52%     97.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        68901      0.66%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       238167      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     10501572                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      5679788                       # Number of instructions committed
system.switch_cpus.commit.committedOps        5679788                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2156443                       # Number of memory references committed
system.switch_cpus.commit.loads                860825                       # Number of loads committed
system.switch_cpus.commit.membars               22224                       # Number of memory barriers committed
system.switch_cpus.commit.branches             637630                       # Number of branches committed
system.switch_cpus.commit.fp_insts             175086                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           5154152                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        69250                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       382824      6.74%      6.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2928542     51.56%     58.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7215      0.13%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        57971      1.02%     59.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          169      0.00%     59.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        33644      0.59%     60.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          460      0.01%     60.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        11164      0.20%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       883049     15.55%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1297142     22.84%     98.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        77608      1.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      5679788                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        238167                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             16577768                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            12839253                       # The number of ROB writes
system.switch_cpus.timesIdled                   44021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  670494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             34491692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             5319291                       # Number of Instructions Simulated
system.switch_cpus.committedOps               5319291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.122371                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.122371                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.471171                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.471171                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          7820975                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3485092                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            118528                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           116566                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          364345                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          85157                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             128017                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            127982                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               746                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              746                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           129003                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        25179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100153                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       169215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       417565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                586780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5413568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17396640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22810208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25318                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           383141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.065890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 357896     93.41%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25245      6.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             383141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308324000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            48000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         128137187                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224865549                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546624                       # Number of seconds simulated
sim_ticks                                546623953000                       # Number of ticks simulated
final_tick                               2825215860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 627305                       # Simulator instruction rate (inst/s)
host_op_rate                                   627305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              136369056                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744304                       # Number of bytes of host memory used
host_seconds                                  4008.42                       # Real time elapsed on the host
sim_insts                                  2514499735                       # Number of instructions simulated
sim_ops                                    2514499735                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      5603904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     44037376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49641280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      5603904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5603904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25521664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25521664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        87561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       688084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              775645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        398776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     10251845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     80562470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90814315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     10251845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10251845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        46689619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46689619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        46689619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     10251845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     80562470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137503934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      775645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     444984                       # Number of write requests accepted
system.mem_ctrls.readBursts                    775645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   444984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               49625408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26342592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49641280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28478976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33378                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26335                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       315                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  546623968000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                775645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               444984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  428541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  105339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    946                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.488115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.121598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.498281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120195     41.06%     41.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72407     24.73%     65.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34250     11.70%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15319      5.23%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12397      4.23%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7281      2.49%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5916      2.02%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2123      0.73%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22873      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292761                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.191356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.077371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          22268     92.45%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1584      6.58%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          177      0.73%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           26      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           13      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24086                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.088890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.761840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.767336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         23779     98.73%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           104      0.43%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            51      0.21%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            36      0.15%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            19      0.08%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            14      0.06%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            19      0.08%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            10      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             4      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             6      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            8      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            9      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24086                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12578257718                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             27116951468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3876985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16221.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34971.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        90.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   625510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  268730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     447821.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1239189840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                676145250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3514399200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1739698560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          37279990800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         102468567690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         252578081250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           399496072590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            699.923176                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 401462705000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18253040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  126910470750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1185415560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                646804125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3363929400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1682836560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          37279990800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         100341624375                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         254443821000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           398944421820                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.956676                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 404576305186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18253040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  123795144814                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      374                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     303309                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8280     35.36%     35.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      29      0.12%     35.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     560      2.39%     37.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14547     62.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23416                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8202     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       29      0.17%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      560      3.30%     51.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8202     48.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16993                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             542629268500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                17182000      0.00%     99.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               245575500      0.04%     99.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3716024500      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         546608050500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990580                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.563828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.725700                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          9      8.82%      8.82% # number of syscalls executed
system.cpu.kern.syscall::3                         48     47.06%     55.88% # number of syscalls executed
system.cpu.kern.syscall::17                        13     12.75%     68.63% # number of syscalls executed
system.cpu.kern.syscall::71                        24     23.53%     92.16% # number of syscalls executed
system.cpu.kern.syscall::74                         8      7.84%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    102                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   255      0.99%      0.99% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20128     78.10%     79.10% # number of callpals executed
system.cpu.kern.callpal::rdps                    1302      5.05%     84.15% # number of callpals executed
system.cpu.kern.callpal::rti                     2699     10.47%     94.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  306      1.19%     95.81% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     95.81% # number of callpals executed
system.cpu.kern.callpal::rdunique                1079      4.19%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  25771                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2951                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2593                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2594                      
system.cpu.kern.mode_good::user                  2593                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.879024                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.935280                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14418961500      2.64%      2.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         531277077000     97.20%     99.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            912012000      0.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      255                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2524972                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           534450434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2524972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            211.665885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2187646464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2187646464                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    417866385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       417866385                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116536379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116536379                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        25321                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        25321                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        29522                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        29522                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    534402764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        534402764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    534402764                       # number of overall hits
system.cpu.dcache.overall_hits::total       534402764                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8787318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8787318                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3027291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3027291                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         8157                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8157                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11814609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11814609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11814609                       # number of overall misses
system.cpu.dcache.overall_misses::total      11814609                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 259370075268                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 259370075268                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 174088939845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 174088939845                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    195662750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    195662750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 433459015113                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 433459015113                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 433459015113                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 433459015113                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    426653703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    426653703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119563670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119563670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        33478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        33478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        29522                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        29522                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    546217373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    546217373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    546217373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    546217373                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.020596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020596                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.025319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025319                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.243653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.243653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021630                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29516.409360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29516.409360                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 57506.509894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57506.509894                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 23987.096972                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23987.096972                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36688.392744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36688.392744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36688.392744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36688.392744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14447097                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            238529                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              81                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.567466                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.654321                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1125439                       # number of writebacks
system.cpu.dcache.writebacks::total           1125439                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6881761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6881761                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2413692                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2413692                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2333                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2333                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9295453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9295453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9295453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9295453                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1905557                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1905557                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       613599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       613599                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         5824                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5824                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2519156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2519156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2519156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2519156                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1346                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1346                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  51187906987                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51187906987                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  29905886808                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29905886808                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    123043250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    123043250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  81093793795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81093793795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  81093793795                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81093793795                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    112724000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    112724000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    270682500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    270682500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    383406500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    383406500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.173965                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.173965                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004612                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004612                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 26862.438115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26862.438115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 48738.486875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48738.486875                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21126.931662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21126.931662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 32190.858285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32190.858285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 32190.858285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32190.858285                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 193351.629503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 193351.629503                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 201101.411590                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 201101.411590                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 198759.201659                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 198759.201659                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          12489378                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           209758007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12489378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.794912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.997587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         457861700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        457861700                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    209722018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       209722018                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    209722018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        209722018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    209722018                       # number of overall hits
system.cpu.icache.overall_hits::total       209722018                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     12964138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      12964138                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     12964138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       12964138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     12964138                       # number of overall misses
system.cpu.icache.overall_misses::total      12964138                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 172726472487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 172726472487                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 172726472487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 172726472487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 172726472487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 172726472487                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    222686156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    222686156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    222686156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    222686156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    222686156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    222686156                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.058217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.058217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.058217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13323.405882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13323.405882                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13323.405882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13323.405882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13323.405882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13323.405882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               359                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.320334                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       474751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       474751                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       474751                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       474751                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       474751                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       474751                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     12489387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12489387                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     12489387                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12489387                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     12489387                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12489387                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 149852534391                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 149852534391                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 149852534391                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 149852534391                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 149852534391                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 149852534391                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.056085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.056085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.056085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056085                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11998.389864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11998.389864                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11998.389864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11998.389864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11998.389864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11998.389864                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  678                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 678                       # Transaction distribution
system.iobus.trans_dist::WriteReq               47554                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1346                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   96464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6601                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2964673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1265000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              867000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           269845438                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2512000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            46417839                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                46303                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416727                       # Number of tag accesses
system.iocache.tags.data_accesses              416727                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        46208                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        46208                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11485473                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11485473                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  10511398126                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  10511398126                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11485473                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11485473                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11485473                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11485473                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120899.715789                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120899.715789                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 227480.049472                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 227480.049472                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120899.715789                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120899.715789                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120899.715789                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120899.715789                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        110664                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                16919                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.540812                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6506471                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6506471                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   8107902806                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   8107902806                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6506471                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6506471                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6506471                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6506471                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68489.168421                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68489.168421                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 175465.348122                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 175465.348122                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68489.168421                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68489.168421                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68489.168421                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68489.168421                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    775885                       # number of replacements
system.l2.tags.tagsinuse                 16281.414508                       # Cycle average of tags in use
system.l2.tags.total_refs                    13514819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    775885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.418585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5008.957131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         13.562317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         19.714697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  4201.522798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7037.657565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.305722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.256441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.429545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4911                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989380                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 259627079                       # Number of tag accesses
system.l2.tags.data_accesses                259627079                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     12401780                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1508638                       # number of ReadReq hits
system.l2.ReadReq_hits::total                13910418                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1125439                       # number of Writeback hits
system.l2.Writeback_hits::total               1125439                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       328151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                328151                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      12401780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1836789                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14238569                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     12401780                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1836789                       # number of overall hits
system.l2.overall_hits::total                14238569                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        87569                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       401402                       # number of ReadReq misses
system.l2.ReadReq_misses::total                488971                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       286782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              286782                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        87569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       688184                       # number of demand (read+write) misses
system.l2.demand_misses::total                 775753                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        87569                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       688184                       # number of overall misses
system.l2.overall_misses::total                775753                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   7114800204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  33404681696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     40519481900                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  25776239583                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25776239583                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   7114800204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  59180921279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66295721483                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   7114800204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  59180921279                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66295721483                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     12489349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1910040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14399389                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1125439                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1125439                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       614933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            614933                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     12489349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2524973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15014322                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     12489349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2524973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15014322                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.210154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.033958                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.571429                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.466363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466363                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.272551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051668                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.272551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051668                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81247.932533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83220.018077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82866.840569                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  7874.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7874.750000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89880.953418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89880.953418                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81247.932533                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85995.782057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85459.832554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81247.932533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85995.782057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85459.832554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               352567                       # number of writebacks
system.l2.writebacks::total                    352567                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        87569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       401402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           488971                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       286782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         286782                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        87569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       688184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            775753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        87569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       688184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           775753                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1346                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1346                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1929                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1929                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   6018915296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  28408367304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34427282600                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        72503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72503                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  22238680417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22238680417                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   6018915296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  50647047721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56665963017                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   6018915296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  50647047721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56665963017                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    104562000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    104562000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    253183000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    253183000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    357745000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    357745000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.210154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.033958                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.466363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.466363                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.272551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.272551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051668                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68733.402186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70772.859388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70407.616403                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18125.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18125.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77545.593576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77545.593576                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68733.402186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73595.212503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73046.398811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68733.402186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73595.212503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73046.398811                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 179351.629503                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 179351.629503                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 188100.297177                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 188100.297177                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 185456.194920                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 185456.194920                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              489649                       # Transaction distribution
system.membus.trans_dist::ReadResp             489648                       # Transaction distribution
system.membus.trans_dist::WriteReq               1346                       # Transaction distribution
system.membus.trans_dist::WriteResp              1346                       # Transaction distribution
system.membus.trans_dist::Writeback            398776                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46208                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq            286763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           286763                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1903992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1907852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2046571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72205632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72212233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78126857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              183                       # Total snoops (count)
system.membus.snoop_fanout::samples           1223080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1223080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1223080                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3660499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3226405485                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47042161                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4087932480                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        72817365                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     58672903                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4587876                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     46209370                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        38791569                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.947409                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4943525                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         6050                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            461479241                       # DTB read hits
system.switch_cpus.dtb.read_misses            1135144                       # DTB read misses
system.switch_cpus.dtb.read_acv                   191                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        460810146                       # DTB read accesses
system.switch_cpus.dtb.write_hits           121150230                       # DTB write hits
system.switch_cpus.dtb.write_misses             82911                       # DTB write misses
system.switch_cpus.dtb.write_acv                   12                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       118692856                       # DTB write accesses
system.switch_cpus.dtb.data_hits            582629471                       # DTB hits
system.switch_cpus.dtb.data_misses            1218055                       # DTB misses
system.switch_cpus.dtb.data_acv                   203                       # DTB access violations
system.switch_cpus.dtb.data_accesses        579503002                       # DTB accesses
system.switch_cpus.itb.fetch_hits           221046911                       # ITB hits
system.switch_cpus.itb.fetch_misses            107586                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1072                       # ITB acv
system.switch_cpus.itb.fetch_accesses       221154497                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1090773256                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    489587145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2868511786                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            72817365                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     43735094                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             561346886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        12152240                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1622                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        41969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2691346                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        35946                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          623                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         222686163                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2766303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1059781657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.706701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.646017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        656144249     61.91%     61.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11010317      1.04%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13738979      1.30%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7271250      0.69%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         28559241      2.69%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6692047      0.63%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12738150      1.20%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4935730      0.47%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        318691694     30.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1059781657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.066758                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.629797                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        434351549                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     246045982                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         314900847                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      58555989                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5927290                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      6088884                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        150389                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2807536199                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        443100                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5927290                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        456979653                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        86855507                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     25841914                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         349761138                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     134416155                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2786072237                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2549271                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      100806608                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       11432073                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        6579945                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2429673963                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4165964909                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4165870005                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        90824                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2235248390                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        194425586                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3282319                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        40684                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         290489136                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    481299040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    132225639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    131303712                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     57973238                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2601968082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2610426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2504763123                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       830930                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    194094814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    168425978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      2504747                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1059781657                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.363471                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.467596                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    377828997     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    142308225     13.43%     49.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    116332086     10.98%     60.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     95818443      9.04%     69.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     83400920      7.87%     76.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     67857442      6.40%     83.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     99823993      9.42%     92.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     40791859      3.85%     96.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     35619692      3.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1059781657                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        65060207     68.08%     68.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         992084      1.04%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27127534     28.39%     97.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2383838      2.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2388      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1898736090     75.81%     75.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     15726987      0.63%     76.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1273374      0.05%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           12      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         3574      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           45      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         1192      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    464862627     18.56%     95.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    121644754      4.86%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      2512080      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2504763123                       # Type of FU issued
system.switch_cpus.iq.rate                   2.296319                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            95563663                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038153                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6162948731                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2798212260                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2489938652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2753765                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1448918                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1353069                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2598942609                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1381789                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     33990773                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     39430127                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        38347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       996530                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12628402                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       419953                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       545949                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5927290                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        48829727                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9321836                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2752504028                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2600232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     481299040                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    132225639                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2556774                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1471422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7688798                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       996530                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2827182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2109195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4936377                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2498067212                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     462652332                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6695911                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             147925520                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            583886888                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         53652963                       # Number of branches executed
system.switch_cpus.iew.exec_stores          121234556                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.290180                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2494070525                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2491291721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1717052524                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2071773186                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.283968                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.828784                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    206747539                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       105679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4742355                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1030313923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.467501                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.989697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    427288717     41.47%     41.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    138703251     13.46%     54.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    107007237     10.39%     65.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62198423      6.04%     71.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52207590      5.07%     76.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24601367      2.39%     78.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31727750      3.08%     81.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11852782      1.15%     83.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    174726806     16.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1030313923                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2542300611                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2542300611                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              561466156                       # Number of memory references committed
system.switch_cpus.commit.loads             441868919                       # Number of loads committed
system.switch_cpus.commit.membars               40238                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48953464                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1311872                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2406931819                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3399823                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    131819295      5.19%      5.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1830627174     72.01%     77.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     14587432      0.57%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1239435      0.05%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           10      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         3552      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           44      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         1192      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    441909157     17.38%     95.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    119601240      4.70%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      2512080      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2542300611                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     174726806                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3601026676                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5527657740                       # The number of ROB writes
system.switch_cpus.timesIdled                 7998341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                30991599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              2474650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2410483704                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2410483704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.452512                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.452512                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.209885                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.209885                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3956523700                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2311624299                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             85365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            85454                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3080070                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1107705                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           14400106                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14400048                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1346                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1346                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1125439                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        46386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           614933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          614933                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     24978737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6179295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31158032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    799318336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    233635337                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1032953673                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46558                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16188217                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16141736     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46481      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16188217                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9196980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            57000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18753640599                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3885095922                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.025197                       # Number of seconds simulated
sim_ticks                                1025197043500                       # Number of ticks simulated
final_tick                               3850412903500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 944164                       # Simulator instruction rate (inst/s)
host_op_rate                                   944164                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112566864                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745328                       # Number of bytes of host memory used
host_seconds                                  9107.45                       # Real time elapsed on the host
sim_insts                                  8598922756                       # Number of instructions simulated
sim_ops                                    8598922756                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      4040704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     67666688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           71707392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      4040704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4040704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11619584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11619584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        63136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1057292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1120428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        181556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             181556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      3941393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     66003593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69944985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      3941393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3941393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11334001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11334001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11334001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      3941393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     66003593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81278986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1120428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     181556                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1120428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   181556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               71664704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11619968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                71707392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11619584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    667                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             72342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             74072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             63434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             69405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            68823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            70930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            72146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14075                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1025196700000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1120428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               181556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  882707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       332790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.266174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.563399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.504065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121600     36.54%     36.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83973     25.23%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46932     14.10%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25725      7.73%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18680      5.61%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15708      4.72%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8809      2.65%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1813      0.54%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9550      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       332790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.695983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.480598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.683942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4077     37.39%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4469     40.98%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1329     12.19%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          477      4.37%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          202      1.85%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          126      1.16%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           77      0.71%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           48      0.44%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           24      0.22%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           21      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           14      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           15      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.650954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.623518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7414     67.99%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.32%     69.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3124     28.65%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      1.76%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10904                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10352776750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31348295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5598805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9245.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27995.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        69.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   870283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     787411.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2493204840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1360379625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7941694800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2311772400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         104241068880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         310021752555                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         685633882500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1114003755600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.009887                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 719131187250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   34233680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  271834638000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2447542440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1335464625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7672017600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2287621440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         104241068880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         301815477945                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         692832341250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1112631534180                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            697.150103                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 728047474000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   34233680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  262918797250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     723702                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13298     34.39%     34.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      13      0.03%     34.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1049      2.71%     37.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   24308     62.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                38668                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13296     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       13      0.05%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1049      3.79%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13297     48.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 27655                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1020604489500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8077000      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               456911500      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4142608000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1025212086000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.547022                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.715191                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          6      3.95%      3.95% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.66%      4.61% # number of syscalls executed
system.cpu.kern.syscall::3                          2      1.32%      5.92% # number of syscalls executed
system.cpu.kern.syscall::4                          6      3.95%      9.87% # number of syscalls executed
system.cpu.kern.syscall::6                          4      2.63%     12.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.66%     13.16% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.66%     13.82% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.66%     14.47% # number of syscalls executed
system.cpu.kern.syscall::45                         3      1.97%     16.45% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.66%     17.11% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.66%     17.76% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.66%     18.42% # number of syscalls executed
system.cpu.kern.syscall::71                         5      3.29%     21.71% # number of syscalls executed
system.cpu.kern.syscall::73                       118     77.63%     99.34% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    152                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   411      1.00%      1.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      1.01% # number of callpals executed
system.cpu.kern.callpal::swpipl                 35439     85.98%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdps                    2127      5.16%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     92.15% # number of callpals executed
system.cpu.kern.callpal::rti                     2168      5.26%     97.41% # number of callpals executed
system.cpu.kern.callpal::callsys                  284      0.69%     98.10% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.02%     98.12% # number of callpals executed
system.cpu.kern.callpal::rdunique                 773      1.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  41219                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2579                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2149                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2149                      
system.cpu.kern.mode_good::user                  2149                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.833269                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.909052                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9405764500      0.92%      0.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1015806321500     99.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      411                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           5307315                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1302129005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5307827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.322428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5328895291                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5328895291                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1128827336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1128827336                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    173225376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      173225376                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        28954                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        28954                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        32946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        32946                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1302052712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1302052712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1302052712                       # number of overall hits
system.cpu.dcache.overall_hits::total      1302052712                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     26605862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26605862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2169629                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2169629                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         6889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6889                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     28775491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28775491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     28775491                       # number of overall misses
system.cpu.dcache.overall_misses::total      28775491                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 739443212185                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 739443212185                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  74776419131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  74776419131                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    191424497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    191424497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 814219631316                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 814219631316                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 814219631316                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 814219631316                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1155433198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1155433198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    175395005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    175395005                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        35843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        35843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        32948                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        32948                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1330828203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1330828203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1330828203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1330828203                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.023027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023027                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012370                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.192199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.192199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000061                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000061                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021622                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021622                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27792.492203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27792.492203                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34465.071739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34465.071739                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27786.978807                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27786.978807                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28295.594724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28295.594724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28295.594724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28295.594724                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5336288                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            141272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             116                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.773147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.068966                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1291411                       # number of writebacks
system.cpu.dcache.writebacks::total           1291411                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     21949516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     21949516                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1524494                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1524494                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1049                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1049                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     23474010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23474010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     23474010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23474010                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4656346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4656346                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       645135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       645135                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         5840                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5840                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5301481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5301481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5301481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5301481                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          438                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          438                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1679                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 116815515549                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 116815515549                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  16174866947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16174866947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    137071253                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    137071253                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        23000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 132990382496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132990382496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 132990382496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132990382496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     98476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98476000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    277649000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    277649000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    376125000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    376125000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.162933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.162933                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000061                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003984                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003984                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25087.378719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25087.378719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25072.065455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25072.065455                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23471.104966                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23471.104966                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25085.515254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25085.515254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25085.515254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25085.515254                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224831.050228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224831.050228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223730.056406                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223730.056406                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224017.272186                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224017.272186                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          12477939                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           497052405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12478450                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.832864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1032958429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1032958429                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    497042444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       497042444                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    497042444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        497042444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    497042444                       # number of overall hits
system.cpu.icache.overall_hits::total       497042444                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13197794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13197794                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13197794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13197794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13197794                       # number of overall misses
system.cpu.icache.overall_misses::total      13197794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 171989366672                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 171989366672                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 171989366672                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 171989366672                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 171989366672                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 171989366672                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    510240238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    510240238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    510240238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    510240238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    510240238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    510240238                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.025866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025866                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.025866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.025866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025866                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13031.675345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13031.675345                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13031.675345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13031.675345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13031.675345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13031.675345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               328                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.951220                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       719841                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       719841                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       719841                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       719841                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       719841                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       719841                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     12477953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12477953                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     12477953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12477953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     12477953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12477953                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 147865012599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 147865012599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 147865012599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 147865012599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 147865012599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 147865012599                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.024455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.024455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024455                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11850.101743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11850.101743                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11850.101743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11850.101743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11850.101743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11850.101743                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  438                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 438                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1241                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1241                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          570                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2110000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              726000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2117000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1120419                       # number of replacements
system.l2.tags.tagsinuse                 16315.486783                       # Cycle average of tags in use
system.l2.tags.total_refs                    18691546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1136592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.445256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1516.508474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.106780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          7.502525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3924.828564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10861.540440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.092560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.239553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.662936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995818                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987122                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 306993550                       # Number of tag accesses
system.l2.tags.data_accesses                306993550                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     12414799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3724111                       # number of ReadReq hits
system.l2.ReadReq_hits::total                16138910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1291411                       # number of Writeback hits
system.l2.Writeback_hits::total               1291411                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       525911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                525911                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      12414799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4250022                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16664821                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     12414799                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4250022                       # number of overall hits
system.l2.overall_hits::total                16664821                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        63136                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       936747                       # number of ReadReq misses
system.l2.ReadReq_misses::total                999883                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       120546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120546                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        63136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1057293                       # number of demand (read+write) misses
system.l2.demand_misses::total                1120429                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        63136                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1057293                       # number of overall misses
system.l2.overall_misses::total               1120429                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   4989047750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  72830030000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     77819077750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9894761499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9894761499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4989047750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  82724791499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87713839249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4989047750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  82724791499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87713839249                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     12477935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4660858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            17138793                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1291411                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1291411                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       646457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            646457                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     12477935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5307315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17785250                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     12477935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5307315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17785250                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.005060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.200982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.058340                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.186472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.186472                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.005060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.199214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062998                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.005060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.199214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062998                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79020.649867                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 77747.812376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77828.183647                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82082.868772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82082.868772                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79020.649867                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78242.068659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78285.941589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79020.649867                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78242.068659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78285.941589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               181556                       # number of writebacks
system.l2.writebacks::total                    181556                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        63136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       936747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           999883                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       120546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         120546                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        63136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1057293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1120429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        63136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1057293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1120429                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          438                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          438                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1241                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1241                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1679                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1679                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   4198878250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  61146177000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  65345055250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8405675001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8405675001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4198878250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  69551852001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73750730251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4198878250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  69551852001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73750730251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     92344000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     92344000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    261516000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    261516000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    353860000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    353860000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.200982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.058340                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.186472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186472                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.005060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.199214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.005060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.199214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062998                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66505.294127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65275.017694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65352.701516                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69730.020084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69730.020084                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66505.294127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65782.949477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65823.653485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66505.294127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65782.949477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65823.653485                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210831.050228                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210831.050228                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210730.056406                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210730.056406                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210756.402621                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210756.402621                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1000321                       # Transaction distribution
system.membus.trans_dist::ReadResp            1000321                       # Transaction distribution
system.membus.trans_dist::WriteReq               1241                       # Transaction distribution
system.membus.trans_dist::WriteResp              1241                       # Transaction distribution
system.membus.trans_dist::Writeback            181556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120545                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2422416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2425774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2425774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83326976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     83336166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83336166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1303665                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1303665    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303665                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3339500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2299999500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5928970748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       123909540                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    104908056                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6929990                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     82017259                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        68159767                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.104176                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5807537                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         9079                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1204427121                       # DTB read hits
system.switch_cpus.dtb.read_misses            3535900                       # DTB read misses
system.switch_cpus.dtb.read_acv                   100                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1206380008                       # DTB read accesses
system.switch_cpus.dtb.write_hits           178103875                       # DTB write hits
system.switch_cpus.dtb.write_misses            126049                       # DTB write misses
system.switch_cpus.dtb.write_acv                   80                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       176684194                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1382530996                       # DTB hits
system.switch_cpus.dtb.data_misses            3661949                       # DTB misses
system.switch_cpus.dtb.data_acv                   180                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1383064202                       # DTB accesses
system.switch_cpus.itb.fetch_hits           508923634                       # ITB hits
system.switch_cpus.itb.fetch_misses            193868                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2306                       # ITB acv
system.switch_cpus.itb.fetch_accesses       509117502                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2050394087                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    772709723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             6869252582                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           123909540                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     73967304                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1234484059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        19689746                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1494                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        68787                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4762106                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          417                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         510240239                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4054428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               4                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2021871470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.397472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.830425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1083458458     53.59%     53.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20209514      1.00%     54.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         18605286      0.92%     55.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14481106      0.72%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         60561479      3.00%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         10083692      0.50%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         15915191      0.79%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8220296      0.41%     60.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        790336448     39.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2021871470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.060432                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.350211                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        688832668                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     433380607                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         798645844                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      91369005                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9643346                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      9082266                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        204029                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6771052681                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        603679                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9643346                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        724891554                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       160517245                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     62032157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         852182833                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     212604335                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     6733809440                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3702231                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      158945020                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       23466725                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3208766                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   6084814782                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   10442850173                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  10442751479                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        95153                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    5799267343                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        285547436                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8053403                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        43006                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         459060137                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1237207581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    192051541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    227800636                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     81690741                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6352669947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      6148112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        6221535611                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1871043                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    274395040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    233313747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      6015023                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2021871470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.077117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.645818                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    513259400     25.39%     25.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    241605848     11.95%     37.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    230082413     11.38%     48.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    199400017      9.86%     58.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    159625819      7.89%     66.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    162607798      8.04%     74.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    264188595     13.07%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    123921590      6.13%     93.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    127179990      6.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2021871470                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       196560714     70.75%     70.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2022519      0.73%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       76567463     27.56%     99.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2678858      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2393      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    4792392358     77.03%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     30068070      0.48%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1222125      0.02%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            4      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2859      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            6      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         1197      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1212647513     19.49%     97.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    178888782      2.88%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6310304      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6221535611                       # Type of FU issued
system.switch_cpus.iq.rate                   3.034312                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           277829554                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044656                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  14741985899                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6633418821                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6196184185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2657389                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1424257                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1297723                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     6498029047                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1333725                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     48265899                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     62289675                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        73500                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      1642233                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     16620179                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       486325                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       369826                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9643346                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       107874119                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      10590441                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6673323377                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8531078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1237207581                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    192051541                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      6083893                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3955695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       6181413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      1642233                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4608112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3107067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7715179                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    6210210326                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1208056646                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11325284                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             314505318                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1386288970                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         91445154                       # Number of branches executed
system.switch_cpus.iew.exec_stores          178232324                       # Number of stores executed
system.switch_cpus.iew.exec_rate             3.028789                       # Inst execution rate
system.switch_cpus.iew.wb_sent             6203762023                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            6197481908                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        4041496513                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4895522872                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               3.022581                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.825550                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    284506150                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       133089                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7452165                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1980623432                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.220384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.264580                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    652894162     32.96%     32.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    229658017     11.60%     44.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    233879760     11.81%     56.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     92146022      4.65%     61.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    117143828      5.91%     66.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45581286      2.30%     69.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     71197954      3.59%     72.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24135324      1.22%     74.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    513987079     25.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1980623432                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   6378368969                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6378368969                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1350349268                       # Number of memory references committed
system.switch_cpus.commit.loads            1174917906                       # Number of loads committed
system.switch_cpus.commit.membars               51336                       # Number of memory barriers committed
system.switch_cpus.commit.branches           85039735                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1245227                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        6077821527                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4015395                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    293948340      4.61%      4.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4697973572     73.65%     78.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     28549487      0.45%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1179351      0.02%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            3      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2856      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            6      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         1197      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1174969242     18.42%     97.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    175434611      2.75%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6310304      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6378368969                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     513987079                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           8120638115                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13367134028                       # The number of ROB writes
system.switch_cpus.timesIdled                 7472543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                28522617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          6084423021                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6084423021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.336991                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.336991                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.967441                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.967441                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      10140561624                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      5905999345                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             85766                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            87476                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         5276039                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2664905                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           17139249                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17139249                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1241                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1241                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1291411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           646457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          646457                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     24955888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11909415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              36865303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    798587840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    422327654                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1220915494                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              18                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19078366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19078366    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19078366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10831214500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18732267645                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8143238178                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
