# RISC-V-Single-Cycle-Processor

Single Cycle Processor written from scratch in SystemVerilog for executing the machine code of RISC-V ISA. RISC-V is an open standard instruction set architecture based on established reduced instruction set computer principles.

## Instruction Types

The instruction types implemented in this project are:
<br>
- R-type
- I-type
- S-type
- B-type
- J-type
- U-type

Support this project by leaving a :star:
