# mips-processor
Single- and Multi-cycle MIPS ISA implementation in VHDL, for an Altera Cyclone IV FPGA. For CEG3156 at UOttawa, Winter 2023.
