#include "./library.h"
#include "./gpio.h"

#define GPIO    ( ( volatile oGPIO_REGS * ) (GPIO_pBase) )

typedef struct tag_GPIO_REGS
{
  u32 rGPIOA0CON;     //0xE0200000
  u32 rGPIOA0DAT;
  u32 rGPIOA0PUD;
  u32 rGPIOA0DRV_SR;
  u32 rGPIOA0CONPDN;
  u32 rGPIOA0PUDPDN;
  u32 reservedA0[2];

  u32 rGPIOA1CON;     //0xE0200020
  u32 rGPIOA1DAT;
  u32 rGPIOA1PUD;
  u32 rGPIOA1DRV_SR;
  u32 rGPIOA1CONPDN;
  u32 rGPIOA1PUDPDN;
  u32 reservedA1[2];

  u32 rGPIOBCON;      //0xE0200040
  u32 rGPIOBDAT;
  u32 rGPIOBPUD;
  u32 rGPIOBDRV_SR;
  u32 rGPIOBCONPDN;
  u32 rGPIOBPUDPDN; 
  u32 reservedB[2];

  u32 rGPIOC0CON;     //0xE0200060
  u32 rGPIOC0DAT;
  u32 rGPIOC0PUD;
  u32 rGPIOC0DRV_SR;
  u32 rGPIOC0CONPDN;
  u32 rGPIOC0PUDPDN;
  u32 reservedC0[2];

  u32 rGPIOC1CON;     //0xE0200080
  u32 rGPIOC1DAT;
  u32 rGPIOC1PUD;
  u32 rGPIOC1DRV_SR;
  u32 rGPIOC1CONPDN;
  u32 rGPIOC1PUDPDN;
  u32 reservedC1[2];

  u32 rGPIOD0CON;     //0xE02000A0
  u32 rGPIOD0DAT;
  u32 rGPIOD0PUD;
  u32 rGPIOD0DRV_SR;
  u32 rGPIOD0CONPDN;
  u32 rGPIOD0PUDPDN;
  u32 reservedD0[2];

  u32 rGPIOD1CON;     //0xE02000C0
  u32 rGPIOD1DAT;
  u32 rGPIOD1PUD;
  u32 rGPIOD1DRV_SR;
  u32 rGPIOD1CONPDN;
  u32 rGPIOD1PUDPDN;
  u32 reservedD1[2];

  u32 rGPIOE0CON;     //0xE02000E0
  u32 rGPIOE0DAT;
  u32 rGPIOE0PUD;
  u32 rGPIOE0DRV_SR;
  u32 rGPIOE0CONPDN;
  u32 rGPIOE0PUDPDN;
  u32 reservedE0[2];

  u32 rGPIOE1CON;     //0xE0200100
  u32 rGPIOE1DAT;
  u32 rGPIOE1PUD;
  u32 rGPIOE1DRV_SR;
  u32 rGPIOE1CONPDN;
  u32 rGPIOE1PUDPDN;
  u32 reservedE1[2];

  u32 rGPIOF0CON;     //0xE0200120
  u32 rGPIOF0DAT;
  u32 rGPIOF0PUD;
  u32 rGPIOF0DRV_SR;
  u32 rGPIOF0CONPDN;
  u32 rGPIOF0PUDPDN;
  u32 reservedF0[2];

  u32 rGPIOF1CON;     //0xE0200140
  u32 rGPIOF1DAT;
  u32 rGPIOF1PUD;
  u32 rGPIOF1DRV_SR;
  u32 rGPIOF1CONPDN;
  u32 rGPIOF1PUDPDN;
  u32 reservedF1[2];

  u32 rGPIOF2CON;     //0xE0200160
  u32 rGPIOF2DAT;
  u32 rGPIOF2PUD;
  u32 rGPIOF2DRV_SR;
  u32 rGPIOF2CONPDN;
  u32 rGPIOF2PUDPDN;
  u32 reservedF2[2];

  u32 rGPIOF3CON;     //0xE0200180
  u32 rGPIOF3DAT;
  u32 rGPIOF3PUD;
  u32 rGPIOF3DRV_SR;
  u32 rGPIOF3CONPDN;
  u32 rGPIOF3PUDPDN;
  u32 reservedF3[2];

  u32 rGPIOG0CON;     //0xE02001A0
  u32 rGPIOG0DAT;
  u32 rGPIOG0PUD;
  u32 rGPIOG0DRV_SR;
  u32 rGPIOG0CONPDN;
  u32 rGPIOG0PUDPDN;
  u32 reservedG0[2];

  u32 rGPIOG1CON;     //0xE02001C0
  u32 rGPIOG1DAT;
  u32 rGPIOG1PUD;
  u32 rGPIOG1DRV_SR;
  u32 rGPIOG1CONPDN;
  u32 rGPIOG1PUDPDN;
  u32 reservedG1[2];

  u32 rGPIOG2CON;     //0xE02001E0
  u32 rGPIOG2DAT;
  u32 rGPIOG2PUD;
  u32 rGPIOG2DRV_SR;
  u32 rGPIOG2CONPDN;
  u32 rGPIOG2PUDPDN;
  u32 reservedG2[2];

  u32 rGPIOG3CON;     //0xE0200200
  u32 rGPIOG3DAT;
  u32 rGPIOG3PUD;
  u32 rGPIOG3DRV_SR;
  u32 rGPIOG3CONPDN;
  u32 rGPIOG3PUDPDN;
  u32 reservedG3[2];

  u32 rGPIOICON;      //0xE0200220
  u32 rGPIOIDAT;
  u32 rGPIOIPUD;
  u32 rGPIOIDRV_SR;
  u32 rGPIOICONPDN;
  u32 rGPIOIPUDPDN;
  u32 reservedI[2];

  u32 rGPIOJ0CON;     //0xE0200240
  u32 rGPIOJ0DAT;
  u32 rGPIOJ0PUD;
  u32 rGPIOJ0DRV_SR;
  u32 rGPIOJ0CONPDN;
  u32 rGPIOJ0PUDPDN;
  u32 reservedJ0[2];

  u32 rGPIOJ1CON;     //0xE0200260
  u32 rGPIOJ1DAT;
  u32 rGPIOJ1PUD;
  u32 rGPIOJ1DRV_SR;
  u32 rGPIOJ1CONPDN;
  u32 rGPIOJ1PUDPDN;
  u32 reservedJ1[2];

  u32 rGPIOJ2CON;     //0xE0200280
  u32 rGPIOJ2DAT;
  u32 rGPIOJ2PUD;
  u32 rGPIOJ2DRV_SR;
  u32 rGPIOJ2CONPDN;
  u32 rGPIOJ2PUDPDN;
  u32 reservedJ2[2];

  u32 rGPIOJ3CON;     //0xE02002A0
  u32 rGPIOJ3DAT;
  u32 rGPIOJ3PUD;
  u32 rGPIOJ3DRV_SR;
  u32 rGPIOJ3CONPDN;
  u32 rGPIOJ3PUDPDN;
  u32 reservedJ3[2];

  u32 rGPIOJ4CON;     //0xE02002C0
  u32 rGPIOJ4DAT;
  u32 rGPIOJ4PUD;
  u32 rGPIOJ4DRV_SR;
  u32 rGPIOJ4CONPDN;
  u32 rGPIOJ4PUDPDN;
  u32 reservedJ4[2];


  u32 rGPIOMP0_1CON;     //0xE02002E0
  u32 rGPIOMP0_1DAT;
  u32 rGPIOMP0_1PUD;
  u32 rGPIOMP0_1DRV_SR;
  u32 rGPIOMP0_1CONPDN;
  u32 rGPIOMP0_1PUDPDN;
  u32 reservedMP0_1[2];

  u32 rGPIOMP0_2CON;      //0xE0200300
  u32 rGPIOMP0_2DAT;
  u32 rGPIOMP0_2PUD;
  u32 rGPIOMP0_2DRV_SR;
  u32 rGPIOMP0_2CONPDN;
  u32 rGPIOMP0_2PUDPDN;
  u32 reservedMP0_2[2];

  u32 rGPIOMP0_3CON;      //0xE0200320
  u32 rGPIOMP0_3DAT;
  u32 rGPIOMP0_3PUD;
  u32 rGPIOMP0_3DRV_SR;
  u32 rGPIOMP0_3CONPDN;
  u32 rGPIOMP0_3PUDPDN;
  u32 reservedMP0_3[2];

  u32 rGPIOMP0_4CON;      //0xE0200340
  u32 rGPIOMP0_4DAT;
  u32 rGPIOMP0_4PUD;
  u32 rGPIOMP0_4DRV_SR;
  u32 rGPIOMP0_4CONPDN;
  u32 rGPIOMP0_4PUDPDN;
  u32 reservedMP0_4[2];

  u32 rGPIOMP0_5CON;      //0xE0200360
  u32 rGPIOMP0_5DAT;
  u32 rGPIOMP0_5PUD;
  u32 rGPIOMP0_5DRV_SR;
  u32 rGPIOMP0_5CONPDN;
  u32 rGPIOMP0_5PUDPDN;
  u32 reservedMP0_5[2];

  u32 rGPIOMP0_6CON;      //0xE0200380
  u32 rGPIOMP0_6DAT;
  u32 rGPIOMP0_6PUD;
  u32 rGPIOMP0_6DRV_SR;
  u32 rGPIOMP0_6CONPDN;
  u32 rGPIOMP0_6PUDPDN;
  u32 reservedMP0_6[2];

  u32 rGPIOMP0_7CON;      //0xE02003A0
  u32 rGPIOMP0_7DAT;
  u32 rGPIOMP0_7PUD;
  u32 rGPIOMP0_7DRV_SR;
  u32 rGPIOMP0_7CONPDN;
  u32 rGPIOMP0_7PUDPDN;
  u32 reservedMP0_7[2];

  u32 rGPIOMP1_0CON;      //0xE02003C0
  u32 rGPIOMP1_0DAT;
  u32 rGPIOMP1_0PUD;
  u32 rGPIOMP1_0DRV_SR;
  u32 rGPIOMP1_0CONPDN;
  u32 rGPIOMP1_0PUDPDN;
  u32 reservedMP1_0[2];

  u32 rGPIOMP1_1CON;      //0xE02003E0
  u32 rGPIOMP1_1DAT;
  u32 rGPIOMP1_1PUD;
  u32 rGPIOMP1_1DRV_SR;
  u32 rGPIOMP1_1CONPDN;
  u32 rGPIOMP1_1PUDPDN;
  u32 reservedMP1_1[2];

  u32 rGPIOMP1_2CON;      //0xE0200400
  u32 rGPIOMP1_2DAT;
  u32 rGPIOMP1_2PUD;
  u32 rGPIOMP1_2DRV_SR;
  u32 rGPIOMP1_2CONPDN;
  u32 rGPIOMP1_2PUDPDN;
  u32 reservedMP1_2[2];

  u32 rGPIOMP1_3CON;      //0xE0200420
  u32 rGPIOMP1_3DAT;
  u32 rGPIOMP1_3PUD;
  u32 rGPIOMP1_3DRV_SR;
  u32 rGPIOMP1_3CONPDN;
  u32 rGPIOMP1_3PUDPDN;
  u32 reservedMP1_3[2];

  u32 rGPIOMP1_4CON;      //0xE0200440
  u32 rGPIOMP1_4DAT;
  u32 rGPIOMP1_4PUD;
  u32 rGPIOMP1_4DRV_SR;
  u32 rGPIOMP1_4CONPDN;
  u32 rGPIOMP1_4PUDPDN;
  u32 reservedMP1_4[2];

  u32 rGPIOMP1_5CON;      //0xE0200460
  u32 rGPIOMP1_5DAT;
  u32 rGPIOMP1_5PUD;
  u32 rGPIOMP1_5DRV_SR;
  u32 rGPIOMP1_5CONPDN;
  u32 rGPIOMP1_5PUDPDN;
  u32 reservedMP1_5[2];

  u32 rGPIOMP1_6CON;      //0xE0200480
  u32 rGPIOMP1_6DAT;
  u32 rGPIOMP1_6PUD;
  u32 rGPIOMP1_6DRV_SR;
  u32 rGPIOMP1_6CONPDN;
  u32 rGPIOMP1_6PUDPDN;
  u32 reservedMP1_6[2];

  u32 rGPIOMP1_7CON;      //0xE02004A0
  u32 rGPIOMP1_7DAT;
  u32 rGPIOMP1_7PUD;
  u32 rGPIOMP1_7DRV_SR;
  u32 rGPIOMP1_7CONPDN;
  u32 rGPIOMP1_7PUDPDN;
  u32 reservedMP1_7[2];

  u32 rGPIOMP1_8CON;      //0xE02004C0
  u32 rGPIOMP1_8DAT;
  u32 rGPIOMP1_8PUD;
  u32 rGPIOMP1_8DRV_SR;
  u32 rGPIOMP1_8CONPDN;
  u32 rGPIOMP1_8PUDPDN;
  u32 reservedMP1_8[2];

  u32 rGPIOMP2_0CON;      //0xE02004E0
  u32 rGPIOMP2_0DAT;
  u32 rGPIOMP2_0PUD;
  u32 rGPIOMP2_0DRV_SR;
  u32 rGPIOMP2_0CONPDN;
  u32 rGPIOMP2_0PUDPDN;
  u32 reservedMP2_0[2];

  u32 rGPIOMP2_1CON;      //0xE0200500
  u32 rGPIOMP2_1DAT;
  u32 rGPIOMP2_1PUD;
  u32 rGPIOMP2_1DRV_SR;
  u32 rGPIOMP2_1CONPDN;
  u32 rGPIOMP2_1PUDPDN;
  u32 reservedMP2_1[2];

  u32 rGPIOMP2_2CON;      //0xE0200520
  u32 rGPIOMP2_2DAT;
  u32 rGPIOMP2_2PUD;
  u32 rGPIOMP2_2DRV_SR;
  u32 rGPIOMP2_2CONPDN;
  u32 rGPIOMP2_2PUDPDN;
  u32 reservedMP2_2[2];

  u32 rGPIOMP2_3CON;      //0xE0200540
  u32 rGPIOMP2_3DAT;
  u32 rGPIOMP2_3PUD;
  u32 rGPIOMP2_3DRV_SR;
  u32 rGPIOMP2_3CONPDN;
  u32 rGPIOMP2_3PUDPDN;
  u32 reservedMP2_3[2];

  u32 rGPIOMP2_4CON;      //0xE0200560
  u32 rGPIOMP2_4DAT;
  u32 rGPIOMP2_4PUD;
  u32 rGPIOMP2_4DRV_SR;
  u32 rGPIOMP2_4CONPDN;
  u32 rGPIOMP2_4PUDPDN;
  u32 reservedMP2_4[2];

  u32 rGPIOMP2_5CON;      //0xE0200580
  u32 rGPIOMP2_5DAT;
  u32 rGPIOMP2_5PUD;
  u32 rGPIOMP2_5DRV_SR;
  u32 rGPIOMP2_5CONPDN;
  u32 rGPIOMP2_5PUDPDN;
  u32 reservedMP2_5[2];

  u32 rGPIOMP2_6CON;      //0xE02005A0
  u32 rGPIOMP2_6DAT;
  u32 rGPIOMP2_6PUD;
  u32 rGPIOMP2_6DRV_SR;
  u32 rGPIOMP2_6CONPDN;
  u32 rGPIOMP2_6PUDPDN;
  u32 reservedMP2_6[2];

  u32 rGPIOMP2_7CON;      //0xE02005C0
  u32 rGPIOMP2_7DAT;
  u32 rGPIOMP2_7PUD;
  u32 rGPIOMP2_7DRV_SR;
  u32 rGPIOMP2_7CONPDN;
  u32 rGPIOMP2_7PUDPDN;
  u32 reservedMP2_7[2];

  u32 rGPIOMP2_8CON;      //0xE02005E0
  u32 rGPIOMP2_8DAT;
  u32 rGPIOMP2_8PUD;
  u32 rGPIOMP2_8DRV_SR;
  u32 rGPIOMP2_8CONPDN;
  u32 rGPIOMP2_8PUDPDN;
  u32 reservedMP2_8[2];

  u32 reservedETC0_1[2];
  u32 rGPIOETC0PUD;     //0xE0200608
  u32 rGPIOETC0DRV_SR;
  u32 reservedETC0_2[4];

  u32 reservedETC1_1[2];
  u32 rGPIOETC1PUD;     //0xE0200628
  u32 rGPIOETC1DRV_SR;
  u32 reservedETC1_2[4];

  u32 reservedETC2_1[2];
  u32 rGPIOETC2PUD;     //0xE0200648
  u32 rGPIOETC2DRV_SR;
  u32 reservedETC2_2[4];

  u32 reservedETC3_1[2];
  u32 rGPIOETC3PUD;     //0xE0200668
  u32 rGPIOETC3DRV_SR;
  u32 reservedETC3_2[4];

  u32 reserved1[32];

  u32 rEINT1CON;        //0xE0200700
  u32 rEINT2CON;  
  u32 rEINT3CON;  
  u32 rEINT4CON;  
  u32 rEINT5CON;  
  u32 rEINT6CON;  
  u32 rEINT7CON;  
  u32 rEINT8CON;  
  u32 rEINT9CON;  
  u32 rEINT10CON; 
  u32 rEINT11CON; 
  u32 rEINT12CON; 
  u32 rEINT13CON; 
  u32 rEINT14CON; 
  u32 rEINT15CON; 
  u32 rEINT16CON; 
  u32 rEINT17CON; 
  u32 rEINT18CON; 
  u32 rEINT19CON; 
  u32 rEINT20CON; 
  u32 rEINT21CON; 
  u32 rEINT22CON; 
  u32 rEINT23CON; 

  u32 reserved2[41];

  u32 rEINT1FLTCON0;      //0xE0200800
  u32 rEINT1FLTCON1;
  u32 rEINT2FLTCON0;
  u32 rEINT2FLTCON1;
  u32 rEINT3FLTCON0;
  u32 rEINT3FLTCON1;
  u32 rEINT4FLTCON0;
  u32 rEINT4FLTCON1;
  u32 rEINT5FLTCON0;
  u32 rEINT5FLTCON1;
  u32 rEINT6FLTCON0;
  u32 rEINT6FLTCON1;
  u32 rEINT7FLTCON0;
  u32 rEINT7FLTCON1;
  u32 rEINT8FLTCON0;
  u32 rEINT8FLTCON1;
  u32 rEINT9FLTCON0;
  u32 rEINT9FLTCON1;
  u32 rEINT10FLTCON0;
  u32 rEINT10FLTCON1;
  u32 rEINT11FLTCON0;
  u32 rEINT11FLTCON1;
  u32 rEINT12FLTCON0;
  u32 rEINT12FLTCON1;
  u32 rEINT13FLTCON0;
  u32 rEINT13FLTCON1;
  u32 rEINT14FLTCON0;
  u32 rEINT14FLTCON1;
  u32 rEINT15FLTCON0;
  u32 rEINT15FLTCON1;
  u32 rEINT16FLTCON0;
  u32 rEINT16FLTCON1;
  u32 rEINT17FLTCON0;
  u32 rEINT17FLTCON1;
  u32 rEINT18FLTCON0;
  u32 rEINT18FLTCON1;
  u32 rEINT19FLTCON0;
  u32 rEINT19FLTCON1;
  u32 rEINT20FLTCON0;
  u32 rEINT20FLTCON1;
  u32 rEINT21FLTCON0;
  u32 rEINT21FLTCON1;
  u32 rEINT22FLTCON0;
  u32 rEINT22FLTCON1;
  u32 rEINT23FLTCON0;
  u32 rEINT23FLTCON1;

  u32 reserved3[18];

  u32 rEINT1MASK;     //0xE0200900
  u32 rEINT2MASK;
  u32 rEINT3MASK;
  u32 rEINT4MASK;
  u32 rEINT5MASK;
  u32 rEINT6MASK;
  u32 rEINT7MASK;
  u32 rEINT8MASK;
  u32 rEINT9MASK;
  u32 rEINT10MASK;
  u32 rEINT11MASK;
  u32 rEINT12MASK;
  u32 rEINT13MASK;
  u32 rEINT14MASK;
  u32 rEINT15MASK;
  u32 rEINT16MASK;
  u32 rEINT17MASK;
  u32 rEINT18MASK;
  u32 rEINT19MASK;
  u32 rEINT20MASK;
  u32 rEINT21MASK;
  u32 rEINT22MASK;
  u32 rEINT23MASK;

  u32 reserved4[41];

  u32 rEINT1PEND;     //0xE0200A00
  u32 rEINT2PEND;
  u32 rEINT3PEND;
  u32 rEINT4PEND;
  u32 rEINT5PEND;
  u32 rEINT6PEND;
  u32 rEINT7PEND;
  u32 rEINT8PEND;
  u32 rEINT9PEND;
  u32 rEINT10PEND;
  u32 rEINT11PEND;
  u32 rEINT12PEND;
  u32 rEINT13PEND;
  u32 rEINT14PEND;
  u32 rEINT15PEND;
  u32 rEINT16PEND;
  u32 rEINT17PEND;
  u32 rEINT18PEND;
  u32 rEINT19PEND;
  u32 rEINT20PEND;
  u32 rEINT21PEND;
  u32 rEINT22PEND;
  u32 rEINT23PEND;  

  u32 reserved5[41];

  u32 rEINTGRPPRI;      //0xE0200B00
  u32 rEINTPRIORITY;
  u32 rEINTSERVICE;
  u32 rEINTSERVICEPEND;
  u32 rEINTGRPFIXPRI;

  u32 rEINT1FIXPRI;     //0xE0200B14
  u32 rEINT2FIXPRI;
  u32 rEINT3FIXPRI;
  u32 rEINT4FIXPRI;
  u32 rEINT5FIXPRI;
  u32 rEINT6FIXPRI;
  u32 rEINT7FIXPRI;
  u32 rEINT8FIXPRI;
  u32 rEINT9FIXPRI;
  u32 rEINT10FIXPRI;
  u32 rEINT11FIXPRI;
  u32 rEINT12FIXPRI;
  u32 rEINT13FIXPRI;
  u32 rEINT14FIXPRI;
  u32 rEINT15FIXPRI;
  u32 rEINT16FIXPRI;
  u32 rEINT17FIXPRI;
  u32 rEINT18FIXPRI;
  u32 rEINT19FIXPRI;
  u32 rEINT20FIXPRI;
  u32 rEINT21FIXPRI;
  u32 rEINT22FIXPRI;
  u32 rEINT23FIXPRI;

  u32 reserved6[36];

  u32 rGPIOH0CON;     //0xE0200C00
  u32 rGPIOH0DAT;
  u32 rGPIOH0PUD;
  u32 rGPIOH0DRV_SR;
  u32 rGPIOH0CONPDN;
  u32 rGPIOH0PUDPDN;
  u32 reservedH0[2];

  u32 rGPIOH1CON;     //0xE0200C20
  u32 rGPIOH1DAT;
  u32 rGPIOH1PUD;
  u32 rGPIOH1DRV_SR;
  u32 rGPIOH1CONPDN;
  u32 rGPIOH1PUDPDN;
  u32 reservedH1[2];

  u32 rGPIOH2CON;     //0xE0200C40
  u32 rGPIOH2DAT;
  u32 rGPIOH2PUD;
  u32 rGPIOH2DRV_SR;
  u32 rGPIOH2CONPDN;
  u32 rGPIOH2PUDPDN;
  u32 reservedH2[2];

  u32 rGPIOH3CON;     //0xE0200C60
  u32 rGPIOH3DAT;
  u32 rGPIOH3PUD;
  u32 rGPIOH3DRV_SR;
  u32 rGPIOH3CONPDN;
  u32 rGPIOH3PUDPDN;
  u32 reservedH3[2];

  u32 reserved7[96];

  u32 rEINT30CON;     //0xE0200E00
  u32 rEINT31CON;
  u32 rEINT32CON;
  u32 rEINT33CON;

  u32 reserved8[28];

  u32 rEINT30FLTCON0;     //0xE0200E80
  u32 rEINT30FLTCON1;
  u32 rEINT31FLTCON0;
  u32 rEINT31FLTCON1;
  u32 rEINT32FLTCON0;
  u32 rEINT32FLTCON1;
  u32 rEINT33FLTCON0;
  u32 rEINT33FLTCON1;

  u32 reserved9[24];

  u32 rEINT30MASK;      //0xE0200F00
  u32 rEINT31MASK;
  u32 rEINT32MASK;
  u32 rEINT33MASK;

  u32 reserved10[12];

  u32 rEINT30PEND;      //0xE0200F40
  u32 rEINT31PEND;
  u32 rEINT32PEND;
  u32 rEINT33PEND;

  u32 reserved11[12];

  u32 rPDEN;          //0xE0200F80


} 
oGPIO_REGS;

static volatile void *GPIO_pBase;
#define GPIO_BASE       (0xE0200000)

void GPIO_Init(void)
{
  GPIO_pBase = (void *)GPIO_BASE;
}

void GPIO_SetFunctionAll(GPIO_eId Id, u32 uValue0)
{
  volatile u32 *pGPIOx_Reg0;
  volatile u32 *pGPIO_Base_Addr;
  u32 uConRegNum, uOffset;


  uOffset = Id&0xFFF;

  pGPIO_Base_Addr = &(GPIO->rGPIOA0CON);

  pGPIOx_Reg0 = pGPIO_Base_Addr + uOffset/4;
  *pGPIOx_Reg0 = uValue0;

}

void GPIO_SetPullUpDownAll(GPIO_eId Id, u32 uValue)
{
  volatile u32 *pGPIOx_PullUDReg;
  volatile u32 *pGPIO_Base_Addr;
  u32  uConRegNum, uDataRegNum, uOffset;

  uOffset = Id&0xFFF;
  uConRegNum = 1;
  uDataRegNum = 1;


  pGPIO_Base_Addr = &(GPIO->rGPIOA0CON);

  pGPIOx_PullUDReg = pGPIO_Base_Addr + (uOffset/4) + uConRegNum+uDataRegNum;
  *pGPIOx_PullUDReg = uValue;
}

void GPIO_SetDSAll(GPIO_eId Id, u32 uValue)
{
  volatile u32 *pGPIOx_DSReg;
  volatile u32 *pGPIO_Base_Addr;
  u32 uConRegNum, uDataRegNum,  uPullUDRegNum, uOffset;
  u32 uDSValue;


  uOffset = Id&0xFFF;
  uConRegNum = 1;
  uDataRegNum = 1;
  uPullUDRegNum = 1;


  pGPIO_Base_Addr = &(GPIO->rGPIOA0CON);

  pGPIOx_DSReg = pGPIO_Base_Addr + (uOffset/4) + uConRegNum+uDataRegNum+uPullUDRegNum;
  uDSValue = *pGPIOx_DSReg;
  uDSValue = (uDSValue & ~(0xffff)) | uValue;
  *pGPIOx_DSReg = uDSValue;
}
