///100 days of RTL///

///Abilash P///

///Frequency divison by 2///

module divideby2 (clk, rst, out);
  input clk;
  input rst;
  output reg out;
  
  always_ff @(posedge clk)
    begin
      if (rst)
        begin
          out <= 0;
        end
      else 
        begin
          out <= ~out;
        end
    end
  
endmodule
