 Timing Path to multiplier_M_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : multiplier_M_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[0]                          Rise  0.2000 0.0000 0.1000 2.35258  6.36707 8.71966           4       100      c             | 
|    i_0_0_312/A           INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                  | 
|    i_0_0_312/ZN          INV_X1  Fall  0.2110 0.0110 0.0210 1.07704  1.41309 2.49013           1       100                    | 
|    i_0_0_170/A1          NOR2_X1 Fall  0.2110 0.0000 0.0210          1.41309                                                  | 
|    i_0_0_170/ZN          NOR2_X1 Rise  0.2380 0.0270 0.0150 0.320163 1.06234 1.3825            1       100                    | 
|    multiplier_M_reg[0]/D DFF_X1  Rise  0.2380 0.0000 0.0150          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[0]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0240 0.1980 | 
| data required time                       |  0.1980        | 
|                                          |                | 
| data arrival time                        |  0.2380        | 
| data required time                       | -0.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : multiplier_M_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                           Rise  0.2000 0.0000 0.1000 1.11987  8.1888  9.30867           5       100      c             | 
|    i_0_0_226/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_226/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0090 0.250864 1.54936 1.80022           1       100                    | 
|    i_0_0_225/A            INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_225/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.151523 1.06234 1.21386           1       100                    | 
|    multiplier_M_reg[28]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[28]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : multiplier_M_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[25]                           Rise  0.2000 0.0000 0.1000 0.651589 5.19552 5.84711           3       100      c             | 
|    i_0_0_220/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_220/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.436936 1.54936 1.9863            1       100                    | 
|    i_0_0_219/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_219/ZN           INV_X1   Rise  0.2430 0.0110 0.0060 0.235926 1.06234 1.29827           1       100                    | 
|    multiplier_M_reg[25]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[25]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : multiplier_M_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                           Rise  0.2000 0.0000 0.1000 1.49572  6.6888  8.18452           4       100      c             | 
|    i_0_0_228/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_228/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.309619 1.54936 1.85898           1       100                    | 
|    i_0_0_227/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_227/ZN           INV_X1   Rise  0.2430 0.0120 0.0070 0.628976 1.06234 1.69132           1       100                    | 
|    multiplier_M_reg[29]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[29]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : multiplier_M_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                           Rise  0.2000 0.0000 0.1000 0.76354  5.19888 5.96242           3       100      c             | 
|    i_0_0_196/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_196/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.199336 1.54936 1.7487            1       100                    | 
|    i_0_0_195/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_195/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.267408 1.06234 1.32975           1       100                    | 
|    multiplier_M_reg[13]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[13]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : multiplier_M_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[14]                           Rise  0.2000 0.0000 0.1000 0.567976 5.19552 5.7635            3       100      c             | 
|    i_0_0_165/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_165/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.231547 1.54936 1.78091           1       100                    | 
|    i_0_0_197/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_197/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.265413 1.06234 1.32776           1       100                    | 
|    multiplier_M_reg[14]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[14]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : multiplier_M_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                           Rise  0.2000 0.0000 0.1000 0.656174 3.93472 4.5909            3       100      c             | 
|    i_0_0_202/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_202/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.198241 1.54936 1.7476            1       100                    | 
|    i_0_0_201/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_201/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.257542 1.06234 1.31988           1       100                    | 
|    multiplier_M_reg[16]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[16]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : multiplier_M_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[17]                           Rise  0.2000 0.0000 0.1000 0.698407 4.59699 5.29539           3       100      c             | 
|    i_0_0_204/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_204/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0090 0.260869 1.54936 1.81023           1       100                    | 
|    i_0_0_203/A            INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_203/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.250081 1.06234 1.31242           1       100                    | 
|    multiplier_M_reg[17]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[17]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : multiplier_M_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[18]                           Rise  0.2000 0.0000 0.1000 1.52706  8.1888  9.71586           5       100      c             | 
|    i_0_0_206/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_206/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0090 0.207466 1.54936 1.75683           1       100                    | 
|    i_0_0_205/A            INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_205/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.24575  1.06234 1.30809           1       100                    | 
|    multiplier_M_reg[18]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[18]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : multiplier_M_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                           Rise  0.2000 0.0000 0.1000 1.71151  5.20039 6.9119            3       100      c             | 
|    i_0_0_210/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_210/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.270716 1.54936 1.82008           1       100                    | 
|    i_0_0_209/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_209/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.282335 1.06234 1.34468           1       100                    | 
|    multiplier_M_reg[20]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[20]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                           Rise  0.2000 0.0000 0.1000 1.41286  6.01136 7.42422           4       100      c             | 
|    i_0_0_172/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_172/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0090 0.262484 1.54936 1.81184           1       100                    | 
|    i_0_0_171/A           INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_171/ZN          INV_X1   Rise  0.2430 0.0120 0.0070 0.584557 1.06234 1.6469            1       100                    | 
|    multiplier_M_reg[1]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[1]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : multiplier_M_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[5]                           Rise  0.2000 0.0000 0.1000 1.24369  6.10985 7.35354           4       100      c             | 
|    i_0_0_180/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_180/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0090 0.285732 1.54936 1.83509           1       100                    | 
|    i_0_0_179/A           INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_179/ZN          INV_X1   Rise  0.2430 0.0120 0.0070 0.434528 1.06234 1.49687           1       100                    | 
|    multiplier_M_reg[5]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[5]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : multiplier_M_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                           Rise  0.2000 0.0000 0.1000 0.737235 3.93472 4.67196           3       100      c             | 
|    i_0_0_182/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_182/ZN          AOI22_X1 Fall  0.2320 0.0320 0.0080 0.416356 1.54936 1.96572           1       100                    | 
|    i_0_0_181/A           INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_181/ZN          INV_X1   Rise  0.2430 0.0110 0.0060 0.279333 1.06234 1.34168           1       100                    | 
|    multiplier_M_reg[6]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[6]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : multiplier_M_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[2]                           Rise  0.2000 0.0000 0.1000 1.1482   3.81443 4.96263           3       100      c             | 
|    i_0_0_174/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_174/ZN          AOI22_X1 Fall  0.2320 0.0320 0.0080 0.497624 1.54936 2.04698           1       100                    | 
|    i_0_0_173/A           INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_173/ZN          INV_X1   Rise  0.2440 0.0120 0.0070 0.776854 1.06234 1.8392            1       100                    | 
|    multiplier_M_reg[2]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[2]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0200 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : multiplier_M_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[26]                           Rise  0.2000 0.0000 0.1000 0.687644 6.10985 6.79749           4       100      c             | 
|    i_0_0_222/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_222/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0100 0.519254 1.54936 2.06861           1       100                    | 
|    i_0_0_221/A            INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_221/ZN           INV_X1   Rise  0.2440 0.0120 0.0070 0.294569 1.06234 1.35691           1       100                    | 
|    multiplier_M_reg[26]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[26]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : multiplier_M_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[27]                           Rise  0.2000 0.0000 0.1000 0.630212 3.93472 4.56494           3       100      c             | 
|    i_0_0_224/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_224/ZN           AOI22_X1 Fall  0.2330 0.0330 0.0080 0.764601 1.54936 2.31396           1       100                    | 
|    i_0_0_223/A            INV_X1   Fall  0.2330 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_223/ZN           INV_X1   Rise  0.2440 0.0110 0.0060 0.362659 1.06234 1.425             1       100                    | 
|    multiplier_M_reg[27]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[27]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : multiplier_M_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[30]                           Rise  0.2000 0.0000 0.1000 0.899657 5.20039 6.10005           3       100      c             | 
|    i_0_0_230/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_230/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.422578 1.54936 1.97194           1       100                    | 
|    i_0_0_229/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_229/ZN           INV_X1   Rise  0.2440 0.0120 0.0070 0.408927 1.06234 1.47127           1       100                    | 
|    multiplier_M_reg[30]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[30]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0190 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : multiplier_M_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                           Rise  0.2000 0.0000 0.1000 0.679393 3.93472 4.61412           3       100      c             | 
|    i_0_0_188/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_188/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0080 0.168832 1.54936 1.71819           1       100                    | 
|    i_0_0_187/A           INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_187/ZN          INV_X1   Rise  0.2430 0.0120 0.0070 0.555159 1.06234 1.6175            1       100                    | 
|    multiplier_M_reg[9]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[9]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : multiplier_M_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[10]                           Rise  0.2000 0.0000 0.1000 0.497775 5.26539 5.76316           3       100      c             | 
|    i_0_0_190/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_190/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0090 0.332279 1.54936 1.88164           1       100                    | 
|    i_0_0_189/A            INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_189/ZN           INV_X1   Rise  0.2430 0.0120 0.0060 0.263019 1.06234 1.32536           1       100                    | 
|    multiplier_M_reg[10]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[10]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : multiplier_M_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                           Rise  0.2000 0.0000 0.1000 0.598753 5.19552 5.79428           3       100      c             | 
|    i_0_0_192/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_192/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.47303  1.54936 2.02239           1       100                    | 
|    i_0_0_191/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_191/ZN           INV_X1   Rise  0.2430 0.0110 0.0060 0.234407 1.06234 1.29675           1       100                    | 
|    multiplier_M_reg[11]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[11]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : multiplier_M_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[15]                           Rise  0.2000 0.0000 0.1000 0.641556 6.10985 6.75141           4       100      c             | 
|    i_0_0_198/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_198/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.361371 1.54936 1.91073           1       100                    | 
|    i_0_0_169/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_169/ZN           INV_X1   Rise  0.2430 0.0110 0.0060 0.235205 1.06234 1.29755           1       100                    | 
|    multiplier_M_reg[15]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[15]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : multiplier_M_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[3]                           Rise  0.2000 0.0000 0.1000 0.974297 4.59699 5.57128           3       100      c             | 
|    i_0_0_176/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_176/ZN          AOI22_X1 Fall  0.2320 0.0320 0.0100 0.50135  1.54936 2.05071           1       100                    | 
|    i_0_0_175/A           INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_175/ZN          INV_X1   Rise  0.2440 0.0120 0.0070 0.338648 1.06234 1.40099           1       100                    | 
|    multiplier_M_reg[3]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[3]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : multiplier_M_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                           Rise  0.2000 0.0000 0.1000 0.912924 4.59699 5.50991           3       100      c             | 
|    i_0_0_184/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_184/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0100 0.286885 1.54936 1.83625           1       100                    | 
|    i_0_0_183/A           INV_X1   Fall  0.2310 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_183/ZN          INV_X1   Rise  0.2440 0.0130 0.0070 0.592413 1.06234 1.65475           1       100                    | 
|    multiplier_M_reg[7]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[7]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : multiplier_M_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[22]                           Rise  0.2000 0.0000 0.1000 0.560605 4.59699 5.15759           3       100      c             | 
|    i_0_0_214/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_214/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0100 0.450985 1.54936 2.00035           1       100                    | 
|    i_0_0_213/A            INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_213/ZN           INV_X1   Rise  0.2440 0.0120 0.0070 0.257298 1.06234 1.31964           1       100                    | 
|    multiplier_M_reg[22]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[22]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : multiplier_M_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[24]                           Rise  0.2000 0.0000 0.1000 0.811169 5.19888 6.01005           3       100      c             | 
|    i_0_0_218/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_218/ZN           AOI22_X1 Fall  0.2330 0.0330 0.0090 0.812586 1.54936 2.36195           1       100                    | 
|    i_0_0_217/A            INV_X1   Fall  0.2330 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_217/ZN           INV_X1   Rise  0.2440 0.0110 0.0060 0.25174  1.06234 1.31408           1       100                    | 
|    multiplier_M_reg[24]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[24]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : multiplier_M_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[8]                           Rise  0.2000 0.0000 0.1000 0.912072 6.10985 7.02192           4       100      c             | 
|    i_0_0_186/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_186/ZN          AOI22_X1 Fall  0.2320 0.0320 0.0100 0.434146 1.54936 1.98351           1       100                    | 
|    i_0_0_185/A           INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_185/ZN          INV_X1   Rise  0.2440 0.0120 0.0070 0.263775 1.06234 1.32612           1       100                    | 
|    multiplier_M_reg[8]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[8]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : multiplier_M_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                           Rise  0.2000 0.0000 0.1000 0.91225  6.74219 7.65444           4       100      c             | 
|    i_0_0_194/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_194/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.35941  1.54936 1.90877           1       100                    | 
|    i_0_0_193/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_193/ZN           INV_X1   Rise  0.2440 0.0120 0.0060 0.257735 1.06234 1.32008           1       100                    | 
|    multiplier_M_reg[12]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[12]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[19]/D 
  
 Path Start Point : A[19] 
 Path End Point   : multiplier_M_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[19]                           Rise  0.2000 0.0000 0.1000 1.42257  6.6888  8.11138           4       100      c             | 
|    i_0_0_208/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_208/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.399262 1.54936 1.94862           1       100                    | 
|    i_0_0_207/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_207/ZN           INV_X1   Rise  0.2440 0.0120 0.0060 0.264621 1.06234 1.32696           1       100                    | 
|    multiplier_M_reg[19]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[19]/CK DFF_X1        Rise  0.1720 0.0030 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : multiplier_M_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                           Rise  0.2000 0.0000 0.1000 0.759251 5.19552 5.95477           3       100      c             | 
|    i_0_0_212/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_212/ZN           AOI22_X1 Fall  0.2330 0.0330 0.0090 0.652153 1.54936 2.20151           1       100                    | 
|    i_0_0_211/A            INV_X1   Fall  0.2330 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_211/ZN           INV_X1   Rise  0.2450 0.0120 0.0070 0.352972 1.06234 1.41531           1       100                    | 
|    multiplier_M_reg[21]/D DFF_X1   Rise  0.2450 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[21]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[23]/D 
  
 Path Start Point : A[23] 
 Path End Point   : multiplier_M_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[23]                           Rise  0.2000 0.0000 0.1000 0.798195 6.74219 7.54038           4       100      c             | 
|    i_0_0_216/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_216/ZN           AOI22_X1 Fall  0.2330 0.0330 0.0100 0.814591 1.54936 2.36395           1       100                    | 
|    i_0_0_215/A            INV_X1   Fall  0.2330 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_215/ZN           INV_X1   Rise  0.2450 0.0120 0.0070 0.309918 1.06234 1.37226           1       100                    | 
|    multiplier_M_reg[23]/D DFF_X1   Rise  0.2450 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[23]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : multiplier_M_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[4]                           Rise  0.2000 0.0000 0.1000 1.14191  4.59699 5.7389            3       100      c             | 
|    i_0_0_178/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_178/ZN          AOI22_X1 Fall  0.2340 0.0340 0.0100 0.890942 1.54936 2.4403            1       100                    | 
|    i_0_0_177/A           INV_X1   Fall  0.2340 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_177/ZN          INV_X1   Rise  0.2460 0.0120 0.0070 0.229656 1.06234 1.292             1       100                    | 
|    multiplier_M_reg[4]/D DFF_X1   Rise  0.2460 0.0000 0.0070          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[4]/CK DFF_X1        Rise  0.1730 0.0040 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[13]/D 
  
 Path Start Point : B[12] 
 Path End Point   : multiplicand_Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[12]                              Rise  0.2000 0.0000 0.1000 1.63085  6.72276 8.35361           4       100      c             | 
|    i_0_0_128/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_128/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.335055 1.54936 1.88442           1       100                    | 
|    i_0_0_127/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_127/ZN             INV_X1    Rise  0.2500 0.0130 0.0070 0.294441 1.06234 1.35678           1       100                    | 
|    multiplicand_Q_reg[13]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[13]/CK      DFF_X1        Rise  0.1730 0.0040 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0190 0.1920 | 
| data required time                       |  0.1920        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[12]/D 
  
 Path Start Point : B[11] 
 Path End Point   : multiplicand_Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[11]                              Rise  0.2000 0.0000 0.1000 0.645399 5.1761  5.8215            3       100      c             | 
|    i_0_0_126/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_126/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.318219 1.54936 1.86758           1       100                    | 
|    i_0_0_125/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_125/ZN             INV_X1    Rise  0.2500 0.0130 0.0070 0.518848 1.06234 1.58119           1       100                    | 
|    multiplicand_Q_reg[12]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[12]/CK      DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[5]/D 
  
 Path Start Point : B[4] 
 Path End Point   : multiplicand_Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[4]                              Rise  0.2000 0.0000 0.1000 2.14896  4.57756 6.72652           3       100      c             | 
|    i_0_0_112/C2            AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_112/ZN            AOI222_X1 Fall  0.2370 0.0370 0.0110 0.246062 1.54936 1.79542           1       100                    | 
|    i_0_0_111/A             INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_111/ZN            INV_X1    Rise  0.2500 0.0130 0.0070 0.355461 1.06234 1.4178            1       100                    | 
|    multiplicand_Q_reg[5]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[5]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0190 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[8]/D 
  
 Path Start Point : B[7] 
 Path End Point   : multiplicand_Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[7]                              Rise  0.2000 0.0000 0.1000 1.85785  4.57756 6.43541           3       100      c             | 
|    i_0_0_118/C2            AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_118/ZN            AOI222_X1 Fall  0.2380 0.0380 0.0120 0.621008 1.54936 2.17037           1       100                    | 
|    i_0_0_117/A             INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_117/ZN            INV_X1    Rise  0.2510 0.0130 0.0070 0.192686 1.06234 1.25503           1       100                    | 
|    multiplicand_Q_reg[8]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[8]/CK       DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[9]/D 
  
 Path Start Point : B[8] 
 Path End Point   : multiplicand_Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[8]                              Rise  0.2000  0.0000 0.1000             1.2364   6.09043 7.32683           4       100      c             | 
|    i_0_0_120/C2            AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_120/ZN            AOI222_X1 Fall  0.2390  0.0390 0.0120             0.717046 1.54936 2.26641           1       100                    | 
|    i_0_0_119/A             INV_X1    Fall  0.2380 -0.0010 0.0120    -0.0010           1.54936                                                  | 
|    i_0_0_119/ZN            INV_X1    Rise  0.2510  0.0130 0.0070             0.165347 1.06234 1.22769           1       100                    | 
|    multiplicand_Q_reg[9]/D DFF_X1    Rise  0.2510  0.0000 0.0070                      1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[9]/CK       DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[10]/D 
  
 Path Start Point : B[9] 
 Path End Point   : multiplicand_Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[9]                               Rise  0.2000 0.0000 0.1000 1.45151  3.9153  5.3668            3       100      c             | 
|    i_0_0_122/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_122/ZN             AOI222_X1 Fall  0.2380 0.0380 0.0120 0.507062 1.54936 2.05642           1       100                    | 
|    i_0_0_121/A              INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_121/ZN             INV_X1    Rise  0.2510 0.0130 0.0070 0.310947 1.06234 1.37329           1       100                    | 
|    multiplicand_Q_reg[10]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[10]/CK      DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[1]/D 
  
 Path Start Point : B[0] 
 Path End Point   : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[0]                             Rise  0.2000 0.0000 0.1000 2.90215  6.37069 9.27284           4       100      c             | 
|    i_0_0_303/B1            AOI22_X1 Rise  0.2010 0.0010 0.1000          1.58401                                                  | 
|    i_0_0_303/ZN            AOI22_X1 Fall  0.2340 0.0330 0.0120 0.641372 1.54936 2.19073           1       100                    | 
|    i_0_0_302/A             INV_X1   Fall  0.2340 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_302/ZN            INV_X1   Rise  0.2470 0.0130 0.0070 0.236431 1.06234 1.29877           1       100                    | 
|    multiplicand_Q_reg[1]/D DFF_X1   Rise  0.2470 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[7]/D 
  
 Path Start Point : B[6] 
 Path End Point   : multiplicand_Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[6]                              Rise  0.2000 0.0000 0.1000 1.58759  3.9153  5.50289           3       100      c             | 
|    i_0_0_116/C2            AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_116/ZN            AOI222_X1 Fall  0.2380 0.0380 0.0120 0.624056 1.54936 2.17342           1       100                    | 
|    i_0_0_115/A             INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_115/ZN            INV_X1    Rise  0.2510 0.0130 0.0070 0.238292 1.06234 1.30063           1       100                    | 
|    multiplicand_Q_reg[7]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[7]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0190 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[11]/D 
  
 Path Start Point : B[10] 
 Path End Point   : multiplicand_Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[10]                              Rise  0.2000 0.0000 0.1000 1.10499  5.24596 6.35095           3       100      c             | 
|    i_0_0_124/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_124/ZN             AOI222_X1 Fall  0.2390 0.0390 0.0120 0.694674 1.54936 2.24403           1       100                    | 
|    i_0_0_123/A              INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_123/ZN             INV_X1    Rise  0.2520 0.0130 0.0070 0.224776 1.06234 1.28712           1       100                    | 
|    multiplicand_Q_reg[11]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[11]/CK      DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0190 0.1910 | 
| data required time                       |  0.1910        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to isNeg_reg[0]/D 
  
 Path Start Point : B[31] 
 Path End Point   : isNeg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[31]                  Rise  0.2000 0.0000 0.1000 3.32383  10.0138 13.3376           3       130      c             | 
|    i_0_0_298/A    INV_X1  Rise  0.2010 0.0010 0.1000          1.70023                                                  | 
|    i_0_0_298/ZN   INV_X1  Fall  0.2300 0.0290 0.0280 0.54371  7.00774 7.55145           2       100                    | 
|    i_0_0_255/A1   NOR2_X1 Fall  0.2300 0.0000 0.0280          1.41309                                                  | 
|    i_0_0_255/ZN   NOR2_X1 Rise  0.2600 0.0300 0.0170 0.401775 1.06234 1.46412           1       100                    | 
|    isNeg_reg[0]/D DFF_X1  Rise  0.2600 0.0000 0.0170          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to isNeg_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    isNeg_reg[0]/CK        DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0240 0.1980 | 
| data required time                       |  0.1980        | 
|                                          |                | 
| data arrival time                        |  0.2600        | 
| data required time                       | -0.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[18]/D 
  
 Path Start Point : B[17] 
 Path End Point   : multiplicand_Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[17]                              Rise  0.2000 0.0000 0.1000 0.487549 4.57756 5.06511           3       100      c             | 
|    i_0_0_138/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_138/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.239889 1.54936 1.78925           1       100                    | 
|    i_0_0_137/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_137/ZN             INV_X1    Rise  0.2490 0.0120 0.0070 0.199967 1.06234 1.26231           1       100                    | 
|    multiplicand_Q_reg[18]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[18]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[19]/D 
  
 Path Start Point : B[18] 
 Path End Point   : multiplicand_Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[18]                              Rise  0.2000 0.0000 0.1000 1.56845  8.16937 9.73782           5       100      c             | 
|    i_0_0_140/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_140/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.252975 1.54936 1.80234           1       100                    | 
|    i_0_0_139/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_139/ZN             INV_X1    Rise  0.2490 0.0120 0.0070 0.237256 1.06234 1.2996            1       100                    | 
|    multiplicand_Q_reg[19]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[19]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[21]/D 
  
 Path Start Point : B[20] 
 Path End Point   : multiplicand_Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[20]                              Rise  0.2000 0.0000 0.1000 0.749124 5.18097 5.93009           3       100      c             | 
|    i_0_0_144/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_144/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.227236 1.54936 1.7766            1       100                    | 
|    i_0_0_143/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_143/ZN             INV_X1    Rise  0.2490 0.0120 0.0070 0.284987 1.06234 1.34733           1       100                    | 
|    multiplicand_Q_reg[21]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[21]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[4]/D 
  
 Path Start Point : B[3] 
 Path End Point   : multiplicand_Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[3]                              Rise  0.2000 0.0000 0.1000 1.71104  4.57756 6.28861           3       100      c             | 
|    i_0_0_110/C2            AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_110/ZN            AOI222_X1 Fall  0.2400 0.0400 0.0130 1.08983  1.54936 2.63919           1       100                    | 
|    i_0_0_109/A             INV_X1    Fall  0.2400 0.0000 0.0130          1.54936                                                  | 
|    i_0_0_109/ZN            INV_X1    Rise  0.2530 0.0130 0.0070 0.275011 1.06234 1.33735           1       100                    | 
|    multiplicand_Q_reg[4]/D DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[4]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0190 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[6]/D 
  
 Path Start Point : B[5] 
 Path End Point   : multiplicand_Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[5]                              Rise  0.2000 0.0000 0.1000 2.35338  6.09043 8.44381           4       100      c             | 
|    i_0_0_114/C2            AOI222_X1 Rise  0.2010 0.0010 0.1000          1.58671                                                  | 
|    i_0_0_114/ZN            AOI222_X1 Fall  0.2400 0.0390 0.0120 0.843144 1.54936 2.3925            1       100                    | 
|    i_0_0_113/A             INV_X1    Fall  0.2400 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_113/ZN            INV_X1    Rise  0.2530 0.0130 0.0070 0.260033 1.06234 1.32237           1       100                    | 
|    multiplicand_Q_reg[6]/D DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    multiplicand_Q_reg[6]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0190 0.1900 | 
| data required time                       |  0.1900        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[16]/D 
  
 Path Start Point : B[15] 
 Path End Point   : multiplicand_Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[15]                              Rise  0.2000 0.0000 0.1000 1.87284  6.09043 7.96326           4       100      c             | 
|    i_0_0_134/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_134/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0120 0.266491 1.54936 1.81585           1       100                    | 
|    i_0_0_133/A              INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_133/ZN             INV_X1    Rise  0.2500 0.0130 0.0070 0.248187 1.06234 1.31053           1       100                    | 
|    multiplicand_Q_reg[16]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[16]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[20]/D 
  
 Path Start Point : B[19] 
 Path End Point   : multiplicand_Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[19]                              Rise  0.2000 0.0000 0.1000 1.47458  6.66937 8.14396           4       100      c             | 
|    i_0_0_142/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_142/ZN             AOI222_X1 Fall  0.2380 0.0380 0.0110 0.490518 1.54936 2.03988           1       100                    | 
|    i_0_0_141/A              INV_X1    Fall  0.2380 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_141/ZN             INV_X1    Rise  0.2500 0.0120 0.0070 0.240147 1.06234 1.30249           1       100                    | 
|    multiplicand_Q_reg[20]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[20]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[23]/D 
  
 Path Start Point : B[22] 
 Path End Point   : multiplicand_Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[22]                              Rise  0.2000 0.0000 0.1000 0.862916 4.57756 5.44048           3       130      c             | 
|    i_0_0_148/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_148/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.212187 1.54936 1.76155           1       100                    | 
|    i_0_0_147/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_147/ZN             INV_X1    Rise  0.2500 0.0130 0.0070 0.404736 1.06234 1.46708           1       100                    | 
|    multiplicand_Q_reg[23]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[23]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[3]/D 
  
 Path Start Point : B[2] 
 Path End Point   : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[2]                              Rise  0.2000 0.0000 0.1000 2.04478  3.795   5.83978           3       100      c             | 
|    i_0_0_108/C2            AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_108/ZN            AOI222_X1 Fall  0.2380 0.0380 0.0110 0.408577 1.54936 1.95794           1       100                    | 
|    i_0_0_107/A             INV_X1    Fall  0.2380 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_107/ZN            INV_X1    Rise  0.2510 0.0130 0.0070 0.312764 1.06234 1.37511           1       100                    | 
|    multiplicand_Q_reg[3]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[15]/D 
  
 Path Start Point : B[14] 
 Path End Point   : multiplicand_Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[14]                              Rise  0.2000  0.0000 0.1000             0.636317 5.1761  5.81241           3       100      c             | 
|    i_0_0_132/C2             AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_132/ZN             AOI222_X1 Fall  0.2390  0.0390 0.0120             0.849563 1.54936 2.39892           1       100                    | 
|    i_0_0_131/A              INV_X1    Fall  0.2380 -0.0010 0.0120    -0.0010           1.54936                                                  | 
|    i_0_0_131/ZN             INV_X1    Rise  0.2510  0.0130 0.0070             0.193039 1.06234 1.25538           1       100                    | 
|    multiplicand_Q_reg[15]/D DFF_X1    Rise  0.2510  0.0000 0.0070                      1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[15]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[22]/D 
  
 Path Start Point : B[21] 
 Path End Point   : multiplicand_Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[21]                              Rise  0.2000 0.0000 0.1000 1.22617  5.1761  6.40227           3       130      c             | 
|    i_0_0_146/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_146/ZN             AOI222_X1 Fall  0.2380 0.0380 0.0120 0.438874 1.54936 1.98823           1       100                    | 
|    i_0_0_145/A              INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_145/ZN             INV_X1    Rise  0.2510 0.0130 0.0070 0.296125 1.06234 1.35847           1       100                    | 
|    multiplicand_Q_reg[22]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[22]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[30]/D 
  
 Path Start Point : B[29] 
 Path End Point   : multiplicand_Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[29]                              Rise  0.2000 0.0000 0.1000 1.48629  6.66938 8.15567           4       130      c             | 
|    i_0_0_162/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_162/ZN             AOI222_X1 Fall  0.2380 0.0380 0.0120 0.606848 1.54936 2.15621           1       100                    | 
|    i_0_0_161/A              INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_161/ZN             INV_X1    Rise  0.2510 0.0130 0.0070 0.299892 1.06234 1.36223           1       100                    | 
|    multiplicand_Q_reg[30]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[30]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[29]/D 
  
 Path Start Point : B[28] 
 Path End Point   : multiplicand_Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[28]                              Rise  0.2000 0.0000 0.1000 1.51775  8.16937 9.68712           5       130      c             | 
|    i_0_0_160/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_160/ZN             AOI222_X1 Fall  0.2370 0.0370 0.0110 0.257191 1.54936 1.80655           1       100                    | 
|    i_0_0_159/A              INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_159/ZN             INV_X1    Rise  0.2510 0.0140 0.0080 0.692096 1.06234 1.75444           1       100                    | 
|    multiplicand_Q_reg[29]/D DFF_X1    Rise  0.2510 0.0000 0.0080          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[29]/CK      DFF_X1        Rise  0.1660 0.0000 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1660 0.1660 | 
| library hold check                       |  0.0190 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[2]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                              Rise  0.2000  0.0000 0.1000             2.33329  5.99193 8.32523           4       100      c             | 
|    i_0_0_104/C2            AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_104/ZN            AOI222_X1 Fall  0.2390  0.0390 0.0130             0.84788  1.54936 2.39724           1       100                    | 
|    i_0_0_103/A             INV_X1    Fall  0.2380 -0.0010 0.0130    -0.0010           1.54936                                                  | 
|    i_0_0_103/ZN            INV_X1    Rise  0.2520  0.0140 0.0080             0.57553  1.06234 1.63787           1       100                    | 
|    multiplicand_Q_reg[2]/D DFF_X1    Rise  0.2520  0.0000 0.0080                      1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[2]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[17]/D 
  
 Path Start Point : B[16] 
 Path End Point   : multiplicand_Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[16]                              Rise  0.2000 0.0000 0.1000 0.97818  3.9153  4.89348           3       100      c             | 
|    i_0_0_136/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_136/ZN             AOI222_X1 Fall  0.2390 0.0390 0.0120 0.712294 1.54936 2.26165           1       100                    | 
|    i_0_0_135/A              INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_135/ZN             INV_X1    Rise  0.2520 0.0130 0.0070 0.227399 1.06234 1.28974           1       100                    | 
|    multiplicand_Q_reg[17]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[17]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[27]/D 
  
 Path Start Point : B[26] 
 Path End Point   : multiplicand_Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[26]                              Rise  0.2000 0.0000 0.1000 1.50495  6.09043 7.59538           4       130      c             | 
|    i_0_0_156/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_156/ZN             AOI222_X1 Fall  0.2390 0.0390 0.0120 0.75807  1.54936 2.30743           1       100                    | 
|    i_0_0_155/A              INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_155/ZN             INV_X1    Rise  0.2520 0.0130 0.0070 0.281492 1.06234 1.34383           1       100                    | 
|    multiplicand_Q_reg[27]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[27]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[31]/D 
  
 Path Start Point : B[30] 
 Path End Point   : multiplicand_Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[30]                              Rise  0.2000 0.0000 0.1000 1.37268  5.18097 6.55365           3       130      c             | 
|    i_0_0_164/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_164/ZN             AOI222_X1 Fall  0.2390 0.0390 0.0120 0.779764 1.54936 2.32912           1       100                    | 
|    i_0_0_163/A              INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_163/ZN             INV_X1    Rise  0.2520 0.0130 0.0070 0.224623 1.06234 1.28697           1       100                    | 
|    multiplicand_Q_reg[31]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[31]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[14]/D 
  
 Path Start Point : B[13] 
 Path End Point   : multiplicand_Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[13]                              Rise  0.2000 0.0000 0.1000 0.831552 5.17946 6.01101           3       100      c             | 
|    i_0_0_130/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_130/ZN             AOI222_X1 Fall  0.2380 0.0380 0.0120 0.531039 1.54936 2.0804            1       100                    | 
|    i_0_0_129/A              INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_129/ZN             INV_X1    Rise  0.2530 0.0150 0.0080 0.868546 1.06234 1.93089           1       100                    | 
|    multiplicand_Q_reg[14]/D DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[14]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[25]/D 
  
 Path Start Point : B[24] 
 Path End Point   : multiplicand_Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[24]                              Rise  0.2000  0.0000 0.1000             0.650947 5.17945 5.8304            3       130      c             | 
|    i_0_0_152/C2             AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_152/ZN             AOI222_X1 Fall  0.2390  0.0390 0.0120             0.766906 1.54936 2.31627           1       100                    | 
|    i_0_0_151/A              INV_X1    Fall  0.2390  0.0000 0.0120                      1.54936                                                  | 
|    i_0_0_151/ZN             INV_X1    Rise  0.2540  0.0150 0.0090             1.02199  1.06234 2.08433           1       100                    | 
|    multiplicand_Q_reg[25]/D DFF_X1    Rise  0.2530 -0.0010 0.0090    -0.0010           1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[25]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[26]/D 
  
 Path Start Point : B[25] 
 Path End Point   : multiplicand_Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[25]                              Rise  0.2000 0.0000 0.1000 0.834168 5.1761  6.01027           3       130      c             | 
|    i_0_0_154/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_154/ZN             AOI222_X1 Fall  0.2400 0.0400 0.0120 1.00783  1.54936 2.55719           1       100                    | 
|    i_0_0_153/A              INV_X1    Fall  0.2400 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_153/ZN             INV_X1    Rise  0.2530 0.0130 0.0070 0.383092 1.06234 1.44543           1       100                    | 
|    multiplicand_Q_reg[26]/D DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[26]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to isNeg_reg[1]/D 
  
 Path Start Point : A[31] 
 Path End Point   : isNeg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[31]                  Rise  0.2000 0.0000 0.1000 2.91411  9.2883  12.2024           3       100      c             | 
|    i_0_0_299/A    INV_X1  Rise  0.2010 0.0010 0.1000          1.70023                                                  | 
|    i_0_0_299/ZN   INV_X1  Fall  0.2340 0.0330 0.0290 0.593051 8.56046 9.15351           3       100                    | 
|    i_0_0_307/A1   NOR2_X1 Fall  0.2340 0.0000 0.0290          1.41309                                                  | 
|    i_0_0_307/ZN   NOR2_X1 Rise  0.2650 0.0310 0.0180 0.482024 1.06234 1.54437           1       100                    | 
|    isNeg_reg[1]/D DFF_X1  Rise  0.2650 0.0000 0.0180          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to isNeg_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    isNeg_reg[1]/CK        DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0240 0.1980 | 
| data required time                       |  0.1980        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.1980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[28]/D 
  
 Path Start Point : B[27] 
 Path End Point   : multiplicand_Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[27]                              Rise  0.2000 0.0000 0.1000 1.70229  3.9153  5.61758           3       130      c             | 
|    i_0_0_158/C2             AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_158/ZN             AOI222_X1 Fall  0.2400 0.0400 0.0120 0.961971 1.54936 2.51133           1       100                    | 
|    i_0_0_157/A              INV_X1    Fall  0.2400 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_157/ZN             INV_X1    Rise  0.2540 0.0140 0.0080 0.521491 1.06234 1.58383           1       100                    | 
|    multiplicand_Q_reg[28]/D DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[28]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[24]/D 
  
 Path Start Point : B[23] 
 Path End Point   : multiplicand_Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[23]                              Rise  0.2000  0.0000 0.1000             1.09449  6.72276 7.81725           4       130      c             | 
|    i_0_0_150/C2             AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_150/ZN             AOI222_X1 Fall  0.2410  0.0410 0.0130             1.20319  1.54936 2.75255           1       100                    | 
|    i_0_0_149/A              INV_X1    Fall  0.2410  0.0000 0.0130                      1.54936                                                  | 
|    i_0_0_149/ZN             INV_X1    Rise  0.2560  0.0150 0.0080             0.697998 1.06234 1.76034           1       100                    | 
|    multiplicand_Q_reg[24]/D DFF_X1    Rise  0.2550 -0.0010 0.0080    -0.0010           1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[24]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0190 0.1860 | 
| data required time                       |  0.1860        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0690        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[31]/D 
  
 Path Start Point : A[31] 
 Path End Point   : multiplier_M_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[31]                           Rise  0.2000 0.0000 0.1000 2.91411  9.2883  12.2024           3       100      c             | 
|    i_0_9/A[31]                     Rise  0.2000 0.0000                                                                          | 
|    i_0_9/i_35/A           XNOR2_X1 Rise  0.2010 0.0010 0.1000          2.23275                                                  | 
|    i_0_9/i_35/ZN          XNOR2_X1 Fall  0.2230 0.0220 0.0090 0.457895 1.56385 2.02174           1       100                    | 
|    i_0_9/p_0[31]                   Fall  0.2230 0.0000                                                                          | 
|    i_0_0_235/A2           NOR2_X1  Fall  0.2230 0.0000 0.0090          1.56385                                                  | 
|    i_0_0_235/ZN           NOR2_X1  Rise  0.2510 0.0280 0.0150 0.21239  1.4768  1.68919           1       100                    | 
|    i_0_0_234/A2           NOR3_X1  Rise  0.2510 0.0000 0.0150          1.66384                                                  | 
|    i_0_0_234/ZN           NOR3_X1  Fall  0.2630 0.0120 0.0070 0.629881 1.06234 1.69222           1       100                    | 
|    multiplier_M_reg[31]/D DFF_X1   Fall  0.2630 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0270 0.0050 0.553707 1.42116  1.97487           1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0980 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1690 0.0710 0.0500 25.9654  32.2882  58.2536           34      100      F    K        | 
|    multiplier_M_reg[31]/CK DFF_X1        Rise  0.1740 0.0050 0.0500          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0110 0.1850 | 
| data required time                       |  0.1850        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.1850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[32]/D 
  
 Path Start Point : B[31] 
 Path End Point   : multiplicand_Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    B[31]                             Rise  0.2000 0.0000 0.1000 3.32383  10.0138 13.3376           3       130      c             | 
|    i_0_11/B[31]                      Rise  0.2000 0.0000                                                                          | 
|    i_0_11/i_35/A            XNOR2_X1 Rise  0.2000 0.0000 0.1000          2.23275                                                  | 
|    i_0_11/i_35/ZN           XNOR2_X1 Fall  0.2210 0.0210 0.0080 0.204252 1.52031 1.72456           1       100                    | 
|    i_0_11/p_0[31]                    Fall  0.2210 0.0000                                                                          | 
|    i_0_0_168/B2             AOI22_X1 Fall  0.2210 0.0000 0.0080          1.52031                                                  | 
|    i_0_0_168/ZN             AOI22_X1 Rise  0.2550 0.0340 0.0140 0.25614  1.5292  1.78534           1       100                    | 
|    i_0_0_166/A1             NAND2_X1 Rise  0.2550 0.0000 0.0140          1.59903                                                  | 
|    i_0_0_166/ZN             NAND2_X1 Fall  0.2680 0.0130 0.0060 0.27739  1.06234 1.33973           1       100                    | 
|    multiplicand_Q_reg[32]/D DFF_X1   Fall  0.2680 0.0000 0.0060          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[32]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    multiplicand_Q_reg[32]/CK      DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[0]/CK              DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    counter_reg[0]/Q               DFF_X1        Fall  0.2680 0.1020 0.0120 1.04514  6.37604  7.42118           4       100      F             | 
|    i_0_0_88/B2                    OAI21_X1      Fall  0.2680 0.0000 0.0120          1.55833                                                   | 
|    i_0_0_88/ZN                    OAI21_X1      Rise  0.3000 0.0320 0.0150 0.484531 1.06234  1.54687           1       100                    | 
|    counter_reg[0]/D               DFF_X1        Rise  0.3000 0.0000 0.0150          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    counter_reg[0]/CK              DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0230 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to counter_reg[3]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[3]/CK              DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    counter_reg[3]/Q               DFF_X1        Rise  0.2690 0.1030 0.0120 0.375874 3.07668  3.45255           2       100      F             | 
|    i_0_0_95/A                     XOR2_X1       Rise  0.2690 0.0000 0.0120          2.23214                                                   | 
|    i_0_0_95/Z                     XOR2_X1       Fall  0.2840 0.0150 0.0070 0.177396 1.45983  1.63723           1       100                    | 
|    i_0_0_94/B1                    OAI21_X1      Fall  0.2840 0.0000 0.0070          1.45983                                                   | 
|    i_0_0_94/ZN                    OAI21_X1      Rise  0.3080 0.0240 0.0140 0.248142 1.06234  1.31048           1       100                    | 
|    counter_reg[3]/D               DFF_X1        Rise  0.3080 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    counter_reg[3]/CK              DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0220 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to counter_reg[4]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[4]/CK              DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    counter_reg[4]/Q               DFF_X1        Rise  0.2700 0.1040 0.0130 0.440988 3.73395  4.17494           2       100      F             | 
|    i_0_0_97/A                     XOR2_X1       Rise  0.2700 0.0000 0.0130          2.23214                                                   | 
|    i_0_0_97/Z                     XOR2_X1       Fall  0.2850 0.0150 0.0080 0.28457  1.45983  1.7444            1       100                    | 
|    i_0_0_96/B1                    OAI21_X1      Fall  0.2850 0.0000 0.0080          1.45983                                                   | 
|    i_0_0_96/ZN                    OAI21_X1      Rise  0.3100 0.0250 0.0140 0.469679 1.06234  1.53202           1       100                    | 
|    counter_reg[4]/D               DFF_X1        Rise  0.3100 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    counter_reg[4]/CK              DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0220 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1190        | 
-------------------------------------------------------------


 Timing Path to counter_reg[1]/D 
  
 Path Start Point : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000  0.0000 0.1000             0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680  0.0680 0.0210             4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690  0.0010 0.0210                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970  0.0280 0.0060             2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640  0.0670 0.0440             21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                                 | 
|    counter_reg[1]/CK              DFF_X1        Rise  0.1660  0.0020 0.0440                      0.949653                                    F             | 
|    counter_reg[1]/Q               DFF_X1        Rise  0.2720  0.1060 0.0150             0.770618 4.49105  5.26167           3       100      F             | 
|    i_0_0_90/A                     XOR2_X1       Rise  0.2720  0.0000 0.0150                      2.23214                                                   | 
|    i_0_0_90/Z                     XOR2_X1       Fall  0.2880  0.0160 0.0080             0.155417 1.45983  1.61525           1       100                    | 
|    i_0_0_89/B1                    OAI21_X1      Fall  0.2880  0.0000 0.0080                      1.45983                                                   | 
|    i_0_0_89/ZN                    OAI21_X1      Rise  0.3170  0.0290 0.0160             1.13531  1.06234  2.19765           1       100                    | 
|    counter_reg[1]/D               DFF_X1        Rise  0.3150 -0.0020 0.0160    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    counter_reg[1]/CK              DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0230 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[2]/D 
  
 Path Start Point : accumulator_A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[3]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[3]/Q         DFF_X1        Fall  0.2750 0.1120 0.0190 2.77556  12.5457  15.3213           8       100      F             | 
|    i_0_0_241/A1                   AOI222_X1     Fall  0.2750 0.0000 0.0190          1.40277                                                   | 
|    i_0_0_241/ZN                   AOI222_X1     Rise  0.3060 0.0310 0.0210 0.190299 1.54936  1.73966           1       100                    | 
|    i_0_0_240/A                    INV_X1        Rise  0.3060 0.0000 0.0210          1.70023                                                   | 
|    i_0_0_240/ZN                   INV_X1        Fall  0.3140 0.0080 0.0060 0.318159 1.06234  1.3805            1       100                    | 
|    accumulator_A_reg[2]/D         DFF_X1        Fall  0.3140 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[2]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3140        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[29]/D 
  
 Path Start Point : accumulator_A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[30]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[30]/Q        DFF_X1        Fall  0.2820 0.1150 0.0220 2.84028  14.931   17.7713           10      100      F             | 
|    i_0_0_253/A1                   NAND2_X1      Fall  0.2820 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_253/ZN                   NAND2_X1      Rise  0.3070 0.0250 0.0140 0.558124 3.00456  3.56268           2       100                    | 
|    i_0_0_233/A2                   NAND2_X1      Rise  0.3070 0.0000 0.0140          1.6642                                                    | 
|    i_0_0_233/ZN                   NAND2_X1      Fall  0.3210 0.0140 0.0070 0.419648 1.06234  1.48199           1       100                    | 
|    accumulator_A_reg[29]/D        DFF_X1        Fall  0.3210 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[29]/CK       DFF_X1        Rise  0.1730 0.0040 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0110 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.3210        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[30]/D 
  
 Path Start Point : accumulator_A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[30]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[30]/Q        DFF_X1        Fall  0.2820 0.1150 0.0220 2.84028  14.931   17.7713           10      100      F             | 
|    i_0_0_253/A1                   NAND2_X1      Fall  0.2820 0.0000 0.0220          1.5292                                                    | 
|    i_0_0_253/ZN                   NAND2_X1      Rise  0.3070 0.0250 0.0140 0.558124 3.00456  3.56268           2       100                    | 
|    i_0_0_296/A2                   NAND2_X1      Rise  0.3070 0.0000 0.0140          1.6642                                                    | 
|    i_0_0_296/ZN                   NAND2_X1      Fall  0.3210 0.0140 0.0060 0.212461 1.06234  1.2748            1       100                    | 
|    accumulator_A_reg[30]/D        DFF_X1        Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[30]/CK       DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0110 0.1830 | 
| data required time                       |  0.1830        | 
|                                          |                | 
| data arrival time                        |  0.3210        | 
| data required time                       | -0.1830        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[21]/D 
  
 Path Start Point : accumulator_A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[22]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[22]/Q        DFF_X1        Fall  0.2800 0.1150 0.0210 3.78409  13.6284  17.4125           9       100      F             | 
|    i_0_0_279/A1                   AOI222_X1     Fall  0.2800 0.0000 0.0210          1.40277                                                   | 
|    i_0_0_279/ZN                   AOI222_X1     Rise  0.3120 0.0320 0.0210 0.307252 1.54936  1.85661           1       100                    | 
|    i_0_0_278/A                    INV_X1        Rise  0.3120 0.0000 0.0210          1.70023                                                   | 
|    i_0_0_278/ZN                   INV_X1        Fall  0.3200 0.0080 0.0060 0.325477 1.06234  1.38782           1       100                    | 
|    accumulator_A_reg[21]/D        DFF_X1        Fall  0.3200 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[21]/CK       DFF_X1        Rise  0.1700 0.0010 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0110 0.1810 | 
| data required time                       |  0.1810        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.1810        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to ready_reg/D 
  
 Path Start Point : ready_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : ready_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.1000             0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A      CLKBUF_X3 Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z      CLKBUF_X3 Rise  0.0680  0.0680 0.0210             4.44041  15.1074  19.5478           3       100      F    K        | 
|    CTS_L2_c_tid0_120/A      CLKBUF_X1 Rise  0.0690  0.0010 0.0210                      0.77983                                     F             | 
|    CTS_L2_c_tid0_120/Z      CLKBUF_X1 Rise  0.1070  0.0380 0.0110             2.5094   0.699202 3.2086            1       100      F    K        | 
|    CTS_L3_c_tid0_117/A      CLKBUF_X1 Rise  0.1060 -0.0010 0.0110    -0.0010           0.77983                                     F             | 
|    CTS_L3_c_tid0_117/Z      CLKBUF_X1 Rise  0.1400  0.0340 0.0110             2.41343  0.85644  3.26987           1       100      F    K        | 
| Data Path:                                                                                                                                       | 
|    ready_reg/CK             DFF_X1    Rise  0.1390 -0.0010 0.0110                      0.949653                                    F             | 
|    ready_reg/Q              DFF_X1    Rise  0.2520  0.1130 0.0310             1.10996  11.057   12.167            5       100      F             | 
|    ready_reg_enable_mux_0/A MUX2_X1   Rise  0.2520  0.0000 0.0310                      0.94642                                                   | 
|    ready_reg_enable_mux_0/Z MUX2_X1   Rise  0.2930  0.0410 0.0080             0.386434 1.06234  1.44878           1       100                    | 
|    ready_reg/D              DFF_X1    Rise  0.2930  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to ready_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z CLKBUF_X3 Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    CTS_L2_c_tid0_120/A CLKBUF_X1 Rise  0.0710 0.0010 0.0220          0.77983                                     F             | 
|    CTS_L2_c_tid0_120/Z CLKBUF_X1 Rise  0.1100 0.0390 0.0110 2.5094   0.77983  3.28923           1       100      F    K        | 
|    CTS_L3_c_tid0_117/A CLKBUF_X1 Rise  0.1100 0.0000 0.0110          0.77983                                     F             | 
|    CTS_L3_c_tid0_117/Z CLKBUF_X1 Rise  0.1440 0.0340 0.0110 2.41343  0.949653 3.36308           1       100      F    K        | 
|    ready_reg/CK        DFF_X1    Rise  0.1440 0.0000 0.0110          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1440 0.1440 | 
| library hold check                       |  0.0090 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.2930        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to counter_reg[2]/D 
  
 Path Start Point : counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    counter_reg[2]/CK              DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[2]/Q               DFF_X1        Fall  0.2570 0.0940 0.0070 0.44699  2.29412  2.74111           2       100      F             | 
|    i_0_0_93/A                     OAI21_X1      Fall  0.2570 0.0000 0.0070          1.51857                                                   | 
|    i_0_0_93/ZN                    OAI21_X1      Rise  0.2740 0.0170 0.0100 0.236604 0.894119 1.13072           1       100                    | 
|    i_0_0_92/A2                    AND2_X1       Rise  0.2740 0.0000 0.0100          0.97463                                                   | 
|    i_0_0_92/ZN                    AND2_X1       Rise  0.3050 0.0310 0.0090 0.234012 1.45983  1.69384           1       100                    | 
|    i_0_0_91/B1                    OAI21_X1      Rise  0.3050 0.0000 0.0090          1.66205                                                   | 
|    i_0_0_91/ZN                    OAI21_X1      Fall  0.3180 0.0130 0.0070 0.295092 1.06234  1.35743           1       100                    | 
|    counter_reg[2]/D               DFF_X1        Fall  0.3180 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    counter_reg[2]/CK              DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[27]/D 
  
 Path Start Point : accumulator_A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[28]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[28]/Q        DFF_X1        Fall  0.2820 0.1150 0.0210 3.18547  14.1731  17.3585           9       100      F             | 
|    i_0_0_291/A1                   AOI222_X1     Fall  0.2820 0.0000 0.0210          1.40277                                                   | 
|    i_0_0_291/ZN                   AOI222_X1     Rise  0.3150 0.0330 0.0220 0.401848 1.54936  1.95121           1       100                    | 
|    i_0_0_290/A                    INV_X1        Rise  0.3150 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_290/ZN                   INV_X1        Fall  0.3240 0.0090 0.0070 0.460256 1.06234  1.5226            1       100                    | 
|    accumulator_A_reg[27]/D        DFF_X1        Fall  0.3240 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[27]/CK       DFF_X1        Rise  0.1730 0.0040 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0110 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[22]/D 
  
 Path Start Point : accumulator_A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[23]/CK       DFF_X1        Rise  0.1640 0.0000 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[23]/Q        DFF_X1        Fall  0.2810 0.1170 0.0230 3.86175  15.5216  19.3834           10      100      F             | 
|    i_0_0_281/A1                   AOI222_X1     Fall  0.2810 0.0000 0.0230          1.40277                                                   | 
|    i_0_0_281/ZN                   AOI222_X1     Rise  0.3140 0.0330 0.0210 0.170743 1.54936  1.7201            1       100                    | 
|    i_0_0_280/A                    INV_X1        Rise  0.3140 0.0000 0.0210          1.70023                                                   | 
|    i_0_0_280/ZN                   INV_X1        Fall  0.3220 0.0080 0.0060 0.295716 1.06234  1.35806           1       100                    | 
|    accumulator_A_reg[22]/D        DFF_X1        Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[22]/CK       DFF_X1        Rise  0.1700 0.0010 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1700 0.1700 | 
| library hold check                       |  0.0110 0.1810 | 
| data required time                       |  0.1810        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.1810        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1430        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[10]/D 
  
 Path Start Point : accumulator_A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[11]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[11]/Q        DFF_X1        Fall  0.2830 0.1170 0.0230 2.65394  16.5982  19.2521           10      100      F             | 
|    i_0_0_257/A1                   AOI222_X1     Fall  0.2840 0.0010 0.0230          1.40277                                                   | 
|    i_0_0_257/ZN                   AOI222_X1     Rise  0.3170 0.0330 0.0210 0.2345   1.54936  1.78386           1       100                    | 
|    i_0_0_256/A                    INV_X1        Rise  0.3170 0.0000 0.0210          1.70023                                                   | 
|    i_0_0_256/ZN                   INV_X1        Fall  0.3250 0.0080 0.0060 0.292972 1.06234  1.35531           1       100                    | 
|    accumulator_A_reg[10]/D        DFF_X1        Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[10]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3250        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1450        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[11]/D 
  
 Path Start Point : accumulator_A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[12]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[12]/Q        DFF_X1        Fall  0.2840 0.1180 0.0230 2.64093  16.9234  19.5643           10      100      F             | 
|    i_0_0_259/A1                   AOI222_X1     Fall  0.2840 0.0000 0.0230          1.40277                                                   | 
|    i_0_0_259/ZN                   AOI222_X1     Rise  0.3170 0.0330 0.0210 0.203356 1.54936  1.75272           1       100                    | 
|    i_0_0_258/A                    INV_X1        Rise  0.3170 0.0000 0.0210          1.70023                                                   | 
|    i_0_0_258/ZN                   INV_X1        Fall  0.3260 0.0090 0.0070 0.599511 1.06234  1.66185           1       100                    | 
|    accumulator_A_reg[11]/D        DFF_X1        Fall  0.3260 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[11]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3260        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1460        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[20]/D 
  
 Path Start Point : accumulator_A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[21]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[21]/Q        DFF_X1        Fall  0.2840 0.1190 0.0240 4.70355  15.6254  20.3289           10      100      F             | 
|    i_0_0_277/A1                   AOI222_X1     Fall  0.2840 0.0000 0.0240          1.40277                                                   | 
|    i_0_0_277/ZN                   AOI222_X1     Rise  0.3170 0.0330 0.0220 0.210269 1.54936  1.75963           1       100                    | 
|    i_0_0_276/A                    INV_X1        Rise  0.3170 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_276/ZN                   INV_X1        Fall  0.3260 0.0090 0.0070 0.460058 1.06234  1.5224            1       100                    | 
|    accumulator_A_reg[20]/D        DFF_X1        Fall  0.3260 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[20]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3260        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1460        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[9]/D 
  
 Path Start Point : accumulator_A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[10]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[10]/Q        DFF_X1        Fall  0.2820 0.1160 0.0220 2.72591  15.8299  18.5558           10      100      F             | 
|    i_0_0_232/A1                   AOI222_X1     Fall  0.2820 0.0000 0.0220          1.40277                                                   | 
|    i_0_0_232/ZN                   AOI222_X1     Rise  0.3150 0.0330 0.0220 0.386085 1.54936  1.93544           1       100                    | 
|    i_0_0_231/A                    INV_X1        Rise  0.3150 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_231/ZN                   INV_X1        Fall  0.3230 0.0080 0.0060 0.320929 1.06234  1.38327           1       100                    | 
|    accumulator_A_reg[9]/D         DFF_X1        Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[9]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[3]/D 
  
 Path Start Point : accumulator_A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[4]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[4]/Q         DFF_X1        Fall  0.2790 0.1160 0.0230 3.03855  15.8881  18.9266           10      100      F             | 
|    i_0_0_243/A1                   AOI222_X1     Fall  0.2790 0.0000 0.0230          1.40277                                                   | 
|    i_0_0_243/ZN                   AOI222_X1     Rise  0.3140 0.0350 0.0230 0.564129 1.54936  2.11349           1       100                    | 
|    i_0_0_242/A                    INV_X1        Rise  0.3140 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_242/ZN                   INV_X1        Fall  0.3230 0.0090 0.0070 0.568115 1.06234  1.63046           1       100                    | 
|    accumulator_A_reg[3]/D         DFF_X1        Fall  0.3230 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[3]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[14]/D 
  
 Path Start Point : accumulator_A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[15]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[15]/Q        DFF_X1        Fall  0.2840 0.1180 0.0240 4.5463   15.1861  19.7324           9       100      F             | 
|    i_0_0_265/A1                   AOI222_X1     Fall  0.2840 0.0000 0.0240          1.40277                                                   | 
|    i_0_0_265/ZN                   AOI222_X1     Rise  0.3190 0.0350 0.0230 0.59853  1.54936  2.14789           1       100                    | 
|    i_0_0_264/A                    INV_X1        Rise  0.3190 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_264/ZN                   INV_X1        Fall  0.3270 0.0080 0.0070 0.238359 1.06234  1.3007            1       100                    | 
|    accumulator_A_reg[14]/D        DFF_X1        Fall  0.3270 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[14]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[13]/D 
  
 Path Start Point : accumulator_A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[14]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[14]/Q        DFF_X1        Fall  0.2840 0.1190 0.0250 3.54903  17.4152  20.9643           10      100      F             | 
|    i_0_0_263/A1                   AOI222_X1     Fall  0.2840 0.0000 0.0250          1.40277                                                   | 
|    i_0_0_263/ZN                   AOI222_X1     Rise  0.3190 0.0350 0.0230 0.403387 1.54936  1.95275           1       100                    | 
|    i_0_0_262/A                    INV_X1        Rise  0.3190 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_262/ZN                   INV_X1        Fall  0.3270 0.0080 0.0070 0.327873 1.06234  1.39022           1       100                    | 
|    accumulator_A_reg[13]/D        DFF_X1        Fall  0.3270 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[13]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[18]/D 
  
 Path Start Point : accumulator_A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[19]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[19]/Q        DFF_X1        Fall  0.2830 0.1180 0.0230 6.0154   13.4544  19.4698           9       100      F             | 
|    i_0_0_273/A1                   AOI222_X1     Fall  0.2840 0.0010 0.0230          1.40277                                                   | 
|    i_0_0_273/ZN                   AOI222_X1     Rise  0.3190 0.0350 0.0230 0.670501 1.54936  2.21986           1       100                    | 
|    i_0_0_272/A                    INV_X1        Rise  0.3190 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_272/ZN                   INV_X1        Fall  0.3270 0.0080 0.0070 0.321562 1.06234  1.3839            1       100                    | 
|    accumulator_A_reg[18]/D        DFF_X1        Fall  0.3270 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[18]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[1]/D 
  
 Path Start Point : accumulator_A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[2]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[2]/Q         DFF_X1        Fall  0.2810 0.1180 0.0240 2.99003  17.5161  20.5062           11      100      F             | 
|    i_0_0_239/A1                   AOI222_X1     Fall  0.2820 0.0010 0.0240          1.40277                                                   | 
|    i_0_0_239/ZN                   AOI222_X1     Rise  0.3160 0.0340 0.0220 0.228305 1.54936  1.77766           1       100                    | 
|    i_0_0_238/A                    INV_X1        Rise  0.3160 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_238/ZN                   INV_X1        Fall  0.3240 0.0080 0.0060 0.272048 1.06234  1.33439           1       100                    | 
|    accumulator_A_reg[1]/D         DFF_X1        Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[1]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1480        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[12]/D 
  
 Path Start Point : accumulator_A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[13]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[13]/Q        DFF_X1        Fall  0.2850 0.1190 0.0240 2.9527   17.3073  20.26             10      100      F             | 
|    i_0_0_261/A1                   AOI222_X1     Fall  0.2850 0.0000 0.0240          1.40277                                                   | 
|    i_0_0_261/ZN                   AOI222_X1     Rise  0.3190 0.0340 0.0220 0.279643 1.54936  1.829             1       100                    | 
|    i_0_0_260/A                    INV_X1        Rise  0.3190 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_260/ZN                   INV_X1        Fall  0.3280 0.0090 0.0070 0.402975 1.06234  1.46532           1       100                    | 
|    accumulator_A_reg[12]/D        DFF_X1        Fall  0.3280 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[12]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1480        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[4]/D 
  
 Path Start Point : accumulator_A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[5]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[5]/Q         DFF_X1        Fall  0.2820 0.1190 0.0250 3.95572  17.3506  21.3063           10      100      F             | 
|    i_0_0_245/A1                   AOI222_X1     Fall  0.2820 0.0000 0.0250          1.40277                                                   | 
|    i_0_0_245/ZN                   AOI222_X1     Rise  0.3170 0.0350 0.0220 0.330113 1.54936  1.87947           1       100                    | 
|    i_0_0_244/A                    INV_X1        Rise  0.3170 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_244/ZN                   INV_X1        Fall  0.3250 0.0080 0.0060 0.330018 1.06234  1.39236           1       100                    | 
|    accumulator_A_reg[4]/D         DFF_X1        Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[4]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3250        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1490        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[7]/D 
  
 Path Start Point : accumulator_A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[8]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[8]/Q         DFF_X1        Fall  0.2800 0.1170 0.0240 4.08825  15.7397  19.8279           10      100      F             | 
|    i_0_0_251/A1                   AOI222_X1     Fall  0.2810 0.0010 0.0240          1.40277                                                   | 
|    i_0_0_251/ZN                   AOI222_X1     Rise  0.3160 0.0350 0.0230 0.45445  1.54936  2.00381           1       100                    | 
|    i_0_0_250/A                    INV_X1        Rise  0.3160 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_250/ZN                   INV_X1        Fall  0.3250 0.0090 0.0070 0.449294 1.06234  1.51164           1       100                    | 
|    accumulator_A_reg[7]/D         DFF_X1        Fall  0.3250 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[7]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3250        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1490        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[0]/D 
  
 Path Start Point : accumulator_A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[1]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[1]/Q         DFF_X1        Fall  0.2830 0.1200 0.0260 3.17662  18.8633  22.0399           12      100      F             | 
|    i_0_0_237/A1                   AOI222_X1     Fall  0.2830 0.0000 0.0260          1.40277                                                   | 
|    i_0_0_237/ZN                   AOI222_X1     Rise  0.3180 0.0350 0.0220 0.358524 1.54936  1.90788           1       100                    | 
|    i_0_0_236/A                    INV_X1        Rise  0.3180 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_236/ZN                   INV_X1        Fall  0.3260 0.0080 0.0060 0.242163 1.06234  1.30451           1       100                    | 
|    accumulator_A_reg[0]/D         DFF_X1        Fall  0.3260 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3260        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1500        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[6]/D 
  
 Path Start Point : accumulator_A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[7]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[7]/Q         DFF_X1        Fall  0.2810 0.1180 0.0240 2.49243  17.738   20.2305           9       100      F             | 
|    i_0_0_249/A1                   AOI222_X1     Fall  0.2810 0.0000 0.0240          1.40277                                                   | 
|    i_0_0_249/ZN                   AOI222_X1     Rise  0.3190 0.0380 0.0250 1.08254  1.54936  2.6319            1       100                    | 
|    i_0_0_248/A                    INV_X1        Rise  0.3190 0.0000 0.0250          1.70023                                                   | 
|    i_0_0_248/ZN                   INV_X1        Fall  0.3270 0.0080 0.0070 0.287506 1.06234  1.34985           1       100                    | 
|    accumulator_A_reg[6]/D         DFF_X1        Fall  0.3270 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[6]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1510        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[17]/D 
  
 Path Start Point : accumulator_A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[18]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[18]/Q        DFF_X1        Fall  0.2870 0.1210 0.0260 6.25091  15.7866  22.0375           10      100      F             | 
|    i_0_0_271/A1                   AOI222_X1     Fall  0.2870 0.0000 0.0260          1.40277                                                   | 
|    i_0_0_271/ZN                   AOI222_X1     Rise  0.3220 0.0350 0.0230 0.376964 1.54936  1.92632           1       100                    | 
|    i_0_0_270/A                    INV_X1        Rise  0.3220 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_270/ZN                   INV_X1        Fall  0.3310 0.0090 0.0070 0.619427 1.06234  1.68177           1       100                    | 
|    accumulator_A_reg[17]/D        DFF_X1        Fall  0.3310 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[17]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1510        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[8]/D 
  
 Path Start Point : accumulator_A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[9]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[9]/Q         DFF_X1        Fall  0.2850 0.1220 0.0270 3.11712  20.5278  23.6449           10      100      F             | 
|    i_0_0_310/A1                   AOI222_X1     Fall  0.2860 0.0010 0.0270          1.40277                                                   | 
|    i_0_0_310/ZN                   AOI222_X1     Rise  0.3220 0.0360 0.0230 0.351214 1.54936  1.90057           1       100                    | 
|    i_0_0_309/A                    INV_X1        Rise  0.3220 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_309/ZN                   INV_X1        Fall  0.3300 0.0080 0.0060 0.163231 1.06234  1.22557           1       100                    | 
|    accumulator_A_reg[8]/D         DFF_X1        Fall  0.3300 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[8]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1540        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[15]/D 
  
 Path Start Point : accumulator_A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[16]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[16]/Q        DFF_X1        Fall  0.2900 0.1240 0.0290 6.01423  18.9841  24.9983           12      100      F             | 
|    i_0_0_267/A1                   AOI222_X1     Fall  0.2900 0.0000 0.0290          1.40277                                                   | 
|    i_0_0_267/ZN                   AOI222_X1     Rise  0.3260 0.0360 0.0230 0.266055 1.54936  1.81541           1       100                    | 
|    i_0_0_266/A                    INV_X1        Rise  0.3260 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_266/ZN                   INV_X1        Fall  0.3340 0.0080 0.0070 0.264763 1.06234  1.3271            1       100                    | 
|    accumulator_A_reg[15]/D        DFF_X1        Fall  0.3340 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[15]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1540        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[19]/D 
  
 Path Start Point : accumulator_A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[20]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[20]/Q        DFF_X1        Fall  0.2890 0.1240 0.0280 5.54238  18.9841  24.5265           12      100      F             | 
|    i_0_0_275/A1                   AOI222_X1     Fall  0.2890 0.0000 0.0280          1.40277                                                   | 
|    i_0_0_275/ZN                   AOI222_X1     Rise  0.3260 0.0370 0.0230 0.51575  1.54936  2.06511           1       100                    | 
|    i_0_0_274/A                    INV_X1        Rise  0.3260 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_274/ZN                   INV_X1        Fall  0.3350 0.0090 0.0070 0.353209 1.06234  1.41555           1       100                    | 
|    accumulator_A_reg[19]/D        DFF_X1        Fall  0.3350 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[19]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[28]/D 
  
 Path Start Point : accumulator_A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[29]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[29]/Q        DFF_X1        Fall  0.2920 0.1250 0.0300 3.89801  21.8782  25.7763           11      100      F             | 
|    i_0_0_293/A1                   AOI222_X1     Fall  0.2930 0.0010 0.0300          1.40277                                                   | 
|    i_0_0_293/ZN                   AOI222_X1     Rise  0.3290 0.0360 0.0220 0.17892  1.54936  1.72828           1       100                    | 
|    i_0_0_292/A                    INV_X1        Rise  0.3290 0.0000 0.0220          1.70023                                                   | 
|    i_0_0_292/ZN                   INV_X1        Fall  0.3370 0.0080 0.0060 0.219295 1.06234  1.28164           1       100                    | 
|    accumulator_A_reg[28]/D        DFF_X1        Fall  0.3370 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[28]/CK       DFF_X1        Rise  0.1730 0.0040 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0110 0.1840 | 
| data required time                       |  0.1840        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.1840        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[16]/D 
  
 Path Start Point : accumulator_A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[17]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[17]/Q        DFF_X1        Fall  0.2910 0.1250 0.0300 8.42391  17.1716  25.5955           11      100      F             | 
|    i_0_0_269/A1                   AOI222_X1     Fall  0.2920 0.0010 0.0300          1.40277                                                   | 
|    i_0_0_269/ZN                   AOI222_X1     Rise  0.3290 0.0370 0.0230 0.311881 1.54936  1.86124           1       100                    | 
|    i_0_0_268/A                    INV_X1        Rise  0.3290 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_268/ZN                   INV_X1        Fall  0.3370 0.0080 0.0070 0.232095 1.06234  1.29444           1       100                    | 
|    accumulator_A_reg[16]/D        DFF_X1        Fall  0.3370 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[16]/CK       DFF_X1        Rise  0.1710 0.0020 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1710 0.1710 | 
| library hold check                       |  0.0110 0.1820 | 
| data required time                       |  0.1820        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.1820        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1570        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[5]/D 
  
 Path Start Point : accumulator_A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[6]/CK        DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
|    accumulator_A_reg[6]/Q         DFF_X1        Fall  0.2890 0.1260 0.0300 5.27586  21.2868  26.5627           11      100      F             | 
|    i_0_0_247/A1                   AOI222_X1     Fall  0.2900 0.0010 0.0300          1.40277                                                   | 
|    i_0_0_247/ZN                   AOI222_X1     Rise  0.3270 0.0370 0.0230 0.391774 1.54936  1.94113           1       100                    | 
|    i_0_0_246/A                    INV_X1        Rise  0.3270 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_246/ZN                   INV_X1        Fall  0.3350 0.0080 0.0070 0.334862 1.06234  1.3972            1       100                    | 
|    accumulator_A_reg[5]/D         DFF_X1        Fall  0.3350 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
|    accumulator_A_reg[5]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1670 0.1670 | 
| library hold check                       |  0.0110 0.1780 | 
| data required time                       |  0.1780        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.1780        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1590        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[25]/D 
  
 Path Start Point : accumulator_A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[26]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
|    accumulator_A_reg[26]/Q        DFF_X1        Fall  0.2930 0.1260 0.0310 5.44955  21.2672  26.7168           11      100      F             | 
|    i_0_0_287/A1                   AOI222_X1     Fall  0.2940 0.0010 0.0310          1.40277                                                   | 
|    i_0_0_287/ZN                   AOI222_X1     Rise  0.3320 0.0380 0.0230 0.347006 1.54936  1.89637           1       100                    | 
|    i_0_0_286/A                    INV_X1        Rise  0.3320 0.0000 0.0230          1.70023                                                   | 
|    i_0_0_286/ZN                   INV_X1        Fall  0.3410 0.0090 0.0070 0.496641 1.06234  1.55898           1       100                    | 
|    accumulator_A_reg[25]/D        DFF_X1        Fall  0.3410 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1690 0.0700 0.0470 21.898   33.2379  55.1359           35      100      F    K        | 
|    accumulator_A_reg[25]/CK       DFF_X1        Rise  0.1720 0.0030 0.0470          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0110 0.1830 | 
| data required time                       |  0.1830        | 
|                                          |                | 
| data arrival time                        |  0.3410        | 
| data required time                       | -0.1830        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1600        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1741M, PVMEM - 2263M)
