// Seed: 1499968084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  id_8(
      .id_0(!id_4)
  );
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4
  );
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6
);
  assign id_0 = 1;
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    input wand id_3,
    output tri id_4,
    output supply0 id_5,
    output tri0 id_6,
    output tri1 id_7
);
  module_2(
      id_7, id_0, id_5, id_0, id_3, id_3, id_0
  );
  wire id_9;
endmodule
