; SMT-LIBv2 description generated by Yosys 0.51+101 (git sha1 0c335eeea, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
; yosys-smt2-module main
(declare-sort |main_s| 0)
(declare-fun |main_is| (|main_s|) Bool)
(declare-fun |main#0| (|main_s|) Bool) ; \Vdac_mat
; yosys-smt2-input Vdac_mat 1
; yosys-smt2-witness {"offset": 0, "path": ["\\Vdac_mat"], "smtname": "Vdac_mat", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n Vdac_mat| ((state |main_s|)) Bool (|main#0| state))
(declare-fun |main#1| (|main_s|) Bool) ; \Vref_L
; yosys-smt2-input Vref_L 1
; yosys-smt2-witness {"offset": 0, "path": ["\\Vref_L"], "smtname": "Vref_L", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n Vref_L| ((state |main_s|)) Bool (|main#1| state))
(declare-fun |main#2| (|main_s|) Bool) ; \i_Sprg
; yosys-smt2-input i_Sprg 1
; yosys-smt2-witness {"offset": 0, "path": ["\\i_Sprg"], "smtname": "i_Sprg", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n i_Sprg| ((state |main_s|)) Bool (|main#2| state))
(declare-fun |main#3| (|main_s|) Bool) ; \i_Ssmpl
; yosys-smt2-input i_Ssmpl 1
; yosys-smt2-witness {"offset": 0, "path": ["\\i_Ssmpl"], "smtname": "i_Ssmpl", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n i_Ssmpl| ((state |main_s|)) Bool (|main#3| state))
(declare-fun |main#4| (|main_s|) Bool) ; \i_Vin
; yosys-smt2-input i_Vin 1
; yosys-smt2-witness {"offset": 0, "path": ["\\i_Vin"], "smtname": "i_Vin", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n i_Vin| ((state |main_s|)) Bool (|main#4| state))
(define-fun |main#5| ((state |main_s|)) (_ BitVec 1) (bvadd (ite (|main#4| state) #b1 #b0) (ite (|main#1| state) #b1 #b0))) ; $add$rnm.sv:16$2_Y
(define-fun |main#6| ((state |main_s|)) (_ BitVec 1) (bvsdiv (|main#5| state) #b0)) ; $div$rnm.sv:16$3_Y
(define-fun |main#7| ((state |main_s|)) Bool (= (concat (ite (|main#2| state) #b1 #b0) (ite (|main#3| state) #b1 #b0)) #b11)) ; $procmux$9_CMP
(define-fun |main#8| ((state |main_s|)) Bool (= (concat (ite (|main#2| state) #b1 #b0) (ite (|main#3| state) #b1 #b0)) #b10)) ; $procmux$10_CMP
(define-fun |main#9| ((state |main_s|)) Bool (= (concat (ite (|main#2| state) #b1 #b0) (ite (|main#3| state) #b1 #b0)) #b01)) ; $procmux$11_CMP
(define-fun |main#10| ((state |main_s|)) Bool (not (or  (|main#3| state) (|main#2| state)))) ; $procmux$12_CMP
(define-fun |main#11| ((state |main_s|)) (_ BitVec 1) (ite (|main#10| state) (ite (|main#0| state) #b1 #b0) (ite (|main#9| state) (ite (|main#4| state) #b1 #b0) (ite (|main#8| state) (ite (|main#1| state) #b1 #b0) (ite (|main#7| state) (|main#6| state) #b0))))) ; \Vdac
(define-fun |main#12| ((state |main_s|)) Bool (bvsge (|main#11| state) #b0)) ; $ge$rnm.sv:20$5_Y
(define-fun |main#13| ((state |main_s|)) Bool (bvsle (|main#11| state) (ite (|main#1| state) #b1 #b0))) ; $le$rnm.sv:20$6_Y
(define-fun |main#14| ((state |main_s|)) Bool (and (or  (|main#12| state) false) (or  (|main#13| state) false))) ; $logic_and$rnm.sv:20$7_Y
; yosys-smt2-assert 0 $assert$rnm.sv:18$4 rnm.sv:18.8-20.52
(define-fun |main_a 0| ((state |main_s|)) Bool (or (|main#14| state) (not true))) ; $assert$rnm.sv:18$4
(define-fun |main_a| ((state |main_s|)) Bool 
  (|main_a 0| state)
)
(define-fun |main_u| ((state |main_s|)) Bool true)
(define-fun |main_i| ((state |main_s|)) Bool true)
(define-fun |main_h| ((state |main_s|)) Bool true)
(define-fun |main_t| ((state |main_s|) (next_state |main_s|)) Bool true) ; end of module main
; yosys-smt2-topmod main
; end of yosys output
