\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [0][-]{chapter.2}{Processor architecture}{}% 2
\BOOKMARK [1][-]{section.2.1}{IF stage}{chapter.2}% 3
\BOOKMARK [1][-]{section.2.2}{ID stage}{chapter.2}% 4
\BOOKMARK [1][-]{section.2.3}{EXE stage}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.4}{MEM stage}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.5}{WB stage}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.6}{Control unit}{chapter.2}% 8
\BOOKMARK [0][-]{chapter.3}{Synthesis}{}% 9
\BOOKMARK [0][-]{chapter.4}{Place and Route}{}% 10
\BOOKMARK [1][-]{section.4.1}{Timing report}{chapter.4}% 11
\BOOKMARK [1][-]{section.4.2}{Area report}{chapter.4}% 12
