`timescale 1ns / 1ps

module instruction_mem (
    //input               clk,
    //rom은 조합 출력
    input  [31:0] instr_addr,
    output [31:0] instr_data
);

    logic [31:0] rom[0:1023];
    //logic [31:0] rom [0:32]; 

    initial begin
        //$readmemh("riscv_ru32i_rom_data.mem",rom); 
        //$readmemh("U_APB_BRAM.mem",rom); 
        //$readmemh("APB_GPO.mem",rom); 
        //$readmemh("APB_BRAM_GPO_GPI.mem",rom); 
        //$readmemh("APB_GPIO_LED_BLINK.mem",rom); 
        //$readmemh("APB_FND.mem",rom); 
        //$readmemh("APB_UART.mem", rom);
        $readmemh("Final.mem", rom);

        //hex 값이니까 readmemh로 읽어야 함
        //저장할 위치도 알려줘야 함 : rom 

        //B-Type
        //rom[0] = 32'h008193b3;
        //rom[1] = 32'h0081d3b3; 
        //rom[2] = 32'h00a50463; //BEQ
        //rom[3] = 32'h402302b3;
        //rom[4] = 32'h00b51663; //BNE
        //rom[5] = 32'h008193b3;
        //rom[6] = 32'h0081a2b3;
        //rom[7] = 32'h00c6c463; //BLT //
        //rom[8] = 32'h00954433;
        //rom[9] = 32'h00e6d463; //BGE
        //rom[10] = 32'h4042d333;
        //rom[11] = 32'h00d66663; //BLTU //
        //rom[12] = 32'h005273b3;
        //rom[13] = 32'h0081b2b3;
        //rom[14] = 32'h00c77463; //BGEU //
        //rom[15] = 32'h008193b3;
        //rom[16] = 32'h00d77463; 
        //rom[17] = 32'h004182b3; 

        //U-Type
        //rom[0] = 32'h45678537;
        //rom[1] = 32'h67850593;
        //rom[2] = 32'h01000617;
        //rom[3] = 32'h190006ef;
        //rom[103] = 32'h00460767;
        //rom[4194307] = 32'h004187b3;

        //S & I-Type
        //rom[0] = 32'h00d201a3;
        //rom[1] = 32'h00320403;
        //rom[2] = 32'h00e292a3;
        //rom[3] = 32'h00529483;
        //rom[4] = 32'h00324783;
        //rom[5] = 32'h0052d883;
        //rom[6] = 32'h01022823;
        //rom[7] = 32'h01022903;

        //S&R 실패 
        //rom[0] = 32'h00d201a3;
        //rom[1] = 32'h00d20223; 
        //rom[2] = 32'h00d202a3;
        //rom[3] = 32'h00d20323;
        //rom[4] = 32'h00e29323;
        //rom[5] = 32'h00e29423;
        //rom[6] = 32'h00f324a3;
        //rom[7] = 32'h00320183;
        //rom[8] = 32'h00420203;
        //rom[9] = 32'h00520283;
        //rom[10] = 32'h00620303;
        //rom[11] = 32'h00629383;
        //rom[12] = 32'h00829403;
        //rom[13] = 32'h00932483;

        //S&R
        //rom[0] = 32'h00d201a3;
        //rom[1] = 32'h00d20223; 
        //rom[2] = 32'h00d202a3;
        //rom[3] = 32'h00d20323;
        //
        //rom[4] = 32'h00e31323;
        //rom[5] = 32'h00e31423;
        //
        //rom[6] = 32'h00f42423;
        //
        //rom[7] = 32'h00320903;
        //rom[8] = 32'h00420983;
        //rom[9] = 32'h00520a03;
        //rom[10] = 32'h00620a83;
        //rom[11] = 32'h00324b03;
        //
        //rom[12] = 32'h00631b83;
        //rom[13] = 32'h00831c03;
        //rom[14] = 32'h00635c83;
        //
        //rom[15] = 32'h00842d03;

        //I Type
        //rom[0] = 32'hffc18213;
        //rom[1] = 32'hffe62293;
        //rom[2] = 32'h0036b313;
        //rom[3] = 32'hfff74393;
        //rom[4] = 32'haaa76413;
        //rom[5] = 32'h1236f493;
        //rom[6] = 32'h00419513;
        //rom[7] = 32'h0046d593;
        //rom[8] = 32'h4046d613;


        //R-type HW
        //rom[0]  = 32'h004182b3;  // add  x5,  x3,  x4   (rd=x5,  rs1=x3,  rs2=x4)
        //rom[1]  = 32'h402302b3;  // sub  x5,  x6,  x2   (rd=x5,  rs1=x6,  rs2=x2)
        //rom[2]  = 32'h008193b3;  // sll  x7,  x3,  x8   (rd=x7,  rs1=x3,  rs2=x8)
        //rom[3]  = 32'h0081a2b3;  // slt  x5,  x3,  x8   (rd=x5,  rs1=x3,  rs2=x8)
        //rom[4]  = 32'h0081b2b3;  // sltu x5,  x3,  x8   (rd=x5,  rs1=x3,  rs2=x8)
        //rom[5]  = 32'h00954433;  // xor  x8,  x10, x9   (rd=x8,  rs1=x10, rs2=x9)
        //rom[6]  = 32'h0081d3b3;  // srl  x7,  x3,  x8   (rd=x7,  rs1=x3,  rs2=x8)
        //rom[7]  = 32'h4042d333;  // sra  x6,  x5,  x4   (rd=x6,  rs1=x5,  rs2=x4)
        //rom[8]  = 32'h004161b3;  // or   x3,  x3,  x4   (rd=x3,  rs1=x3,  rs2=x4)
        //rom[9]  = 32'h005273b3;  // and  x7,  x4,  x5   (rd=x7,  rs1=x4,  rs2=x5)
        ////
        //rom[10] = 32'h00d61733;  // sll  x14, x12, x13  (rd=x14, rs1=x12, rs2=x13)
        //rom[11] = 32'h0107a8b3;  // slt  x17, x15, x16  (rd=x17, rs1=x15, rs2=x16)
        //rom[12] = 32'h0117b833;  // sltu x16, x15, x17  (rd=x16, rs1=x15, rs2=x17)
        //rom[13] = 32'h0047d933;  // srl  x18, x15, x4   (rd=x18, rs1=x15, rs2=x4)
        //rom[14] = 32'h4047d9b3;  // sra  x19, x15, x4   (rd=x19, rs1=x15, rs2=x4)


        //rom[0] = 32'h004182b3; //ADD X5, X3, X4  
        //rom[1] = 32'h402302b3; //sw x2, 2(x8), sw x2, x8, 2 
        //rom[2] = 32'h008193b3; //LW x7, x2, 2
        //rom[3] = 32'h0081a2b3; //ADDi x8, x7, 4 
        //
        //rom[4] = 32'h0081b2b3; //SB x4, x13, 3
        //rom[5] = 32'h00954433; //LB x8, x4, 3
        //rom[6] = 32'h0081d3b3; //SH x5, x14, 5 
        //rom[7] = 32'h4042d333; //LH x9, x5, 5 
        //rom[8] = 32'h004161b3; //LBU x8, x7, 4 
        //rom[9] = 32'h005273b3; //LHU x8, x7, 4
        // ========================================
        //0311 class
        //rom[0] = 32'h004182b3; //ADD X5, X3, X4  
        //rom[1] = 32'h00812123; //sw x2, 2(x8), sw x2, x8, 2 
        //rom[2] = 32'h00212383; //LW x7, x2, 2 
        //rom[3] = 32'h00438413; //ADDi x8, x7, 4 
        ////rom[4] = 32'h00838463; //BEQ x7, x8, 8
        //rom[4] = 32'h00840463; //BEQ x8, x8, 8
        //rom[5] = 32'h004182b3; //ADD X5, X3, X4  
        //rom[6] = 32'h00812123; //sw x2, 2(x8), sw x2, x8, 2 
        // ========================================
        //rom[4] = 32'h00d201a3; //SB x4, x13, 3
        //rom[5] = 32'h00320403; //LB x8, x4, 3
        //rom[6] = 32'h00e292a3; //SH x5, x14, 5 
        //rom[7] = 32'h00529483; //LH x9, x5, 5 
        //rom[8] = 32'h00324783; //LBU x8, x7, 4 
        //rom[9] = 32'h0052d883; //LHU x8, x7, 4



        //rom[1] = 32'h005201b3;
    end
    //나머지는 초기화 안했으니 X로 채워짐

    //read addr 를 word addr로 변경 
    assign instr_data = rom[instr_addr[31:2]];  //우 shift 2 

    //always_ff @(posedge clk) begin
    //    instr_data <= rom[instr_addr[31:2]];  // 여기만!
    //end

endmodule
