(module SATA-7_THT_VERT_2 (layer F.Cu) (tedit 58BA86A2)
  (fp_text reference REF** (at -3.21 -6) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SATA-7_THT_VERT_2 (at -3.31 -3.2) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -12.5 -5) (end 5 -5) (layer F.SilkS) (width 0.12))
  (fp_line (start 5 -5) (end 5 2) (layer F.SilkS) (width 0.12))
  (fp_line (start 5 2) (end -12.5 2) (layer F.SilkS) (width 0.12))
  (fp_line (start -12.5 2) (end -12.5 -5) (layer F.SilkS) (width 0.12))
  (pad 9 thru_hole circle (at 2.46 -1.5) (size 2.5 2.5) (drill 1.35) (layers *.Cu *.Mask))
  (pad 2 thru_hole oval (at -1.27 -1.5) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 8 thru_hole circle (at -10.37 -2.5) (size 2.5 2.5) (drill 1.35) (layers *.Cu *.Mask))
  (pad 3 thru_hole oval (at -2.54 -1.5) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 5 thru_hole oval (at -5.08 -1.5) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 6 thru_hole oval (at -6.35 -1.5) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 7 thru_hole oval (at -7.62 0) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 4 thru_hole oval (at -3.81 0) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (pad 1 thru_hole oval (at 0 0) (size 1.1 1.3) (drill 0.74) (layers *.Cu *.Mask))
  (model ../../../../../../jfixelle/Documents/APC/GitRepo/PCB_Libs/3DParts/SATA_Conn_TH.wrl
    (at (xyz -0.15 0.06 0))
    (scale (xyz 10 10 10))
    (rotate (xyz -90 0 0))
  )
)
