--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Module.twx Top_Module.ncd -o Top_Module.twr
Top_Module.pcf -ucf Top_Module.ucf

Design file:              Top_Module.ncd
Physical constraint file: Top_Module.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1601 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.983ns.
--------------------------------------------------------------------------------

Paths for end point u1/c/counter_5 (SLICE_X11Y42.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_1 (FF)
  Destination:          u1/c/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_1 to u1/c/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_1
    SLICE_X10Y41.B1      net (fanout=3)        0.748   u1/c/counter<1>
    SLICE_X10Y41.COUT    Topcyb                0.448   u1/c/Mcount_counter_cy<3>
                                                       u1/c/counter<1>_rt
                                                       u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.BMUX    Tcinb                 0.277   u1/c/Mcount_counter_cy<7>
                                                       u1/c/Mcount_counter_cy<7>
    SLICE_X11Y42.B1      net (fanout=1)        1.660   Result<5>
    SLICE_X11Y42.CLK     Tas                   0.373   u1/c/counter<7>
                                                       u1/c/counter_5_rstpot
                                                       u1/c/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.528ns logic, 2.411ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_0 (FF)
  Destination:          u1/c/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_0 to u1/c/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_0
    SLICE_X10Y41.A2      net (fanout=3)        0.713   u1/c/counter<0>
    SLICE_X10Y41.COUT    Topcya                0.472   u1/c/Mcount_counter_cy<3>
                                                       u1/c/Mcount_counter_lut<0>_INV_0
                                                       u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.BMUX    Tcinb                 0.277   u1/c/Mcount_counter_cy<7>
                                                       u1/c/Mcount_counter_cy<7>
    SLICE_X11Y42.B1      net (fanout=1)        1.660   Result<5>
    SLICE_X11Y42.CLK     Tas                   0.373   u1/c/counter<7>
                                                       u1/c/counter_5_rstpot
                                                       u1/c/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.552ns logic, 2.376ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_2 (FF)
  Destination:          u1/c/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_2 to u1/c/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.CQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_2
    SLICE_X10Y41.C1      net (fanout=3)        0.743   u1/c/counter<2>
    SLICE_X10Y41.COUT    Topcyc                0.325   u1/c/Mcount_counter_cy<3>
                                                       u1/c/counter<2>_rt
                                                       u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   u1/c/Mcount_counter_cy<3>
    SLICE_X10Y42.BMUX    Tcinb                 0.277   u1/c/Mcount_counter_cy<7>
                                                       u1/c/Mcount_counter_cy<7>
    SLICE_X11Y42.B1      net (fanout=1)        1.660   Result<5>
    SLICE_X11Y42.CLK     Tas                   0.373   u1/c/counter<7>
                                                       u1/c/counter_5_rstpot
                                                       u1/c/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.405ns logic, 2.406ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/c/counter_1 (SLICE_X11Y41.B1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_0 (FF)
  Destination:          u1/c/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_0 to u1/c/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_0
    SLICE_X10Y41.A2      net (fanout=3)        0.713   u1/c/counter<0>
    SLICE_X10Y41.BMUX    Topab                 0.519   u1/c/Mcount_counter_cy<3>
                                                       u1/c/Mcount_counter_lut<0>_INV_0
                                                       u1/c/Mcount_counter_cy<3>
    SLICE_X11Y41.B1      net (fanout=1)        1.660   Result<1>1
    SLICE_X11Y41.CLK     Tas                   0.373   u1/c/counter<3>
                                                       u1/c/counter_1_rstpot
                                                       u1/c/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (1.322ns logic, 2.373ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_1 (FF)
  Destination:          u1/c/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_1 to u1/c/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_1
    SLICE_X10Y41.B1      net (fanout=3)        0.748   u1/c/counter<1>
    SLICE_X10Y41.BMUX    Topbb                 0.428   u1/c/Mcount_counter_cy<3>
                                                       u1/c/counter<1>_rt
                                                       u1/c/Mcount_counter_cy<3>
    SLICE_X11Y41.B1      net (fanout=1)        1.660   Result<1>1
    SLICE_X11Y41.CLK     Tas                   0.373   u1/c/counter<3>
                                                       u1/c/counter_1_rstpot
                                                       u1/c/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.231ns logic, 2.408ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point u1/c/counter_2 (SLICE_X11Y41.C1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_1 (FF)
  Destination:          u1/c/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_1 to u1/c/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_1
    SLICE_X8Y43.A1       net (fanout=3)        1.004   u1/c/counter<1>
    SLICE_X8Y43.COUT     Topcya                0.474   u1/c/Mcompar_n0001_cy<3>
                                                       u1/c/Mcompar_n0001_lut<0>
                                                       u1/c/Mcompar_n0001_cy<3>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   u1/c/Mcompar_n0001_cy<3>
    SLICE_X8Y44.BMUX     Tcinb                 0.286   u1/c/Mcompar_n0001_cy<5>
                                                       u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.C1      net (fanout=28)       1.089   u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.CLK     Tas                   0.373   u1/c/counter<3>
                                                       u1/c/counter_2_rstpot
                                                       u1/c/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.563ns logic, 2.096ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_2 (FF)
  Destination:          u1/c/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_2 to u1/c/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.CQ      Tcko                  0.430   u1/c/counter<3>
                                                       u1/c/counter_2
    SLICE_X8Y43.A2       net (fanout=3)        0.984   u1/c/counter<2>
    SLICE_X8Y43.COUT     Topcya                0.474   u1/c/Mcompar_n0001_cy<3>
                                                       u1/c/Mcompar_n0001_lut<0>
                                                       u1/c/Mcompar_n0001_cy<3>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   u1/c/Mcompar_n0001_cy<3>
    SLICE_X8Y44.BMUX     Tcinb                 0.286   u1/c/Mcompar_n0001_cy<5>
                                                       u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.C1      net (fanout=28)       1.089   u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.CLK     Tas                   0.373   u1/c/counter<3>
                                                       u1/c/counter_2_rstpot
                                                       u1/c/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.563ns logic, 2.076ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/c/counter_25 (FF)
  Destination:          u1/c/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (0.618 - 0.714)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/c/counter_25 to u1/c/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.BQ      Tcko                  0.476   u1/c/counter<27>
                                                       u1/c/counter_25
    SLICE_X8Y44.B2       net (fanout=3)        0.997   u1/c/counter<25>
    SLICE_X8Y44.BMUX     Topbb                 0.561   u1/c/Mcompar_n0001_cy<5>
                                                       u1/c/Mcompar_n0001_lut<5>
                                                       u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.C1      net (fanout=28)       1.089   u1/c/Mcompar_n0001_cy<5>
    SLICE_X11Y41.CLK     Tas                   0.373   u1/c/counter<3>
                                                       u1/c/counter_2_rstpot
                                                       u1/c/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.410ns logic, 2.086ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/c/clock_out (SLICE_X8Y47.CIN), 31 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_18 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_18 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.CQ       Tcko                  0.198   u1/c/counter<19>
                                                       u1/c/counter_18
    SLICE_X8Y46.D5       net (fanout=3)        0.188   u1/c/counter<18>
    SLICE_X8Y46.COUT     Topcyd                0.187   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lut<3>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.001   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CLK      Tckcin      (-Th)    -0.146   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.531ns logic, 0.189ns route)
                                                       (73.8% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_18 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_18 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.CQ       Tcko                  0.198   u1/c/counter<19>
                                                       u1/c/counter_18
    SLICE_X8Y46.D5       net (fanout=3)        0.188   u1/c/counter<18>
    SLICE_X8Y46.COUT     Topcyd                0.199   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lutdi2
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.001   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CLK      Tckcin      (-Th)    -0.146   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.543ns logic, 0.189ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_17 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_17 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.BQ       Tcko                  0.198   u1/c/counter<19>
                                                       u1/c/counter_17
    SLICE_X8Y46.D3       net (fanout=3)        0.271   u1/c/counter<17>
    SLICE_X8Y46.COUT     Topcyd                0.187   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lut<3>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.001   u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<3>
    SLICE_X8Y47.CLK      Tckcin      (-Th)    -0.146   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.531ns logic, 0.272ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point u1/c/clock_out (SLICE_X8Y47.A5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_21 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_21 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.198   u1/c/counter<23>
                                                       u1/c/counter_21
    SLICE_X8Y47.A5       net (fanout=3)        0.183   u1/c/counter<21>
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.342   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lutdi3
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.540ns logic, 0.183ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_21 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_21 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.BQ       Tcko                  0.198   u1/c/counter<23>
                                                       u1/c/counter_21
    SLICE_X8Y47.A5       net (fanout=3)        0.183   u1/c/counter<21>
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.344   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lut<4>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.542ns logic, 0.183ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point u1/c/clock_out (SLICE_X8Y47.A4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_20 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_20 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.198   u1/c/counter<23>
                                                       u1/c/counter_20
    SLICE_X8Y47.A4       net (fanout=3)        0.220   u1/c/counter<20>
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.342   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lutdi3
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.540ns logic, 0.220ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/c/counter_20 (FF)
  Destination:          u1/c/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/c/counter_20 to u1/c/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.198   u1/c/counter<23>
                                                       u1/c/counter_20
    SLICE_X8Y47.A4       net (fanout=3)        0.220   u1/c/counter<20>
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.344   u1/c/clock_out
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_lut<4>
                                                       u1/c/Mcompar_GND_3_o_counter[27]_LessThan_5_o_cy<5>_inv1_cy
                                                       u1/c/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.542ns logic, 0.220ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/c/clock_out/CLK
  Logical resource: u1/c/clock_out/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: u1/c/counter<27>/CLK
  Logical resource: u1/c/counter_24/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.983|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1601 paths, 0 nets, and 157 connections

Design statistics:
   Minimum period:   3.983ns{1}   (Maximum frequency: 251.067MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 19 12:36:30 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



