Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: APU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "APU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "APU"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : APU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "apu.v" in library work
Module <LenCtr_Lookup> compiled
Module <SquareChan> compiled
Module <TriangleChan> compiled
Module <NoiseChan> compiled
Module <DmcChan> compiled
Module <ApuLookupTable> compiled
Module <APU> compiled
No errors in compilation
Analysis of file <"APU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <APU> in library <work>.

Analyzing hierarchy for module <LenCtr_Lookup> in library <work>.

Analyzing hierarchy for module <SquareChan> in library <work>.

Analyzing hierarchy for module <TriangleChan> in library <work>.

Analyzing hierarchy for module <NoiseChan> in library <work>.

Analyzing hierarchy for module <DmcChan> in library <work>.

Analyzing hierarchy for module <ApuLookupTable> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <APU>.
Module <APU> is correct for synthesis.
 
Analyzing module <LenCtr_Lookup> in library <work>.
Module <LenCtr_Lookup> is correct for synthesis.
 
Analyzing module <SquareChan> in library <work>.
Module <SquareChan> is correct for synthesis.
 
Analyzing module <TriangleChan> in library <work>.
Module <TriangleChan> is correct for synthesis.
 
Analyzing module <NoiseChan> in library <work>.
Module <NoiseChan> is correct for synthesis.
 
Analyzing module <DmcChan> in library <work>.
Module <DmcChan> is correct for synthesis.
 
Analyzing module <ApuLookupTable> in library <work>.
WARNING:Xst:2319 - "apu.v" line 556: Signal lookup in initial block is partially initialized. The initialization will be ignored.
Module <ApuLookupTable> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LenCtr_Lookup>.
    Related source file is "apu.v".
    Found 32x7-bit ROM for signal <Y>.
    Summary:
	inferred   1 ROM(s).
Unit <LenCtr_Lookup> synthesized.


Synthesizing Unit <SquareChan>.
    Related source file is "apu.v".
WARNING:Xst:646 - Signal <DutyEnabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <Duty>.
    Found 1-bit register for signal <EnvDisable>.
    Found 4-bit register for signal <EnvDivider>.
    Found 4-bit subtractor for signal <EnvDivider$addsub0000> created at line 169.
    Found 1-bit register for signal <EnvDoReset>.
    Found 4-bit down counter for signal <Envelope>.
    Found 1-bit register for signal <EnvLoop>.
    Found 8-bit register for signal <LenCtr>.
    Found 8-bit subtractor for signal <LenCtr$addsub0000> created at line 141.
    Found 11-bit adder carry out for signal <NewSweepPeriod$addsub0000>.
    Found 3-bit comparator greatequal for signal <old_DutyEnabled_4$cmp_ge0000> created at line 184.
    Found 3-bit comparator greatequal for signal <old_DutyEnabled_4$cmp_ge0001> created at line 183.
    Found 3-bit comparator less for signal <old_DutyEnabled_4$cmp_lt0000> created at line 185.
    Found 11-bit register for signal <Period>.
    Found 11-bit adder for signal <PeriodRhs$addsub0000> created at line 72.
    Found 3-bit register for signal <SeqPos>.
    Found 3-bit subtractor for signal <SeqPos$addsub0000> created at line 134.
    Found 11-bit shifter logical right for signal <ShiftedPeriod>.
    Found 3-bit register for signal <SweepDivider>.
    Found 3-bit subtractor for signal <SweepDivider$addsub0000> created at line 151.
    Found 1-bit register for signal <SweepEnable>.
    Found 1-bit register for signal <SweepNegate>.
    Found 3-bit register for signal <SweepPeriod>.
    Found 1-bit register for signal <SweepReset>.
    Found 3-bit register for signal <SweepShift>.
    Found 12-bit down counter for signal <TimerCtr>.
    Found 8-bit comparator greatequal for signal <ValidFreq$cmp_ge0000> created at line 74.
    Found 4-bit register for signal <Volume>.
    Summary:
	inferred   2 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <SquareChan> synthesized.


Synthesizing Unit <TriangleChan>.
    Related source file is "apu.v".
    Found 4-bit xor2 for signal <Sample>.
    Found 8-bit register for signal <LenCtr>.
    Found 8-bit subtractor for signal <LenCtr$addsub0000> created at line 260.
    Found 7-bit down counter for signal <LinCtr>.
    Found 1-bit register for signal <LinCtrl>.
    Found 7-bit register for signal <LinCtrPeriod>.
    Found 1-bit register for signal <LinHalt>.
    Found 11-bit register for signal <Period>.
    Found 5-bit up counter for signal <SeqPos>.
    Found 11-bit down counter for signal <TimerCtr>.
    Summary:
	inferred   3 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <TriangleChan> synthesized.


Synthesizing Unit <NoiseChan>.
    Related source file is "apu.v".
WARNING:Xst:647 - Input <DIN<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x12-bit ROM for signal <NoisePeriod>.
    Found 1-bit register for signal <EnvDisable>.
    Found 4-bit register for signal <EnvDivider>.
    Found 4-bit subtractor for signal <EnvDivider$addsub0000> created at line 393.
    Found 1-bit register for signal <EnvDoReset>.
    Found 4-bit register for signal <Envelope>.
    Found 4-bit subtractor for signal <Envelope$addsub0000> created at line 389.
    Found 1-bit register for signal <EnvLoop>.
    Found 8-bit register for signal <LenCtr>.
    Found 8-bit subtractor for signal <LenCtr$addsub0000> created at line 378.
    Found 4-bit register for signal <Period>.
    Found 15-bit register for signal <Shift>.
    Found 1-bit xor2 for signal <Shift$xor0000> created at line 370.
    Found 1-bit register for signal <ShortMode>.
    Found 12-bit down counter for signal <TimerCtr>.
    Found 4-bit register for signal <Volume>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <NoiseChan> synthesized.


Synthesizing Unit <DmcChan>.
    Related source file is "apu.v".
WARNING:Xst:1781 - Signal <NewPeriod> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_0> for signal <ActivationDelay>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 38                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | ActivationDelay$not0000   (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x9-bit ROM for signal <$varindex0000> created at line 517.
    Found 6-bit adder for signal <$add0000> created at line 520.
    Found 6-bit adder for signal <$add0001> created at line 522.
    Found 15-bit register for signal <Address>.
    Found 15-bit adder for signal <Address$addsub0000> created at line 536.
    Found 3-bit up counter for signal <BitsUsed>.
    Found 12-bit register for signal <BytesLeft>.
    Found 12-bit subtractor for signal <BytesLeft$addsub0000> created at line 537.
    Found 9-bit down counter for signal <Cycles>.
    Found 7-bit register for signal <Dac>.
    Found 1-bit register for signal <DmcEnabled>.
    Found 4-bit register for signal <Freq>.
    Found 1-bit register for signal <HasSampleBuffer>.
    Found 1-bit register for signal <HasShiftReg>.
    Found 1-bit register for signal <IrqActive>.
    Found 1-bit register for signal <IrqEnable>.
    Found 1-bit register for signal <Loop>.
    Found 8-bit register for signal <SampleAddress>.
    Found 8-bit register for signal <SampleBuffer>.
    Found 8-bit register for signal <SampleLen>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <DmcChan> synthesized.


Synthesizing Unit <ApuLookupTable>.
    Related source file is "apu.v".
WARNING:Xst:653 - Signal <lookup> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit adder for signal <out>.
    Found 16-bit register for signal <tmp_a>.
    Found 16-bit register for signal <tmp_b>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ApuLookupTable> synthesized.


Synthesizing Unit <APU>.
    Related source file is "apu.v".
    Found 8-bit adder for signal <$add0000> created at line 786.
    Found 8-bit adder for signal <$add0001> created at line 786.
    Found 8-bit adder for signal <add0001$addsub0000> created at line 786.
    Found 3-bit comparator greatequal for signal <ApuMW4$cmp_ge0000> created at line 657.
    Found 1-bit register for signal <ClkE>.
    Found 1-bit register for signal <ClkL>.
    Found 16-bit register for signal <Cycles>.
    Found 16-bit adder for signal <Cycles$share0000>.
    Found 1-bit register for signal <DisableFrameInterrupt>.
    Found 4-bit register for signal <Enabled>.
    Found 1-bit register for signal <FrameInterrupt>.
    Found 1-bit register for signal <FrameSeqMode>.
    Found 1-bit register for signal <InternalClock>.
    Found 2-bit register for signal <IrqCtr>.
    Found 8-bit adder for signal <mux0001$addsub0000> created at line 786.
    Found 1-bit register for signal <Wrote4017>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <APU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x12-bit ROM                                         : 1
 16x9-bit ROM                                          : 1
 32x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 26
 11-bit adder                                          : 2
 11-bit adder carry out                                : 2
 12-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 3-bit subtractor                                      : 4
 4-bit subtractor                                      : 4
 6-bit adder                                           : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 4
# Counters                                             : 10
 11-bit down counter                                   : 1
 12-bit down counter                                   : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 5-bit up counter                                      : 1
 7-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 107
 1-bit register                                        : 71
 12-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 8
 4-bit register                                        : 10
 7-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 9
 3-bit comparator greatequal                           : 5
 3-bit comparator less                                 : 2
 8-bit comparator greatequal                           : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 11-bit shifter logical right                          : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Dmc/ActivationDelay/FSM> on signal <ActivationDelay[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
-------------------
INFO:Xst:2261 - The FF/Latch <tmp_a_0> in Unit <lookup> is equivalent to the following 31 FFs/Latches, which will be removed : <tmp_a_1> <tmp_a_2> <tmp_a_3> <tmp_a_4> <tmp_a_5> <tmp_a_6> <tmp_a_7> <tmp_a_8> <tmp_a_9> <tmp_a_10> <tmp_a_11> <tmp_a_12> <tmp_a_13> <tmp_a_14> <tmp_a_15> <tmp_b_0> <tmp_b_1> <tmp_b_2> <tmp_b_3> <tmp_b_4> <tmp_b_5> <tmp_b_6> <tmp_b_7> <tmp_b_8> <tmp_b_9> <tmp_b_10> <tmp_b_11> <tmp_b_12> <tmp_b_13> <tmp_b_14> <tmp_b_15> 
WARNING:Xst:1710 - FF/Latch <tmp_a_0> (without init value) has a constant value of 0 in block <lookup>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <tmp_b<15:0>> (without init value) have a constant value of 0 in block <ApuLookupTable>.
WARNING:Xst:2404 -  FFs/Latches <tmp_a<15:0>> (without init value) have a constant value of 0 in block <ApuLookupTable>.

Synthesizing (advanced) Unit <DmcChan>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Freq> prevents it from being combined with the ROM <Mrom__varindex0000> for implementation as read-only block RAM.
Unit <DmcChan> synthesized (advanced).

Synthesizing (advanced) Unit <NoiseChan>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Period> prevents it from being combined with the ROM <Mrom_NoisePeriod> for implementation as read-only block RAM.
Unit <NoiseChan> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x12-bit ROM                                         : 1
 16x9-bit ROM                                          : 1
 32x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 26
 11-bit adder                                          : 2
 11-bit adder carry out                                : 2
 12-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 3-bit subtractor                                      : 4
 4-bit subtractor                                      : 4
 6-bit adder                                           : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 4
# Counters                                             : 10
 11-bit down counter                                   : 1
 12-bit down counter                                   : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 5-bit up counter                                      : 1
 7-bit down counter                                    : 1
 9-bit down counter                                    : 1
# Registers                                            : 270
 Flip-Flops                                            : 270
# Comparators                                          : 9
 3-bit comparator greatequal                           : 5
 3-bit comparator less                                 : 2
 8-bit comparator greatequal                           : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 11-bit shifter logical right                          : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <APU> ...

Optimizing unit <SquareChan> ...

Optimizing unit <TriangleChan> ...

Optimizing unit <NoiseChan> ...

Optimizing unit <DmcChan> ...
WARNING:Xst:2677 - Node <ClkE> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Envelope_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Envelope_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Envelope_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Envelope_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_11> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/TimerCtr_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SeqPos_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SeqPos_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SeqPos_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Period_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepShift_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepShift_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepShift_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepPeriod_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepPeriod_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepPeriod_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepReset> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepDivider_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepDivider_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepDivider_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepNegate> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/SweepEnable> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Volume_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Volume_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Volume_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Volume_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDivider_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDivider_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDivider_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDivider_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDisable> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Duty_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/Duty_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq2/EnvDoReset> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Envelope_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Envelope_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Envelope_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Envelope_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_11> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/TimerCtr_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SeqPos_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SeqPos_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SeqPos_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Period_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepShift_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepShift_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepShift_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepPeriod_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepPeriod_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepPeriod_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepReset> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepDivider_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepDivider_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepDivider_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepNegate> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/SweepEnable> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Volume_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Volume_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Volume_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Volume_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDivider_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDivider_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDivider_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDivider_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDisable> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Duty_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/Duty_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Sq1/EnvDoReset> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/SeqPos_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/SeqPos_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/SeqPos_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/SeqPos_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/SeqPos_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtr_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/TimerCtr_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinHalt> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/LinCtrPeriod_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Tri/Period_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_11> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/TimerCtr_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_14> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_13> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_12> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_11> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_10> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_9> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_8> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Shift_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Period_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Period_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Period_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Period_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/ShortMode> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDivider_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDivider_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDivider_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDivider_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Envelope_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Envelope_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Envelope_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Envelope_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Volume_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Volume_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Volume_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/Volume_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDoReset> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Noi/EnvDisable> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/HasShiftReg> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/SampleBuffer_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_7> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_5> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/ShiftReg_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_0> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_1> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_2> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_3> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_4> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_6> of sequential type is unconnected in block <APU>.
WARNING:Xst:2677 - Node <Dmc/Dac_5> of sequential type is unconnected in block <APU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block APU, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : APU.ngr
Top Level Output File Name         : APU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 75

Cell Usage :
# BELS                             : 465
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 31
#      LUT2                        : 32
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 66
#      LUT3_D                      : 9
#      LUT3_L                      : 6
#      LUT4                        : 145
#      LUT4_D                      : 16
#      LUT4_L                      : 24
#      MUXCY                       : 48
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 130
#      FDRE                        : 122
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 18
#      OBUF                        : 43
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      186  out of   3584     5%  
 Number of Slice Flip Flops:            130  out of   7168     1%  
 Number of 4 input LUTs:                354  out of   7168     4%  
 Number of IOs:                          75
 Number of bonded IOBs:                  62  out of    141    43%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.194ns (Maximum Frequency: 108.767MHz)
   Minimum input arrival time before clock: 9.392ns
   Maximum output required time after clock: 11.385ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.194ns (frequency: 108.767MHz)
  Total number of paths / destination ports: 3518 / 164
-------------------------------------------------------------------------
Delay:               9.194ns (Levels of Logic = 5)
  Source:            Cycles_1 (FF)
  Destination:       Cycles_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Cycles_1 to Cycles_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.720   1.342  Cycles_1 (Cycles_1)
     LUT3:I0->O            1   0.551   0.827  ClkE_cmp_eq00021_SW0_SW0 (N104)
     LUT4:I3->O            3   0.551   0.975  ClkE_cmp_eq00021 (N10)
     LUT4:I2->O            5   0.551   0.989  Cycles_mux0000<10>11 (N3)
     LUT4_D:I2->O         15   0.551   1.383  Cycles_mux0000<2>132 (N7)
     LUT2:I1->O            1   0.551   0.000  Cycles_mux0000<12>1 (Cycles_mux0000<12>)
     FDRE:D                    0.203          Cycles_3
    ----------------------------------------
    Total                      9.194ns (3.678ns logic, 5.516ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1498 / 371
-------------------------------------------------------------------------
Offset:              9.392ns (Levels of Logic = 6)
  Source:            MW (PAD)
  Destination:       Cycles_2 (FF)
  Destination Clock: clk rising

  Data Path: MW to Cycles_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  MW_IBUF (MW_IBUF)
     LUT4:I0->O            5   0.551   0.989  ApuMW51 (ApuMW5)
     LUT4_D:I2->O          4   0.551   1.112  Cycles_mux0000<3>11 (N0)
     LUT3:I1->O            5   0.551   0.947  Cycles_mux0000<3>411 (N111)
     LUT4_D:I3->O          3   0.551   1.102  Cycles_mux0000<5>11 (N6)
     LUT3:I1->O            1   0.551   0.000  Cycles_mux0000<13>1 (Cycles_mux0000<13>)
     FDSE:D                    0.203          Cycles_2
    ----------------------------------------
    Total                      9.392ns (3.779ns logic, 5.613ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 59 / 25
-------------------------------------------------------------------------
Offset:              11.385ns (Levels of Logic = 4)
  Source:            Noi/LenCtr_6 (FF)
  Destination:       DOUT<3> (PAD)
  Source Clock:      clk rising

  Data Path: Noi/LenCtr_6 to DOUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.720   1.422  Noi/LenCtr_6 (Noi/LenCtr_6)
     LUT2_L:I0->LO         1   0.551   0.126  Noi/LenCtr_mux0000<2>112 (Noi/N13)
     LUT4:I3->O            4   0.551   0.943  Noi/LenCtr_mux0000<5>11 (Noi/N2)
     LUT4:I3->O            2   0.551   0.877  Noi/IsNonZero1 (DOUT_3_OBUF)
     OBUF:I->O                 5.644          DOUT_3_OBUF (DOUT<3>)
    ----------------------------------------
    Total                     11.385ns (8.017ns logic, 3.368ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.99 secs
 
--> 

Total memory usage is 277216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  231 (   0 filtered)
Number of infos    :    4 (   0 filtered)

