# 16-1_using_SV
Design Code and Verification code for 16:1 Mux in the System Verilog.

***Use this below link to view the complete code in EDA Playground***
```sh
https://www.edaplayground.com/x/GZrd
```
