MIG: 16:35:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:35:38 : MIG::Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: F:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:35:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:35:38 : outputDirectory: c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:35:38 : vivado_mode: xpg_bd
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 1
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : isPortInterface: 0
MIG: 16:35:38 : HDL Language: Verilog
MIG: 16:35:38 : compInfo: false
MIG: 16:35:38 : Vivado Options xc7a100t csg324 -1
MIG: 16:35:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:35:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:35:38 : xilinx_path: F:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:35:38 : Without MYMIG
MIG: 16:35:38 : mig_exec path: F:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:35:38 : mig_exec path: F:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:35:38 : mig_bin: F:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:35:38 : F:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_upgrade.out -- c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_upgrade.in
MIG: 16:35:38 : Running F:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_upgrade.in -cg_exc_out c:/workspace/system_ability_2019/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_upgrade.out ... 
MIG: 16:35:46 : After isLin
MIG: 16:35:46 : result: 0
