Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 17:35:43 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter/MeanFilter/DocGen/timing_report.txt
| Design            : MeanFilter
| Device            : 7z100-ffg1156
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)

con_enable_reg[0]/C
con_enable_reg[1]/C
con_enable_reg[2]/C
con_enable_reg[3]/C
pipe[0].genblk1[0].sum_reg[0][0]/C
pipe[0].genblk1[0].sum_reg[0][1]/C
pipe[0].genblk1[0].sum_reg[0][2]/C
pipe[0].genblk1[0].sum_reg[0][3]/C
pipe[0].genblk1[0].sum_reg[0][4]/C
pipe[0].genblk1[0].sum_reg[0][5]/C
pipe[0].genblk1[0].sum_reg[0][6]/C
pipe[0].genblk1[0].sum_reg[0][7]/C
pipe[0].genblk1[0].sum_reg[0][8]/C
pipe[0].genblk1[0].sum_reg[0][9]/C
pipe[0].genblk1[1].sum_reg[1][0]/C
pipe[0].genblk1[1].sum_reg[1][1]/C
pipe[0].genblk1[1].sum_reg[1][2]/C
pipe[0].genblk1[1].sum_reg[1][3]/C
pipe[0].genblk1[1].sum_reg[1][4]/C
pipe[0].genblk1[1].sum_reg[1][5]/C
pipe[0].genblk1[1].sum_reg[1][6]/C
pipe[0].genblk1[1].sum_reg[1][7]/C
pipe[0].genblk1[1].sum_reg[1][8]/C
pipe[0].genblk1[2].sum_reg[2][0]/C
pipe[0].genblk1[2].sum_reg[2][1]/C
pipe[0].genblk1[2].sum_reg[2][2]/C
pipe[0].genblk1[2].sum_reg[2][3]/C
pipe[0].genblk1[2].sum_reg[2][4]/C
pipe[0].genblk1[2].sum_reg[2][5]/C
pipe[0].genblk1[2].sum_reg[2][6]/C
pipe[0].genblk1[2].sum_reg[2][7]/C
pipe[0].genblk1[2].sum_reg[2][8]/C
pipe[0].genblk1[3].sum_reg[3][0]/C
pipe[0].genblk1[3].sum_reg[3][1]/C
pipe[0].genblk1[3].sum_reg[3][2]/C
pipe[0].genblk1[3].sum_reg[3][3]/C
pipe[0].genblk1[3].sum_reg[3][4]/C
pipe[0].genblk1[3].sum_reg[3][5]/C
pipe[0].genblk1[3].sum_reg[3][6]/C
pipe[0].genblk1[3].sum_reg[3][7]/C
pipe[0].genblk1[3].sum_reg[3][8]/C
pipe[1].genblk1[0].sum_reg[0][0]/C
pipe[1].genblk1[0].sum_reg[0][10]/C
pipe[1].genblk1[0].sum_reg[0][1]/C
pipe[1].genblk1[0].sum_reg[0][2]/C
pipe[1].genblk1[0].sum_reg[0][3]/C
pipe[1].genblk1[0].sum_reg[0][4]/C
pipe[1].genblk1[0].sum_reg[0][5]/C
pipe[1].genblk1[0].sum_reg[0][6]/C
pipe[1].genblk1[0].sum_reg[0][7]/C
pipe[1].genblk1[0].sum_reg[0][8]/C
pipe[1].genblk1[0].sum_reg[0][9]/C
pipe[1].genblk1[1].sum_reg[1][0]/C
pipe[1].genblk1[1].sum_reg[1][1]/C
pipe[1].genblk1[1].sum_reg[1][2]/C
pipe[1].genblk1[1].sum_reg[1][3]/C
pipe[1].genblk1[1].sum_reg[1][4]/C
pipe[1].genblk1[1].sum_reg[1][5]/C
pipe[1].genblk1[1].sum_reg[1][6]/C
pipe[1].genblk1[1].sum_reg[1][7]/C
pipe[1].genblk1[1].sum_reg[1][8]/C
pipe[1].genblk1[1].sum_reg[1][9]/C
pipe[2].genblk1[0].sum_reg[0][10]/C
pipe[2].genblk1[0].sum_reg[0][11]/C
pipe[2].genblk1[0].sum_reg[0][4]/C
pipe[2].genblk1[0].sum_reg[0][5]/C
pipe[2].genblk1[0].sum_reg[0][6]/C
pipe[2].genblk1[0].sum_reg[0][7]/C
pipe[2].genblk1[0].sum_reg[0][8]/C
pipe[2].genblk1[0].sum_reg[0][9]/C
reg_out_data_reg[0]/C
reg_out_data_reg[1]/C
reg_out_data_reg[2]/C
reg_out_data_reg[3]/C
reg_out_data_reg[4]/C
reg_out_data_reg[5]/C
reg_out_data_reg[6]/C
reg_out_data_reg[7]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

con_enable_reg[0]/CLR
con_enable_reg[0]/D
con_enable_reg[1]/CLR
con_enable_reg[1]/D
con_enable_reg[2]/CLR
con_enable_reg[2]/D
con_enable_reg[3]/CLR
con_enable_reg[3]/D
pipe[0].genblk1[0].sum_reg[0][0]/D
pipe[0].genblk1[0].sum_reg[0][1]/D
pipe[0].genblk1[0].sum_reg[0][2]/D
pipe[0].genblk1[0].sum_reg[0][3]/D
pipe[0].genblk1[0].sum_reg[0][4]/D
pipe[0].genblk1[0].sum_reg[0][5]/D
pipe[0].genblk1[0].sum_reg[0][6]/D
pipe[0].genblk1[0].sum_reg[0][7]/D
pipe[0].genblk1[0].sum_reg[0][8]/D
pipe[0].genblk1[0].sum_reg[0][9]/D
pipe[0].genblk1[1].sum_reg[1][0]/D
pipe[0].genblk1[1].sum_reg[1][1]/D
pipe[0].genblk1[1].sum_reg[1][2]/D
pipe[0].genblk1[1].sum_reg[1][3]/D
pipe[0].genblk1[1].sum_reg[1][4]/D
pipe[0].genblk1[1].sum_reg[1][5]/D
pipe[0].genblk1[1].sum_reg[1][6]/D
pipe[0].genblk1[1].sum_reg[1][7]/D
pipe[0].genblk1[1].sum_reg[1][8]/D
pipe[0].genblk1[2].sum_reg[2][0]/D
pipe[0].genblk1[2].sum_reg[2][1]/D
pipe[0].genblk1[2].sum_reg[2][2]/D
pipe[0].genblk1[2].sum_reg[2][3]/D
pipe[0].genblk1[2].sum_reg[2][4]/D
pipe[0].genblk1[2].sum_reg[2][5]/D
pipe[0].genblk1[2].sum_reg[2][6]/D
pipe[0].genblk1[2].sum_reg[2][7]/D
pipe[0].genblk1[2].sum_reg[2][8]/D
pipe[0].genblk1[3].sum_reg[3][0]/D
pipe[0].genblk1[3].sum_reg[3][1]/D
pipe[0].genblk1[3].sum_reg[3][2]/D
pipe[0].genblk1[3].sum_reg[3][3]/D
pipe[0].genblk1[3].sum_reg[3][4]/D
pipe[0].genblk1[3].sum_reg[3][5]/D
pipe[0].genblk1[3].sum_reg[3][6]/D
pipe[0].genblk1[3].sum_reg[3][7]/D
pipe[0].genblk1[3].sum_reg[3][8]/D
pipe[1].genblk1[0].sum_reg[0][0]/D
pipe[1].genblk1[0].sum_reg[0][10]/D
pipe[1].genblk1[0].sum_reg[0][1]/D
pipe[1].genblk1[0].sum_reg[0][2]/D
pipe[1].genblk1[0].sum_reg[0][3]/D
pipe[1].genblk1[0].sum_reg[0][4]/D
pipe[1].genblk1[0].sum_reg[0][5]/D
pipe[1].genblk1[0].sum_reg[0][6]/D
pipe[1].genblk1[0].sum_reg[0][7]/D
pipe[1].genblk1[0].sum_reg[0][8]/D
pipe[1].genblk1[0].sum_reg[0][9]/D
pipe[1].genblk1[1].sum_reg[1][0]/D
pipe[1].genblk1[1].sum_reg[1][1]/D
pipe[1].genblk1[1].sum_reg[1][2]/D
pipe[1].genblk1[1].sum_reg[1][3]/D
pipe[1].genblk1[1].sum_reg[1][4]/D
pipe[1].genblk1[1].sum_reg[1][5]/D
pipe[1].genblk1[1].sum_reg[1][6]/D
pipe[1].genblk1[1].sum_reg[1][7]/D
pipe[1].genblk1[1].sum_reg[1][8]/D
pipe[1].genblk1[1].sum_reg[1][9]/D
pipe[2].genblk1[0].sum_reg[0][10]/D
pipe[2].genblk1[0].sum_reg[0][11]/D
pipe[2].genblk1[0].sum_reg[0][4]/D
pipe[2].genblk1[0].sum_reg[0][5]/D
pipe[2].genblk1[0].sum_reg[0][6]/D
pipe[2].genblk1[0].sum_reg[0][7]/D
pipe[2].genblk1[0].sum_reg[0][8]/D
pipe[2].genblk1[0].sum_reg[0][9]/D
reg_out_data_reg[0]/D
reg_out_data_reg[1]/D
reg_out_data_reg[2]/D
reg_out_data_reg[3]/D
reg_out_data_reg[4]/D
reg_out_data_reg[5]/D
reg_out_data_reg[6]/D
reg_out_data_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 75 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[24]
in_data[25]
in_data[26]
in_data[27]
in_data[28]
in_data[29]
in_data[2]
in_data[30]
in_data[31]
in_data[32]
in_data[33]
in_data[34]
in_data[35]
in_data[36]
in_data[37]
in_data[38]
in_data[39]
in_data[3]
in_data[40]
in_data[41]
in_data[42]
in_data[43]
in_data[44]
in_data[45]
in_data[46]
in_data[47]
in_data[48]
in_data[49]
in_data[4]
in_data[50]
in_data[51]
in_data[52]
in_data[53]
in_data[54]
in_data[55]
in_data[56]
in_data[57]
in_data[58]
in_data[59]
in_data[5]
in_data[60]
in_data[61]
in_data[62]
in_data[63]
in_data[64]
in_data[65]
in_data[66]
in_data[67]
in_data[68]
in_data[69]
in_data[6]
in_data[70]
in_data[71]
in_data[7]
in_data[8]
in_data[9]
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   91          inf        0.000                      0                   91           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[14]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.610ns (29.257%)  route 1.475ns (70.743%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[14]
                         net (fo=1, unset)            0.771     0.771    in_data[14]
                                                                      r  pipe[0].genblk1[0].sum[0][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][7]_i_2/O
                         net (fo=2, unplaced)         0.704     1.541    n_0_pipe[0].genblk1[0].sum[0][7]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][7]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.165     1.706 r  pipe[0].genblk1[0].sum[0][7]_i_6/O
                         net (fo=1, unplaced)         0.000     1.706    n_0_pipe[0].genblk1[0].sum[0][7]_i_6
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.939 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.939    n_0_pipe[0].genblk1[0].sum_reg[0][7]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][9]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     2.085 r  pipe[0].genblk1[0].sum_reg[0][9]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     2.085    p_3_out[8]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[14]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.047ns  (logic 0.572ns (27.943%)  route 1.475ns (72.057%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[14]
                         net (fo=1, unset)            0.771     0.771    in_data[14]
                                                                      r  pipe[0].genblk1[0].sum[0][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][7]_i_2/O
                         net (fo=2, unplaced)         0.704     1.541    n_0_pipe[0].genblk1[0].sum[0][7]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][7]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.165     1.706 r  pipe[0].genblk1[0].sum[0][7]_i_6/O
                         net (fo=1, unplaced)         0.000     1.706    n_0_pipe[0].genblk1[0].sum[0][7]_i_6
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.939 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.939    n_0_pipe[0].genblk1[0].sum_reg[0][7]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][9]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.047 r  pipe[0].genblk1[0].sum_reg[0][9]_i_1/CO[1]
                         net (fo=1, unplaced)         0.000     2.047    p_3_out[9]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[10]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.956ns  (logic 0.684ns (34.969%)  route 1.272ns (65.031%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[10]
                         net (fo=1, unset)            0.771     0.771    in_data[10]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][3]_i_2/O
                         net (fo=2, unplaced)         0.493     1.330    n_0_pipe[0].genblk1[0].sum[0][3]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.165     1.495 r  pipe[0].genblk1[0].sum[0][3]_i_5/O
                         net (fo=1, unplaced)         0.000     1.495    n_0_pipe[0].genblk1[0].sum[0][3]_i_5
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.728 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.736    n_0_pipe[0].genblk1[0].sum_reg[0][3]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     1.956 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.956    p_3_out[5]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[10]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.923ns  (logic 0.651ns (33.853%)  route 1.272ns (66.147%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[10]
                         net (fo=1, unset)            0.771     0.771    in_data[10]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][3]_i_2/O
                         net (fo=2, unplaced)         0.493     1.330    n_0_pipe[0].genblk1[0].sum[0][3]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.165     1.495 r  pipe[0].genblk1[0].sum[0][3]_i_5/O
                         net (fo=1, unplaced)         0.000     1.495    n_0_pipe[0].genblk1[0].sum[0][3]_i_5
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.728 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.736    n_0_pipe[0].genblk1[0].sum_reg[0][3]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     1.923 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.923    p_3_out[7]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[10]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.882ns  (logic 0.610ns (32.412%)  route 1.272ns (67.588%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[10]
                         net (fo=1, unset)            0.771     0.771    in_data[10]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][3]_i_2/O
                         net (fo=2, unplaced)         0.493     1.330    n_0_pipe[0].genblk1[0].sum[0][3]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.165     1.495 r  pipe[0].genblk1[0].sum[0][3]_i_5/O
                         net (fo=1, unplaced)         0.000     1.495    n_0_pipe[0].genblk1[0].sum[0][3]_i_5
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.728 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.736    n_0_pipe[0].genblk1[0].sum_reg[0][3]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     1.882 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.882    p_3_out[4]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[10]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.880ns  (logic 0.608ns (32.340%)  route 1.272ns (67.660%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[10]
                         net (fo=1, unset)            0.771     0.771    in_data[10]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.066     0.837 r  pipe[0].genblk1[0].sum[0][3]_i_2/O
                         net (fo=2, unplaced)         0.493     1.330    n_0_pipe[0].genblk1[0].sum[0][3]_i_2
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.165     1.495 r  pipe[0].genblk1[0].sum[0][3]_i_5/O
                         net (fo=1, unplaced)         0.000     1.495    n_0_pipe[0].genblk1[0].sum[0][3]_i_5
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     1.728 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.736    n_0_pipe[0].genblk1[0].sum_reg[0][3]_i_1
                                                                      r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     1.880 r  pipe[0].genblk1[0].sum_reg[0][7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.880    p_3_out[6]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.863ns  (logic 0.422ns (22.652%)  route 1.441ns (77.348%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  con_enable_reg[2]/Q
                         net (fo=12, unplaced)        0.670     0.939    con_enable[2]
                                                                      r  out_ready_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     1.092 r  out_ready_INST_0/O
                         net (fo=0)                   0.771     1.863    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.547ns (32.026%)  route 1.161ns (67.974%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=1, unset)            0.771     0.771    in_data[0]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.067     0.838 r  pipe[0].genblk1[0].sum[0][3]_i_4/O
                         net (fo=2, unplaced)         0.390     1.228    n_0_pipe[0].genblk1[0].sum[0][3]_i_4
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.480     1.708 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.708    p_3_out[3]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            pipe[0].genblk1[0].sum_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.674ns  (logic 0.513ns (30.645%)  route 1.161ns (69.355%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=1, unset)            0.771     0.771    in_data[0]
                                                                      r  pipe[0].genblk1[0].sum[0][3]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.067     0.838 r  pipe[0].genblk1[0].sum[0][3]_i_4/O
                         net (fo=2, unplaced)         0.390     1.228    n_0_pipe[0].genblk1[0].sum[0][3]_i_4
                                                                      r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.446     1.674 r  pipe[0].genblk1[0].sum_reg[0][3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.674    p_3_out[2]
                         FDRE                                         r  pipe[0].genblk1[0].sum_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.550ns  (logic 0.322ns (20.774%)  route 1.228ns (79.226%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  reg_out_data_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  reg_out_data_reg[1]/Q
                         net (fo=1, unplaced)         0.457     0.726    reg_out_data[1]
                                                                      r  out_data[1]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.053     0.779 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.771     1.550    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipe[2].genblk1[0].sum_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.177ns (58.572%)  route 0.125ns (41.428%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[2].genblk1[0].sum_reg[0][11]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[2].genblk1[0].sum_reg[0][11]/Q
                         net (fo=1, unplaced)         0.125     0.225    reg_out_data24_in[7]
                                                                      r  reg_out_data[7]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.253 r  reg_out_data[7]_i_4/O
                         net (fo=1, unplaced)         0.000     0.253    n_0_reg_out_data[7]_i_4
                                                                      r  reg_out_data_reg[7]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.302 r  reg_out_data_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.302    reg_out_data0[5]
                         FDRE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[1].sum_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[0].sum_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.177ns (58.086%)  route 0.128ns (41.914%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[1].sum_reg[1][3]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[0].genblk1[1].sum_reg[1][3]/Q
                         net (fo=1, unplaced)         0.128     0.228    pipe[0].genblk1[1].sum_reg[1]__0[3]
                                                                      r  pipe[1].genblk1[0].sum[0][3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.256 r  pipe[1].genblk1[0].sum[0][3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.256    n_0_pipe[1].genblk1[0].sum[0][3]_i_2
                                                                      r  pipe[1].genblk1[0].sum_reg[0][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.305 r  pipe[1].genblk1[0].sum_reg[0][3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.305    n_4_pipe[1].genblk1[0].sum_reg[0][3]_i_1
                         FDRE                                         r  pipe[1].genblk1[0].sum_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[1].sum_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[0].sum_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.177ns (58.086%)  route 0.128ns (41.914%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[1].sum_reg[1][7]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[0].genblk1[1].sum_reg[1][7]/Q
                         net (fo=1, unplaced)         0.128     0.228    pipe[0].genblk1[1].sum_reg[1]__0[7]
                                                                      r  pipe[1].genblk1[0].sum[0][7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.256 r  pipe[1].genblk1[0].sum[0][7]_i_2/O
                         net (fo=1, unplaced)         0.000     0.256    n_0_pipe[1].genblk1[0].sum[0][7]_i_2
                                                                      r  pipe[1].genblk1[0].sum_reg[0][7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.305 r  pipe[1].genblk1[0].sum_reg[0][7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.305    n_4_pipe[1].genblk1[0].sum_reg[0][7]_i_1
                         FDRE                                         r  pipe[1].genblk1[0].sum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[3].sum_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[1].sum_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.177ns (58.086%)  route 0.128ns (41.914%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[3].sum_reg[3][3]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[0].genblk1[3].sum_reg[3][3]/Q
                         net (fo=1, unplaced)         0.128     0.228    pipe[0].genblk1[3].sum_reg[3]__0[3]
                                                                      r  pipe[1].genblk1[1].sum[1][3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.256 r  pipe[1].genblk1[1].sum[1][3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.256    n_0_pipe[1].genblk1[1].sum[1][3]_i_2
                                                                      r  pipe[1].genblk1[1].sum_reg[1][3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.305 r  pipe[1].genblk1[1].sum_reg[1][3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.305    p_0_in[3]
                         FDRE                                         r  pipe[1].genblk1[1].sum_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[3].sum_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[1].sum_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.177ns (58.086%)  route 0.128ns (41.914%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[3].sum_reg[3][7]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[0].genblk1[3].sum_reg[3][7]/Q
                         net (fo=1, unplaced)         0.128     0.228    pipe[0].genblk1[3].sum_reg[3]__0[7]
                                                                      r  pipe[1].genblk1[1].sum[1][7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.256 r  pipe[1].genblk1[1].sum[1][7]_i_2/O
                         net (fo=1, unplaced)         0.000     0.256    n_0_pipe[1].genblk1[1].sum[1][7]_i_2
                                                                      r  pipe[1].genblk1[1].sum_reg[1][7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.305 r  pipe[1].genblk1[1].sum_reg[1][7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.305    p_0_in[7]
                         FDRE                                         r  pipe[1].genblk1[1].sum_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].genblk1[1].sum_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[2].genblk1[0].sum_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.177ns (58.086%)  route 0.128ns (41.914%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].genblk1[1].sum_reg[1][7]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[1].genblk1[1].sum_reg[1][7]/Q
                         net (fo=1, unplaced)         0.128     0.228    pipe[1].genblk1[1].sum_reg[1]__0[7]
                                                                      r  pipe[2].genblk1[0].sum[0][7]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.028     0.256 r  pipe[2].genblk1[0].sum[0][7]_i_3/O
                         net (fo=1, unplaced)         0.000     0.256    n_0_pipe[2].genblk1[0].sum[0][7]_i_3
                                                                      r  pipe[2].genblk1[0].sum_reg[0][7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.305 r  pipe[2].genblk1[0].sum_reg[0][7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.305    n_4_pipe[2].genblk1[0].sum_reg[0][7]_i_1
                         FDRE                                         r  pipe[2].genblk1[0].sum_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[2].genblk1[0].sum_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.177ns (57.138%)  route 0.133ns (42.862%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[2].genblk1[0].sum_reg[0][7]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pipe[2].genblk1[0].sum_reg[0][7]/Q
                         net (fo=3, unplaced)         0.133     0.233    reg_out_data24_in[3]
                                                                      r  reg_out_data[3]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.261 r  reg_out_data[3]_i_5/O
                         net (fo=1, unplaced)         0.000     0.261    n_0_reg_out_data[3]_i_5
                                                                      r  reg_out_data_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.310 r  reg_out_data_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.310    reg_out_data0[1]
                         FDRE                                         r  reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.786%)  route 0.147ns (47.214%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  con_enable_reg[1]/Q
                         net (fo=13, unplaced)        0.147     0.247    con_enable[1]
                                                                      r  con_enable[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.311 r  con_enable[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.311    n_0_con_enable[0]_i_1
                         FDCE                                         r  con_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_enable_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.786%)  route 0.147ns (47.214%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  con_enable_reg[1]/Q
                         net (fo=13, unplaced)        0.147     0.247    con_enable[1]
                                                                      r  con_enable[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.311 r  con_enable[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.311    n_0_con_enable[1]_i_1
                         FDCE                                         r  con_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[2].genblk1[0].sum_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.179ns (57.413%)  route 0.133ns (42.588%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[2].genblk1[0].sum_reg[0][9]/C
                         FDRE (Prop_fdre_C_Q)         0.100     0.100 f  pipe[2].genblk1[0].sum_reg[0][9]/Q
                         net (fo=3, unplaced)         0.133     0.233    reg_out_data24_in[5]
                                                                      f  reg_out_data[7]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     0.261 r  reg_out_data[7]_i_3/O
                         net (fo=1, unplaced)         0.000     0.261    n_0_reg_out_data[7]_i_3
                                                                      r  reg_out_data_reg[7]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.312 r  reg_out_data_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.312    reg_out_data0[6]
                         FDRE                                         r  reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





