module detect_upedge(clk,rst_n,data,pos_edge);
        input       clk;
	    input       rst_n;
		input       data; 
		output    wire  pos_edge;  //æ•°æ®æ²?
        wire neg_edge;    
     	reg[1:0] data_r;
	//è®¾ç½®ä¸¤ä¸ªå¯„å­˜å™¨ï¼Œå®ç°å‰åç”µå¹³çŠ¶æ?çš„å¯„å­˜
	//ç›¸å½“äºå¯¹dat_i æ‰“ä¸¤æ‹?
	always @(posedge clk or negedge rst_n)begin
	    if(rst_n == 1'b0)begin
	        data_r <= 2'b00;
	    end
	    else begin
	        data_r <= {data_r[0], data};    //{å‰ä¸€çŠ¶æ?ï¼Œåä¸€çŠ¶æ?}  
	    end
	end
	//ç»„åˆé€»è¾‘è¿›è¡Œè¾¹æ²¿æ£?æµ?
	assign  pos_edge = ~data_r[1] & data_r[0];
	assign  neg_edge = data_r[1] & ~data_r[0];
endmodule
