// Seed: 2145372010
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wire id_12
);
  always @(posedge -1) #1;
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    input supply1 id_0,
    input wor id_1,
    output wire _id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  parameter id_15 = 1;
  parameter id_16 = id_15;
  logic [-1  ==  1 : -1] id_17;
  ;
  wire id_18;
  wire [1 'd0 : -1 'b0] id_19;
  wire id_20[id_2 : 1];
  ;
  logic id_21;
  wire  id_22 = id_11, id_23;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_4,
      id_9,
      id_13,
      id_8,
      id_11,
      id_7,
      id_11,
      id_9,
      id_7,
      id_13
  );
endmodule
