// Seed: 1338325419
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9
    , id_53,
    input wand id_10
    , id_54,
    output tri id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    input uwire id_16,
    output uwire id_17,
    input wire id_18,
    output tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply1 id_22,
    output supply0 id_23,
    output supply0 id_24,
    input wor id_25,
    input wire id_26,
    input supply1 id_27,
    output wor id_28,
    output tri0 id_29,
    input uwire id_30,
    input wand id_31,
    input tri1 id_32,
    input supply0 id_33,
    output tri0 id_34,
    input supply1 id_35,
    output tri1 id_36,
    output wire id_37,
    input wire id_38,
    input supply1 id_39,
    input tri id_40,
    output tri id_41,
    output supply0 id_42,
    output uwire id_43,
    output uwire id_44,
    input uwire id_45,
    input wor id_46,
    input wor id_47,
    input uwire id_48,
    output uwire id_49,
    input tri id_50,
    input wand id_51
);
  assign id_17 = id_14 <= "";
  wire id_55 = 1;
  wire id_56;
  assign id_3 = 1'd0;
  assign id_7 = 1'b0;
  wire id_57;
  initial assume (1);
  id_58(
      .id_0(""),
      .id_1(1),
      .id_2((id_20 == id_42)),
      .id_3(1),
      .id_4(id_51),
      .id_5(1),
      .id_6(id_41),
      .id_7(id_42)
  );
  assign id_24 = 1'h0 ? 1'd0 : {1{1}};
  initial id_34 = ~id_27;
  wor  id_59 = id_47;
  wire id_60;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input  wand id_2,
    input  tri0 id_3
);
  assign id_0 = {id_3{1}};
  logic [7:0] id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3
  );
  wire id_6;
  assign id_5[1] = id_0++;
  integer id_7;
endmodule
