#!/usr/bin/env ruby

# Verilog parameter
$dwidth = 16
$insize = 12
$fsize = 5
$psize = 2
$n_f1 = 20
$n_f2 = 50
$outsize = 10
$wsize = 9
$ifmsize = 9
$faccum = 7
$paccum = 8
$lwidth = 8
$step = 10

# ERB parameter
$core = 64
