

================================================================
== Vitis HLS Report for 'Montgomery'
================================================================
* Date:           Thu Dec 12 16:24:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Montgomery_Pipeline_Montgomery_fu_34  |Montgomery_Pipeline_Montgomery  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b"   --->   Operation 4 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a"   --->   Operation 5 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%N_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_V_7_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'm_V_7_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.58ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i128 %a_read, i128 %b_read, i128 %N_read, i130 %m_V_7_0_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i128 %a_read, i128 %b_read, i128 %N_read, i130 %m_V_7_0_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%m_V_7_0_loc_load = load i130 %m_V_7_0_loc"   --->   Operation 10 'load' 'm_V_7_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1031 = zext i128 %N_read"   --->   Operation 11 'zext' 'zext_ln1031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (3.49ns)   --->   "%icmp_ln1031 = icmp_ult  i130 %m_V_7_0_loc_load, i130 %zext_ln1031"   --->   Operation 12 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i130 %m_V_7_0_loc_load"   --->   Operation 13 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (5.35ns)   --->   "%sub_ln39 = sub i128 %trunc_ln186, i128 %N_read" [rsa.cpp:39]   --->   Operation 14 'sub' 'sub_ln39' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (1.92ns)   --->   "%select_ln39 = select i1 %icmp_ln1031, i128 %trunc_ln186, i128 %sub_ln39" [rsa.cpp:39]   --->   Operation 15 'select' 'select_ln39' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln44 = ret i128 %select_ln39" [rsa.cpp:44]   --->   Operation 16 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read           (read  ) [ 0010]
a_read           (read  ) [ 0010]
N_read           (read  ) [ 0011]
m_V_7_0_loc      (alloca) [ 0111]
call_ln0         (call  ) [ 0000]
m_V_7_0_loc_load (load  ) [ 0000]
zext_ln1031      (zext  ) [ 0000]
icmp_ln1031      (icmp  ) [ 0000]
trunc_ln186      (trunc ) [ 0000]
sub_ln39         (sub   ) [ 0000]
select_ln39      (select) [ 0000]
ret_ln44         (ret   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery_Pipeline_Montgomery"/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="m_V_7_0_loc_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="1" slack="0"/>
<pin id="14" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_7_0_loc/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="b_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="128" slack="0"/>
<pin id="18" dir="0" index="1" bw="128" slack="0"/>
<pin id="19" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="a_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="128" slack="0"/>
<pin id="24" dir="0" index="1" bw="128" slack="0"/>
<pin id="25" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="N_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="128" slack="0"/>
<pin id="30" dir="0" index="1" bw="128" slack="0"/>
<pin id="31" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_Montgomery_Pipeline_Montgomery_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="0" index="2" bw="128" slack="0"/>
<pin id="38" dir="0" index="3" bw="128" slack="0"/>
<pin id="39" dir="0" index="4" bw="130" slack="0"/>
<pin id="40" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="m_V_7_0_loc_load_load_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="130" slack="2"/>
<pin id="47" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_7_0_loc_load/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln1031_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="128" slack="2"/>
<pin id="50" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1031/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="icmp_ln1031_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="130" slack="0"/>
<pin id="53" dir="0" index="1" bw="128" slack="0"/>
<pin id="54" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="trunc_ln186_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="130" slack="0"/>
<pin id="59" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="sub_ln39_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="128" slack="0"/>
<pin id="63" dir="0" index="1" bw="128" slack="2"/>
<pin id="64" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="select_ln39_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="0" index="2" bw="128" slack="0"/>
<pin id="70" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="b_read_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="1"/>
<pin id="76" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="79" class="1005" name="a_read_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="128" slack="1"/>
<pin id="81" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="84" class="1005" name="N_read_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="128" slack="1"/>
<pin id="86" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="91" class="1005" name="m_V_7_0_loc_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="130" slack="0"/>
<pin id="93" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opset="m_V_7_0_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="15"><net_src comp="8" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="22" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="16" pin="2"/><net_sink comp="34" pin=2"/></net>

<net id="44"><net_src comp="28" pin="2"/><net_sink comp="34" pin=3"/></net>

<net id="55"><net_src comp="45" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="48" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="45" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="51" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="57" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="61" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="16" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="82"><net_src comp="22" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="87"><net_src comp="28" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="34" pin=3"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="90"><net_src comp="84" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="94"><net_src comp="12" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="34" pin=4"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Montgomery : N | {1 }
	Port: Montgomery : a | {1 }
	Port: Montgomery : b | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		icmp_ln1031 : 1
		trunc_ln186 : 1
		sub_ln39 : 2
		select_ln39 : 3
		ret_ln44 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   call   | grp_Montgomery_Pipeline_Montgomery_fu_34 |   910   |   568   |
|----------|------------------------------------------|---------|---------|
|    sub   |              sub_ln39_fu_61              |    0    |   135   |
|----------|------------------------------------------|---------|---------|
|  select  |             select_ln39_fu_66            |    0    |   128   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1031_fu_51            |    0    |    50   |
|----------|------------------------------------------|---------|---------|
|          |             b_read_read_fu_16            |    0    |    0    |
|   read   |             a_read_read_fu_22            |    0    |    0    |
|          |             N_read_read_fu_28            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln1031_fu_48            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             trunc_ln186_fu_57            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |   910   |   881   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   N_read_reg_84  |   128  |
|   a_read_reg_79  |   128  |
|   b_read_reg_74  |   128  |
|m_V_7_0_loc_reg_91|   130  |
+------------------+--------+
|       Total      |   514  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_Montgomery_Pipeline_Montgomery_fu_34 |  p1  |   2  |  128 |   256  ||    9    |
| grp_Montgomery_Pipeline_Montgomery_fu_34 |  p2  |   2  |  128 |   256  ||    9    |
| grp_Montgomery_Pipeline_Montgomery_fu_34 |  p3  |   2  |  128 |   256  ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   768  ||  4.764  ||    27   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   910  |   881  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   514  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1424  |   908  |
+-----------+--------+--------+--------+
