Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Jan 14 21:29:00 2024
| Host         : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file hdl_8_1_1_2/utilization_hier.post_pr.txt
| Design       : fullSysGen
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|               Instance               |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| fullSysGen                           |                      (top) |      13283 |      11927 |    1356 |    0 | 13076 |     56 |      8 |    0 |          0 |
|   (fullSysGen)                       |                      (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   continuationAllocationSide         | continuationAllocationSide |       1206 |        830 |     376 |    0 |  2414 |      0 |      0 |    0 |          0 |
|     (continuationAllocationSide)     | continuationAllocationSide |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     continuationNetwork              |                contNetwork |        410 |         90 |     320 |    0 |  1171 |      0 |      0 |    0 |          0 |
|       casServers_0                   |             contAddrServer |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_1                   |          contAddrServer_79 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_2                   |          contAddrServer_80 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_3                   |          contAddrServer_81 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_4                   |          contAddrServer_82 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_5                   |          contAddrServer_83 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_6                   |          contAddrServer_84 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       casServers_7                   |          contAddrServer_85 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       networkUnits_0                 |            contAddrNtwUnit |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_1                 |         contAddrNtwUnit_86 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_2                 |         contAddrNtwUnit_87 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_3                 |         contAddrNtwUnit_88 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_4                 |         contAddrNtwUnit_89 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_5                 |         contAddrNtwUnit_90 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_6                 |         contAddrNtwUnit_91 |          2 |          2 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_7                 |         contAddrNtwUnit_92 |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       queues_0                       |                  contQueue |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_106 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_1                       |               contQueue_93 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_105 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_2                       |               contQueue_94 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_104 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_3                       |               contQueue_95 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_103 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_4                       |               contQueue_96 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_102 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_5                       |               contQueue_97 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_101 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_6                       |               contQueue_98 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_4_100 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       queues_7                       |               contQueue_99 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|         q                            |                    Queue_4 |         48 |          8 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|       vcasNetworkUnits_0             |         contAddrNtwUnitCAS |          6 |          6 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|     vcas_0                           |         virtContAddrServer |        793 |        737 |      56 |    0 |  1243 |      0 |      0 |    0 |          0 |
|       (vcas_0)                       |         virtContAddrServer |        512 |        512 |       0 |    0 |  1228 |      0 |      0 |    0 |          0 |
|       rdReq__deq                     |                   Queue_76 |         73 |         69 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReqData__deq                 |                 Queue_2_77 |        125 |         77 |      48 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReq__deq                     |                   Queue_78 |         83 |         79 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|   stealSide                          |                  stealSide |       9811 |       9607 |     204 |    0 |  8307 |     56 |      8 |    0 |          0 |
|     stealNW_TQ                       |                 stealNW_TQ |       7873 |       7873 |       0 |    0 |  7750 |     56 |      8 |    0 |          0 |
|       stealNet                       |               stealNetwork |        843 |        843 |       0 |    0 |  2861 |      0 |      0 |    0 |          0 |
|         ctrlunits_0                  |       stealNetworkCtrlUnit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_1                  |    stealNetworkCtrlUnit_56 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_10                 |    stealNetworkCtrlUnit_57 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_2                  |    stealNetworkCtrlUnit_58 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_3                  |    stealNetworkCtrlUnit_59 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_4                  |    stealNetworkCtrlUnit_60 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_5                  |    stealNetworkCtrlUnit_61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_6                  |    stealNetworkCtrlUnit_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_7                  |    stealNetworkCtrlUnit_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_8                  |    stealNetworkCtrlUnit_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         ctrlunits_9                  |    stealNetworkCtrlUnit_65 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dataUnits_0                  |       stealNetworkDataUnit |         64 |         64 |       0 |    0 |   258 |      0 |      0 |    0 |          0 |
|         dataUnits_1                  |    stealNetworkDataUnit_66 |          0 |          0 |       0 |    0 |   257 |      0 |      0 |    0 |          0 |
|         dataUnits_10                 |    stealNetworkDataUnit_67 |        256 |        256 |       0 |    0 |   257 |      0 |      0 |    0 |          0 |
|         dataUnits_2                  |    stealNetworkDataUnit_68 |          1 |          1 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|         dataUnits_3                  |    stealNetworkDataUnit_69 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_4                  |    stealNetworkDataUnit_70 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_5                  |    stealNetworkDataUnit_71 |        129 |        129 |       0 |    0 |   262 |      0 |      0 |    0 |          0 |
|         dataUnits_6                  |    stealNetworkDataUnit_72 |        129 |        129 |       0 |    0 |   261 |      0 |      0 |    0 |          0 |
|         dataUnits_7                  |    stealNetworkDataUnit_73 |          1 |          1 |       0 |    0 |   258 |      0 |      0 |    0 |          0 |
|         dataUnits_8                  |    stealNetworkDataUnit_74 |          1 |          1 |       0 |    0 |   258 |      0 |      0 |    0 |          0 |
|         dataUnits_9                  |    stealNetworkDataUnit_75 |          1 |          1 |       0 |    0 |   257 |      0 |      0 |    0 |          0 |
|       stealServers_0                 |                stealServer |        660 |        660 |       0 |    0 |   588 |      0 |      0 |    0 |          0 |
|       stealServers_1                 |             stealServer_28 |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_2                 |             stealServer_29 |        662 |        662 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_3                 |             stealServer_30 |        660 |        660 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       stealServers_4                 |             stealServer_31 |        654 |        654 |       0 |    0 |   587 |      0 |      0 |    0 |          0 |
|       stealServers_5                 |             stealServer_32 |        657 |        657 |       0 |    0 |   589 |      0 |      0 |    0 |          0 |
|       stealServers_6                 |             stealServer_33 |        655 |        655 |       0 |    0 |   589 |      0 |      0 |    0 |          0 |
|       stealServers_7                 |             stealServer_34 |        657 |        657 |       0 |    0 |   590 |      0 |      0 |    0 |          0 |
|       taskQueues_0                   |                   hw_deque |        220 |        220 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_0)               |                   hw_deque |         76 |         76 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_54 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_55 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_55 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__4 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_1                   |                hw_deque_35 |        221 |        221 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_1)               |                hw_deque_35 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_52 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_53 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_53 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__5 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_2                   |                hw_deque_36 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_2)               |                hw_deque_36 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_50 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_51 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_51 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__6 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_3                   |                hw_deque_37 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_3)               |                hw_deque_37 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_48 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_49 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_49 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__7 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_4                   |                hw_deque_38 |        222 |        222 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_4)               |                hw_deque_38 |         77 |         77 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_46 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_47 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_47 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |            xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_5                   |                hw_deque_39 |        219 |        219 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_5)               |                hw_deque_39 |         75 |         75 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_44 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_45 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_45 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__3 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_6                   |                hw_deque_40 |        220 |        220 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_6)               |                hw_deque_40 |         76 |         76 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |            DualPortBRAM_42 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |       xpm_memory_tdpram_43 |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |       xpm_memory_tdpram_43 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__2 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|       taskQueues_7                   |                hw_deque_41 |        220 |        220 |       0 |    0 |    22 |      7 |      1 |    0 |          0 |
|         (taskQueues_7)               |                hw_deque_41 |         76 |         76 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|         bramMem                      |               DualPortBRAM |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|           xpm_memory_tdpram_inst     |          xpm_memory_tdpram |        148 |        148 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|             (xpm_memory_tdpram_inst) |          xpm_memory_tdpram |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst     |         xpm_memory_base__1 |          0 |          0 |       0 |    0 |     0 |      7 |      1 |    0 |          0 |
|     virtualStealServers_0            |         virtualStealServer |       1940 |       1736 |     204 |    0 |   556 |      0 |      0 |    0 |          0 |
|       (virtualStealServers_0)        |         virtualStealServer |       1073 |       1073 |       0 |    0 |   532 |      0 |      0 |    0 |          0 |
|       rdReq__deq                     |                      Queue |        138 |        134 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|       taskQueueBuffer                |                 Queue_3_26 |        439 |        291 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|       wrReqData__deq                 |                    Queue_2 |        266 |        218 |      48 |    0 |     5 |      0 |      0 |    0 |          0 |
|       wrReq__deq                     |                   Queue_27 |         25 |         21 |       4 |    0 |     5 |      0 |      0 |    0 |          0 |
|     vssRvm_0                         |              readyValidMem |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|   syncSide                           |                   syncSide |       2266 |       1490 |     776 |    0 |  2355 |      0 |      0 |    0 |          0 |
|     argRouteRvm_0                    |            readyValidMem_2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     argRouteRvm_1                    |          readyValidMem_2_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     argRouteServers_0                |       argRouteVirtServerV2 |        685 |        457 |     228 |    0 |   801 |      0 |      0 |    0 |          0 |
|       (argRouteServers_0)            |       argRouteVirtServerV2 |        422 |        422 |       0 |    0 |   774 |      0 |      0 |    0 |          0 |
|       addrNtwInQueue                 |                Queue_23_23 |         50 |         10 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       addressesOfReadyTasks          |                Queue_24_24 |         51 |         11 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       readyTasksQueue                |                 Queue_3_25 |        162 |         14 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|     argRouteServers_1                |     argRouteVirtServerV2_1 |        689 |        461 |     228 |    0 |   801 |      0 |      0 |    0 |          0 |
|       (argRouteServers_1)            |     argRouteVirtServerV2_1 |        426 |        426 |       0 |    0 |   774 |      0 |      0 |    0 |          0 |
|       addrNtwInQueue                 |                   Queue_23 |         50 |         10 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       addressesOfReadyTasks          |                   Queue_24 |         51 |         11 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|       readyTasksQueue                |                    Queue_3 |        162 |         14 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|     argSide                          |            argRouteNetwork |        891 |        571 |     320 |    0 |   749 |      0 |      0 |    0 |          0 |
|       networkUnits_0                 |            argRouteNtwUnit |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_1                 |          argRouteNtwUnit_2 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_2                 |          argRouteNtwUnit_3 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_3                 |          argRouteNtwUnit_4 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_4                 |          argRouteNtwUnit_5 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_5                 |          argRouteNtwUnit_6 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_6                 |          argRouteNtwUnit_7 |          4 |          4 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       networkUnits_7                 |          argRouteNtwUnit_8 |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       queues_0                       |                contQueue_8 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_22 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_1                       |              contQueue_8_9 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_21 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_2                       |             contQueue_8_10 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_20 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_3                       |             contQueue_8_11 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_19 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_4                       |             contQueue_8_12 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_18 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_5                       |             contQueue_8_13 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_17 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_6                       |             contQueue_8_14 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                Queue_15_16 |        115 |         75 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       queues_7                       |             contQueue_8_15 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|         q                            |                   Queue_15 |         53 |         13 |      40 |    0 |    11 |      0 |      0 |    0 |          0 |
|       virtNetworkUnits_0             |        argRouteNtwVirtUnit |          4 |          4 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|       virtNetworkUnits_1             |      argRouteNtwVirtUnit_1 |          5 |          5 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
+--------------------------------------+----------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


