# Part7-DMA

æœ¬ç« å°‡ä»‹ç´¹å¦‚ä½•åœ¨ PYNQ ä¸Šä½¿ç”¨ **Direct Memory Access (DMA)** æ¨¡çµ„å¯¦ç¾è³‡æ–™å‚³è¼¸ï¼Œä¸¦åŠ é€Ÿ **FFT** é‹ç®—ã€‚

## Review AXI Stream

![AXI_Stream](./png/AXI_Stream.png)

### AXI Stream åŸºæœ¬è¨Šè™Ÿ

| è¨Šè™Ÿåç¨± | æ–¹å‘ | åŠŸèƒ½èªªæ˜ |
|----------|------|----------|
| `TVALID` | Master âœ Slave | å‚³é€ç«¯é€šçŸ¥æ¥æ”¶ç«¯è³‡æ–™æœ‰æ•ˆ |
| `TREADY` | Slave âœ Master | æ¥æ”¶ç«¯æº–å‚™å¥½æ¥æ”¶è³‡æ–™ |
| `TDATA`  | Master âœ Slave | è³‡æ–™ |
| `TLAST`  | Master âœ Slave | è¡¨ç¤ºæ­¤è³‡æ–™ç‚ºæœ€å¾Œä¸€ç­† |
| `TKEEP`  | Master âœ Slave | Byte-level æœ‰æ•ˆä½å…ƒ Mask |

### Handshake Mechanism

ç•¶ `TVALID` èˆ‡ `TREADY` åŒæ™‚ç‚ºé«˜æ™‚ï¼Œè³‡æ–™æ‰æœƒè¢«å‚³è¼¸ã€‚  
ç”± `TLAST=1` ä¾†è¡¨ç¤ºã€Œä¸€ç­†è³‡æ–™å‚³è¼¸çš„çµæŸã€ã€‚  

> å¦‚æœæ¥æ”¶ç«¯çªç„¶æŠŠ TREADY å¾ 1 æ‹‰æˆ 0ï¼Œæœƒæ€æ¨£ï¼Ÿ  
>
> - å‚³é€ç«¯ä»ç„¶æœƒä¿æŒ TVALID=1ï¼Œè¡¨ç¤ºè³‡æ–™é‚„æ˜¯æœ‰æ•ˆã€æº–å‚™å¥½å‚³é€ã€‚
> - ä½†è³‡æ–™ä¸æœƒå¯¦éš›é€å‡ºæˆ–è¢«æ¥æ”¶ï¼Œå› ç‚º TVALID & TREADY â‰  1ã€‚
> - å‚³é€ç«¯æœƒã€Œåœä½ã€åœ¨ç•¶å‰é‚£ç­†è³‡æ–™ï¼Œä¸æœƒæ¨é€²åˆ°ä¸‹ä¸€ç­†ï¼Œç›´åˆ° TREADY å†æ¬¡è®Šæˆ 1ã€‚

## DMA Module

![DMA_Block](./png/DMA_Block.png)

DMA åœ¨ Xilinx æä¾›çš„ IP ç•¶ä¸­æœ‰åˆ†å…©ç¨® Modeï¼Œåˆ†åˆ¥æ˜¯ `Scatter Gather Mode (SG Mode)` å’Œ `Simple Mode`ï¼Œä¸Šåœ–ç‚º **Simple Mode** ä¸‹çš„ DMA Moduleã€‚

### Port Description

| ä»‹é¢åç¨± | åŠŸèƒ½æè¿° | AXI é¡å‹ |
|-------- | -------- | -------- |
| **S_AXI_LITE** | æ§åˆ¶ä»‹é¢ï¼Œé€£æ¥è‡³ ZYNQ PS çš„ **AXI General Port (GP)**ï¼ˆPSç«¯è¨­å®š DMA çš„é…ç½®ç”¨ Registerï¼‰| **AXI4-Lite**ï¼ˆSlaveï¼‰|
| **S_AXIS_S2MM** | Stream to Memory-Mappedï¼šè¼¸å‡ºè³‡æ–™å¯«å›è¨˜æ†¶é«” | **AXI4-Stream**ï¼ˆSlaveï¼‰|
| **M_AXIS_MM2S** | Memory-Mapped to Streamï¼šDMA å¾è¨˜æ†¶é«”å–è³‡æ–™ | **AXI4-Stream**ï¼ˆMasterï¼‰|
| **M_AXI_MM2S** | DMA å¾ PS è¨˜æ†¶é«”æŠ“è³‡æ–™é€å‡º | **AXI4 (Memory-Mapped)**ï¼ˆMasterï¼‰|
| **M_AXI_S2MM** | DMA å°‡è³‡æ–™å¯«å› PS è¨˜æ†¶é«” | **AXI4 (Memory-Mapped)**ï¼ˆMasterï¼‰|
| **introut (mm2s/s2mm)** | å‚³è¼¸å®Œæˆçš„ interrupt è¨Šè™Ÿï¼Œè‹¥ä½¿ç”¨ interrupt mode æ™‚é€£æ¥è‡³ ZYNQ PS | â€” |

![DMA_diagram](./png/DMA_diagram.png)

>ğŸ“Œè«‹æ³¨æ„ä¸Šåœ– DDR Controller å¯¦éš›ä¸Šæ˜¯åœ¨ ZYNQ7_PS ç•¶ä¸­
>
>![PS_internal](./png/PS_internal.png)

### Settings

![DMA_Settings_ex](./png/DMA_Settings_ex.png)

- Enable Scatter Gather Engine:  
    DMA çš„ Scatter-Gather (SG) Mode æ˜¯ç‚ºäº†è™•ç†å¤šç­†ã€åˆ†æ•£åœ¨è¨˜æ†¶é«”ä¸åŒä½ç½®çš„è³‡æ–™ï¼Œè®“ DMA å¯ä»¥è‡ªå‹•ä¾ç…§ descriptor å‚³è¼¸å¤šæ®µè³‡æ–™ï¼Œè€Œä¸éœ€è¦ CPU ä¸€ç›´ä»‹å…¥æ§åˆ¶ã€‚ (è‹¥ç„¡ç‰¹æ®Šéœ€æ±‚ï¼Œå‰‡å»ºè­°åœç”¨æ­¤åŠŸèƒ½ï¼Œä½¿ç”¨è¼ƒç°¡å–®çš„ Simple Mode å³å¯)

- Width of Buffer Length Register (8â€“26):  
    é€™æ˜¯ DMA å¯«å…¥/è®€å–çš„æœ€å¤§ buffer é•·åº¦é™åˆ¶ï¼ŒDMA ä¸€æ¬¡æœ€å¤§å¯ä»¥æ¬é‹å¤šå°‘è³‡æ–™ï¼Œ**ä»¥ Byte ç‚ºå–®ä½**ï¼Œæœ€å¤§å€¼ç‚º26ä»£è¡¨æ¯æ¬¡æœ€å¤šå¯å‚³è¼¸ 2^26 = **64MB** çš„è³‡æ–™ã€‚

- Address Width (32â€“64):  
    ä»£è¡¨ DMA å¯ä»¥æ¬é‹çš„è¨˜æ†¶é«”ç©ºé–“å¤§å°ï¼Œåœ¨ Zynq7000 ç³»åˆ—çš„æ™¶ç‰‡çµ„ (PYNQ-Z2åªæœ‰512MB DDR) è¨­ç½®æˆ 32 å³å¯å°æ‡‰åˆ° 4G çš„è¨˜æ†¶é«”

- Memory Map Data Width:  
    å°‡æœƒä¿®æ”¹ AXI_MM2S / AXI_S2MM interface çš„ rdata å¯¬åº¦ï¼Œç›´æ¥å½±éŸ¿ DMA è®€å– Memory çš„è³‡æ–™å¯¬åº¦

- Stream Data Width:  
    å°‡æœƒä¿®æ”¹ AXIS_S2MM / AXIS_MM2S interface çš„ tdata å¯¬åº¦ã€‚å½±éŸ¿å¾ŒçºŒStream ç«¯é…æ¥çš„ downstream IPï¼ˆå¦‚ FFTã€videoï¼‰ä¹Ÿè¦ç”¨åŒæ¨£å¯¬åº¦ã€‚

- Burst:  
    DMA è£¡çš„ Burst è¨­å®šæ˜¯å½±éŸ¿ AXI4-Memory Mapped interfaceï¼ˆm_axi_mm2s / m_axi_s2mmï¼‰ çš„è¡Œç‚ºï¼Œå®ƒæ±ºå®šäº†ä¸€æ¬¡ AXI Protocol Handshake å¾Œå¯ä»¥å‚³è¼¸å¹¾ç­†è³‡æ–™ï¼Œé€²è€Œæå‡ Throughput

- Allow Unaligned Transfers:  
    å¯æ”¯æ´éå°é½Šçš„è³‡æ–™åœ°å€

## Part 7.1 Vivado Block Design

1. Create a new Vivado Project and Create a new Block Design

2. åŠ å…¥ `Zynq7_PS`ã€`AXI_DMA`ã€`Fast Fourier Transform`ã€`AXI4-Stream Data Width Converter * 2`ï¼Œä¸¦ä¸” `Run Block Automation`

    ![Add_IP](./png/Add_IP.png)

3. é»é–‹ `Zynq7_PS` çš„è¨­å®šä»‹é¢ï¼Œ`PS-PL Configuration > HP Slave AXI interface > S AXI HP0 interface and S AXI HP2 interface` å°‡å…©è€…éƒ½æ‰“å‹¾ä¸¦ä¸”å°‡ width éƒ½è¨­å®šæˆ **64bit**

    ![HP_port](./png/HP_port.png)

    >ğŸ“Œ ç‚ºä»€éº¼é€™é‚Šè¦ä½¿ç”¨ HP(High Performance Port)?  
    >- AXI DMA éœ€è¦å°‡è³‡æ–™å¯«å› DDRï¼ˆS2MMï¼‰èˆ‡å¾ DDR è®€å–è³‡æ–™ï¼ˆMM2Sï¼‰  
    >- GP Portï¼ˆGeneral Purposeï¼‰åƒ…é©åˆæ§åˆ¶ç”¨é€”ï¼Œé »å¯¬ä½ï¼Œä¸é©åˆè³‡æ–™æ¬ç§»  
    >- HP Port æ“æœ‰é«˜é »å¯¬ï¼Œèƒ½èˆ‡ AXI DMA é…åˆå¯¦ç¾é«˜é€Ÿå‚³è¼¸

4. ä¿®æ”¹ `Zynq7_PS` çš„ Clock Configurationï¼Œå°‡ `FCLK_CLK0` è¨­å®šæˆ 100MHz

    ![Clock_Setting](./png/Clock_Setting.png)

5. é»é–‹ `AXI_DMA` å–æ¶ˆ `Scatter Gather Engine`ï¼Œä¸¦ä¸”å…¶é¤˜è¨­å®šå¦‚ä¸‹åœ–æ‰€ç¤º

    ![DMA_Settings](./png/DMA_Settings.png)

    >ğŸ“Œ Width of Buffer Length Register  
    > æŒ‡çš„æ˜¯ä½ æœ€å¤šå¯ä»¥æŒ‡å®šã€Œä¸€æ¬¡è¦å‚³è¼¸å¤šå°‘ç­†è³‡æ–™ã€çš„æ•¸å€¼å¤§å°ä¸Šé™ã€‚
    >
    > - é•·åº¦æ˜¯ä»¥ã€Œbyte ç‚ºå–®ä½ã€ä¾†è¨ˆç®—
    >
    > - å¯¬åº¦è¨­ 16ï¼Œä»£è¡¨ä½ æœ€å¤šå¯ä»¥è¨­å®šçš„é•·åº¦ç‚ºï¼š2^16 = 65536 bytes(= 65KB)
    >
    >![MM2S_Length_Reg](./png/MM2S_Length_Reg.png)
    >![S2MM_Length_Reg](./png/S2MM_Length_Reg.png)

6. é»é–‹ `FFT` è¨­å®š  

    - Tramsform Length = 8192 : Transform Length è¶Šå¤§ï¼Œé »åŸŸè§£æåº¦è¶Šé«˜
    - Target Clock Freq = 100
    - Target Data Throughput = 50

    ![FFT_Settings_1](./png/FFT_Settings_1.png)

    - Data Format = Fixed Point
    - Output Ordering Options = Natural Order
    - Precision Options/Input Data Width = 16 (å¯¦éƒ¨æˆ–è™›éƒ¨çš„ Width)
    - Precision Options/ Phase Factor Width = 16 (Twiddle Factor çš„ Width)

    ![FFT_Settings_2](./png/FFT_Settings_2.png)

    >ğŸ“Œ ä¸Šè¿°è¨­å®š FFT æ‰€éœ€çš„è³‡æ–™å½¢å¼ï¼Œå¾ŒçºŒåœ¨è»Ÿé«”ç«¯éœ€å¦‚ä¸‹è¨­å®šè³‡æ–™ï¼Œå†è¼¸å…¥é€²å»FFTç•¶ä¸­  
    >
    >- Fixed Point = **fix16_15 (Q1.15)**
    >- 16-bit (real) + 16-bit (imaginary) = 32-bit
    >
    >   | bits | è³‡æ–™å…§å®¹ |  
    >   | ---- | ------- |
    >   | [31:16] | Imag |
    >   | [15:0] | Real |
    >
    > ![Fixed_Point](./png/Fixed_Point.png)

7. ä¿®æ”¹ `AXI4-Stream Data Width Converter` è¨­å®šå¦‚ä¸‹åœ–

    axis_dwidth_converter_0:

    ![Width_Converter_0](./png/Width_Converter_0.png)

    axis_dwidth_converter_1:

    ![Width_Converter_1](./png/Width_Converter_1.png)

8. æ‰‹å‹•æ¥ç·š
    - axis_dwidth_converter_0: M_AXIS -> FFT: S_AXIS_DATA

    - DMA: M_AXIS_MM2S -> axis_dwidth_converter_0: S_AXIS

    - axis_dwidth_converter_1: M_AXIS -> DMA: S_AXIS_S2MM

    - FFT: M_AXIS_DATA -> axis_dwidth_converter_1: S_AXIS

    - FFT: aclk -> ZYNQ7_PS: FCLK_CLK0

    ![DMA_to_FFT](./png/DMA_to_FFT.png)

9. `Run Connection Automation`

    ![Auto_Connection_1](./png/Auto_Connection_1.png)

    ![Auto_Connection_2](./png/Auto_Connection_2.png)

10. æœ€å¾Œçš„ Block Design å’Œ Address Editor å¦‚ä¸‹åœ–æ‰€ç¤º

    ![Final_BD](./png/Final_BD.png)

    ![Address_Editor](./png/Address_Editor.png)

    > ğŸ“Œ Address Editor  
    > åœ¨ PYNQ-Z2 çš„ CPU æ‰€ä½¿ç”¨çš„è¨˜æ†¶é«”å€é–“å³ç‚º `0x1000_0000 ~ 0x1FFF_FFFF (512MB)`ï¼Œå› æ­¤ DMA æ‰€é€£æ¥çš„ HP Port å¿…é ˆ Memory Map åˆ°è©²è¨˜æ†¶é«”å€æ®µï¼Œåœ¨ Vivado 2023.2 çš„ç‰ˆæœ¬æœƒè‡ªå‹•å¹«ä½ åˆ†é…åˆ°è©²å€æ®µ

11. Create HDL Wrapper

12. Generate Bitstream ä¸¦ Export Hardware Bitstream

## Part 7.2 Jupyter Notebook

1. å°‡ PYNQ-Z2 ä»¥ SD å¡æ¨¡å¼é–‹æ©Ÿï¼Œä¸¦é€£ç·šåˆ° FPGA æ¿æ‰“é–‹ Jupyter Notebook

2. å°‡ `./src/DMA_FFT.ipynb`ã€`*.bit`ã€`*.hwh` é€™äº›æª”æ¡ˆæ”¾åˆ° FPGA æ¿è£¡é¢

3. å°‡è®€å– Overlay çš„æª”åä¿®æ”¹æˆä½ çš„ bit æª”åç¨±

4. åŸ·è¡Œç¨‹å¼

5. ä½ å°±å¯ä»¥çœ‹åˆ°ä¸‹é¢é€™äº›åœ–äº†ğŸ‰

    ![sin](./png/sin.png)

    ![cos](./png/cos.png)

    ![rect](./png/rect.png)
