Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_fsm_behav xil_defaultlib.test_for_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'canmovedown' is not found for implicit .* port connection [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_fsm.sv:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
