{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447920875212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447920875213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 09:14:35 2015 " "Processing started: Thu Nov 19 09:14:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447920875213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447920875213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zxgate -c zxgate " "Command: quartus_map --read_settings_files=on --write_settings_files=off zxgate -c zxgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447920875214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447920875751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx01/zx01xr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx01/zx01xr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zx01xr-rtl " "Found design unit 1: zx01xr-rtl" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876192 ""} { "Info" "ISGN_ENTITY_NAME" "1 zx01xr " "Found entity 1: zx01xr" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/video81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/video81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video81-beh " "Found design unit 1: video81-beh" {  } { { "zx97/video81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/video81.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876193 ""} { "Info" "ISGN_ENTITY_NAME" "1 video81 " "Found entity 1: video81" {  } { { "zx97/video81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/video81.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "zx97/top.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876194 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "zx97/top.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/res_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/res_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 res_clk-beh " "Found design unit 1: res_clk-beh" {  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""} { "Info" "ISGN_ENTITY_NAME" "1 res_clk " "Found entity 1: res_clk" {  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/modes97.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/modes97.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modes97-beh " "Found design unit 1: modes97-beh" {  } { { "zx97/modes97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/modes97.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""} { "Info" "ISGN_ENTITY_NAME" "1 modes97 " "Found entity 1: modes97" {  } { { "zx97/modes97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/modes97.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/lcd97.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/lcd97.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd97-beh " "Found design unit 1: lcd97-beh" {  } { { "zx97/lcd97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/lcd97.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876196 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd97 " "Found entity 1: lcd97" {  } { { "zx97/lcd97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/lcd97.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/io81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/io81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io81-beh " "Found design unit 1: io81-beh" {  } { { "zx97/io81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/io81.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876197 ""} { "Info" "ISGN_ENTITY_NAME" "1 io81 " "Found entity 1: io81" {  } { { "zx97/io81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/io81.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx97/busses.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx97/busses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busses-beh " "Found design unit 1: busses-beh" {  } { { "zx97/busses.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/busses.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876198 ""} { "Info" "ISGN_ENTITY_NAME" "1 busses " "Found entity 1: busses" {  } { { "zx97/busses.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/busses.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext/ps2me.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext/ps2me.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2_MatrixEncoder-rtl " "Found design unit 1: PS2_MatrixEncoder-rtl" {  } { { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876199 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2_MatrixEncoder " "Found entity 1: PS2_MatrixEncoder" {  } { { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Z80/T80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876201 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Z80/T80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876202 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Z80/T80_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "Z80/T80_Reg.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876203 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "Z80/T80_Reg.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80_Pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Z80/T80_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "Z80/T80_Pack.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80_MCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Z80/T80_MCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "Z80/T80_MCode.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876207 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "Z80/T80_MCode.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z80/T80_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Z80/T80_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "Z80/T80_ALU.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876208 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "Z80/T80_ALU.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom81-SYN " "Found design unit 1: rom81-SYN" {  } { { "rom81.vhd" "" { Text "/ssd/altera/projects/zxgate/rom81.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876209 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom81 " "Found entity 1: rom81" {  } { { "rom81.vhd" "" { Text "/ssd/altera/projects/zxgate/rom81.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zx01/scandbl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zx01/scandbl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DBLSCAN-RTL " "Found design unit 1: DBLSCAN-RTL" {  } { { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876210 ""} { "Info" "ISGN_ENTITY_NAME" "1 DBLSCAN " "Found entity 1: DBLSCAN" {  } { { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramb4_s8_s8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramb4_s8_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramb4_s8_s8-SYN " "Found design unit 1: ramb4_s8_s8-SYN" {  } { { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramb4_s8_s8 " "Found entity 1: ramb4_s8_s8" {  } { { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zx01xr " "Elaborating entity \"zx01xr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447920876290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_romcs zx01xr.vhd(145) " "Verilog HDL or VHDL warning at zx01xr.vhd(145): object \"n_romcs\" assigned a value but never read" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447920876293 "|zx01xr"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "O_R 2 3 zx01xr.vhd(305) " "VHDL Incomplete Partial Association warning at zx01xr.vhd(305): port or argument \"O_R\" has 2/3 unassociated elements" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1447920876296 "|zx01xr"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "O_G 2 3 zx01xr.vhd(305) " "VHDL Incomplete Partial Association warning at zx01xr.vhd(305): port or argument \"O_G\" has 2/3 unassociated elements" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1447920876296 "|zx01xr"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "O_B 1 2 zx01xr.vhd(305) " "VHDL Incomplete Partial Association warning at zx01xr.vhd(305): port or argument \"O_B\" has 1/2 unassociated elements" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1447920876296 "|zx01xr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_MatrixEncoder PS2_MatrixEncoder:c_PS2_MatrixEncoder " "Elaborating entity \"PS2_MatrixEncoder\" for hierarchy \"PS2_MatrixEncoder:c_PS2_MatrixEncoder\"" {  } { { "zx01/zx01xr.vhd" "c_PS2_MatrixEncoder" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:c_Z80 " "Elaborating entity \"T80s\" for hierarchy \"T80s:c_Z80\"" {  } { { "zx01/zx01xr.vhd" "c_Z80" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:c_Z80\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:c_Z80\|T80:u0\"" {  } { { "Z80/T80s.vhd" "u0" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:c_Z80\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:c_Z80\|T80:u0\|T80_MCode:mcode\"" {  } { { "Z80/T80.vhd" "mcode" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:c_Z80\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:c_Z80\|T80:u0\|T80_ALU:alu\"" {  } { { "Z80/T80.vhd" "alu" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:c_Z80\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:c_Z80\|T80:u0\|T80_Reg:Regs\"" {  } { { "Z80/T80.vhd" "Regs" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom81 rom81:c_ROM81 " "Elaborating entity \"rom81\" for hierarchy \"rom81:c_ROM81\"" {  } { { "zx01/zx01xr.vhd" "c_ROM81" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom81:c_ROM81\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom81:c_ROM81\|altsyncram:altsyncram_component\"" {  } { { "rom81.vhd" "altsyncram_component" { Text "/ssd/altera/projects/zxgate/rom81.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom81:c_ROM81\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom81:c_ROM81\|altsyncram:altsyncram_component\"" {  } { { "rom81.vhd" "" { Text "/ssd/altera/projects/zxgate/rom81.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom81:c_ROM81\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom81:c_ROM81\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jjm/sz81-2.1.7/data/zx81.hex " "Parameter \"init_file\" = \"/home/jjm/sz81-2.1.7/data/zx81.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876414 ""}  } { { "rom81.vhd" "" { Text "/ssd/altera/projects/zxgate/rom81.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447920876414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj91 " "Found entity 1: altsyncram_qj91" {  } { { "db/altsyncram_qj91.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_qj91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj91 rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated " "Elaborating entity \"altsyncram_qj91\" for hierarchy \"rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/ssd/altera/projects/zxgate/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_qj91.tdf" "deep_decode" { Text "/ssd/altera/projects/zxgate/db/altsyncram_qj91.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "/ssd/altera/projects/zxgate/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"rom81:c_ROM81\|altsyncram:altsyncram_component\|altsyncram_qj91:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_qj91.tdf" "mux2" { Text "/ssd/altera/projects/zxgate/db/altsyncram_qj91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:c_top " "Elaborating entity \"top\" for hierarchy \"top:c_top\"" {  } { { "zx01/zx01xr.vhd" "c_top" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "res_clk top:c_top\|res_clk:c_res_clk " "Elaborating entity \"res_clk\" for hierarchy \"top:c_top\|res_clk:c_res_clk\"" {  } { { "zx97/top.vhd" "c_res_clk" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modes97 top:c_top\|modes97:c_modes97 " "Elaborating entity \"modes97\" for hierarchy \"top:c_top\|modes97:c_modes97\"" {  } { { "zx97/top.vhd" "c_modes97" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video81 top:c_top\|video81:c_video81 " "Elaborating entity \"video81\" for hierarchy \"top:c_top\|video81:c_video81\"" {  } { { "zx97/top.vhd" "c_video81" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd97 top:c_top\|lcd97:c_lcd97 " "Elaborating entity \"lcd97\" for hierarchy \"top:c_top\|lcd97:c_lcd97\"" {  } { { "zx97/top.vhd" "c_lcd97" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io81 top:c_top\|io81:c_io81 " "Elaborating entity \"io81\" for hierarchy \"top:c_top\|io81:c_io81\"" {  } { { "zx97/top.vhd" "c_io81" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busses top:c_top\|busses:c_busses " "Elaborating entity \"busses\" for hierarchy \"top:c_top\|busses:c_busses\"" {  } { { "zx97/top.vhd" "c_busses" { Text "/ssd/altera/projects/zxgate/zx97/top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBLSCAN DBLSCAN:scan2x " "Elaborating entity \"DBLSCAN\" for hierarchy \"DBLSCAN:scan2x\"" {  } { { "zx01/zx01xr.vhd" "scan2x" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramb4_s8_s8 DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a " "Elaborating entity \"ramb4_s8_s8\" for hierarchy \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\"" {  } { { "zx01/scandbl.vhd" "u_ram_a" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\"" {  } { { "ramb4_s8_s8.vhd" "altsyncram_component" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\"" {  } { { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876566 ""}  } { { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447920876566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6n1 " "Found entity 1: altsyncram_d6n1" {  } { { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6n1 DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated " "Elaborating entity \"altsyncram_d6n1\" for hierarchy \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1us1 " "Found entity 1: altsyncram_1us1" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447920876652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447920876652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1us1 DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1 " "Elaborating entity \"altsyncram_1us1\" for hierarchy \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\"" {  } { { "db/altsyncram_d6n1.tdf" "altsyncram1" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447920876653 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[1\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[1\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 75 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 164 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[2\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[2\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 107 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 164 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[4\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[4\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 171 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 164 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[5\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 203 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 164 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[7\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_b\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[7\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 267 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 164 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[1\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[1\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 75 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[2\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[2\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 107 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[4\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[4\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 171 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[5\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 203 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[7\] " "Synthesized away node \"DBLSCAN:scan2x\|ramb4_s8_s8:u_ram_a\|altsyncram:altsyncram_component\|altsyncram_d6n1:auto_generated\|altsyncram_1us1:altsyncram1\|q_a\[7\]\"" {  } { { "db/altsyncram_1us1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_1us1.tdf" 267 2 0 } } { "db/altsyncram_d6n1.tdf" "" { Text "/ssd/altera/projects/zxgate/db/altsyncram_d6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/ssd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramb4_s8_s8.vhd" "" { Text "/ssd/altera/projects/zxgate/ramb4_s8_s8.vhd" 100 0 0 } } { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 149 0 0 } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920876826 "|zx01xr|DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1447920876826 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1447920876826 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 89 -1 0 } } { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 90 -1 0 } } { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 87 -1 0 } } { "zx97/modes97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/modes97.vhd" 32 -1 0 } } { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 100 -1 0 } } { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 96 -1 0 } } { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 963 -1 0 } } { "Z80/T80.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80.vhd" 347 -1 0 } } { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 88 -1 0 } } { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 50 -1 0 } } { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1447920880575 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1447920880575 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "top:c_top\|modes97:c_modes97\|mode_rom0 High " "Register top:c_top\|modes97:c_modes97\|mode_rom0 will power up to High" {  } { { "zx97/modes97.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/modes97.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1447920884940 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PS2_MatrixEncoder:c_PS2_MatrixEncoder\|Cnt\[31\] Low " "Register PS2_MatrixEncoder:c_PS2_MatrixEncoder\|Cnt\[31\] will power up to Low" {  } { { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1447920884940 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PS2_MatrixEncoder:c_PS2_MatrixEncoder\|Cnt\[0\] Low " "Register PS2_MatrixEncoder:c_PS2_MatrixEncoder\|Cnt\[0\] will power up to Low" {  } { { "ext/ps2me.vhd" "" { Text "/ssd/altera/projects/zxgate/ext/ps2me.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1447920884940 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1447920884940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447920890699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447920890699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2976 " "Implemented 2976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447920890922 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447920890922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1447920890922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2909 " "Implemented 2909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447920890922 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1447920890922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447920890922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447920890939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 09:14:50 2015 " "Processing ended: Thu Nov 19 09:14:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447920890939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447920890939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447920890939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447920890939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447920893122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447920893124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 09:14:52 2015 " "Processing started: Thu Nov 19 09:14:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447920893124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1447920893124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zxgate -c zxgate " "Command: quartus_fit --read_settings_files=off --write_settings_files=off zxgate -c zxgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1447920893124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1447920893157 ""}
{ "Info" "0" "" "Project  = zxgate" {  } {  } 0 0 "Project  = zxgate" 0 0 "Fitter" 0 0 1447920893158 ""}
{ "Info" "0" "" "Revision = zxgate" {  } {  } 0 0 "Revision = zxgate" 0 0 "Fitter" 0 0 1447920893158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1447920893398 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "zxgate EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"zxgate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1447920893414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447920893436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1447920893436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1447920893635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1447920893645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447920893815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447920893815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1447920893815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1447920893815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4465 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447920893827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4466 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447920893827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4467 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1447920893827 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1447920893827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1447920893835 ""}
{ "Info" "ISTA_SDC_FOUND" "zxgate.sdc " "Reading SDC File: 'zxgate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1447920894220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "zxgate.sdc 26 clock port " "Ignored filter at zxgate.sdc(26): clock could not be matched with a port" {  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1447920894229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock zxgate.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at zxgate.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock\}\] " "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock\}\]" {  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1447920894230 ""}  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1447920894230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1447920894235 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1447920894255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""}  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/ssd/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ssd/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 17 0 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447920894482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:c_top\|res_clk:c_res_clk\|i_phi  " "Automatically promoted node top:c_top\|res_clk:c_res_clk\|i_phi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:c_Z80\|WR_n " "Destination node T80s:c_Z80\|WR_n" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 90 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { T80s:c_Z80|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:c_Z80\|RD_n " "Destination node T80s:c_Z80\|RD_n" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 89 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { T80s:c_Z80|RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:c_top\|res_clk:c_res_clk\|i_phi~0 " "Destination node top:c_top\|res_clk:c_res_clk\|i_phi~0" {  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 59 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|res_clk:c_res_clk|i_phi~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4069 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1447920894482 ""}  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 59 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|res_clk:c_res_clk|i_phi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447920894482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div50\[2\]  " "Automatically promoted node div50\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50\[2\] " "Destination node div50\[2\]" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 281 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50~0 " "Destination node div50~0" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 172 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50~1 " "Destination node div50~1" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 172 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1849 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~1 " "Destination node Equal2~1" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 292 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Equal2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 3628 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1447920894482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1447920894482 ""}  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 281 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447920894482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_n_reset  " "Automatically promoted node s_n_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1447920894483 ""}  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 170 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1447920894483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1447920894786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447920894790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1447920894790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447920894795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1447920894798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1447920894801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1447920894801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1447920894803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1447920894920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1447920894923 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1447920894923 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1447920894963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920895394 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1448 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1448 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920896052 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920896056 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 680 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 680 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920899879 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1447920900207 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447920900243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1447920900752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447920902036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1447920902060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1447920907312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447920907313 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1447920907319 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920907629 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2393 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 2393 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920910732 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920910736 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 3523 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 3523 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920919963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920919964 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 416 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 416 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920922952 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1447920922953 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1447920928748 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:22 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:22" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1447920929021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1447920929571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1447920932563 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1447920932563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447920936801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1447920936803 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.10 " "Total time spent on timing analysis during the Fitter is 7.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1447920936898 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447920936908 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "video 0 " "Pin \"video\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tape_out 0 " "Pin \"tape_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe_n 0 " "Pin \"oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we_n 0 " "Pin \"we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramcs_n 0 " "Pin \"ramcs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[5\] 0 " "Pin \"a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[6\] 0 " "Pin \"a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[7\] 0 " "Pin \"a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[8\] 0 " "Pin \"a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[9\] 0 " "Pin \"a\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[10\] 0 " "Pin \"a\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[11\] 0 " "Pin \"a\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[12\] 0 " "Pin \"a\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[13\] 0 " "Pin \"a\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[14\] 0 " "Pin \"a\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaR 0 " "Pin \"vgaR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaG 0 " "Pin \"vgaG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaB 0 " "Pin \"vgaB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_lcd\[0\] 0 " "Pin \"d_lcd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_lcd\[1\] 0 " "Pin \"d_lcd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_lcd\[2\] 0 " "Pin \"d_lcd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_lcd\[3\] 0 " "Pin \"d_lcd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s 0 " "Pin \"s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cp1 0 " "Pin \"cp1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cp2 0 " "Pin \"cp2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1447920936997 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1447920936997 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447920938358 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1447920938541 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1447920940046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1447920940271 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1447920940314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ssd/altera/projects/zxgate/output_files/zxgate.fit.smsg " "Generated suppressed messages file /ssd/altera/projects/zxgate/output_files/zxgate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1447920940625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447920941268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 09:15:41 2015 " "Processing ended: Thu Nov 19 09:15:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447920941268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447920941268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447920941268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1447920941268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1447920943360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447920943361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 09:15:43 2015 " "Processing started: Thu Nov 19 09:15:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447920943361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1447920943361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zxgate -c zxgate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off zxgate -c zxgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1447920943361 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1447920943929 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1447920943944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447920944131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 09:15:44 2015 " "Processing ended: Thu Nov 19 09:15:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447920944131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447920944131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447920944131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1447920944131 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1447920944767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1447920946014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 09:15:45 2015 " "Processing started: Thu Nov 19 09:15:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447920946014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447920946014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zxgate -c zxgate " "Command: quartus_sta zxgate -c zxgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447920946015 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1447920946047 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447920946229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447920946249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447920946250 ""}
{ "Info" "ISTA_SDC_FOUND" "zxgate.sdc " "Reading SDC File: 'zxgate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1447920946498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "zxgate.sdc 26 clock port " "Ignored filter at zxgate.sdc(26): clock could not be matched with a port" {  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1447920946506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock zxgate.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at zxgate.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock\}\] " "create_clock -name \"clock\" -period 20.000ns \[get_ports \{clock\}\]" {  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946507 ""}  } { { "/ssd/altera/projects/zxgate/zxgate.sdc" "" { Text "/ssd/altera/projects/zxgate/zxgate.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1447920946507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1447920946509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:c_top\|res_clk:c_res_clk\|i_phi top:c_top\|res_clk:c_res_clk\|i_phi " "create_clock -period 1.000 -name top:c_top\|res_clk:c_res_clk\|i_phi top:c_top\|res_clk:c_res_clk\|i_phi" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T80s:c_Z80\|IORQ_n T80s:c_Z80\|IORQ_n " "create_clock -period 1.000 -name T80s:c_Z80\|IORQ_n T80s:c_Z80\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div50\[2\] div50\[2\] " "create_clock -period 1.000 -name div50\[2\] div50\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946510 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946510 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1447920946527 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1447920946535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447920946572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.683 " "Worst-case setup slack is -17.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.683     -7058.100 top:c_top\|res_clk:c_res_clk\|i_phi  " "  -17.683     -7058.100 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.469      -107.902 div50\[2\]  " "   -5.469      -107.902 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217      -226.734 clk50  " "   -4.217      -226.734 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194        -3.626 T80s:c_Z80\|IORQ_n  " "   -2.194        -3.626 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.797 " "Worst-case hold slack is -1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797       -13.562 clk50  " "   -1.797       -13.562 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606        -5.453 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -1.606        -5.453 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514        -1.514 div50\[2\]  " "   -1.514        -1.514 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 T80s:c_Z80\|IORQ_n  " "    0.499         0.000 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.797 " "Worst-case recovery slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797      -609.489 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -2.797      -609.489 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686        -4.023 T80s:c_Z80\|IORQ_n  " "   -2.686        -4.023 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634        -4.855 div50\[2\]  " "   -0.634        -4.855 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.088 " "Worst-case removal slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.088 T80s:c_Z80\|IORQ_n  " "   -0.088        -0.088 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716         0.000 top:c_top\|res_clk:c_res_clk\|i_phi  " "    0.716         0.000 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873         0.000 div50\[2\]  " "    0.873         0.000 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -351.773 clk50  " "   -2.567      -351.773 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277     -1644.564 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -2.277     -1644.564 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -59.360 div50\[2\]  " "   -0.742       -59.360 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 T80s:c_Z80\|IORQ_n  " "   -0.742        -2.968 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946589 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447920946749 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1447920946751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1447920946866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.875 " "Worst-case setup slack is -4.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.875     -1775.910 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -4.875     -1775.910 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.870       -18.844 div50\[2\]  " "   -1.870       -18.844 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -30.050 clk50  " "   -1.457       -30.050 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221        -0.333 T80s:c_Z80\|IORQ_n  " "   -0.221        -0.333 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.177 " "Worst-case hold slack is -1.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177       -12.167 clk50  " "   -1.177       -12.167 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956        -8.798 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -0.956        -8.798 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935        -1.039 div50\[2\]  " "   -0.935        -1.039 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 T80s:c_Z80\|IORQ_n  " "    0.215         0.000 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.898 " "Worst-case recovery slack is -0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898       -95.560 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -0.898       -95.560 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618        -0.618 T80s:c_Z80\|IORQ_n  " "   -0.618        -0.618 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282         0.000 div50\[2\]  " "    0.282         0.000 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.058 " "Worst-case removal slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.058 T80s:c_Z80\|IORQ_n  " "   -0.058        -0.058 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 top:c_top\|res_clk:c_res_clk\|i_phi  " "    0.108         0.000 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207         0.000 div50\[2\]  " "    0.207         0.000 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -225.604 clk50  " "   -1.627      -225.604 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -1065.432 top:c_top\|res_clk:c_res_clk\|i_phi  " "   -1.423     -1065.432 top:c_top\|res_clk:c_res_clk\|i_phi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 div50\[2\]  " "   -0.500       -40.000 div50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 T80s:c_Z80\|IORQ_n  " "   -0.500        -2.000 T80s:c_Z80\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447920946897 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1447920947095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447920947136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447920947136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447920947251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 09:15:47 2015 " "Processing ended: Thu Nov 19 09:15:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447920947251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447920947251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447920947251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447920947251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447920949733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447920949734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 09:15:49 2015 " "Processing started: Thu Nov 19 09:15:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447920949734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447920949734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off zxgate -c zxgate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off zxgate -c zxgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447920949734 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "zxgate.vho\", \"zxgate_fast.vho zxgate_vhd.sdo zxgate_vhd_fast.sdo /ssd/altera/projects/zxgate/simulation/modelsim/ simulation " "Generated files \"zxgate.vho\", \"zxgate_fast.vho\", \"zxgate_vhd.sdo\" and \"zxgate_vhd_fast.sdo\" in directory \"/ssd/altera/projects/zxgate/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1447920951430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447920951512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 09:15:51 2015 " "Processing ended: Thu Nov 19 09:15:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447920951512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447920951512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447920951512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447920951512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447920952149 ""}
