Classic Timing Analyzer report for 2FSK
Wed Nov 20 17:46:26 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Setup: 'start'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                       ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.692 ns                        ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; FSK_out[1]                                                                                        ; clk_in     ; --       ; 0            ;
; Clock Setup: 'start'         ; N/A   ; None          ; 492.13 MHz ( period = 2.032 ns ) ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; start      ; start    ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 492.13 MHz ( period = 2.032 ns ) ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                            ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; clk_in     ; clk_in   ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                                   ; lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|13                                                                                                   ; mSeq:inst1|74175:inst|16                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|15                                                                                                   ; mSeq:inst1|74175:inst|16                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|14                                                                                                   ; mSeq:inst1|74175:inst|13                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|15                                                                                                   ; mSeq:inst1|74175:inst|14                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.523 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|13                                                                                                   ; mSeq:inst1|inst5                                                                                                           ; clk_in     ; clk_in   ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|16                                                                                                   ; mSeq:inst1|74175:inst|15                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.516 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|16                                                                                                   ; mSeq:inst1|74175:inst|16                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mSeq:inst1|74175:inst|14                                                                                                   ; mSeq:inst1|74175:inst|16                                                                                                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; clk_in     ; clk_in   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; clk_in     ; clk_in   ; None                        ; None                      ; 0.443 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 492.13 MHz ( period = 2.032 ns )               ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                          ; start      ; start    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; start      ; start    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; start      ; start    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; start      ; start    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; start      ; start    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; start      ; start    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; start      ; start    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                                   ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                                   ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                                   ; lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                                   ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                                    ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                                    ; lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                                    ; start      ; start    ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; start      ; start    ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; start      ; start    ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; start      ; start    ; None                        ; None                      ; 0.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg1 ; start      ; start    ; None                        ; None                      ; 0.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; start      ; start    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0 ; start      ; start    ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; start      ; start    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; start      ; start    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                         ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg2 ; start      ; start    ; None                        ; None                      ; 0.443 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 12.692 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1] ; FSK_out[1] ; clk_in     ;
; N/A   ; None         ; 12.405 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1] ; FSK_out[1] ; start      ;
; N/A   ; None         ; 12.182 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1] ; FSK_out[1] ; clk_in     ;
; N/A   ; None         ; 12.159 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3] ; FSK_out[3] ; clk_in     ;
; N/A   ; None         ; 12.149 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6] ; FSK_out[6] ; clk_in     ;
; N/A   ; None         ; 12.120 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2] ; FSK_out[2] ; clk_in     ;
; N/A   ; None         ; 12.103 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0] ; FSK_out[0] ; clk_in     ;
; N/A   ; None         ; 11.895 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1] ; FSK_out[1] ; start      ;
; N/A   ; None         ; 11.872 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3] ; FSK_out[3] ; start      ;
; N/A   ; None         ; 11.862 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6] ; FSK_out[6] ; start      ;
; N/A   ; None         ; 11.852 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; FSK_out[7] ; clk_in     ;
; N/A   ; None         ; 11.847 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5] ; FSK_out[5] ; clk_in     ;
; N/A   ; None         ; 11.833 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2] ; FSK_out[2] ; start      ;
; N/A   ; None         ; 11.822 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4] ; FSK_out[4] ; clk_in     ;
; N/A   ; None         ; 11.816 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0] ; FSK_out[0] ; start      ;
; N/A   ; None         ; 11.738 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3] ; FSK_out[3] ; clk_in     ;
; N/A   ; None         ; 11.583 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2] ; FSK_out[2] ; clk_in     ;
; N/A   ; None         ; 11.565 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; FSK_out[7] ; start      ;
; N/A   ; None         ; 11.560 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5] ; FSK_out[5] ; start      ;
; N/A   ; None         ; 11.557 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0] ; FSK_out[0] ; clk_in     ;
; N/A   ; None         ; 11.535 ns  ; Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4] ; FSK_out[4] ; start      ;
; N/A   ; None         ; 11.451 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3] ; FSK_out[3] ; start      ;
; N/A   ; None         ; 11.446 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4] ; FSK_out[4] ; clk_in     ;
; N/A   ; None         ; 11.356 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[1] ; clk_in     ;
; N/A   ; None         ; 11.299 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5] ; FSK_out[5] ; clk_in     ;
; N/A   ; None         ; 11.296 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2] ; FSK_out[2] ; start      ;
; N/A   ; None         ; 11.277 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6] ; FSK_out[6] ; clk_in     ;
; N/A   ; None         ; 11.270 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0] ; FSK_out[0] ; start      ;
; N/A   ; None         ; 11.182 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; FSK_out[7] ; clk_in     ;
; N/A   ; None         ; 11.159 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4] ; FSK_out[4] ; start      ;
; N/A   ; None         ; 11.012 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5] ; FSK_out[5] ; start      ;
; N/A   ; None         ; 10.990 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6] ; FSK_out[6] ; start      ;
; N/A   ; None         ; 10.895 ns  ; Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7] ; FSK_out[7] ; start      ;
; N/A   ; None         ; 10.774 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[0] ; clk_in     ;
; N/A   ; None         ; 10.750 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[2] ; clk_in     ;
; N/A   ; None         ; 10.556 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[6] ; clk_in     ;
; N/A   ; None         ; 10.492 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[4] ; clk_in     ;
; N/A   ; None         ; 10.476 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[7] ; clk_in     ;
; N/A   ; None         ; 10.325 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[3] ; clk_in     ;
; N/A   ; None         ; 10.137 ns  ; mSeq:inst1|inst5                                                                                  ; FSK_out[5] ; clk_in     ;
; N/A   ; None         ; 10.004 ns  ; mSeq:inst1|inst5                                                                                  ; m_out      ; clk_in     ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 20 17:46:25 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 2FSK -c 2FSK --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
    Info: Assuming node "start" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita3~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita4~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita5~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita6~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~COUT" as buffer
    Info: Detected gated clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita7~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]" as buffer
    Info: Detected gated clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT" as buffer
Info: Clock "clk_in" has Internal fmax of 492.13 MHz between source memory "Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]" (period= 2.032 ns)
    Info: + Longest memory to memory delay is 1.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y13; Fanout = 8; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]'
        Info: Total cell delay = 1.720 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.150 ns
        Info: + Shortest clock path from clock "clk_in" to destination memory is 6.592 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.555 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 7; COMB Node = 'lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]'
            Info: 3: + IC(0.480 ns) + CELL(0.712 ns) = 3.747 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]'
            Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 4.205 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 4.330 ns; Loc. = LCCOMB_X3_Y11_N8; Fanout = 5; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1'
            Info: 6: + IC(1.168 ns) + CELL(0.000 ns) = 5.498 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl'
            Info: 7: + IC(0.681 ns) + CELL(0.413 ns) = 6.592 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]'
            Info: Total cell delay = 2.615 ns ( 39.67 % )
            Info: Total interconnect delay = 3.977 ns ( 60.33 % )
        Info: - Longest clock path from clock "clk_in" to source memory is 6.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.555 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 7; COMB Node = 'lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]'
            Info: 3: + IC(0.480 ns) + CELL(0.712 ns) = 3.747 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 2; REG Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]'
            Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 4.205 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 4.240 ns; Loc. = LCCOMB_X3_Y11_N2; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.275 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.310 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 4.435 ns; Loc. = LCCOMB_X3_Y11_N8; Fanout = 5; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1'
            Info: 9: + IC(1.168 ns) + CELL(0.000 ns) = 5.603 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl'
            Info: 10: + IC(0.681 ns) + CELL(0.458 ns) = 6.742 ns; Loc. = M512_X36_Y13; Fanout = 8; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.765 ns ( 41.01 % )
            Info: Total interconnect delay = 3.977 ns ( 58.99 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "start" has Internal fmax of 492.13 MHz between source memory "Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]" (period= 2.032 ns)
    Info: + Longest memory to memory delay is 1.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y13; Fanout = 8; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]'
        Info: Total cell delay = 1.720 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.150 ns
        Info: + Shortest clock path from clock "start" to destination memory is 6.305 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'start'
            Info: 2: + IC(1.250 ns) + CELL(0.154 ns) = 2.268 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 7; COMB Node = 'lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]'
            Info: 3: + IC(0.480 ns) + CELL(0.712 ns) = 3.460 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]'
            Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 3.918 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 4.043 ns; Loc. = LCCOMB_X3_Y11_N8; Fanout = 5; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1'
            Info: 6: + IC(1.168 ns) + CELL(0.000 ns) = 5.211 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl'
            Info: 7: + IC(0.681 ns) + CELL(0.413 ns) = 6.305 ns; Loc. = M512_X36_Y13; Fanout = 1; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]'
            Info: Total cell delay = 2.726 ns ( 43.24 % )
            Info: Total interconnect delay = 3.579 ns ( 56.76 % )
        Info: - Longest clock path from clock "start" to source memory is 6.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'start'
            Info: 2: + IC(1.250 ns) + CELL(0.154 ns) = 2.268 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 7; COMB Node = 'lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]'
            Info: 3: + IC(0.480 ns) + CELL(0.712 ns) = 3.460 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 2; REG Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]'
            Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 3.918 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.953 ns; Loc. = LCCOMB_X3_Y11_N2; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 3.988 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 2; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.023 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 4.148 ns; Loc. = LCCOMB_X3_Y11_N8; Fanout = 5; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1'
            Info: 9: + IC(1.168 ns) + CELL(0.000 ns) = 5.316 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl'
            Info: 10: + IC(0.681 ns) + CELL(0.458 ns) = 6.455 ns; Loc. = M512_X36_Y13; Fanout = 8; MEM Node = 'Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.876 ns ( 44.55 % )
            Info: Total interconnect delay = 3.579 ns ( 55.45 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: tco from clock "clk_in" to destination pin "FSK_out[1]" through memory "Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]" is 12.692 ns
    Info: + Longest clock path from clock "clk_in" to source memory is 7.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 10; CLK Node = 'clk_in'
        Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.555 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 7; COMB Node = 'lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]'
        Info: 3: + IC(0.498 ns) + CELL(0.712 ns) = 3.765 ns; Loc. = LCFF_X7_Y11_N17; Fanout = 2; REG Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]'
        Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 4.223 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 2; COMB Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 4.258 ns; Loc. = LCCOMB_X7_Y11_N18; Fanout = 2; COMB Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.293 ns; Loc. = LCCOMB_X7_Y11_N20; Fanout = 1; COMB Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 4.418 ns; Loc. = LCCOMB_X7_Y11_N22; Fanout = 4; COMB Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1'
        Info: 8: + IC(2.166 ns) + CELL(0.000 ns) = 6.584 ns; Loc. = CLKCTRL_G9; Fanout = 14; COMB Node = 'lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1clkctrl'
        Info: 9: + IC(0.696 ns) + CELL(0.413 ns) = 7.693 ns; Loc. = M512_X24_Y12; Fanout = 1; MEM Node = 'Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]'
        Info: Total cell delay = 2.685 ns ( 34.90 % )
        Info: Total interconnect delay = 5.008 ns ( 65.10 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y12; Fanout = 1; MEM Node = 'Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]'
        Info: 2: + IC(0.490 ns) + CELL(0.228 ns) = 0.783 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 1; COMB Node = 'busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2'
        Info: 3: + IC(1.932 ns) + CELL(2.144 ns) = 4.859 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'FSK_out[1]'
        Info: Total cell delay = 2.437 ns ( 50.15 % )
        Info: Total interconnect delay = 2.422 ns ( 49.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Wed Nov 20 17:46:26 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


