# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../denoise.ip_user_files/bd/system/ip/system_rst_ps8_0_213M_1/sim/system_rst_ps8_0_213M_1.vhd" \

# Do not sort compile order
nosort
