
Button1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000285c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002968  08002968  00012968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002988  08002988  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002988  08002988  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002988  08002988  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002988  08002988  00012988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800298c  0800298c  0001298c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000018  080029a8  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  080029a8  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095a8  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c39  00000000  00000000  000295e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  0002b228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002bce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e62  00000000  00000000  0002c690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dce0  00000000  00000000  000434f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008227d  00000000  00000000  000511d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d344f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a24  00000000  00000000  000d34a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002950 	.word	0x08002950

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002950 	.word	0x08002950

0800014c <BlinkLed>:
//	FOR DISPLAY COLORFUL LEDS
//=========================

//ham BkinkLed() de thuc hien nhap nhau 4 den cung mau trong trang thai MODE
int status1=0;
void BlinkLed(enum TypeLed L){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	if(timer5_flag==1){
 8000156:	4b17      	ldr	r3, [pc, #92]	; (80001b4 <BlinkLed+0x68>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	2b01      	cmp	r3, #1
 800015c:	d126      	bne.n	80001ac <BlinkLed+0x60>
		setTimer5(250);
 800015e:	20fa      	movs	r0, #250	; 0xfa
 8000160:	f000 fb8a 	bl	8000878 <setTimer5>
		if(status1==1){
 8000164:	4b14      	ldr	r3, [pc, #80]	; (80001b8 <BlinkLed+0x6c>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	2b01      	cmp	r3, #1
 800016a:	d117      	bne.n	800019c <BlinkLed+0x50>
			if(L == Red){
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	2b00      	cmp	r3, #0
 8000170:	d104      	bne.n	800017c <BlinkLed+0x30>
				Display_Led_Red1();
 8000172:	f000 f847 	bl	8000204 <Display_Led_Red1>
				Display_Led_Red2();
 8000176:	f000 f887 	bl	8000288 <Display_Led_Red2>
 800017a:	e011      	b.n	80001a0 <BlinkLed+0x54>
			}
			else if(L == Green){
 800017c:	79fb      	ldrb	r3, [r7, #7]
 800017e:	2b01      	cmp	r3, #1
 8000180:	d104      	bne.n	800018c <BlinkLed+0x40>
				Display_Led_Green1();
 8000182:	f000 f855 	bl	8000230 <Display_Led_Green1>
				Display_Led_Green2();
 8000186:	f000 f895 	bl	80002b4 <Display_Led_Green2>
 800018a:	e009      	b.n	80001a0 <BlinkLed+0x54>
			}
			else if(L == Yellow){
 800018c:	79fb      	ldrb	r3, [r7, #7]
 800018e:	2b02      	cmp	r3, #2
 8000190:	d106      	bne.n	80001a0 <BlinkLed+0x54>
				Display_Led_Yellow1();
 8000192:	f000 f863 	bl	800025c <Display_Led_Yellow1>
				Display_Led_Yellow2();
 8000196:	f000 f8a3 	bl	80002e0 <Display_Led_Yellow2>
 800019a:	e001      	b.n	80001a0 <BlinkLed+0x54>
			}
		}
		else{
			Display_Init();
 800019c:	f000 f80e 	bl	80001bc <Display_Init>
		}
		status1=1 - status1;
 80001a0:	4b05      	ldr	r3, [pc, #20]	; (80001b8 <BlinkLed+0x6c>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	f1c3 0301 	rsb	r3, r3, #1
 80001a8:	4a03      	ldr	r2, [pc, #12]	; (80001b8 <BlinkLed+0x6c>)
 80001aa:	6013      	str	r3, [r2, #0]
	}
}
 80001ac:	bf00      	nop
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	20000080 	.word	0x20000080
 80001b8:	20000034 	.word	0x20000034

080001bc <Display_Init>:

void Display_Init(){
 80001bc:	b580      	push	{r7, lr}
 80001be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2101      	movs	r1, #1
 80001c4:	480e      	ldr	r0, [pc, #56]	; (8000200 <Display_Init+0x44>)
 80001c6:	f001 fbb2 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	2104      	movs	r1, #4
 80001ce:	480c      	ldr	r0, [pc, #48]	; (8000200 <Display_Init+0x44>)
 80001d0:	f001 fbad 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	2102      	movs	r1, #2
 80001d8:	4809      	ldr	r0, [pc, #36]	; (8000200 <Display_Init+0x44>)
 80001da:	f001 fba8 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	2108      	movs	r1, #8
 80001e2:	4807      	ldr	r0, [pc, #28]	; (8000200 <Display_Init+0x44>)
 80001e4:	f001 fba3 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2120      	movs	r1, #32
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <Display_Init+0x44>)
 80001ee:	f001 fb9e 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2110      	movs	r1, #16
 80001f6:	4802      	ldr	r0, [pc, #8]	; (8000200 <Display_Init+0x44>)
 80001f8:	f001 fb99 	bl	800192e <HAL_GPIO_WritePin>
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40010800 	.word	0x40010800

08000204 <Display_Led_Red1>:


void Display_Led_Red1(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 8000208:	2201      	movs	r2, #1
 800020a:	2101      	movs	r1, #1
 800020c:	4807      	ldr	r0, [pc, #28]	; (800022c <Display_Led_Red1+0x28>)
 800020e:	f001 fb8e 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 8000212:	2200      	movs	r2, #0
 8000214:	2104      	movs	r1, #4
 8000216:	4805      	ldr	r0, [pc, #20]	; (800022c <Display_Led_Red1+0x28>)
 8000218:	f001 fb89 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 800021c:	2200      	movs	r2, #0
 800021e:	2102      	movs	r1, #2
 8000220:	4802      	ldr	r0, [pc, #8]	; (800022c <Display_Led_Red1+0x28>)
 8000222:	f001 fb84 	bl	800192e <HAL_GPIO_WritePin>
}
 8000226:	bf00      	nop
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	40010800 	.word	0x40010800

08000230 <Display_Led_Green1>:
void Display_Led_Green1(){
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	2101      	movs	r1, #1
 8000238:	4807      	ldr	r0, [pc, #28]	; (8000258 <Display_Led_Green1+0x28>)
 800023a:	f001 fb78 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 800023e:	2201      	movs	r2, #1
 8000240:	2104      	movs	r1, #4
 8000242:	4805      	ldr	r0, [pc, #20]	; (8000258 <Display_Led_Green1+0x28>)
 8000244:	f001 fb73 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2102      	movs	r1, #2
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <Display_Led_Green1+0x28>)
 800024e:	f001 fb6e 	bl	800192e <HAL_GPIO_WritePin>
}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	40010800 	.word	0x40010800

0800025c <Display_Led_Yellow1>:
void Display_Led_Yellow1(){
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8000260:	2200      	movs	r2, #0
 8000262:	2101      	movs	r1, #1
 8000264:	4807      	ldr	r0, [pc, #28]	; (8000284 <Display_Led_Yellow1+0x28>)
 8000266:	f001 fb62 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 800026a:	2200      	movs	r2, #0
 800026c:	2104      	movs	r1, #4
 800026e:	4805      	ldr	r0, [pc, #20]	; (8000284 <Display_Led_Yellow1+0x28>)
 8000270:	f001 fb5d 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_SET);
 8000274:	2201      	movs	r2, #1
 8000276:	2102      	movs	r1, #2
 8000278:	4802      	ldr	r0, [pc, #8]	; (8000284 <Display_Led_Yellow1+0x28>)
 800027a:	f001 fb58 	bl	800192e <HAL_GPIO_WritePin>
}
 800027e:	bf00      	nop
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40010800 	.word	0x40010800

08000288 <Display_Led_Red2>:

void Display_Led_Red2(){
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 800028c:	2201      	movs	r2, #1
 800028e:	2108      	movs	r1, #8
 8000290:	4807      	ldr	r0, [pc, #28]	; (80002b0 <Display_Led_Red2+0x28>)
 8000292:	f001 fb4c 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 8000296:	2200      	movs	r2, #0
 8000298:	2120      	movs	r1, #32
 800029a:	4805      	ldr	r0, [pc, #20]	; (80002b0 <Display_Led_Red2+0x28>)
 800029c:	f001 fb47 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2110      	movs	r1, #16
 80002a4:	4802      	ldr	r0, [pc, #8]	; (80002b0 <Display_Led_Red2+0x28>)
 80002a6:	f001 fb42 	bl	800192e <HAL_GPIO_WritePin>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <Display_Led_Green2>:
void Display_Led_Green2(){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2108      	movs	r1, #8
 80002bc:	4807      	ldr	r0, [pc, #28]	; (80002dc <Display_Led_Green2+0x28>)
 80002be:	f001 fb36 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 80002c2:	2201      	movs	r2, #1
 80002c4:	2120      	movs	r1, #32
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <Display_Led_Green2+0x28>)
 80002c8:	f001 fb31 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2110      	movs	r1, #16
 80002d0:	4802      	ldr	r0, [pc, #8]	; (80002dc <Display_Led_Green2+0x28>)
 80002d2:	f001 fb2c 	bl	800192e <HAL_GPIO_WritePin>
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40010800 	.word	0x40010800

080002e0 <Display_Led_Yellow2>:
void Display_Led_Yellow2(){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	2108      	movs	r1, #8
 80002e8:	4807      	ldr	r0, [pc, #28]	; (8000308 <Display_Led_Yellow2+0x28>)
 80002ea:	f001 fb20 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2120      	movs	r1, #32
 80002f2:	4805      	ldr	r0, [pc, #20]	; (8000308 <Display_Led_Yellow2+0x28>)
 80002f4:	f001 fb1b 	bl	800192e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_SET);
 80002f8:	2201      	movs	r2, #1
 80002fa:	2110      	movs	r1, #16
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <Display_Led_Yellow2+0x28>)
 80002fe:	f001 fb16 	bl	800192e <HAL_GPIO_WritePin>
}
 8000302:	bf00      	nop
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	40010800 	.word	0x40010800

0800030c <display7SEG>:
//=========================
const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {0, 0, 0, 0};

void display7SEG(int num){
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	//outputs: SEG7 -> SEG0
	//outputs with value of 0 (RESET) will be turn on
	//outputs with value of 1 (SET) will be turn off
	if (num == 0){ //100 0000
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d10a      	bne.n	8000330 <display7SEG+0x24>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin
 800031a:	2200      	movs	r2, #0
 800031c:	213f      	movs	r1, #63	; 0x3f
 800031e:	4842      	ldr	r0, [pc, #264]	; (8000428 <display7SEG+0x11c>)
 8000320:	f001 fb05 	bl	800192e <HAL_GPIO_WritePin>
								|SEG3_Pin|SEG4_Pin|SEG5_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_SET);
 8000324:	2201      	movs	r2, #1
 8000326:	2140      	movs	r1, #64	; 0x40
 8000328:	483f      	ldr	r0, [pc, #252]	; (8000428 <display7SEG+0x11c>)
 800032a:	f001 fb00 	bl	800192e <HAL_GPIO_WritePin>
	else if (num == 9){ //001 0000
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin
								|SEG3_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
	}
}
 800032e:	e077      	b.n	8000420 <display7SEG+0x114>
	else if (num == 1){ //111 1001
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d10a      	bne.n	800034c <display7SEG+0x40>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin|SEG2_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2106      	movs	r1, #6
 800033a:	483b      	ldr	r0, [pc, #236]	; (8000428 <display7SEG+0x11c>)
 800033c:	f001 faf7 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG3_Pin|SEG4_Pin
 8000340:	2201      	movs	r2, #1
 8000342:	2179      	movs	r1, #121	; 0x79
 8000344:	4838      	ldr	r0, [pc, #224]	; (8000428 <display7SEG+0x11c>)
 8000346:	f001 faf2 	bl	800192e <HAL_GPIO_WritePin>
}
 800034a:	e069      	b.n	8000420 <display7SEG+0x114>
	else if (num == 2){ //010 0100
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b02      	cmp	r3, #2
 8000350:	d10a      	bne.n	8000368 <display7SEG+0x5c>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG3_Pin
 8000352:	2200      	movs	r2, #0
 8000354:	215b      	movs	r1, #91	; 0x5b
 8000356:	4834      	ldr	r0, [pc, #208]	; (8000428 <display7SEG+0x11c>)
 8000358:	f001 fae9 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG2_Pin|SEG5_Pin, GPIO_PIN_SET);
 800035c:	2201      	movs	r2, #1
 800035e:	2124      	movs	r1, #36	; 0x24
 8000360:	4831      	ldr	r0, [pc, #196]	; (8000428 <display7SEG+0x11c>)
 8000362:	f001 fae4 	bl	800192e <HAL_GPIO_WritePin>
}
 8000366:	e05b      	b.n	8000420 <display7SEG+0x114>
	else if (num == 3){ //011 0000
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2b03      	cmp	r3, #3
 800036c:	d10a      	bne.n	8000384 <display7SEG+0x78>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin
 800036e:	2200      	movs	r2, #0
 8000370:	214f      	movs	r1, #79	; 0x4f
 8000372:	482d      	ldr	r0, [pc, #180]	; (8000428 <display7SEG+0x11c>)
 8000374:	f001 fadb 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG4_Pin|SEG5_Pin, GPIO_PIN_SET);
 8000378:	2201      	movs	r2, #1
 800037a:	2130      	movs	r1, #48	; 0x30
 800037c:	482a      	ldr	r0, [pc, #168]	; (8000428 <display7SEG+0x11c>)
 800037e:	f001 fad6 	bl	800192e <HAL_GPIO_WritePin>
}
 8000382:	e04d      	b.n	8000420 <display7SEG+0x114>
	else if (num == 4){ //001 1001
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	2b04      	cmp	r3, #4
 8000388:	d10a      	bne.n	80003a0 <display7SEG+0x94>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin|SEG2_Pin|SEG5_Pin
 800038a:	2200      	movs	r2, #0
 800038c:	2166      	movs	r1, #102	; 0x66
 800038e:	4826      	ldr	r0, [pc, #152]	; (8000428 <display7SEG+0x11c>)
 8000390:	f001 facd 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG3_Pin|SEG4_Pin, GPIO_PIN_SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2119      	movs	r1, #25
 8000398:	4823      	ldr	r0, [pc, #140]	; (8000428 <display7SEG+0x11c>)
 800039a:	f001 fac8 	bl	800192e <HAL_GPIO_WritePin>
}
 800039e:	e03f      	b.n	8000420 <display7SEG+0x114>
	else if (num == 5){ //001 0010
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b05      	cmp	r3, #5
 80003a4:	d10a      	bne.n	80003bc <display7SEG+0xb0>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG2_Pin|SEG3_Pin
 80003a6:	2200      	movs	r2, #0
 80003a8:	216d      	movs	r1, #109	; 0x6d
 80003aa:	481f      	ldr	r0, [pc, #124]	; (8000428 <display7SEG+0x11c>)
 80003ac:	f001 fabf 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin|SEG4_Pin, GPIO_PIN_SET);
 80003b0:	2201      	movs	r2, #1
 80003b2:	2112      	movs	r1, #18
 80003b4:	481c      	ldr	r0, [pc, #112]	; (8000428 <display7SEG+0x11c>)
 80003b6:	f001 faba 	bl	800192e <HAL_GPIO_WritePin>
}
 80003ba:	e031      	b.n	8000420 <display7SEG+0x114>
	else if (num == 6){ //000 0010
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2b06      	cmp	r3, #6
 80003c0:	d10a      	bne.n	80003d8 <display7SEG+0xcc>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG2_Pin|SEG3_Pin
 80003c2:	2200      	movs	r2, #0
 80003c4:	217d      	movs	r1, #125	; 0x7d
 80003c6:	4818      	ldr	r0, [pc, #96]	; (8000428 <display7SEG+0x11c>)
 80003c8:	f001 fab1 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2102      	movs	r1, #2
 80003d0:	4815      	ldr	r0, [pc, #84]	; (8000428 <display7SEG+0x11c>)
 80003d2:	f001 faac 	bl	800192e <HAL_GPIO_WritePin>
}
 80003d6:	e023      	b.n	8000420 <display7SEG+0x114>
	else if (num == 7){ //111 1000
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	2b07      	cmp	r3, #7
 80003dc:	d10a      	bne.n	80003f4 <display7SEG+0xe8>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin, GPIO_PIN_RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	2107      	movs	r1, #7
 80003e2:	4811      	ldr	r0, [pc, #68]	; (8000428 <display7SEG+0x11c>)
 80003e4:	f001 faa3 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG3_Pin|SEG4_Pin|SEG5_Pin
 80003e8:	2201      	movs	r2, #1
 80003ea:	2178      	movs	r1, #120	; 0x78
 80003ec:	480e      	ldr	r0, [pc, #56]	; (8000428 <display7SEG+0x11c>)
 80003ee:	f001 fa9e 	bl	800192e <HAL_GPIO_WritePin>
}
 80003f2:	e015      	b.n	8000420 <display7SEG+0x114>
	else if (num == 8){ //000 0000
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	2b08      	cmp	r3, #8
 80003f8:	d105      	bne.n	8000406 <display7SEG+0xfa>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin
 80003fa:	2200      	movs	r2, #0
 80003fc:	217f      	movs	r1, #127	; 0x7f
 80003fe:	480a      	ldr	r0, [pc, #40]	; (8000428 <display7SEG+0x11c>)
 8000400:	f001 fa95 	bl	800192e <HAL_GPIO_WritePin>
}
 8000404:	e00c      	b.n	8000420 <display7SEG+0x114>
	else if (num == 9){ //001 0000
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	2b09      	cmp	r3, #9
 800040a:	d109      	bne.n	8000420 <display7SEG+0x114>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin
 800040c:	2200      	movs	r2, #0
 800040e:	216f      	movs	r1, #111	; 0x6f
 8000410:	4805      	ldr	r0, [pc, #20]	; (8000428 <display7SEG+0x11c>)
 8000412:	f001 fa8c 	bl	800192e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 8000416:	2201      	movs	r2, #1
 8000418:	2110      	movs	r1, #16
 800041a:	4803      	ldr	r0, [pc, #12]	; (8000428 <display7SEG+0x11c>)
 800041c:	f001 fa87 	bl	800192e <HAL_GPIO_WritePin>
}
 8000420:	bf00      	nop
 8000422:	3708      	adds	r7, #8
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40010c00 	.word	0x40010c00

0800042c <update7SEG>:


void update7SEG(int index){
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	2b03      	cmp	r3, #3
 8000438:	d866      	bhi.n	8000508 <update7SEG+0xdc>
 800043a:	a201      	add	r2, pc, #4	; (adr r2, 8000440 <update7SEG+0x14>)
 800043c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000440:	08000451 	.word	0x08000451
 8000444:	0800047f 	.word	0x0800047f
 8000448:	080004ad 	.word	0x080004ad
 800044c:	080004db 	.word	0x080004db
	switch (index){
		case 0:
			//turn on first 7seg led only
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	4832      	ldr	r0, [pc, #200]	; (8000520 <update7SEG+0xf4>)
 8000456:	f001 fa6a 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2180      	movs	r1, #128	; 0x80
 800045e:	4830      	ldr	r0, [pc, #192]	; (8000520 <update7SEG+0xf4>)
 8000460:	f001 fa65 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000464:	2201      	movs	r2, #1
 8000466:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046a:	482d      	ldr	r0, [pc, #180]	; (8000520 <update7SEG+0xf4>)
 800046c:	f001 fa5f 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000470:	2201      	movs	r2, #1
 8000472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000476:	482a      	ldr	r0, [pc, #168]	; (8000520 <update7SEG+0xf4>)
 8000478:	f001 fa59 	bl	800192e <HAL_GPIO_WritePin>
			break;
 800047c:	e045      	b.n	800050a <update7SEG+0xde>
		case 1:
			//turn on second 7seg led only
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800047e:	2201      	movs	r2, #1
 8000480:	2140      	movs	r1, #64	; 0x40
 8000482:	4827      	ldr	r0, [pc, #156]	; (8000520 <update7SEG+0xf4>)
 8000484:	f001 fa53 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2180      	movs	r1, #128	; 0x80
 800048c:	4824      	ldr	r0, [pc, #144]	; (8000520 <update7SEG+0xf4>)
 800048e:	f001 fa4e 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000492:	2201      	movs	r2, #1
 8000494:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000498:	4821      	ldr	r0, [pc, #132]	; (8000520 <update7SEG+0xf4>)
 800049a:	f001 fa48 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800049e:	2201      	movs	r2, #1
 80004a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a4:	481e      	ldr	r0, [pc, #120]	; (8000520 <update7SEG+0xf4>)
 80004a6:	f001 fa42 	bl	800192e <HAL_GPIO_WritePin>
			break;
 80004aa:	e02e      	b.n	800050a <update7SEG+0xde>
		case 2:
			//turn on third 7seg led only
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	2140      	movs	r1, #64	; 0x40
 80004b0:	481b      	ldr	r0, [pc, #108]	; (8000520 <update7SEG+0xf4>)
 80004b2:	f001 fa3c 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80004b6:	2201      	movs	r2, #1
 80004b8:	2180      	movs	r1, #128	; 0x80
 80004ba:	4819      	ldr	r0, [pc, #100]	; (8000520 <update7SEG+0xf4>)
 80004bc:	f001 fa37 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c6:	4816      	ldr	r0, [pc, #88]	; (8000520 <update7SEG+0xf4>)
 80004c8:	f001 fa31 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80004cc:	2201      	movs	r2, #1
 80004ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d2:	4813      	ldr	r0, [pc, #76]	; (8000520 <update7SEG+0xf4>)
 80004d4:	f001 fa2b 	bl	800192e <HAL_GPIO_WritePin>
			break;
 80004d8:	e017      	b.n	800050a <update7SEG+0xde>
		case 3:
			//turn on fourth 7seg led only
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80004da:	2201      	movs	r2, #1
 80004dc:	2140      	movs	r1, #64	; 0x40
 80004de:	4810      	ldr	r0, [pc, #64]	; (8000520 <update7SEG+0xf4>)
 80004e0:	f001 fa25 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80004e4:	2201      	movs	r2, #1
 80004e6:	2180      	movs	r1, #128	; 0x80
 80004e8:	480d      	ldr	r0, [pc, #52]	; (8000520 <update7SEG+0xf4>)
 80004ea:	f001 fa20 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80004ee:	2201      	movs	r2, #1
 80004f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004f4:	480a      	ldr	r0, [pc, #40]	; (8000520 <update7SEG+0xf4>)
 80004f6:	f001 fa1a 	bl	800192e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000500:	4807      	ldr	r0, [pc, #28]	; (8000520 <update7SEG+0xf4>)
 8000502:	f001 fa14 	bl	800192e <HAL_GPIO_WritePin>
			break;
 8000506:	e000      	b.n	800050a <update7SEG+0xde>
		default:
			break;
 8000508:	bf00      	nop
	}
	//display number according to led_buffer and index
	display7SEG(led_buffer[index]);
 800050a:	4a06      	ldr	r2, [pc, #24]	; (8000524 <update7SEG+0xf8>)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000512:	4618      	mov	r0, r3
 8000514:	f7ff fefa 	bl	800030c <display7SEG>
}
 8000518:	bf00      	nop
 800051a:	3708      	adds	r7, #8
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40010800 	.word	0x40010800
 8000524:	2000003c 	.word	0x2000003c

08000528 <updateClockBuffer>:

void updateClockBuffer(int Clock1, int Clock2){
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
	led_buffer[0] = Clock1 / 10;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	4a18      	ldr	r2, [pc, #96]	; (8000598 <updateClockBuffer+0x70>)
 8000536:	fb82 1203 	smull	r1, r2, r2, r3
 800053a:	1092      	asrs	r2, r2, #2
 800053c:	17db      	asrs	r3, r3, #31
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	4a16      	ldr	r2, [pc, #88]	; (800059c <updateClockBuffer+0x74>)
 8000542:	6013      	str	r3, [r2, #0]
	led_buffer[1] = Clock1 % 10;
 8000544:	6879      	ldr	r1, [r7, #4]
 8000546:	4b14      	ldr	r3, [pc, #80]	; (8000598 <updateClockBuffer+0x70>)
 8000548:	fb83 2301 	smull	r2, r3, r3, r1
 800054c:	109a      	asrs	r2, r3, #2
 800054e:	17cb      	asrs	r3, r1, #31
 8000550:	1ad2      	subs	r2, r2, r3
 8000552:	4613      	mov	r3, r2
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	4413      	add	r3, r2
 8000558:	005b      	lsls	r3, r3, #1
 800055a:	1aca      	subs	r2, r1, r3
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <updateClockBuffer+0x74>)
 800055e:	605a      	str	r2, [r3, #4]
	led_buffer[2] = Clock2 / 10;
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	4a0d      	ldr	r2, [pc, #52]	; (8000598 <updateClockBuffer+0x70>)
 8000564:	fb82 1203 	smull	r1, r2, r2, r3
 8000568:	1092      	asrs	r2, r2, #2
 800056a:	17db      	asrs	r3, r3, #31
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	4a0b      	ldr	r2, [pc, #44]	; (800059c <updateClockBuffer+0x74>)
 8000570:	6093      	str	r3, [r2, #8]
	led_buffer[3] = Clock2 % 10;
 8000572:	6839      	ldr	r1, [r7, #0]
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <updateClockBuffer+0x70>)
 8000576:	fb83 2301 	smull	r2, r3, r3, r1
 800057a:	109a      	asrs	r2, r3, #2
 800057c:	17cb      	asrs	r3, r1, #31
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	1aca      	subs	r2, r1, r3
 800058a:	4b04      	ldr	r3, [pc, #16]	; (800059c <updateClockBuffer+0x74>)
 800058c:	60da      	str	r2, [r3, #12]
}
 800058e:	bf00      	nop
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	66666667 	.word	0x66666667
 800059c:	2000003c 	.word	0x2000003c

080005a0 <Run_7SEG>:
int status_time1 = 0;
int status_time2 = 0;
int time1 = 0;//don vi s
int time2 = 0;//don vi s

void Run_7SEG(){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	//sau trang thai MAN(MODE) thi ta se reset system nen
	//phai cap nhat lai bien dem time1, time2 de update len buffer
	if(status_col==MAN_RED || status_col==MAN_GREEN || status_col==MAN_YELLOW){
 80005a4:	4b6f      	ldr	r3, [pc, #444]	; (8000764 <Run_7SEG+0x1c4>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b0c      	cmp	r3, #12
 80005aa:	d007      	beq.n	80005bc <Run_7SEG+0x1c>
 80005ac:	4b6d      	ldr	r3, [pc, #436]	; (8000764 <Run_7SEG+0x1c4>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b0d      	cmp	r3, #13
 80005b2:	d003      	beq.n	80005bc <Run_7SEG+0x1c>
 80005b4:	4b6b      	ldr	r3, [pc, #428]	; (8000764 <Run_7SEG+0x1c4>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b0e      	cmp	r3, #14
 80005ba:	d113      	bne.n	80005e4 <Run_7SEG+0x44>
		time1 = Time_Auto_Red/1000;//don vi s
 80005bc:	4b6a      	ldr	r3, [pc, #424]	; (8000768 <Run_7SEG+0x1c8>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a6a      	ldr	r2, [pc, #424]	; (800076c <Run_7SEG+0x1cc>)
 80005c2:	fb82 1203 	smull	r1, r2, r2, r3
 80005c6:	1192      	asrs	r2, r2, #6
 80005c8:	17db      	asrs	r3, r3, #31
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	4a68      	ldr	r2, [pc, #416]	; (8000770 <Run_7SEG+0x1d0>)
 80005ce:	6013      	str	r3, [r2, #0]
		time2 = Time_Auto_Green/1000;//don vi s
 80005d0:	4b68      	ldr	r3, [pc, #416]	; (8000774 <Run_7SEG+0x1d4>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a65      	ldr	r2, [pc, #404]	; (800076c <Run_7SEG+0x1cc>)
 80005d6:	fb82 1203 	smull	r1, r2, r2, r3
 80005da:	1192      	asrs	r2, r2, #6
 80005dc:	17db      	asrs	r3, r3, #31
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	4a65      	ldr	r2, [pc, #404]	; (8000778 <Run_7SEG+0x1d8>)
 80005e2:	6013      	str	r3, [r2, #0]
	}
	// for normal states
	if(status_col!=MAN_RED && status_col!=MAN_GREEN && status_col!=MAN_YELLOW){
 80005e4:	4b5f      	ldr	r3, [pc, #380]	; (8000764 <Run_7SEG+0x1c4>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b0c      	cmp	r3, #12
 80005ea:	f000 80a0 	beq.w	800072e <Run_7SEG+0x18e>
 80005ee:	4b5d      	ldr	r3, [pc, #372]	; (8000764 <Run_7SEG+0x1c4>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b0d      	cmp	r3, #13
 80005f4:	f000 809b 	beq.w	800072e <Run_7SEG+0x18e>
 80005f8:	4b5a      	ldr	r3, [pc, #360]	; (8000764 <Run_7SEG+0x1c4>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b0e      	cmp	r3, #14
 80005fe:	f000 8096 	beq.w	800072e <Run_7SEG+0x18e>
		if(time1<=0){
 8000602:	4b5b      	ldr	r3, [pc, #364]	; (8000770 <Run_7SEG+0x1d0>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	dc39      	bgt.n	800067e <Run_7SEG+0xde>
			if(status_time1==0) {
 800060a:	4b5c      	ldr	r3, [pc, #368]	; (800077c <Run_7SEG+0x1dc>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d10a      	bne.n	8000628 <Run_7SEG+0x88>
				time1=Time_Auto_Red/1000;
 8000612:	4b55      	ldr	r3, [pc, #340]	; (8000768 <Run_7SEG+0x1c8>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a55      	ldr	r2, [pc, #340]	; (800076c <Run_7SEG+0x1cc>)
 8000618:	fb82 1203 	smull	r1, r2, r2, r3
 800061c:	1192      	asrs	r2, r2, #6
 800061e:	17db      	asrs	r3, r3, #31
 8000620:	1ad3      	subs	r3, r2, r3
 8000622:	4a53      	ldr	r2, [pc, #332]	; (8000770 <Run_7SEG+0x1d0>)
 8000624:	6013      	str	r3, [r2, #0]
 8000626:	e01c      	b.n	8000662 <Run_7SEG+0xc2>
			}
			else if(status_time1==1 ){
 8000628:	4b54      	ldr	r3, [pc, #336]	; (800077c <Run_7SEG+0x1dc>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d10a      	bne.n	8000646 <Run_7SEG+0xa6>
				time1=Time_Auto_Green/1000;
 8000630:	4b50      	ldr	r3, [pc, #320]	; (8000774 <Run_7SEG+0x1d4>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a4d      	ldr	r2, [pc, #308]	; (800076c <Run_7SEG+0x1cc>)
 8000636:	fb82 1203 	smull	r1, r2, r2, r3
 800063a:	1192      	asrs	r2, r2, #6
 800063c:	17db      	asrs	r3, r3, #31
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	4a4b      	ldr	r2, [pc, #300]	; (8000770 <Run_7SEG+0x1d0>)
 8000642:	6013      	str	r3, [r2, #0]
 8000644:	e00d      	b.n	8000662 <Run_7SEG+0xc2>
			}
			else if(status_time1==2 ){
 8000646:	4b4d      	ldr	r3, [pc, #308]	; (800077c <Run_7SEG+0x1dc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b02      	cmp	r3, #2
 800064c:	d109      	bne.n	8000662 <Run_7SEG+0xc2>
				time1=Time_Auto_Yellow/1000;
 800064e:	4b4c      	ldr	r3, [pc, #304]	; (8000780 <Run_7SEG+0x1e0>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a46      	ldr	r2, [pc, #280]	; (800076c <Run_7SEG+0x1cc>)
 8000654:	fb82 1203 	smull	r1, r2, r2, r3
 8000658:	1192      	asrs	r2, r2, #6
 800065a:	17db      	asrs	r3, r3, #31
 800065c:	1ad3      	subs	r3, r2, r3
 800065e:	4a44      	ldr	r2, [pc, #272]	; (8000770 <Run_7SEG+0x1d0>)
 8000660:	6013      	str	r3, [r2, #0]
			}
			status_time1 = (status_time1+1)%3;
 8000662:	4b46      	ldr	r3, [pc, #280]	; (800077c <Run_7SEG+0x1dc>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	1c59      	adds	r1, r3, #1
 8000668:	4b46      	ldr	r3, [pc, #280]	; (8000784 <Run_7SEG+0x1e4>)
 800066a:	fb83 3201 	smull	r3, r2, r3, r1
 800066e:	17cb      	asrs	r3, r1, #31
 8000670:	1ad2      	subs	r2, r2, r3
 8000672:	4613      	mov	r3, r2
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	4413      	add	r3, r2
 8000678:	1aca      	subs	r2, r1, r3
 800067a:	4b40      	ldr	r3, [pc, #256]	; (800077c <Run_7SEG+0x1dc>)
 800067c:	601a      	str	r2, [r3, #0]
		}
		if(time2<=0){
 800067e:	4b3e      	ldr	r3, [pc, #248]	; (8000778 <Run_7SEG+0x1d8>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	dc39      	bgt.n	80006fa <Run_7SEG+0x15a>
			if(status_time2==0 ) {
 8000686:	4b40      	ldr	r3, [pc, #256]	; (8000788 <Run_7SEG+0x1e8>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10a      	bne.n	80006a4 <Run_7SEG+0x104>
				time2=Time_Auto_Green/1000;
 800068e:	4b39      	ldr	r3, [pc, #228]	; (8000774 <Run_7SEG+0x1d4>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a36      	ldr	r2, [pc, #216]	; (800076c <Run_7SEG+0x1cc>)
 8000694:	fb82 1203 	smull	r1, r2, r2, r3
 8000698:	1192      	asrs	r2, r2, #6
 800069a:	17db      	asrs	r3, r3, #31
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	4a36      	ldr	r2, [pc, #216]	; (8000778 <Run_7SEG+0x1d8>)
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	e01c      	b.n	80006de <Run_7SEG+0x13e>
			}
			else if(status_time2==1){
 80006a4:	4b38      	ldr	r3, [pc, #224]	; (8000788 <Run_7SEG+0x1e8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d10a      	bne.n	80006c2 <Run_7SEG+0x122>
				time2=Time_Auto_Yellow/1000;
 80006ac:	4b34      	ldr	r3, [pc, #208]	; (8000780 <Run_7SEG+0x1e0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a2e      	ldr	r2, [pc, #184]	; (800076c <Run_7SEG+0x1cc>)
 80006b2:	fb82 1203 	smull	r1, r2, r2, r3
 80006b6:	1192      	asrs	r2, r2, #6
 80006b8:	17db      	asrs	r3, r3, #31
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	4a2e      	ldr	r2, [pc, #184]	; (8000778 <Run_7SEG+0x1d8>)
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	e00d      	b.n	80006de <Run_7SEG+0x13e>
			}
			else if(status_time2==2){
 80006c2:	4b31      	ldr	r3, [pc, #196]	; (8000788 <Run_7SEG+0x1e8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d109      	bne.n	80006de <Run_7SEG+0x13e>
				time2=Time_Auto_Red/1000;
 80006ca:	4b27      	ldr	r3, [pc, #156]	; (8000768 <Run_7SEG+0x1c8>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a27      	ldr	r2, [pc, #156]	; (800076c <Run_7SEG+0x1cc>)
 80006d0:	fb82 1203 	smull	r1, r2, r2, r3
 80006d4:	1192      	asrs	r2, r2, #6
 80006d6:	17db      	asrs	r3, r3, #31
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	4a27      	ldr	r2, [pc, #156]	; (8000778 <Run_7SEG+0x1d8>)
 80006dc:	6013      	str	r3, [r2, #0]
			}
			status_time2 = (status_time2+1)%3;
 80006de:	4b2a      	ldr	r3, [pc, #168]	; (8000788 <Run_7SEG+0x1e8>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	1c59      	adds	r1, r3, #1
 80006e4:	4b27      	ldr	r3, [pc, #156]	; (8000784 <Run_7SEG+0x1e4>)
 80006e6:	fb83 3201 	smull	r3, r2, r3, r1
 80006ea:	17cb      	asrs	r3, r1, #31
 80006ec:	1ad2      	subs	r2, r2, r3
 80006ee:	4613      	mov	r3, r2
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4413      	add	r3, r2
 80006f4:	1aca      	subs	r2, r1, r3
 80006f6:	4b24      	ldr	r3, [pc, #144]	; (8000788 <Run_7SEG+0x1e8>)
 80006f8:	601a      	str	r2, [r3, #0]
		}
		if(timer2_flag==1){
 80006fa:	4b24      	ldr	r3, [pc, #144]	; (800078c <Run_7SEG+0x1ec>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d115      	bne.n	800072e <Run_7SEG+0x18e>
			setTimer2(1000);
 8000702:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000706:	f000 f863 	bl	80007d0 <setTimer2>

			updateClockBuffer(time1,time2);
 800070a:	4b19      	ldr	r3, [pc, #100]	; (8000770 <Run_7SEG+0x1d0>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a1a      	ldr	r2, [pc, #104]	; (8000778 <Run_7SEG+0x1d8>)
 8000710:	6812      	ldr	r2, [r2, #0]
 8000712:	4611      	mov	r1, r2
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ff07 	bl	8000528 <updateClockBuffer>
			time1--;
 800071a:	4b15      	ldr	r3, [pc, #84]	; (8000770 <Run_7SEG+0x1d0>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	3b01      	subs	r3, #1
 8000720:	4a13      	ldr	r2, [pc, #76]	; (8000770 <Run_7SEG+0x1d0>)
 8000722:	6013      	str	r3, [r2, #0]
			time2--;
 8000724:	4b14      	ldr	r3, [pc, #80]	; (8000778 <Run_7SEG+0x1d8>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	3b01      	subs	r3, #1
 800072a:	4a13      	ldr	r2, [pc, #76]	; (8000778 <Run_7SEG+0x1d8>)
 800072c:	6013      	str	r3, [r2, #0]
		}
	}


	if (timer3_flag == 1){
 800072e:	4b18      	ldr	r3, [pc, #96]	; (8000790 <Run_7SEG+0x1f0>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b01      	cmp	r3, #1
 8000734:	d114      	bne.n	8000760 <Run_7SEG+0x1c0>
		//set timer for 1Hz frequency
		setTimer3(250);
 8000736:	20fa      	movs	r0, #250	; 0xfa
 8000738:	f000 f866 	bl	8000808 <setTimer3>
		//updated index_led to stay in valid range, which is from 0 to 3
		index_led %= MAX_LED;
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <Run_7SEG+0x1f4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2204      	movs	r2, #4
 8000742:	fb93 f1f2 	sdiv	r1, r3, r2
 8000746:	fb02 f201 	mul.w	r2, r2, r1
 800074a:	1a9b      	subs	r3, r3, r2
 800074c:	4a11      	ldr	r2, [pc, #68]	; (8000794 <Run_7SEG+0x1f4>)
 800074e:	6013      	str	r3, [r2, #0]
		//update 7seg leds
		update7SEG(index_led++);
 8000750:	4b10      	ldr	r3, [pc, #64]	; (8000794 <Run_7SEG+0x1f4>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	1c5a      	adds	r2, r3, #1
 8000756:	490f      	ldr	r1, [pc, #60]	; (8000794 <Run_7SEG+0x1f4>)
 8000758:	600a      	str	r2, [r1, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff fe66 	bl	800042c <update7SEG>
	}
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000084 	.word	0x20000084
 8000768:	20000000 	.word	0x20000000
 800076c:	10624dd3 	.word	0x10624dd3
 8000770:	20000054 	.word	0x20000054
 8000774:	20000004 	.word	0x20000004
 8000778:	20000058 	.word	0x20000058
 800077c:	2000004c 	.word	0x2000004c
 8000780:	20000008 	.word	0x20000008
 8000784:	55555556 	.word	0x55555556
 8000788:	20000050 	.word	0x20000050
 800078c:	20000068 	.word	0x20000068
 8000790:	20000070 	.word	0x20000070
 8000794:	20000038 	.word	0x20000038

08000798 <setTimer1>:
int timer4_flag = 0;

int timer5_counter = 0;
int timer5_flag = 0;

void setTimer1(int duration){
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a08      	ldr	r2, [pc, #32]	; (80007c4 <setTimer1+0x2c>)
 80007a4:	fb82 1203 	smull	r1, r2, r2, r3
 80007a8:	1092      	asrs	r2, r2, #2
 80007aa:	17db      	asrs	r3, r3, #31
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	4a06      	ldr	r2, [pc, #24]	; (80007c8 <setTimer1+0x30>)
 80007b0:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <setTimer1+0x34>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	66666667 	.word	0x66666667
 80007c8:	2000005c 	.word	0x2000005c
 80007cc:	20000060 	.word	0x20000060

080007d0 <setTimer2>:

void setTimer2(int duration){
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	4a08      	ldr	r2, [pc, #32]	; (80007fc <setTimer2+0x2c>)
 80007dc:	fb82 1203 	smull	r1, r2, r2, r3
 80007e0:	1092      	asrs	r2, r2, #2
 80007e2:	17db      	asrs	r3, r3, #31
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	4a06      	ldr	r2, [pc, #24]	; (8000800 <setTimer2+0x30>)
 80007e8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <setTimer2+0x34>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	66666667 	.word	0x66666667
 8000800:	20000064 	.word	0x20000064
 8000804:	20000068 	.word	0x20000068

08000808 <setTimer3>:

void setTimer3(int duration){
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a08      	ldr	r2, [pc, #32]	; (8000834 <setTimer3+0x2c>)
 8000814:	fb82 1203 	smull	r1, r2, r2, r3
 8000818:	1092      	asrs	r2, r2, #2
 800081a:	17db      	asrs	r3, r3, #31
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	4a06      	ldr	r2, [pc, #24]	; (8000838 <setTimer3+0x30>)
 8000820:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <setTimer3+0x34>)
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	66666667 	.word	0x66666667
 8000838:	2000006c 	.word	0x2000006c
 800083c:	20000070 	.word	0x20000070

08000840 <setTimer4>:

void setTimer4(int duration){
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TICK;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4a08      	ldr	r2, [pc, #32]	; (800086c <setTimer4+0x2c>)
 800084c:	fb82 1203 	smull	r1, r2, r2, r3
 8000850:	1092      	asrs	r2, r2, #2
 8000852:	17db      	asrs	r3, r3, #31
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	4a06      	ldr	r2, [pc, #24]	; (8000870 <setTimer4+0x30>)
 8000858:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800085a:	4b06      	ldr	r3, [pc, #24]	; (8000874 <setTimer4+0x34>)
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	66666667 	.word	0x66666667
 8000870:	20000074 	.word	0x20000074
 8000874:	20000078 	.word	0x20000078

08000878 <setTimer5>:

void setTimer5(int duration){
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TICK;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a08      	ldr	r2, [pc, #32]	; (80008a4 <setTimer5+0x2c>)
 8000884:	fb82 1203 	smull	r1, r2, r2, r3
 8000888:	1092      	asrs	r2, r2, #2
 800088a:	17db      	asrs	r3, r3, #31
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	4a06      	ldr	r2, [pc, #24]	; (80008a8 <setTimer5+0x30>)
 8000890:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8000892:	4b06      	ldr	r3, [pc, #24]	; (80008ac <setTimer5+0x34>)
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	66666667 	.word	0x66666667
 80008a8:	2000007c 	.word	0x2000007c
 80008ac:	20000080 	.word	0x20000080

080008b0 <timerRun>:

void timerRun(){
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 80008b4:	4b29      	ldr	r3, [pc, #164]	; (800095c <timerRun+0xac>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	dd0b      	ble.n	80008d4 <timerRun+0x24>
		timer1_counter--;
 80008bc:	4b27      	ldr	r3, [pc, #156]	; (800095c <timerRun+0xac>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	3b01      	subs	r3, #1
 80008c2:	4a26      	ldr	r2, [pc, #152]	; (800095c <timerRun+0xac>)
 80008c4:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0){
 80008c6:	4b25      	ldr	r3, [pc, #148]	; (800095c <timerRun+0xac>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d102      	bne.n	80008d4 <timerRun+0x24>
			timer1_flag = 1;
 80008ce:	4b24      	ldr	r3, [pc, #144]	; (8000960 <timerRun+0xb0>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 80008d4:	4b23      	ldr	r3, [pc, #140]	; (8000964 <timerRun+0xb4>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	dd0b      	ble.n	80008f4 <timerRun+0x44>
		timer2_counter--;
 80008dc:	4b21      	ldr	r3, [pc, #132]	; (8000964 <timerRun+0xb4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	3b01      	subs	r3, #1
 80008e2:	4a20      	ldr	r2, [pc, #128]	; (8000964 <timerRun+0xb4>)
 80008e4:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0){
 80008e6:	4b1f      	ldr	r3, [pc, #124]	; (8000964 <timerRun+0xb4>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d102      	bne.n	80008f4 <timerRun+0x44>
			timer2_flag = 1;
 80008ee:	4b1e      	ldr	r3, [pc, #120]	; (8000968 <timerRun+0xb8>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 80008f4:	4b1d      	ldr	r3, [pc, #116]	; (800096c <timerRun+0xbc>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	dd0b      	ble.n	8000914 <timerRun+0x64>
		timer3_counter--;
 80008fc:	4b1b      	ldr	r3, [pc, #108]	; (800096c <timerRun+0xbc>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3b01      	subs	r3, #1
 8000902:	4a1a      	ldr	r2, [pc, #104]	; (800096c <timerRun+0xbc>)
 8000904:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0){
 8000906:	4b19      	ldr	r3, [pc, #100]	; (800096c <timerRun+0xbc>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d102      	bne.n	8000914 <timerRun+0x64>
			timer3_flag = 1;
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <timerRun+0xc0>)
 8000910:	2201      	movs	r2, #1
 8000912:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0){
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <timerRun+0xc4>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	dd0b      	ble.n	8000934 <timerRun+0x84>
		timer4_counter--;
 800091c:	4b15      	ldr	r3, [pc, #84]	; (8000974 <timerRun+0xc4>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	3b01      	subs	r3, #1
 8000922:	4a14      	ldr	r2, [pc, #80]	; (8000974 <timerRun+0xc4>)
 8000924:	6013      	str	r3, [r2, #0]
		if(timer4_counter == 0){
 8000926:	4b13      	ldr	r3, [pc, #76]	; (8000974 <timerRun+0xc4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d102      	bne.n	8000934 <timerRun+0x84>
			timer4_flag = 1;
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <timerRun+0xc8>)
 8000930:	2201      	movs	r2, #1
 8000932:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0){
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <timerRun+0xcc>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	dd0b      	ble.n	8000954 <timerRun+0xa4>
		timer5_counter--;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <timerRun+0xcc>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	3b01      	subs	r3, #1
 8000942:	4a0e      	ldr	r2, [pc, #56]	; (800097c <timerRun+0xcc>)
 8000944:	6013      	str	r3, [r2, #0]
		if(timer5_counter == 0){
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <timerRun+0xcc>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d102      	bne.n	8000954 <timerRun+0xa4>
			timer5_flag = 1;
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <timerRun+0xd0>)
 8000950:	2201      	movs	r2, #1
 8000952:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr
 800095c:	2000005c 	.word	0x2000005c
 8000960:	20000060 	.word	0x20000060
 8000964:	20000064 	.word	0x20000064
 8000968:	20000068 	.word	0x20000068
 800096c:	2000006c 	.word	0x2000006c
 8000970:	20000070 	.word	0x20000070
 8000974:	20000074 	.word	0x20000074
 8000978:	20000078 	.word	0x20000078
 800097c:	2000007c 	.word	0x2000007c
 8000980:	20000080 	.word	0x20000080

08000984 <ReadButton>:
#include "button.h"
#include "main.h"

//add more case if you have more buttons
int ReadButton(int i){
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	switch(i){
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b02      	cmp	r3, #2
 8000990:	d017      	beq.n	80009c2 <ReadButton+0x3e>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2b02      	cmp	r3, #2
 8000996:	dc1b      	bgt.n	80009d0 <ReadButton+0x4c>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d003      	beq.n	80009a6 <ReadButton+0x22>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d007      	beq.n	80009b4 <ReadButton+0x30>
			return HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
		case 2:
			return HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
		//case3:......
		default:
			break;
 80009a4:	e014      	b.n	80009d0 <ReadButton+0x4c>
			return HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80009a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009aa:	480c      	ldr	r0, [pc, #48]	; (80009dc <ReadButton+0x58>)
 80009ac:	f000 ffa8 	bl	8001900 <HAL_GPIO_ReadPin>
 80009b0:	4603      	mov	r3, r0
 80009b2:	e00f      	b.n	80009d4 <ReadButton+0x50>
			return HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 80009b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b8:	4808      	ldr	r0, [pc, #32]	; (80009dc <ReadButton+0x58>)
 80009ba:	f000 ffa1 	bl	8001900 <HAL_GPIO_ReadPin>
 80009be:	4603      	mov	r3, r0
 80009c0:	e008      	b.n	80009d4 <ReadButton+0x50>
			return HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 80009c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009c6:	4805      	ldr	r0, [pc, #20]	; (80009dc <ReadButton+0x58>)
 80009c8:	f000 ff9a 	bl	8001900 <HAL_GPIO_ReadPin>
 80009cc:	4603      	mov	r3, r0
 80009ce:	e001      	b.n	80009d4 <ReadButton+0x50>
			break;
 80009d0:	bf00      	nop
	}
	return 0;
 80009d2:	2300      	movs	r3, #0
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40010c00 	.word	0x40010c00

080009e0 <subKeyProcess>:
		KeyReg3[i]= NORMAL_STATE;
		TimeForKeyPress[i]= 200;
	}
}

void subKeyProcess(int i){
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	button_flag[i]=1;
 80009e8:	4a04      	ldr	r2, [pc, #16]	; (80009fc <subKeyProcess+0x1c>)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2101      	movs	r1, #1
 80009ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr
 80009fc:	200000b0 	.word	0x200000b0

08000a00 <isButtonPressed>:

int isButtonPressed(int i){
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	if(button_flag[i]==1){
 8000a08:	4a09      	ldr	r2, [pc, #36]	; (8000a30 <isButtonPressed+0x30>)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d106      	bne.n	8000a22 <isButtonPressed+0x22>
		button_flag[i]=0;
 8000a14:	4a06      	ldr	r2, [pc, #24]	; (8000a30 <isButtonPressed+0x30>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2100      	movs	r1, #0
 8000a1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e000      	b.n	8000a24 <isButtonPressed+0x24>
	}
	return 0;
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	200000b0 	.word	0x200000b0

08000a34 <getKeyInput>:


void getKeyInput(){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS ; i++) {
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	e063      	b.n	8000b08 <getKeyInput+0xd4>
		KeyReg0[i]= KeyReg1[i];
 8000a40:	4a35      	ldr	r2, [pc, #212]	; (8000b18 <getKeyInput+0xe4>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a48:	4934      	ldr	r1, [pc, #208]	; (8000b1c <getKeyInput+0xe8>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i]= KeyReg2[i];
 8000a50:	4a33      	ldr	r2, [pc, #204]	; (8000b20 <getKeyInput+0xec>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a58:	492f      	ldr	r1, [pc, #188]	; (8000b18 <getKeyInput+0xe4>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i]= ReadButton(i);
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f7ff ff8f 	bl	8000984 <ReadButton>
 8000a66:	4602      	mov	r2, r0
 8000a68:	492d      	ldr	r1, [pc, #180]	; (8000b20 <getKeyInput+0xec>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000a70:	4a29      	ldr	r2, [pc, #164]	; (8000b18 <getKeyInput+0xe4>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a78:	4928      	ldr	r1, [pc, #160]	; (8000b1c <getKeyInput+0xe8>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d13e      	bne.n	8000b02 <getKeyInput+0xce>
 8000a84:	4a24      	ldr	r2, [pc, #144]	; (8000b18 <getKeyInput+0xe4>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a8c:	4924      	ldr	r1, [pc, #144]	; (8000b20 <getKeyInput+0xec>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d134      	bne.n	8000b02 <getKeyInput+0xce>
			if (KeyReg3[i] != KeyReg2[i]){
 8000a98:	4a22      	ldr	r2, [pc, #136]	; (8000b24 <getKeyInput+0xf0>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aa0:	491f      	ldr	r1, [pc, #124]	; (8000b20 <getKeyInput+0xec>)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d016      	beq.n	8000ada <getKeyInput+0xa6>
			  KeyReg3[i] = KeyReg2[i];
 8000aac:	4a1c      	ldr	r2, [pc, #112]	; (8000b20 <getKeyInput+0xec>)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ab4:	491b      	ldr	r1, [pc, #108]	; (8000b24 <getKeyInput+0xf0>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  if (KeyReg2[i] == PRESSED_STATE){
 8000abc:	4a18      	ldr	r2, [pc, #96]	; (8000b20 <getKeyInput+0xec>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d11c      	bne.n	8000b02 <getKeyInput+0xce>
				  TimeForKeyPress[i] = 200;
 8000ac8:	4a17      	ldr	r2, [pc, #92]	; (8000b28 <getKeyInput+0xf4>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	21c8      	movs	r1, #200	; 0xc8
 8000ace:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				  //TODO
				  subKeyProcess(i);
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f7ff ff84 	bl	80009e0 <subKeyProcess>
 8000ad8:	e013      	b.n	8000b02 <getKeyInput+0xce>
			  }
			} else {
				TimeForKeyPress[i]--;
 8000ada:	4a13      	ldr	r2, [pc, #76]	; (8000b28 <getKeyInput+0xf4>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae2:	1e5a      	subs	r2, r3, #1
 8000ae4:	4910      	ldr	r1, [pc, #64]	; (8000b28 <getKeyInput+0xf4>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeForKeyPress[i] == 0){
 8000aec:	4a0e      	ldr	r2, [pc, #56]	; (8000b28 <getKeyInput+0xf4>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d104      	bne.n	8000b02 <getKeyInput+0xce>
					//TODO
					KeyReg3[i]= NORMAL_STATE;
 8000af8:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <getKeyInput+0xf0>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2101      	movs	r1, #1
 8000afe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS ; i++) {
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	3301      	adds	r3, #1
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	dd98      	ble.n	8000a40 <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000b0e:	bf00      	nop
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	200000a4 	.word	0x200000a4
 8000b1c:	20000098 	.word	0x20000098
 8000b20:	200000bc 	.word	0x200000bc
 8000b24:	2000008c 	.word	0x2000008c
 8000b28:	200000c8 	.word	0x200000c8

08000b2c <fsm_automatic_run>:
#include "Display.h"
#include "global.h"
#include "fsm_automatic.h"

void fsm_automatic_run(){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	//quan ly den tin hieu hang doc
	switch(status_col){
 8000b30:	4b68      	ldr	r3, [pc, #416]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	3b01      	subs	r3, #1
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d872      	bhi.n	8000c20 <fsm_automatic_run+0xf4>
 8000b3a:	a201      	add	r2, pc, #4	; (adr r2, 8000b40 <fsm_automatic_run+0x14>)
 8000b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b40:	08000b51 	.word	0x08000b51
 8000b44:	08000b67 	.word	0x08000b67
 8000b48:	08000ba5 	.word	0x08000ba5
 8000b4c:	08000be3 	.word	0x08000be3
		case INIT:
			Display_Init();
 8000b50:	f7ff fb34 	bl	80001bc <Display_Init>
			//chuyen trang thai ko dk
			status_col=AUTO_RED;
 8000b54:	4b5f      	ldr	r3, [pc, #380]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000b56:	2202      	movs	r2, #2
 8000b58:	601a      	str	r2, [r3, #0]
			setTimer1(Time_Auto_Red);
 8000b5a:	4b5f      	ldr	r3, [pc, #380]	; (8000cd8 <fsm_automatic_run+0x1ac>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fe1a 	bl	8000798 <setTimer1>
			break;
 8000b64:	e063      	b.n	8000c2e <fsm_automatic_run+0x102>
		case AUTO_RED:
			Display_Led_Red1();
 8000b66:	f7ff fb4d 	bl	8000204 <Display_Led_Red1>
			//chuyen trang thai co dk
			if(timer1_flag==1){
 8000b6a:	4b5c      	ldr	r3, [pc, #368]	; (8000cdc <fsm_automatic_run+0x1b0>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d107      	bne.n	8000b82 <fsm_automatic_run+0x56>
				status_col=AUTO_GREEN;
 8000b72:	4b58      	ldr	r3, [pc, #352]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000b74:	2203      	movs	r2, #3
 8000b76:	601a      	str	r2, [r3, #0]
				setTimer1(Time_Auto_Green);
 8000b78:	4b59      	ldr	r3, [pc, #356]	; (8000ce0 <fsm_automatic_run+0x1b4>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fe0b 	bl	8000798 <setTimer1>
			}
			//trang thai mode 2
			if(isButtonPressed(0)==1){
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff ff3c 	bl	8000a00 <isButtonPressed>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d14a      	bne.n	8000c24 <fsm_automatic_run+0xf8>
				status_col=MAN_RED;
 8000b8e:	4b51      	ldr	r3, [pc, #324]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000b90:	220c      	movs	r2, #12
 8000b92:	601a      	str	r2, [r3, #0]
				status_row=MAN_RED;
 8000b94:	4b53      	ldr	r3, [pc, #332]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000b96:	220c      	movs	r2, #12
 8000b98:	601a      	str	r2, [r3, #0]
				setTimer1(MODE_TIME);
 8000b9a:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000b9e:	f7ff fdfb 	bl	8000798 <setTimer1>
			}
			break;
 8000ba2:	e03f      	b.n	8000c24 <fsm_automatic_run+0xf8>
		case AUTO_GREEN:
			Display_Led_Green1();
 8000ba4:	f7ff fb44 	bl	8000230 <Display_Led_Green1>
			//chuyen trang thai co dk
			if(timer1_flag==1){
 8000ba8:	4b4c      	ldr	r3, [pc, #304]	; (8000cdc <fsm_automatic_run+0x1b0>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d107      	bne.n	8000bc0 <fsm_automatic_run+0x94>
				status_col=AUTO_YELLOW;
 8000bb0:	4b48      	ldr	r3, [pc, #288]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000bb2:	2204      	movs	r2, #4
 8000bb4:	601a      	str	r2, [r3, #0]
				setTimer1(Time_Auto_Yellow);
 8000bb6:	4b4c      	ldr	r3, [pc, #304]	; (8000ce8 <fsm_automatic_run+0x1bc>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fdec 	bl	8000798 <setTimer1>
			}
			if(isButtonPressed(0)==1){
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff ff1d 	bl	8000a00 <isButtonPressed>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d12d      	bne.n	8000c28 <fsm_automatic_run+0xfc>
				status_col=MAN_GREEN;
 8000bcc:	4b41      	ldr	r3, [pc, #260]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000bce:	220d      	movs	r2, #13
 8000bd0:	601a      	str	r2, [r3, #0]
				status_row=MAN_GREEN;
 8000bd2:	4b44      	ldr	r3, [pc, #272]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000bd4:	220d      	movs	r2, #13
 8000bd6:	601a      	str	r2, [r3, #0]
				setTimer1(MODE_TIME);
 8000bd8:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000bdc:	f7ff fddc 	bl	8000798 <setTimer1>
			}
			break;
 8000be0:	e022      	b.n	8000c28 <fsm_automatic_run+0xfc>
		case AUTO_YELLOW:
			Display_Led_Yellow1();
 8000be2:	f7ff fb3b 	bl	800025c <Display_Led_Yellow1>
			//chuyen trang thai co dk
			if(timer1_flag==1){
 8000be6:	4b3d      	ldr	r3, [pc, #244]	; (8000cdc <fsm_automatic_run+0x1b0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d107      	bne.n	8000bfe <fsm_automatic_run+0xd2>
				status_col=AUTO_RED;
 8000bee:	4b39      	ldr	r3, [pc, #228]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	601a      	str	r2, [r3, #0]
				setTimer1(Time_Auto_Red);
 8000bf4:	4b38      	ldr	r3, [pc, #224]	; (8000cd8 <fsm_automatic_run+0x1ac>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fdcd 	bl	8000798 <setTimer1>
			}
			if(isButtonPressed(0)==1){
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff fefe 	bl	8000a00 <isButtonPressed>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d110      	bne.n	8000c2c <fsm_automatic_run+0x100>
				status_col=MAN_YELLOW;
 8000c0a:	4b32      	ldr	r3, [pc, #200]	; (8000cd4 <fsm_automatic_run+0x1a8>)
 8000c0c:	220e      	movs	r2, #14
 8000c0e:	601a      	str	r2, [r3, #0]
				status_row=MAN_YELLOW;
 8000c10:	4b34      	ldr	r3, [pc, #208]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000c12:	220e      	movs	r2, #14
 8000c14:	601a      	str	r2, [r3, #0]

				setTimer1(MODE_TIME);
 8000c16:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000c1a:	f7ff fdbd 	bl	8000798 <setTimer1>
			}
			break;
 8000c1e:	e005      	b.n	8000c2c <fsm_automatic_run+0x100>
		default:
			break;
 8000c20:	bf00      	nop
 8000c22:	e004      	b.n	8000c2e <fsm_automatic_run+0x102>
			break;
 8000c24:	bf00      	nop
 8000c26:	e002      	b.n	8000c2e <fsm_automatic_run+0x102>
			break;
 8000c28:	bf00      	nop
 8000c2a:	e000      	b.n	8000c2e <fsm_automatic_run+0x102>
			break;
 8000c2c:	bf00      	nop
	}

	//quan ly den tin hieu hang ngang
	switch(status_row){
 8000c2e:	4b2d      	ldr	r3, [pc, #180]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	2b03      	cmp	r3, #3
 8000c36:	d843      	bhi.n	8000cc0 <fsm_automatic_run+0x194>
 8000c38:	a201      	add	r2, pc, #4	; (adr r2, 8000c40 <fsm_automatic_run+0x114>)
 8000c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3e:	bf00      	nop
 8000c40:	08000c51 	.word	0x08000c51
 8000c44:	08000c67 	.word	0x08000c67
 8000c48:	08000c85 	.word	0x08000c85
 8000c4c:	08000ca3 	.word	0x08000ca3
		case INIT:
			Display_Init();
 8000c50:	f7ff fab4 	bl	80001bc <Display_Init>

			//chuyen trang thai ko dk
			status_row=AUTO_GREEN;
 8000c54:	4b23      	ldr	r3, [pc, #140]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000c56:	2203      	movs	r2, #3
 8000c58:	601a      	str	r2, [r3, #0]
			setTimer4(Time_Auto_Green);
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <fsm_automatic_run+0x1b4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fdee 	bl	8000840 <setTimer4>
			break;
 8000c64:	e033      	b.n	8000cce <fsm_automatic_run+0x1a2>
		case AUTO_RED:
			Display_Led_Red2();
 8000c66:	f7ff fb0f 	bl	8000288 <Display_Led_Red2>

			//chuyen trang thai co dk
			if(timer4_flag==1){
 8000c6a:	4b20      	ldr	r3, [pc, #128]	; (8000cec <fsm_automatic_run+0x1c0>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d128      	bne.n	8000cc4 <fsm_automatic_run+0x198>
				status_row=AUTO_GREEN;
 8000c72:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000c74:	2203      	movs	r2, #3
 8000c76:	601a      	str	r2, [r3, #0]
				setTimer4(Time_Auto_Green);
 8000c78:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <fsm_automatic_run+0x1b4>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fddf 	bl	8000840 <setTimer4>
			}
			break;
 8000c82:	e01f      	b.n	8000cc4 <fsm_automatic_run+0x198>
		case AUTO_GREEN:
			Display_Led_Green2();
 8000c84:	f7ff fb16 	bl	80002b4 <Display_Led_Green2>

			//chuyen trang thai co dk
			if(timer4_flag==1){
 8000c88:	4b18      	ldr	r3, [pc, #96]	; (8000cec <fsm_automatic_run+0x1c0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d11b      	bne.n	8000cc8 <fsm_automatic_run+0x19c>
				status_row=AUTO_YELLOW;
 8000c90:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000c92:	2204      	movs	r2, #4
 8000c94:	601a      	str	r2, [r3, #0]
				setTimer4(Time_Auto_Yellow);
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <fsm_automatic_run+0x1bc>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fdd0 	bl	8000840 <setTimer4>
			}
			break;
 8000ca0:	e012      	b.n	8000cc8 <fsm_automatic_run+0x19c>
		case AUTO_YELLOW:
			Display_Led_Yellow2();
 8000ca2:	f7ff fb1d 	bl	80002e0 <Display_Led_Yellow2>

			//chuyen trang thai c o dk
			if(timer4_flag==1){
 8000ca6:	4b11      	ldr	r3, [pc, #68]	; (8000cec <fsm_automatic_run+0x1c0>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d10e      	bne.n	8000ccc <fsm_automatic_run+0x1a0>
				status_row=AUTO_RED;
 8000cae:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <fsm_automatic_run+0x1b8>)
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	601a      	str	r2, [r3, #0]
				setTimer4(Time_Auto_Red);
 8000cb4:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <fsm_automatic_run+0x1ac>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff fdc1 	bl	8000840 <setTimer4>
			}
			break;
 8000cbe:	e005      	b.n	8000ccc <fsm_automatic_run+0x1a0>
		default:
			break;
 8000cc0:	bf00      	nop
 8000cc2:	e004      	b.n	8000cce <fsm_automatic_run+0x1a2>
			break;
 8000cc4:	bf00      	nop
 8000cc6:	e002      	b.n	8000cce <fsm_automatic_run+0x1a2>
			break;
 8000cc8:	bf00      	nop
 8000cca:	e000      	b.n	8000cce <fsm_automatic_run+0x1a2>
			break;
 8000ccc:	bf00      	nop
	}
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000084 	.word	0x20000084
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000060 	.word	0x20000060
 8000ce0:	20000004 	.word	0x20000004
 8000ce4:	20000088 	.word	0x20000088
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000078 	.word	0x20000078

08000cf0 <fsm_manial_run>:

// fsm_manial_run() thuc hien kiem tra khi nhan button1
// button1 duoc nhan thi chuyen sang trang thai MODE duy tri trong 1 khoang thoi gian(MODE_TIME)
// trong MODE_TIME co the tien hanh chinh sua thoi gian cac LEDs bang button2, button3(duoc hien thuc trong modification_mode.c)
// het MODE_TIME se chuyen lai trang thai 1(automatic)
void fsm_manial_run(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	switch(status_col){
 8000cf4:	4b35      	ldr	r3, [pc, #212]	; (8000dcc <fsm_manial_run+0xdc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b0e      	cmp	r3, #14
 8000cfa:	d040      	beq.n	8000d7e <fsm_manial_run+0x8e>
 8000cfc:	2b0e      	cmp	r3, #14
 8000cfe:	dc5b      	bgt.n	8000db8 <fsm_manial_run+0xc8>
 8000d00:	2b0c      	cmp	r3, #12
 8000d02:	d002      	beq.n	8000d0a <fsm_manial_run+0x1a>
 8000d04:	2b0d      	cmp	r3, #13
 8000d06:	d01d      	beq.n	8000d44 <fsm_manial_run+0x54>
				status_col=MAN_RED;
				setTimer1(MODE_TIME);
			}
			break;
		default:
			break;
 8000d08:	e056      	b.n	8000db8 <fsm_manial_run+0xc8>
			BlinkLed(Red);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fa1e 	bl	800014c <BlinkLed>
			modification_mode();
 8000d10:	f000 f9b4 	bl	800107c <modification_mode>
			if(timer1_flag==1){
 8000d14:	4b2e      	ldr	r3, [pc, #184]	; (8000dd0 <fsm_manial_run+0xe0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d105      	bne.n	8000d28 <fsm_manial_run+0x38>
				status_col=INIT;
 8000d1c:	4b2b      	ldr	r3, [pc, #172]	; (8000dcc <fsm_manial_run+0xdc>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]
				status_row=INIT;
 8000d22:	4b2c      	ldr	r3, [pc, #176]	; (8000dd4 <fsm_manial_run+0xe4>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)==1){
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fe69 	bl	8000a00 <isButtonPressed>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d143      	bne.n	8000dbc <fsm_manial_run+0xcc>
				status_col=MAN_GREEN;
 8000d34:	4b25      	ldr	r3, [pc, #148]	; (8000dcc <fsm_manial_run+0xdc>)
 8000d36:	220d      	movs	r2, #13
 8000d38:	601a      	str	r2, [r3, #0]
				setTimer1(MODE_TIME);
 8000d3a:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000d3e:	f7ff fd2b 	bl	8000798 <setTimer1>
			break;
 8000d42:	e03b      	b.n	8000dbc <fsm_manial_run+0xcc>
			BlinkLed(Green);
 8000d44:	2001      	movs	r0, #1
 8000d46:	f7ff fa01 	bl	800014c <BlinkLed>
			modification_mode();
 8000d4a:	f000 f997 	bl	800107c <modification_mode>
			if(timer1_flag==1){
 8000d4e:	4b20      	ldr	r3, [pc, #128]	; (8000dd0 <fsm_manial_run+0xe0>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d105      	bne.n	8000d62 <fsm_manial_run+0x72>
				status_col=INIT;
 8000d56:	4b1d      	ldr	r3, [pc, #116]	; (8000dcc <fsm_manial_run+0xdc>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	601a      	str	r2, [r3, #0]
				status_row=INIT;
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <fsm_manial_run+0xe4>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)==1){
 8000d62:	2000      	movs	r0, #0
 8000d64:	f7ff fe4c 	bl	8000a00 <isButtonPressed>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d128      	bne.n	8000dc0 <fsm_manial_run+0xd0>
				status_col=MAN_YELLOW;
 8000d6e:	4b17      	ldr	r3, [pc, #92]	; (8000dcc <fsm_manial_run+0xdc>)
 8000d70:	220e      	movs	r2, #14
 8000d72:	601a      	str	r2, [r3, #0]
				setTimer1(MODE_TIME);
 8000d74:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000d78:	f7ff fd0e 	bl	8000798 <setTimer1>
			break;
 8000d7c:	e020      	b.n	8000dc0 <fsm_manial_run+0xd0>
			BlinkLed(Yellow);
 8000d7e:	2002      	movs	r0, #2
 8000d80:	f7ff f9e4 	bl	800014c <BlinkLed>
			modification_mode();
 8000d84:	f000 f97a 	bl	800107c <modification_mode>
			if(timer1_flag==1){
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <fsm_manial_run+0xe0>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d105      	bne.n	8000d9c <fsm_manial_run+0xac>
				status_col=INIT;
 8000d90:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <fsm_manial_run+0xdc>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	601a      	str	r2, [r3, #0]
				status_row=INIT;
 8000d96:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <fsm_manial_run+0xe4>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)==1){
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fe2f 	bl	8000a00 <isButtonPressed>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d10d      	bne.n	8000dc4 <fsm_manial_run+0xd4>
				status_col=MAN_RED;
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <fsm_manial_run+0xdc>)
 8000daa:	220c      	movs	r2, #12
 8000dac:	601a      	str	r2, [r3, #0]
				setTimer1(MODE_TIME);
 8000dae:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000db2:	f7ff fcf1 	bl	8000798 <setTimer1>
			break;
 8000db6:	e005      	b.n	8000dc4 <fsm_manial_run+0xd4>
			break;
 8000db8:	bf00      	nop
 8000dba:	e004      	b.n	8000dc6 <fsm_manial_run+0xd6>
			break;
 8000dbc:	bf00      	nop
 8000dbe:	e002      	b.n	8000dc6 <fsm_manial_run+0xd6>
			break;
 8000dc0:	bf00      	nop
 8000dc2:	e000      	b.n	8000dc6 <fsm_manial_run+0xd6>
			break;
 8000dc4:	bf00      	nop
	}
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000084 	.word	0x20000084
 8000dd0:	20000060 	.word	0x20000060
 8000dd4:	20000088 	.word	0x20000088

08000dd8 <set_Time_Auto_Red>:
int Time_Auto_Red = 5000;
int Time_Auto_Green = 3000;
int Time_Auto_Yellow = 2000;


void set_Time_Auto_Red(int duration){
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	Time_Auto_Red = duration;
 8000de0:	4a03      	ldr	r2, [pc, #12]	; (8000df0 <set_Time_Auto_Red+0x18>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6013      	str	r3, [r2, #0]
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	20000000 	.word	0x20000000

08000df4 <set_Time_Auto_Green>:
void set_Time_Auto_Green(int duration){
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	Time_Auto_Green = duration;
 8000dfc:	4a03      	ldr	r2, [pc, #12]	; (8000e0c <set_Time_Auto_Green+0x18>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6013      	str	r3, [r2, #0]
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	20000004 	.word	0x20000004

08000e10 <set_Time_Auto_Yellow>:
void set_Time_Auto_Yellow(int duration){
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	Time_Auto_Yellow = duration;
 8000e18:	4a03      	ldr	r2, [pc, #12]	; (8000e28 <set_Time_Auto_Yellow+0x18>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6013      	str	r3, [r2, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	20000008 	.word	0x20000008

08000e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e30:	f000 fa7c 	bl	800132c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e34:	f000 f826 	bl	8000e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e38:	f000 f8ac 	bl	8000f94 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e3c:	f000 f85e 	bl	8000efc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8000e40:	480d      	ldr	r0, [pc, #52]	; (8000e78 <main+0x4c>)
 8000e42:	f001 f9c5 	bl	80021d0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status_col=INIT;
 8000e46:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <main+0x50>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	601a      	str	r2, [r3, #0]
  status_row=INIT;
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <main+0x54>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	601a      	str	r2, [r3, #0]

  setTimer1(10);
 8000e52:	200a      	movs	r0, #10
 8000e54:	f7ff fca0 	bl	8000798 <setTimer1>
  setTimer2(10);
 8000e58:	200a      	movs	r0, #10
 8000e5a:	f7ff fcb9 	bl	80007d0 <setTimer2>
  setTimer3(10);
 8000e5e:	200a      	movs	r0, #10
 8000e60:	f7ff fcd2 	bl	8000808 <setTimer3>
  setTimer5(10);
 8000e64:	200a      	movs	r0, #10
 8000e66:	f7ff fd07 	bl	8000878 <setTimer5>
  while (1)
  {
	  Run_7SEG();
 8000e6a:	f7ff fb99 	bl	80005a0 <Run_7SEG>
	  fsm_automatic_run();
 8000e6e:	f7ff fe5d 	bl	8000b2c <fsm_automatic_run>
	  fsm_manial_run();
 8000e72:	f7ff ff3d 	bl	8000cf0 <fsm_manial_run>
  {
 8000e76:	e7f8      	b.n	8000e6a <main+0x3e>
 8000e78:	200000d4 	.word	0x200000d4
 8000e7c:	20000084 	.word	0x20000084
 8000e80:	20000088 	.word	0x20000088

08000e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b090      	sub	sp, #64	; 0x40
 8000e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8a:	f107 0318 	add.w	r3, r7, #24
 8000e8e:	2228      	movs	r2, #40	; 0x28
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 fd54 	bl	8002940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eae:	2310      	movs	r3, #16
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb6:	f107 0318 	add.w	r3, r7, #24
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 fd50 	bl	8001960 <HAL_RCC_OscConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ec6:	f000 f8d3 	bl	8001070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eca:	230f      	movs	r3, #15
 8000ecc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 ffbc 	bl	8001e60 <HAL_RCC_ClockConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000eee:	f000 f8bf 	bl	8001070 <Error_Handler>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3740      	adds	r7, #64	; 0x40
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f02:	f107 0308 	add.w	r3, r7, #8
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f10:	463b      	mov	r3, r7
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f22:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f28:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f30:	2209      	movs	r2, #9
 8000f32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f40:	4813      	ldr	r0, [pc, #76]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f42:	f001 f8f5 	bl	8002130 <HAL_TIM_Base_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f4c:	f000 f890 	bl	8001070 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f56:	f107 0308 	add.w	r3, r7, #8
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f5e:	f001 fa8b 	bl	8002478 <HAL_TIM_ConfigClockSource>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f68:	f000 f882 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f70:	2300      	movs	r3, #0
 8000f72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f74:	463b      	mov	r3, r7
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f7a:	f001 fc53 	bl	8002824 <HAL_TIMEx_MasterConfigSynchronization>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f84:	f000 f874 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000d4 	.word	0x200000d4

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	4b28      	ldr	r3, [pc, #160]	; (800104c <MX_GPIO_Init+0xb8>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a27      	ldr	r2, [pc, #156]	; (800104c <MX_GPIO_Init+0xb8>)
 8000fae:	f043 0304 	orr.w	r3, r3, #4
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b25      	ldr	r3, [pc, #148]	; (800104c <MX_GPIO_Init+0xb8>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	607b      	str	r3, [r7, #4]
 8000fbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	4b22      	ldr	r3, [pc, #136]	; (800104c <MX_GPIO_Init+0xb8>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a21      	ldr	r2, [pc, #132]	; (800104c <MX_GPIO_Init+0xb8>)
 8000fc6:	f043 0308 	orr.w	r3, r3, #8
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	; (800104c <MX_GPIO_Init+0xb8>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000fde:	481c      	ldr	r0, [pc, #112]	; (8001050 <MX_GPIO_Init+0xbc>)
 8000fe0:	f000 fca5 	bl	800192e <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	217f      	movs	r1, #127	; 0x7f
 8000fe8:	481a      	ldr	r0, [pc, #104]	; (8001054 <MX_GPIO_Init+0xc0>)
 8000fea:	f000 fca0 	bl	800192e <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000fee:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8000ff2:	60bb      	str	r3, [r7, #8]
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 0308 	add.w	r3, r7, #8
 8001004:	4619      	mov	r1, r3
 8001006:	4812      	ldr	r0, [pc, #72]	; (8001050 <MX_GPIO_Init+0xbc>)
 8001008:	f000 fb00 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 800100c:	237f      	movs	r3, #127	; 0x7f
 800100e:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2302      	movs	r3, #2
 800101a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	4619      	mov	r1, r3
 8001022:	480c      	ldr	r0, [pc, #48]	; (8001054 <MX_GPIO_Init+0xc0>)
 8001024:	f000 faf2 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 8001028:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800102c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	2301      	movs	r3, #1
 8001034:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4619      	mov	r1, r3
 800103c:	4805      	ldr	r0, [pc, #20]	; (8001054 <MX_GPIO_Init+0xc0>)
 800103e:	f000 fae5 	bl	800160c <HAL_GPIO_Init>

}
 8001042:	bf00      	nop
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000
 8001050:	40010800 	.word	0x40010800
 8001054:	40010c00 	.word	0x40010c00

08001058 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001060:	f7ff fc26 	bl	80008b0 <timerRun>
	getKeyInput();
 8001064:	f7ff fce6 	bl	8000a34 <getKeyInput>
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001074:	b672      	cpsid	i
}
 8001076:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001078:	e7fe      	b.n	8001078 <Error_Handler+0x8>
	...

0800107c <modification_mode>:
#include "modification_mode.h"
#include "global.h"
#include "button.h"


void modification_mode(){
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	//cap nhat cac gia tri Time_Auto_... khi nhan button2
	switch(status_col){
 8001080:	4b48      	ldr	r3, [pc, #288]	; (80011a4 <modification_mode+0x128>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b0e      	cmp	r3, #14
 8001086:	d056      	beq.n	8001136 <modification_mode+0xba>
 8001088:	2b0e      	cmp	r3, #14
 800108a:	dc7c      	bgt.n	8001186 <modification_mode+0x10a>
 800108c:	2b0c      	cmp	r3, #12
 800108e:	d002      	beq.n	8001096 <modification_mode+0x1a>
 8001090:	2b0d      	cmp	r3, #13
 8001092:	d028      	beq.n	80010e6 <modification_mode+0x6a>
			}

			updateClockBuffer(Time_Auto_Yellow/1000,4);
			break;
		default:
			break;
 8001094:	e077      	b.n	8001186 <modification_mode+0x10a>
			if(isButtonPressed(1)==1){
 8001096:	2001      	movs	r0, #1
 8001098:	f7ff fcb2 	bl	8000a00 <isButtonPressed>
 800109c:	4603      	mov	r3, r0
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d114      	bne.n	80010cc <modification_mode+0x50>
				Time_Auto_Red = (Time_Auto_Red+1000)%100000;//ms
 80010a2:	4b41      	ldr	r3, [pc, #260]	; (80011a8 <modification_mode+0x12c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80010aa:	4b40      	ldr	r3, [pc, #256]	; (80011ac <modification_mode+0x130>)
 80010ac:	fb83 1302 	smull	r1, r3, r3, r2
 80010b0:	1359      	asrs	r1, r3, #13
 80010b2:	17d3      	asrs	r3, r2, #31
 80010b4:	1acb      	subs	r3, r1, r3
 80010b6:	493e      	ldr	r1, [pc, #248]	; (80011b0 <modification_mode+0x134>)
 80010b8:	fb01 f303 	mul.w	r3, r1, r3
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	4a3a      	ldr	r2, [pc, #232]	; (80011a8 <modification_mode+0x12c>)
 80010c0:	6013      	str	r3, [r2, #0]
				set_Time_Auto_Red(Time_Auto_Red);
 80010c2:	4b39      	ldr	r3, [pc, #228]	; (80011a8 <modification_mode+0x12c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fe86 	bl	8000dd8 <set_Time_Auto_Red>
			updateClockBuffer(Time_Auto_Red/1000,2);
 80010cc:	4b36      	ldr	r3, [pc, #216]	; (80011a8 <modification_mode+0x12c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a38      	ldr	r2, [pc, #224]	; (80011b4 <modification_mode+0x138>)
 80010d2:	fb82 1203 	smull	r1, r2, r2, r3
 80010d6:	1192      	asrs	r2, r2, #6
 80010d8:	17db      	asrs	r3, r3, #31
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2102      	movs	r1, #2
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fa22 	bl	8000528 <updateClockBuffer>
			break;
 80010e4:	e050      	b.n	8001188 <modification_mode+0x10c>
			if(isButtonPressed(1)==1){
 80010e6:	2001      	movs	r0, #1
 80010e8:	f7ff fc8a 	bl	8000a00 <isButtonPressed>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d114      	bne.n	800111c <modification_mode+0xa0>
				Time_Auto_Green = (Time_Auto_Green+1000)%100000;//ms
 80010f2:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <modification_mode+0x13c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80010fa:	4b2c      	ldr	r3, [pc, #176]	; (80011ac <modification_mode+0x130>)
 80010fc:	fb83 1302 	smull	r1, r3, r3, r2
 8001100:	1359      	asrs	r1, r3, #13
 8001102:	17d3      	asrs	r3, r2, #31
 8001104:	1acb      	subs	r3, r1, r3
 8001106:	492a      	ldr	r1, [pc, #168]	; (80011b0 <modification_mode+0x134>)
 8001108:	fb01 f303 	mul.w	r3, r1, r3
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	4a2a      	ldr	r2, [pc, #168]	; (80011b8 <modification_mode+0x13c>)
 8001110:	6013      	str	r3, [r2, #0]
				set_Time_Auto_Green(Time_Auto_Green);
 8001112:	4b29      	ldr	r3, [pc, #164]	; (80011b8 <modification_mode+0x13c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fe6c 	bl	8000df4 <set_Time_Auto_Green>
			updateClockBuffer(Time_Auto_Green/1000,3);
 800111c:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <modification_mode+0x13c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a24      	ldr	r2, [pc, #144]	; (80011b4 <modification_mode+0x138>)
 8001122:	fb82 1203 	smull	r1, r2, r2, r3
 8001126:	1192      	asrs	r2, r2, #6
 8001128:	17db      	asrs	r3, r3, #31
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2103      	movs	r1, #3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f9fa 	bl	8000528 <updateClockBuffer>
			break;
 8001134:	e028      	b.n	8001188 <modification_mode+0x10c>
			if(isButtonPressed(1)==1){
 8001136:	2001      	movs	r0, #1
 8001138:	f7ff fc62 	bl	8000a00 <isButtonPressed>
 800113c:	4603      	mov	r3, r0
 800113e:	2b01      	cmp	r3, #1
 8001140:	d114      	bne.n	800116c <modification_mode+0xf0>
				Time_Auto_Yellow = (Time_Auto_Yellow+1000)%100000;//ms
 8001142:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <modification_mode+0x140>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <modification_mode+0x130>)
 800114c:	fb83 1302 	smull	r1, r3, r3, r2
 8001150:	1359      	asrs	r1, r3, #13
 8001152:	17d3      	asrs	r3, r2, #31
 8001154:	1acb      	subs	r3, r1, r3
 8001156:	4916      	ldr	r1, [pc, #88]	; (80011b0 <modification_mode+0x134>)
 8001158:	fb01 f303 	mul.w	r3, r1, r3
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	4a17      	ldr	r2, [pc, #92]	; (80011bc <modification_mode+0x140>)
 8001160:	6013      	str	r3, [r2, #0]
				set_Time_Auto_Yellow(Time_Auto_Yellow);
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <modification_mode+0x140>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fe52 	bl	8000e10 <set_Time_Auto_Yellow>
			updateClockBuffer(Time_Auto_Yellow/1000,4);
 800116c:	4b13      	ldr	r3, [pc, #76]	; (80011bc <modification_mode+0x140>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <modification_mode+0x138>)
 8001172:	fb82 1203 	smull	r1, r2, r2, r3
 8001176:	1192      	asrs	r2, r2, #6
 8001178:	17db      	asrs	r3, r3, #31
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2104      	movs	r1, #4
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f9d2 	bl	8000528 <updateClockBuffer>
			break;
 8001184:	e000      	b.n	8001188 <modification_mode+0x10c>
			break;
 8001186:	bf00      	nop
	}
	//nhan button3 de ket thuc mode va reset lại hệ thống
	if(isButtonPressed(2)==1){
 8001188:	2002      	movs	r0, #2
 800118a:	f7ff fc39 	bl	8000a00 <isButtonPressed>
 800118e:	4603      	mov	r3, r0
 8001190:	2b01      	cmp	r3, #1
 8001192:	d105      	bne.n	80011a0 <modification_mode+0x124>
		status_col=INIT;
 8001194:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <modification_mode+0x128>)
 8001196:	2201      	movs	r2, #1
 8001198:	601a      	str	r2, [r3, #0]
		status_row=INIT;
 800119a:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <modification_mode+0x144>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]
	}
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000084 	.word	0x20000084
 80011a8:	20000000 	.word	0x20000000
 80011ac:	14f8b589 	.word	0x14f8b589
 80011b0:	000186a0 	.word	0x000186a0
 80011b4:	10624dd3 	.word	0x10624dd3
 80011b8:	20000004 	.word	0x20000004
 80011bc:	20000008 	.word	0x20000008
 80011c0:	20000088 	.word	0x20000088

080011c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_MspInit+0x5c>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	4a14      	ldr	r2, [pc, #80]	; (8001220 <HAL_MspInit+0x5c>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6193      	str	r3, [r2, #24]
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_MspInit+0x5c>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <HAL_MspInit+0x5c>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <HAL_MspInit+0x5c>)
 80011e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ec:	61d3      	str	r3, [r2, #28]
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <HAL_MspInit+0x5c>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <HAL_MspInit+0x60>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	4a04      	ldr	r2, [pc, #16]	; (8001224 <HAL_MspInit+0x60>)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	40021000 	.word	0x40021000
 8001224:	40010000 	.word	0x40010000

08001228 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001238:	d113      	bne.n	8001262 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <HAL_TIM_Base_MspInit+0x44>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	4a0b      	ldr	r2, [pc, #44]	; (800126c <HAL_TIM_Base_MspInit+0x44>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	61d3      	str	r3, [r2, #28]
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_TIM_Base_MspInit+0x44>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	201c      	movs	r0, #28
 8001258:	f000 f9a1 	bl	800159e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800125c:	201c      	movs	r0, #28
 800125e:	f000 f9ba 	bl	80015d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <NMI_Handler+0x4>

08001276 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127a:	e7fe      	b.n	800127a <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	e7fe      	b.n	8001280 <MemManage_Handler+0x4>

08001282 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001286:	e7fe      	b.n	8001286 <BusFault_Handler+0x4>

08001288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800128c:	e7fe      	b.n	800128c <UsageFault_Handler+0x4>

0800128e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr

0800129a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr

080012a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr

080012b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b6:	f000 f87f 	bl	80013b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012c4:	4802      	ldr	r0, [pc, #8]	; (80012d0 <TIM2_IRQHandler+0x10>)
 80012c6:	f000 ffcf 	bl	8002268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200000d4 	.word	0x200000d4

080012d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012e0:	480c      	ldr	r0, [pc, #48]	; (8001314 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012e2:	490d      	ldr	r1, [pc, #52]	; (8001318 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e8:	e002      	b.n	80012f0 <LoopCopyDataInit>

080012ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ee:	3304      	adds	r3, #4

080012f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f4:	d3f9      	bcc.n	80012ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f6:	4a0a      	ldr	r2, [pc, #40]	; (8001320 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012f8:	4c0a      	ldr	r4, [pc, #40]	; (8001324 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012fc:	e001      	b.n	8001302 <LoopFillZerobss>

080012fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001300:	3204      	adds	r2, #4

08001302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001304:	d3fb      	bcc.n	80012fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001306:	f7ff ffe5 	bl	80012d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800130a:	f001 faf5 	bl	80028f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800130e:	f7ff fd8d 	bl	8000e2c <main>
  bx lr
 8001312:	4770      	bx	lr
  ldr r0, =_sdata
 8001314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001318:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 800131c:	08002990 	.word	0x08002990
  ldr r2, =_sbss
 8001320:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001324:	20000120 	.word	0x20000120

08001328 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001328:	e7fe      	b.n	8001328 <ADC1_2_IRQHandler>
	...

0800132c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <HAL_Init+0x28>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a07      	ldr	r2, [pc, #28]	; (8001354 <HAL_Init+0x28>)
 8001336:	f043 0310 	orr.w	r3, r3, #16
 800133a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800133c:	2003      	movs	r0, #3
 800133e:	f000 f923 	bl	8001588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001342:	200f      	movs	r0, #15
 8001344:	f000 f808 	bl	8001358 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001348:	f7ff ff3c 	bl	80011c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40022000 	.word	0x40022000

08001358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_InitTick+0x54>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <HAL_InitTick+0x58>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4619      	mov	r1, r3
 800136a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001372:	fbb2 f3f3 	udiv	r3, r2, r3
 8001376:	4618      	mov	r0, r3
 8001378:	f000 f93b 	bl	80015f2 <HAL_SYSTICK_Config>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e00e      	b.n	80013a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b0f      	cmp	r3, #15
 800138a:	d80a      	bhi.n	80013a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800138c:	2200      	movs	r2, #0
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	f04f 30ff 	mov.w	r0, #4294967295
 8001394:	f000 f903 	bl	800159e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001398:	4a06      	ldr	r2, [pc, #24]	; (80013b4 <HAL_InitTick+0x5c>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800139e:	2300      	movs	r3, #0
 80013a0:	e000      	b.n	80013a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000000c 	.word	0x2000000c
 80013b0:	20000014 	.word	0x20000014
 80013b4:	20000010 	.word	0x20000010

080013b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <HAL_IncTick+0x1c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <HAL_IncTick+0x20>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4413      	add	r3, r2
 80013c8:	4a03      	ldr	r2, [pc, #12]	; (80013d8 <HAL_IncTick+0x20>)
 80013ca:	6013      	str	r3, [r2, #0]
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	20000014 	.word	0x20000014
 80013d8:	2000011c 	.word	0x2000011c

080013dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return uwTick;
 80013e0:	4b02      	ldr	r3, [pc, #8]	; (80013ec <HAL_GetTick+0x10>)
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	2000011c 	.word	0x2000011c

080013f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800140c:	4013      	ands	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800141c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001422:	4a04      	ldr	r2, [pc, #16]	; (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	60d3      	str	r3, [r2, #12]
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <__NVIC_GetPriorityGrouping+0x18>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	f003 0307 	and.w	r3, r3, #7
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	2b00      	cmp	r3, #0
 8001464:	db0b      	blt.n	800147e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f003 021f 	and.w	r2, r3, #31
 800146c:	4906      	ldr	r1, [pc, #24]	; (8001488 <__NVIC_EnableIRQ+0x34>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	2001      	movs	r0, #1
 8001476:	fa00 f202 	lsl.w	r2, r0, r2
 800147a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	e000e100 	.word	0xe000e100

0800148c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149c:	2b00      	cmp	r3, #0
 800149e:	db0a      	blt.n	80014b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	490c      	ldr	r1, [pc, #48]	; (80014d8 <__NVIC_SetPriority+0x4c>)
 80014a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	440b      	add	r3, r1
 80014b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b4:	e00a      	b.n	80014cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4908      	ldr	r1, [pc, #32]	; (80014dc <__NVIC_SetPriority+0x50>)
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	f003 030f 	and.w	r3, r3, #15
 80014c2:	3b04      	subs	r3, #4
 80014c4:	0112      	lsls	r2, r2, #4
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	440b      	add	r3, r1
 80014ca:	761a      	strb	r2, [r3, #24]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000e100 	.word	0xe000e100
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b089      	sub	sp, #36	; 0x24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f1c3 0307 	rsb	r3, r3, #7
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	bf28      	it	cs
 80014fe:	2304      	movcs	r3, #4
 8001500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3304      	adds	r3, #4
 8001506:	2b06      	cmp	r3, #6
 8001508:	d902      	bls.n	8001510 <NVIC_EncodePriority+0x30>
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3b03      	subs	r3, #3
 800150e:	e000      	b.n	8001512 <NVIC_EncodePriority+0x32>
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	f04f 32ff 	mov.w	r2, #4294967295
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43da      	mvns	r2, r3
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	401a      	ands	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001528:	f04f 31ff 	mov.w	r1, #4294967295
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	fa01 f303 	lsl.w	r3, r1, r3
 8001532:	43d9      	mvns	r1, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001538:	4313      	orrs	r3, r2
         );
}
 800153a:	4618      	mov	r0, r3
 800153c:	3724      	adds	r7, #36	; 0x24
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3b01      	subs	r3, #1
 8001550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001554:	d301      	bcc.n	800155a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001556:	2301      	movs	r3, #1
 8001558:	e00f      	b.n	800157a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155a:	4a0a      	ldr	r2, [pc, #40]	; (8001584 <SysTick_Config+0x40>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001562:	210f      	movs	r1, #15
 8001564:	f04f 30ff 	mov.w	r0, #4294967295
 8001568:	f7ff ff90 	bl	800148c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <SysTick_Config+0x40>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001572:	4b04      	ldr	r3, [pc, #16]	; (8001584 <SysTick_Config+0x40>)
 8001574:	2207      	movs	r2, #7
 8001576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	e000e010 	.word	0xe000e010

08001588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ff2d 	bl	80013f0 <__NVIC_SetPriorityGrouping>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800159e:	b580      	push	{r7, lr}
 80015a0:	b086      	sub	sp, #24
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	4603      	mov	r3, r0
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
 80015aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b0:	f7ff ff42 	bl	8001438 <__NVIC_GetPriorityGrouping>
 80015b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	6978      	ldr	r0, [r7, #20]
 80015bc:	f7ff ff90 	bl	80014e0 <NVIC_EncodePriority>
 80015c0:	4602      	mov	r2, r0
 80015c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c6:	4611      	mov	r1, r2
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff5f 	bl	800148c <__NVIC_SetPriority>
}
 80015ce:	bf00      	nop
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	4603      	mov	r3, r0
 80015de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff35 	bl	8001454 <__NVIC_EnableIRQ>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff ffa2 	bl	8001544 <SysTick_Config>
 8001600:	4603      	mov	r3, r0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b480      	push	{r7}
 800160e:	b08b      	sub	sp, #44	; 0x2c
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001616:	2300      	movs	r3, #0
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161e:	e148      	b.n	80018b2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001620:	2201      	movs	r2, #1
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	69fa      	ldr	r2, [r7, #28]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	429a      	cmp	r2, r3
 800163a:	f040 8137 	bne.w	80018ac <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4aa3      	ldr	r2, [pc, #652]	; (80018d0 <HAL_GPIO_Init+0x2c4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d05e      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
 8001648:	4aa1      	ldr	r2, [pc, #644]	; (80018d0 <HAL_GPIO_Init+0x2c4>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d875      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 800164e:	4aa1      	ldr	r2, [pc, #644]	; (80018d4 <HAL_GPIO_Init+0x2c8>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d058      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
 8001654:	4a9f      	ldr	r2, [pc, #636]	; (80018d4 <HAL_GPIO_Init+0x2c8>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d86f      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 800165a:	4a9f      	ldr	r2, [pc, #636]	; (80018d8 <HAL_GPIO_Init+0x2cc>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d052      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
 8001660:	4a9d      	ldr	r2, [pc, #628]	; (80018d8 <HAL_GPIO_Init+0x2cc>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d869      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 8001666:	4a9d      	ldr	r2, [pc, #628]	; (80018dc <HAL_GPIO_Init+0x2d0>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d04c      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
 800166c:	4a9b      	ldr	r2, [pc, #620]	; (80018dc <HAL_GPIO_Init+0x2d0>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d863      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 8001672:	4a9b      	ldr	r2, [pc, #620]	; (80018e0 <HAL_GPIO_Init+0x2d4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d046      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
 8001678:	4a99      	ldr	r2, [pc, #612]	; (80018e0 <HAL_GPIO_Init+0x2d4>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d85d      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 800167e:	2b12      	cmp	r3, #18
 8001680:	d82a      	bhi.n	80016d8 <HAL_GPIO_Init+0xcc>
 8001682:	2b12      	cmp	r3, #18
 8001684:	d859      	bhi.n	800173a <HAL_GPIO_Init+0x12e>
 8001686:	a201      	add	r2, pc, #4	; (adr r2, 800168c <HAL_GPIO_Init+0x80>)
 8001688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168c:	08001707 	.word	0x08001707
 8001690:	080016e1 	.word	0x080016e1
 8001694:	080016f3 	.word	0x080016f3
 8001698:	08001735 	.word	0x08001735
 800169c:	0800173b 	.word	0x0800173b
 80016a0:	0800173b 	.word	0x0800173b
 80016a4:	0800173b 	.word	0x0800173b
 80016a8:	0800173b 	.word	0x0800173b
 80016ac:	0800173b 	.word	0x0800173b
 80016b0:	0800173b 	.word	0x0800173b
 80016b4:	0800173b 	.word	0x0800173b
 80016b8:	0800173b 	.word	0x0800173b
 80016bc:	0800173b 	.word	0x0800173b
 80016c0:	0800173b 	.word	0x0800173b
 80016c4:	0800173b 	.word	0x0800173b
 80016c8:	0800173b 	.word	0x0800173b
 80016cc:	0800173b 	.word	0x0800173b
 80016d0:	080016e9 	.word	0x080016e9
 80016d4:	080016fd 	.word	0x080016fd
 80016d8:	4a82      	ldr	r2, [pc, #520]	; (80018e4 <HAL_GPIO_Init+0x2d8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d013      	beq.n	8001706 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016de:	e02c      	b.n	800173a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	623b      	str	r3, [r7, #32]
          break;
 80016e6:	e029      	b.n	800173c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	3304      	adds	r3, #4
 80016ee:	623b      	str	r3, [r7, #32]
          break;
 80016f0:	e024      	b.n	800173c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	3308      	adds	r3, #8
 80016f8:	623b      	str	r3, [r7, #32]
          break;
 80016fa:	e01f      	b.n	800173c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	330c      	adds	r3, #12
 8001702:	623b      	str	r3, [r7, #32]
          break;
 8001704:	e01a      	b.n	800173c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d102      	bne.n	8001714 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800170e:	2304      	movs	r3, #4
 8001710:	623b      	str	r3, [r7, #32]
          break;
 8001712:	e013      	b.n	800173c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d105      	bne.n	8001728 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800171c:	2308      	movs	r3, #8
 800171e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69fa      	ldr	r2, [r7, #28]
 8001724:	611a      	str	r2, [r3, #16]
          break;
 8001726:	e009      	b.n	800173c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001728:	2308      	movs	r3, #8
 800172a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69fa      	ldr	r2, [r7, #28]
 8001730:	615a      	str	r2, [r3, #20]
          break;
 8001732:	e003      	b.n	800173c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
          break;
 8001738:	e000      	b.n	800173c <HAL_GPIO_Init+0x130>
          break;
 800173a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	2bff      	cmp	r3, #255	; 0xff
 8001740:	d801      	bhi.n	8001746 <HAL_GPIO_Init+0x13a>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	e001      	b.n	800174a <HAL_GPIO_Init+0x13e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3304      	adds	r3, #4
 800174a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	2bff      	cmp	r3, #255	; 0xff
 8001750:	d802      	bhi.n	8001758 <HAL_GPIO_Init+0x14c>
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	e002      	b.n	800175e <HAL_GPIO_Init+0x152>
 8001758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175a:	3b08      	subs	r3, #8
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	210f      	movs	r1, #15
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	401a      	ands	r2, r3
 8001770:	6a39      	ldr	r1, [r7, #32]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	fa01 f303 	lsl.w	r3, r1, r3
 8001778:	431a      	orrs	r2, r3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 8090 	beq.w	80018ac <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800178c:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <HAL_GPIO_Init+0x2dc>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a55      	ldr	r2, [pc, #340]	; (80018e8 <HAL_GPIO_Init+0x2dc>)
 8001792:	f043 0301 	orr.w	r3, r3, #1
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b53      	ldr	r3, [pc, #332]	; (80018e8 <HAL_GPIO_Init+0x2dc>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017a4:	4a51      	ldr	r2, [pc, #324]	; (80018ec <HAL_GPIO_Init+0x2e0>)
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	089b      	lsrs	r3, r3, #2
 80017aa:	3302      	adds	r3, #2
 80017ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	f003 0303 	and.w	r3, r3, #3
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	220f      	movs	r2, #15
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43db      	mvns	r3, r3
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	4013      	ands	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a49      	ldr	r2, [pc, #292]	; (80018f0 <HAL_GPIO_Init+0x2e4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d00d      	beq.n	80017ec <HAL_GPIO_Init+0x1e0>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a48      	ldr	r2, [pc, #288]	; (80018f4 <HAL_GPIO_Init+0x2e8>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d007      	beq.n	80017e8 <HAL_GPIO_Init+0x1dc>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a47      	ldr	r2, [pc, #284]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d101      	bne.n	80017e4 <HAL_GPIO_Init+0x1d8>
 80017e0:	2302      	movs	r3, #2
 80017e2:	e004      	b.n	80017ee <HAL_GPIO_Init+0x1e2>
 80017e4:	2303      	movs	r3, #3
 80017e6:	e002      	b.n	80017ee <HAL_GPIO_Init+0x1e2>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <HAL_GPIO_Init+0x1e2>
 80017ec:	2300      	movs	r3, #0
 80017ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f0:	f002 0203 	and.w	r2, r2, #3
 80017f4:	0092      	lsls	r2, r2, #2
 80017f6:	4093      	lsls	r3, r2
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017fe:	493b      	ldr	r1, [pc, #236]	; (80018ec <HAL_GPIO_Init+0x2e0>)
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	3302      	adds	r3, #2
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d006      	beq.n	8001826 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001818:	4b38      	ldr	r3, [pc, #224]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4937      	ldr	r1, [pc, #220]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	600b      	str	r3, [r1, #0]
 8001824:	e006      	b.n	8001834 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001826:	4b35      	ldr	r3, [pc, #212]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	43db      	mvns	r3, r3
 800182e:	4933      	ldr	r1, [pc, #204]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001830:	4013      	ands	r3, r2
 8001832:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001840:	4b2e      	ldr	r3, [pc, #184]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	492d      	ldr	r1, [pc, #180]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	4313      	orrs	r3, r2
 800184a:	604b      	str	r3, [r1, #4]
 800184c:	e006      	b.n	800185c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800184e:	4b2b      	ldr	r3, [pc, #172]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	43db      	mvns	r3, r3
 8001856:	4929      	ldr	r1, [pc, #164]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001858:	4013      	ands	r3, r2
 800185a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001868:	4b24      	ldr	r3, [pc, #144]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	4923      	ldr	r1, [pc, #140]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	608b      	str	r3, [r1, #8]
 8001874:	e006      	b.n	8001884 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001876:	4b21      	ldr	r3, [pc, #132]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	43db      	mvns	r3, r3
 800187e:	491f      	ldr	r1, [pc, #124]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001880:	4013      	ands	r3, r2
 8001882:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d006      	beq.n	800189e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001890:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001892:	68da      	ldr	r2, [r3, #12]
 8001894:	4919      	ldr	r1, [pc, #100]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	60cb      	str	r3, [r1, #12]
 800189c:	e006      	b.n	80018ac <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800189e:	4b17      	ldr	r3, [pc, #92]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	4915      	ldr	r1, [pc, #84]	; (80018fc <HAL_GPIO_Init+0x2f0>)
 80018a8:	4013      	ands	r3, r2
 80018aa:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	3301      	adds	r3, #1
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f aeaf 	bne.w	8001620 <HAL_GPIO_Init+0x14>
  }
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	372c      	adds	r7, #44	; 0x2c
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	10320000 	.word	0x10320000
 80018d4:	10310000 	.word	0x10310000
 80018d8:	10220000 	.word	0x10220000
 80018dc:	10210000 	.word	0x10210000
 80018e0:	10120000 	.word	0x10120000
 80018e4:	10110000 	.word	0x10110000
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40010000 	.word	0x40010000
 80018f0:	40010800 	.word	0x40010800
 80018f4:	40010c00 	.word	0x40010c00
 80018f8:	40011000 	.word	0x40011000
 80018fc:	40010400 	.word	0x40010400

08001900 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	887b      	ldrh	r3, [r7, #2]
 8001912:	4013      	ands	r3, r2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001918:	2301      	movs	r3, #1
 800191a:	73fb      	strb	r3, [r7, #15]
 800191c:	e001      	b.n	8001922 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001922:	7bfb      	ldrb	r3, [r7, #15]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	460b      	mov	r3, r1
 8001938:	807b      	strh	r3, [r7, #2]
 800193a:	4613      	mov	r3, r2
 800193c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800193e:	787b      	ldrb	r3, [r7, #1]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001944:	887a      	ldrh	r2, [r7, #2]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800194a:	e003      	b.n	8001954 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800194c:	887b      	ldrh	r3, [r7, #2]
 800194e:	041a      	lsls	r2, r3, #16
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	611a      	str	r2, [r3, #16]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
	...

08001960 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e26c      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 8087 	beq.w	8001a8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001980:	4b92      	ldr	r3, [pc, #584]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 030c 	and.w	r3, r3, #12
 8001988:	2b04      	cmp	r3, #4
 800198a:	d00c      	beq.n	80019a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800198c:	4b8f      	ldr	r3, [pc, #572]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 030c 	and.w	r3, r3, #12
 8001994:	2b08      	cmp	r3, #8
 8001996:	d112      	bne.n	80019be <HAL_RCC_OscConfig+0x5e>
 8001998:	4b8c      	ldr	r3, [pc, #560]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a4:	d10b      	bne.n	80019be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a6:	4b89      	ldr	r3, [pc, #548]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d06c      	beq.n	8001a8c <HAL_RCC_OscConfig+0x12c>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d168      	bne.n	8001a8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e246      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019c6:	d106      	bne.n	80019d6 <HAL_RCC_OscConfig+0x76>
 80019c8:	4b80      	ldr	r3, [pc, #512]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a7f      	ldr	r2, [pc, #508]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019d2:	6013      	str	r3, [r2, #0]
 80019d4:	e02e      	b.n	8001a34 <HAL_RCC_OscConfig+0xd4>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10c      	bne.n	80019f8 <HAL_RCC_OscConfig+0x98>
 80019de:	4b7b      	ldr	r3, [pc, #492]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a7a      	ldr	r2, [pc, #488]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	4b78      	ldr	r3, [pc, #480]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a77      	ldr	r2, [pc, #476]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 80019f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	e01d      	b.n	8001a34 <HAL_RCC_OscConfig+0xd4>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a00:	d10c      	bne.n	8001a1c <HAL_RCC_OscConfig+0xbc>
 8001a02:	4b72      	ldr	r3, [pc, #456]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a71      	ldr	r2, [pc, #452]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	4b6f      	ldr	r3, [pc, #444]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a6e      	ldr	r2, [pc, #440]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	e00b      	b.n	8001a34 <HAL_RCC_OscConfig+0xd4>
 8001a1c:	4b6b      	ldr	r3, [pc, #428]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a6a      	ldr	r2, [pc, #424]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a26:	6013      	str	r3, [r2, #0]
 8001a28:	4b68      	ldr	r3, [pc, #416]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a67      	ldr	r2, [pc, #412]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d013      	beq.n	8001a64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fcce 	bl	80013dc <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a44:	f7ff fcca 	bl	80013dc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b64      	cmp	r3, #100	; 0x64
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e1fa      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a56:	4b5d      	ldr	r3, [pc, #372]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0f0      	beq.n	8001a44 <HAL_RCC_OscConfig+0xe4>
 8001a62:	e014      	b.n	8001a8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a64:	f7ff fcba 	bl	80013dc <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a6c:	f7ff fcb6 	bl	80013dc <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b64      	cmp	r3, #100	; 0x64
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e1e6      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a7e:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1f0      	bne.n	8001a6c <HAL_RCC_OscConfig+0x10c>
 8001a8a:	e000      	b.n	8001a8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d063      	beq.n	8001b62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a9a:	4b4c      	ldr	r3, [pc, #304]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00b      	beq.n	8001abe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001aa6:	4b49      	ldr	r3, [pc, #292]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	2b08      	cmp	r3, #8
 8001ab0:	d11c      	bne.n	8001aec <HAL_RCC_OscConfig+0x18c>
 8001ab2:	4b46      	ldr	r3, [pc, #280]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d116      	bne.n	8001aec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001abe:	4b43      	ldr	r3, [pc, #268]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d005      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x176>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691b      	ldr	r3, [r3, #16]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d001      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e1ba      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad6:	4b3d      	ldr	r3, [pc, #244]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	4939      	ldr	r1, [pc, #228]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aea:	e03a      	b.n	8001b62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d020      	beq.n	8001b36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af4:	4b36      	ldr	r3, [pc, #216]	; (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afa:	f7ff fc6f 	bl	80013dc <HAL_GetTick>
 8001afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b02:	f7ff fc6b 	bl	80013dc <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e19b      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b14:	4b2d      	ldr	r3, [pc, #180]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f0      	beq.n	8001b02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b20:	4b2a      	ldr	r3, [pc, #168]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	695b      	ldr	r3, [r3, #20]
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4927      	ldr	r1, [pc, #156]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	600b      	str	r3, [r1, #0]
 8001b34:	e015      	b.n	8001b62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b36:	4b26      	ldr	r3, [pc, #152]	; (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fc4e 	bl	80013dc <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b44:	f7ff fc4a 	bl	80013dc <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e17a      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b56:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d03a      	beq.n	8001be4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d019      	beq.n	8001baa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b76:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fc2e 	bl	80013dc <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b84:	f7ff fc2a 	bl	80013dc <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e15a      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <HAL_RCC_OscConfig+0x26c>)
 8001b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f0      	beq.n	8001b84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f000 faa6 	bl	80020f4 <RCC_Delay>
 8001ba8:	e01c      	b.n	8001be4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb0:	f7ff fc14 	bl	80013dc <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb6:	e00f      	b.n	8001bd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bb8:	f7ff fc10 	bl	80013dc <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d908      	bls.n	8001bd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e140      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	42420000 	.word	0x42420000
 8001bd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd8:	4b9e      	ldr	r3, [pc, #632]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1e9      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 80a6 	beq.w	8001d3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bf6:	4b97      	ldr	r3, [pc, #604]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10d      	bne.n	8001c1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c02:	4b94      	ldr	r3, [pc, #592]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	4a93      	ldr	r2, [pc, #588]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	61d3      	str	r3, [r2, #28]
 8001c0e:	4b91      	ldr	r3, [pc, #580]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1e:	4b8e      	ldr	r3, [pc, #568]	; (8001e58 <HAL_RCC_OscConfig+0x4f8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d118      	bne.n	8001c5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c2a:	4b8b      	ldr	r3, [pc, #556]	; (8001e58 <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a8a      	ldr	r2, [pc, #552]	; (8001e58 <HAL_RCC_OscConfig+0x4f8>)
 8001c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c36:	f7ff fbd1 	bl	80013dc <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c3e:	f7ff fbcd 	bl	80013dc <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b64      	cmp	r3, #100	; 0x64
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e0fd      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c50:	4b81      	ldr	r3, [pc, #516]	; (8001e58 <HAL_RCC_OscConfig+0x4f8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0f0      	beq.n	8001c3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d106      	bne.n	8001c72 <HAL_RCC_OscConfig+0x312>
 8001c64:	4b7b      	ldr	r3, [pc, #492]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	4a7a      	ldr	r2, [pc, #488]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	6213      	str	r3, [r2, #32]
 8001c70:	e02d      	b.n	8001cce <HAL_RCC_OscConfig+0x36e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d10c      	bne.n	8001c94 <HAL_RCC_OscConfig+0x334>
 8001c7a:	4b76      	ldr	r3, [pc, #472]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	4a75      	ldr	r2, [pc, #468]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c80:	f023 0301 	bic.w	r3, r3, #1
 8001c84:	6213      	str	r3, [r2, #32]
 8001c86:	4b73      	ldr	r3, [pc, #460]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a72      	ldr	r2, [pc, #456]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c8c:	f023 0304 	bic.w	r3, r3, #4
 8001c90:	6213      	str	r3, [r2, #32]
 8001c92:	e01c      	b.n	8001cce <HAL_RCC_OscConfig+0x36e>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	2b05      	cmp	r3, #5
 8001c9a:	d10c      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x356>
 8001c9c:	4b6d      	ldr	r3, [pc, #436]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4a6c      	ldr	r2, [pc, #432]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001ca2:	f043 0304 	orr.w	r3, r3, #4
 8001ca6:	6213      	str	r3, [r2, #32]
 8001ca8:	4b6a      	ldr	r3, [pc, #424]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	4a69      	ldr	r2, [pc, #420]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	6213      	str	r3, [r2, #32]
 8001cb4:	e00b      	b.n	8001cce <HAL_RCC_OscConfig+0x36e>
 8001cb6:	4b67      	ldr	r3, [pc, #412]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	4a66      	ldr	r2, [pc, #408]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cbc:	f023 0301 	bic.w	r3, r3, #1
 8001cc0:	6213      	str	r3, [r2, #32]
 8001cc2:	4b64      	ldr	r3, [pc, #400]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
 8001cc6:	4a63      	ldr	r2, [pc, #396]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cc8:	f023 0304 	bic.w	r3, r3, #4
 8001ccc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d015      	beq.n	8001d02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd6:	f7ff fb81 	bl	80013dc <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cdc:	e00a      	b.n	8001cf4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cde:	f7ff fb7d 	bl	80013dc <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e0ab      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf4:	4b57      	ldr	r3, [pc, #348]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0ee      	beq.n	8001cde <HAL_RCC_OscConfig+0x37e>
 8001d00:	e014      	b.n	8001d2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d02:	f7ff fb6b 	bl	80013dc <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d08:	e00a      	b.n	8001d20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d0a:	f7ff fb67 	bl	80013dc <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e095      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d20:	4b4c      	ldr	r3, [pc, #304]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1ee      	bne.n	8001d0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d2c:	7dfb      	ldrb	r3, [r7, #23]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d105      	bne.n	8001d3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d32:	4b48      	ldr	r3, [pc, #288]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	4a47      	ldr	r2, [pc, #284]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 8081 	beq.w	8001e4a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d48:	4b42      	ldr	r3, [pc, #264]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 030c 	and.w	r3, r3, #12
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d061      	beq.n	8001e18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d146      	bne.n	8001dea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5c:	4b3f      	ldr	r3, [pc, #252]	; (8001e5c <HAL_RCC_OscConfig+0x4fc>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d62:	f7ff fb3b 	bl	80013dc <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d68:	e008      	b.n	8001d7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6a:	f7ff fb37 	bl	80013dc <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d901      	bls.n	8001d7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e067      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7c:	4b35      	ldr	r3, [pc, #212]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1f0      	bne.n	8001d6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d90:	d108      	bne.n	8001da4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d92:	4b30      	ldr	r3, [pc, #192]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	492d      	ldr	r1, [pc, #180]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001da4:	4b2b      	ldr	r3, [pc, #172]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a19      	ldr	r1, [r3, #32]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db4:	430b      	orrs	r3, r1
 8001db6:	4927      	ldr	r1, [pc, #156]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dbc:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <HAL_RCC_OscConfig+0x4fc>)
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc2:	f7ff fb0b 	bl	80013dc <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dca:	f7ff fb07 	bl	80013dc <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e037      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ddc:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f0      	beq.n	8001dca <HAL_RCC_OscConfig+0x46a>
 8001de8:	e02f      	b.n	8001e4a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dea:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <HAL_RCC_OscConfig+0x4fc>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df0:	f7ff faf4 	bl	80013dc <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df8:	f7ff faf0 	bl	80013dc <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e020      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0a:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f0      	bne.n	8001df8 <HAL_RCC_OscConfig+0x498>
 8001e16:	e018      	b.n	8001e4a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69db      	ldr	r3, [r3, #28]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d101      	bne.n	8001e24 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e013      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <HAL_RCC_OscConfig+0x4f4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d106      	bne.n	8001e46 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d001      	beq.n	8001e4a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e000      	b.n	8001e4c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	42420060 	.word	0x42420060

08001e60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0d0      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e74:	4b6a      	ldr	r3, [pc, #424]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d910      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4b67      	ldr	r3, [pc, #412]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 0207 	bic.w	r2, r3, #7
 8001e8a:	4965      	ldr	r1, [pc, #404]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	4b63      	ldr	r3, [pc, #396]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e0b8      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d020      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ebc:	4b59      	ldr	r3, [pc, #356]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	4a58      	ldr	r2, [pc, #352]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ec6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ed4:	4b53      	ldr	r3, [pc, #332]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	4a52      	ldr	r2, [pc, #328]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001eda:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ede:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee0:	4b50      	ldr	r3, [pc, #320]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	494d      	ldr	r1, [pc, #308]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d040      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d107      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b47      	ldr	r3, [pc, #284]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d115      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e07f      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d107      	bne.n	8001f2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1e:	4b41      	ldr	r3, [pc, #260]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d109      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e073      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2e:	4b3d      	ldr	r3, [pc, #244]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e06b      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f3e:	4b39      	ldr	r3, [pc, #228]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f023 0203 	bic.w	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4936      	ldr	r1, [pc, #216]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f50:	f7ff fa44 	bl	80013dc <HAL_GetTick>
 8001f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f56:	e00a      	b.n	8001f6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f58:	f7ff fa40 	bl	80013dc <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e053      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6e:	4b2d      	ldr	r3, [pc, #180]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 020c 	and.w	r2, r3, #12
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d1eb      	bne.n	8001f58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f80:	4b27      	ldr	r3, [pc, #156]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0307 	and.w	r3, r3, #7
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d210      	bcs.n	8001fb0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8e:	4b24      	ldr	r3, [pc, #144]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 0207 	bic.w	r2, r3, #7
 8001f96:	4922      	ldr	r1, [pc, #136]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9e:	4b20      	ldr	r3, [pc, #128]	; (8002020 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d001      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e032      	b.n	8002016 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fbc:	4b19      	ldr	r3, [pc, #100]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4916      	ldr	r1, [pc, #88]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fda:	4b12      	ldr	r3, [pc, #72]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	490e      	ldr	r1, [pc, #56]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fee:	f000 f821 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	490a      	ldr	r1, [pc, #40]	; (8002028 <HAL_RCC_ClockConfig+0x1c8>)
 8002000:	5ccb      	ldrb	r3, [r1, r3]
 8002002:	fa22 f303 	lsr.w	r3, r2, r3
 8002006:	4a09      	ldr	r2, [pc, #36]	; (800202c <HAL_RCC_ClockConfig+0x1cc>)
 8002008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <HAL_RCC_ClockConfig+0x1d0>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff f9a2 	bl	8001358 <HAL_InitTick>

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40022000 	.word	0x40022000
 8002024:	40021000 	.word	0x40021000
 8002028:	08002978 	.word	0x08002978
 800202c:	2000000c 	.word	0x2000000c
 8002030:	20000010 	.word	0x20000010

08002034 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002034:	b490      	push	{r4, r7}
 8002036:	b08a      	sub	sp, #40	; 0x28
 8002038:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800203a:	4b2a      	ldr	r3, [pc, #168]	; (80020e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800203c:	1d3c      	adds	r4, r7, #4
 800203e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002044:	f240 2301 	movw	r3, #513	; 0x201
 8002048:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	2300      	movs	r3, #0
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800205a:	2300      	movs	r3, #0
 800205c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800205e:	4b22      	ldr	r3, [pc, #136]	; (80020e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 030c 	and.w	r3, r3, #12
 800206a:	2b04      	cmp	r3, #4
 800206c:	d002      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x40>
 800206e:	2b08      	cmp	r3, #8
 8002070:	d003      	beq.n	800207a <HAL_RCC_GetSysClockFreq+0x46>
 8002072:	e02d      	b.n	80020d0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002074:	4b1d      	ldr	r3, [pc, #116]	; (80020ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002076:	623b      	str	r3, [r7, #32]
      break;
 8002078:	e02d      	b.n	80020d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	0c9b      	lsrs	r3, r3, #18
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002086:	4413      	add	r3, r2
 8002088:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800208c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d013      	beq.n	80020c0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	0c5b      	lsrs	r3, r3, #17
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80020a6:	4413      	add	r3, r2
 80020a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80020ac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80020b2:	fb02 f203 	mul.w	r2, r2, r3
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
 80020be:	e004      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	4a0b      	ldr	r2, [pc, #44]	; (80020f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020c4:	fb02 f303 	mul.w	r3, r2, r3
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	623b      	str	r3, [r7, #32]
      break;
 80020ce:	e002      	b.n	80020d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020d0:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80020d2:	623b      	str	r3, [r7, #32]
      break;
 80020d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020d6:	6a3b      	ldr	r3, [r7, #32]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3728      	adds	r7, #40	; 0x28
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc90      	pop	{r4, r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	08002968 	.word	0x08002968
 80020e8:	40021000 	.word	0x40021000
 80020ec:	007a1200 	.word	0x007a1200
 80020f0:	003d0900 	.word	0x003d0900

080020f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020fc:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <RCC_Delay+0x34>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a0a      	ldr	r2, [pc, #40]	; (800212c <RCC_Delay+0x38>)
 8002102:	fba2 2303 	umull	r2, r3, r2, r3
 8002106:	0a5b      	lsrs	r3, r3, #9
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	fb02 f303 	mul.w	r3, r2, r3
 800210e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002110:	bf00      	nop
  }
  while (Delay --);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1e5a      	subs	r2, r3, #1
 8002116:	60fa      	str	r2, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f9      	bne.n	8002110 <RCC_Delay+0x1c>
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	2000000c 	.word	0x2000000c
 800212c:	10624dd3 	.word	0x10624dd3

08002130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e041      	b.n	80021c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff f866 	bl	8001228 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2202      	movs	r2, #2
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3304      	adds	r3, #4
 800216c:	4619      	mov	r1, r3
 800216e:	4610      	mov	r0, r2
 8002170:	f000 fa6a 	bl	8002648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d001      	beq.n	80021e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e035      	b.n	8002254 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2202      	movs	r2, #2
 80021ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a16      	ldr	r2, [pc, #88]	; (8002260 <HAL_TIM_Base_Start_IT+0x90>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d009      	beq.n	800221e <HAL_TIM_Base_Start_IT+0x4e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002212:	d004      	beq.n	800221e <HAL_TIM_Base_Start_IT+0x4e>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a12      	ldr	r2, [pc, #72]	; (8002264 <HAL_TIM_Base_Start_IT+0x94>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d111      	bne.n	8002242 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b06      	cmp	r3, #6
 800222e:	d010      	beq.n	8002252 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002240:	e007      	b.n	8002252 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40012c00 	.word	0x40012c00
 8002264:	40000400 	.word	0x40000400

08002268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b02      	cmp	r3, #2
 800227c:	d122      	bne.n	80022c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b02      	cmp	r3, #2
 800228a:	d11b      	bne.n	80022c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f06f 0202 	mvn.w	r2, #2
 8002294:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f9b1 	bl	8002612 <HAL_TIM_IC_CaptureCallback>
 80022b0:	e005      	b.n	80022be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f9a4 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f9b3 	bl	8002624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d122      	bne.n	8002318 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d11b      	bne.n	8002318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f06f 0204 	mvn.w	r2, #4
 80022e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2202      	movs	r2, #2
 80022ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f987 	bl	8002612 <HAL_TIM_IC_CaptureCallback>
 8002304:	e005      	b.n	8002312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f97a 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f989 	bl	8002624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b08      	cmp	r3, #8
 8002324:	d122      	bne.n	800236c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b08      	cmp	r3, #8
 8002332:	d11b      	bne.n	800236c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f06f 0208 	mvn.w	r2, #8
 800233c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2204      	movs	r2, #4
 8002342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f95d 	bl	8002612 <HAL_TIM_IC_CaptureCallback>
 8002358:	e005      	b.n	8002366 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f950 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f95f 	bl	8002624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	f003 0310 	and.w	r3, r3, #16
 8002376:	2b10      	cmp	r3, #16
 8002378:	d122      	bne.n	80023c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f003 0310 	and.w	r3, r3, #16
 8002384:	2b10      	cmp	r3, #16
 8002386:	d11b      	bne.n	80023c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0210 	mvn.w	r2, #16
 8002390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2208      	movs	r2, #8
 8002396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f933 	bl	8002612 <HAL_TIM_IC_CaptureCallback>
 80023ac:	e005      	b.n	80023ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f926 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f935 	bl	8002624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d10e      	bne.n	80023ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d107      	bne.n	80023ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f06f 0201 	mvn.w	r2, #1
 80023e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe fe36 	bl	8001058 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023f6:	2b80      	cmp	r3, #128	; 0x80
 80023f8:	d10e      	bne.n	8002418 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002404:	2b80      	cmp	r3, #128	; 0x80
 8002406:	d107      	bne.n	8002418 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 fa67 	bl	80028e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002422:	2b40      	cmp	r3, #64	; 0x40
 8002424:	d10e      	bne.n	8002444 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002430:	2b40      	cmp	r3, #64	; 0x40
 8002432:	d107      	bne.n	8002444 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800243c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f8f9 	bl	8002636 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0320 	and.w	r3, r3, #32
 800244e:	2b20      	cmp	r3, #32
 8002450:	d10e      	bne.n	8002470 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b20      	cmp	r3, #32
 800245e:	d107      	bne.n	8002470 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0220 	mvn.w	r2, #32
 8002468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 fa32 	bl	80028d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002488:	2b01      	cmp	r3, #1
 800248a:	d101      	bne.n	8002490 <HAL_TIM_ConfigClockSource+0x18>
 800248c:	2302      	movs	r3, #2
 800248e:	e0b3      	b.n	80025f8 <HAL_TIM_ConfigClockSource+0x180>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2202      	movs	r2, #2
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80024ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024c8:	d03e      	beq.n	8002548 <HAL_TIM_ConfigClockSource+0xd0>
 80024ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024ce:	f200 8087 	bhi.w	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 80024d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024d6:	f000 8085 	beq.w	80025e4 <HAL_TIM_ConfigClockSource+0x16c>
 80024da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024de:	d87f      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 80024e0:	2b70      	cmp	r3, #112	; 0x70
 80024e2:	d01a      	beq.n	800251a <HAL_TIM_ConfigClockSource+0xa2>
 80024e4:	2b70      	cmp	r3, #112	; 0x70
 80024e6:	d87b      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 80024e8:	2b60      	cmp	r3, #96	; 0x60
 80024ea:	d050      	beq.n	800258e <HAL_TIM_ConfigClockSource+0x116>
 80024ec:	2b60      	cmp	r3, #96	; 0x60
 80024ee:	d877      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 80024f0:	2b50      	cmp	r3, #80	; 0x50
 80024f2:	d03c      	beq.n	800256e <HAL_TIM_ConfigClockSource+0xf6>
 80024f4:	2b50      	cmp	r3, #80	; 0x50
 80024f6:	d873      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 80024f8:	2b40      	cmp	r3, #64	; 0x40
 80024fa:	d058      	beq.n	80025ae <HAL_TIM_ConfigClockSource+0x136>
 80024fc:	2b40      	cmp	r3, #64	; 0x40
 80024fe:	d86f      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 8002500:	2b30      	cmp	r3, #48	; 0x30
 8002502:	d064      	beq.n	80025ce <HAL_TIM_ConfigClockSource+0x156>
 8002504:	2b30      	cmp	r3, #48	; 0x30
 8002506:	d86b      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 8002508:	2b20      	cmp	r3, #32
 800250a:	d060      	beq.n	80025ce <HAL_TIM_ConfigClockSource+0x156>
 800250c:	2b20      	cmp	r3, #32
 800250e:	d867      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
 8002510:	2b00      	cmp	r3, #0
 8002512:	d05c      	beq.n	80025ce <HAL_TIM_ConfigClockSource+0x156>
 8002514:	2b10      	cmp	r3, #16
 8002516:	d05a      	beq.n	80025ce <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002518:	e062      	b.n	80025e0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6818      	ldr	r0, [r3, #0]
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	6899      	ldr	r1, [r3, #8]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	f000 f95c 	bl	80027e6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800253c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	609a      	str	r2, [r3, #8]
      break;
 8002546:	e04e      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6818      	ldr	r0, [r3, #0]
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	6899      	ldr	r1, [r3, #8]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	f000 f945 	bl	80027e6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800256a:	609a      	str	r2, [r3, #8]
      break;
 800256c:	e03b      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	6859      	ldr	r1, [r3, #4]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	461a      	mov	r2, r3
 800257c:	f000 f8bc 	bl	80026f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2150      	movs	r1, #80	; 0x50
 8002586:	4618      	mov	r0, r3
 8002588:	f000 f913 	bl	80027b2 <TIM_ITRx_SetConfig>
      break;
 800258c:	e02b      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	6859      	ldr	r1, [r3, #4]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	461a      	mov	r2, r3
 800259c:	f000 f8da 	bl	8002754 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2160      	movs	r1, #96	; 0x60
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 f903 	bl	80027b2 <TIM_ITRx_SetConfig>
      break;
 80025ac:	e01b      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	6859      	ldr	r1, [r3, #4]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	461a      	mov	r2, r3
 80025bc:	f000 f89c 	bl	80026f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2140      	movs	r1, #64	; 0x40
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f8f3 	bl	80027b2 <TIM_ITRx_SetConfig>
      break;
 80025cc:	e00b      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4619      	mov	r1, r3
 80025d8:	4610      	mov	r0, r2
 80025da:	f000 f8ea 	bl	80027b2 <TIM_ITRx_SetConfig>
        break;
 80025de:	e002      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80025e0:	bf00      	nop
 80025e2:	e000      	b.n	80025e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80025e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr

08002636 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a25      	ldr	r2, [pc, #148]	; (80026f0 <TIM_Base_SetConfig+0xa8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d007      	beq.n	8002670 <TIM_Base_SetConfig+0x28>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002666:	d003      	beq.n	8002670 <TIM_Base_SetConfig+0x28>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a22      	ldr	r2, [pc, #136]	; (80026f4 <TIM_Base_SetConfig+0xac>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d108      	bne.n	8002682 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	4313      	orrs	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a1a      	ldr	r2, [pc, #104]	; (80026f0 <TIM_Base_SetConfig+0xa8>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d007      	beq.n	800269a <TIM_Base_SetConfig+0x52>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002690:	d003      	beq.n	800269a <TIM_Base_SetConfig+0x52>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a17      	ldr	r2, [pc, #92]	; (80026f4 <TIM_Base_SetConfig+0xac>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d108      	bne.n	80026ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <TIM_Base_SetConfig+0xa8>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d103      	bne.n	80026e0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	615a      	str	r2, [r3, #20]
}
 80026e6:	bf00      	nop
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bc80      	pop	{r7}
 80026ee:	4770      	bx	lr
 80026f0:	40012c00 	.word	0x40012c00
 80026f4:	40000400 	.word	0x40000400

080026f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	f023 0201 	bic.w	r2, r3, #1
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002722:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f023 030a 	bic.w	r3, r3, #10
 8002734:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	4313      	orrs	r3, r2
 800273c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	621a      	str	r2, [r3, #32]
}
 800274a:	bf00      	nop
 800274c:	371c      	adds	r7, #28
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr

08002754 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002754:	b480      	push	{r7}
 8002756:	b087      	sub	sp, #28
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	f023 0210 	bic.w	r2, r3, #16
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800277e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	031b      	lsls	r3, r3, #12
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	4313      	orrs	r3, r2
 8002788:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002790:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	621a      	str	r2, [r3, #32]
}
 80027a8:	bf00      	nop
 80027aa:	371c      	adds	r7, #28
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b085      	sub	sp, #20
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	f043 0307 	orr.w	r3, r3, #7
 80027d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	609a      	str	r2, [r3, #8]
}
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr

080027e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b087      	sub	sp, #28
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	60f8      	str	r0, [r7, #12]
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002800:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	021a      	lsls	r2, r3, #8
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	431a      	orrs	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	4313      	orrs	r3, r2
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	4313      	orrs	r3, r2
 8002812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	609a      	str	r2, [r3, #8]
}
 800281a:	bf00      	nop
 800281c:	371c      	adds	r7, #28
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002838:	2302      	movs	r3, #2
 800283a:	e041      	b.n	80028c0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002862:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a14      	ldr	r2, [pc, #80]	; (80028cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d009      	beq.n	8002894 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002888:	d004      	beq.n	8002894 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a10      	ldr	r2, [pc, #64]	; (80028d0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d10c      	bne.n	80028ae <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800289a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	68ba      	ldr	r2, [r7, #8]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bc80      	pop	{r7}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40012c00 	.word	0x40012c00
 80028d0:	40000400 	.word	0x40000400

080028d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr

080028e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <__libc_init_array>:
 80028f8:	b570      	push	{r4, r5, r6, lr}
 80028fa:	2600      	movs	r6, #0
 80028fc:	4d0c      	ldr	r5, [pc, #48]	; (8002930 <__libc_init_array+0x38>)
 80028fe:	4c0d      	ldr	r4, [pc, #52]	; (8002934 <__libc_init_array+0x3c>)
 8002900:	1b64      	subs	r4, r4, r5
 8002902:	10a4      	asrs	r4, r4, #2
 8002904:	42a6      	cmp	r6, r4
 8002906:	d109      	bne.n	800291c <__libc_init_array+0x24>
 8002908:	f000 f822 	bl	8002950 <_init>
 800290c:	2600      	movs	r6, #0
 800290e:	4d0a      	ldr	r5, [pc, #40]	; (8002938 <__libc_init_array+0x40>)
 8002910:	4c0a      	ldr	r4, [pc, #40]	; (800293c <__libc_init_array+0x44>)
 8002912:	1b64      	subs	r4, r4, r5
 8002914:	10a4      	asrs	r4, r4, #2
 8002916:	42a6      	cmp	r6, r4
 8002918:	d105      	bne.n	8002926 <__libc_init_array+0x2e>
 800291a:	bd70      	pop	{r4, r5, r6, pc}
 800291c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002920:	4798      	blx	r3
 8002922:	3601      	adds	r6, #1
 8002924:	e7ee      	b.n	8002904 <__libc_init_array+0xc>
 8002926:	f855 3b04 	ldr.w	r3, [r5], #4
 800292a:	4798      	blx	r3
 800292c:	3601      	adds	r6, #1
 800292e:	e7f2      	b.n	8002916 <__libc_init_array+0x1e>
 8002930:	08002988 	.word	0x08002988
 8002934:	08002988 	.word	0x08002988
 8002938:	08002988 	.word	0x08002988
 800293c:	0800298c 	.word	0x0800298c

08002940 <memset>:
 8002940:	4603      	mov	r3, r0
 8002942:	4402      	add	r2, r0
 8002944:	4293      	cmp	r3, r2
 8002946:	d100      	bne.n	800294a <memset+0xa>
 8002948:	4770      	bx	lr
 800294a:	f803 1b01 	strb.w	r1, [r3], #1
 800294e:	e7f9      	b.n	8002944 <memset+0x4>

08002950 <_init>:
 8002950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002952:	bf00      	nop
 8002954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002956:	bc08      	pop	{r3}
 8002958:	469e      	mov	lr, r3
 800295a:	4770      	bx	lr

0800295c <_fini>:
 800295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295e:	bf00      	nop
 8002960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002962:	bc08      	pop	{r3}
 8002964:	469e      	mov	lr, r3
 8002966:	4770      	bx	lr
