<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Supported Verilog Syntax" />
<meta name="abstract" content="V2LVS supports Verilog-2001 keywords and constructs. Such items may be parsed but are not translated. When this is the case, it is indicated in the table as a parsing support issue." />
<meta name="description" content="V2LVS supports Verilog-2001 keywords and constructs. Such items may be parsed but are not translated. When this is the case, it is indicated in the table as a parsing support issue." />
<meta name="DC.subject" content="Verilog, syntax in V2LVS, V2LVS, Verilog syntax" />
<meta name="keywords" content="Verilog, syntax in V2LVS, V2LVS, Verilog syntax" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Supported Verilog Syntax</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Supported Verilog Syntax" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Supported Verilog
Syntax</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">V2LVS supports
Verilog-2001 keywords and constructs. Such items may be parsed but
are not translated. When this is the case, it is indicated in the
table as a parsing support issue.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id70cabb6f-d39b-4625-998b-3868742bacc3">
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idda17b65f-9256-4c5d-9591-bf2b812be8c7" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Verilog-2001 Constructs</span></caption><colgroup><col style="width:1.625in" /><col style="width:4.875in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d53338e191"><p class="p">Construct</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d53338e194"><p class="p">Description of supported
elements</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">ANSI style ports</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">All styles of port declaration
and initialization as specified in the IEEE Std 1364-2001 are supported,
including:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id1d4a9795-0d22-4a2a-804e-0daae4882aa3"><p class="p">data-type (integer, etc.) with port declarations</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idaac20c38-4d4c-4065-9ed0-b2ae6e5e03ec"><p class="p">output port declaration including: net-type,
reg, integer, time, signed</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idfc9c01d1-f7c6-474b-b046-08ed4f7ff5a5"><p class="p">output reg/integer/time initialization</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idc46cab65-78d6-4e8e-81db-7dd0d9c4dc48"><p class="p">ANSI ports with UDP declaration</p>
</li>
</ul>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>module ansi_ports ( 
  input read, read2, 
  input write, 
  input [7:0] data_in, data_in2, 
  output [7:0] data_out, data_out2, 
  output data_out, 
  inout io1, io2 
); 
primitive test (output reg out, input a, b, sel,
                 clk); 
module top(input wire [7:0] i,
           output reg [7:0] o); 
module top(input wire [7:0] i, output real o); 
module top(input .i({a[0:3]}), output o=1); 
module top(input wire [7:0] in1,
           output integer oi1,
           oi2, output time ot); </code></pre></td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">`begin_keywords</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">“1364-1995” and “1364-2001”</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Compiler directives</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">`line (parsing only),
`ifndef, `elsif</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Config declaration</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Library parsing support
for config … endconfig</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Expressions</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support of the
following elements:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id6081fe0c-ec18-4ed4-bddd-61e0d85cd3db"><p class="p">&gt;&gt;&gt; and &lt;&lt;&lt;
signed shift operators</p>
<p class="p">V2LVS treats these as &gt;&gt; and &lt;&lt; respectively</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idfd8b3acf-ffce-4290-92a0-4eb70c1bd25f"><p class="p">event trigger (with -&gt; operator) can take
a hierarchical identifier.</p>
</li>
</ul>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>  if ( in1[4:1] == 4’b1010 )
    -&gt; top.a.trig1</code></pre><ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__iddae04014-36b7-4724-92ac-645ef0fb68d9"><p class="p">event expression can take hierarchical identifier</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idff3fdad5-dfdd-444a-aaaf-a6fe0a59559a"><p class="p">concatenation of constant-expressions,
module-path expressions, and nets, respectively</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id7e09533e-d22e-4a1b-a8fc-07b75ac13b6d"><p class="p">+: and -: in range specification</p>
</li>
</ul>
<p class="p">Example: </p>
<pre class="pre codeblock leveled"><code>  assign b1[1+:4] = a[1];
  sub i1[1:0] (.a(tp1[11‑:8]),
              .b_i({tp2[2‑:3],1’b0}));</code></pre><ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id4a62cedb-b789-4445-bf2f-96d3630101df"><p class="p">variable assignments can be done to hierarchical
paths</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__ideaebebf1-5024-4801-92a9-3b502e840e61"><p class="p">constant-range expression (as in assignment
to a slice)</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__ida31db137-8373-47f0-8fa1-e8b589efc0ee"><p class="p">power operator (**) (fully supported)</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id3319c121-2f57-4cc9-b213-a3988f474edf"><p class="p">signed numbers in tick notation ( 2'sb01
)</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id1682d104-ace3-43e8-96ac-3eb7e49eac6f"><p class="p">initialization during declaration. Example:
reg a = 0;</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idd2340f8b-5480-496e-9fdb-0e1c75ed5c40"><p class="p">UDP instantiation in module items and
generate items</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id4ed88714-c376-459d-a418-9d1a6e3b6268"><p class="p">arrayed identifiers and escaped arrayed identifiers</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id024e5442-38d7-4092-9dd5-d8ad57a9b434"><p class="p">comma-separated sensitivity list</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__iddfd32ed2-54f4-4833-a539-16167d5d9497"><p class="p">@*, @(*) event control statements</p>
</li>
</ul>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Library declaration</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Library parsing support
for cell, design, instance, liblist, and use keywords.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Multidimensional arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support of the
following constructs:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id6c173d8c-2d03-4fb3-9512-940f3490ff50"><p class="p">library parsing for multidimensional
arrays. Note that multidimensional ports and nets are not translated
to SPICE</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id39660738-998d-4599-a615-ed61037b2ea4"><p class="p">multidimensional array declaration (as
reg [7:0] a[0:1][3:0])</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idfa816187-bdd6-47f3-89c9-04f90d903e46"><p class="p">multidimensional array usage (as wire b=a[0][0][0])</p>
</li>
</ul>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Net declaration</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support for signed/unsigned
property with net declaration.</p>
<p class="p">Parsing support for initialization during
declaration. </p>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>  reg a = 0;</code></pre></td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">New keywords</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support of these
keywords: automatic, cell, config, design, endconfig, -incdir, instance,
liblist, library, realtime, signed, unsigned, use.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Parameters</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">The following parameter
types are supported:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id1a6d9e73-90a4-44ad-b4dd-f2412137e00c"><p class="p">parameter and local parameter declarations</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id0ca20b82-7b03-49a4-809e-a71fb8a7ba6d"><p class="p">parsing support of signed property with
local parameter</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id88ddab15-b4ab-48c2-9972-46dc9ec5b8c6"><p class="p">list of parameter declarations in the
module declaration line</p>
</li>
</ul>
<p class="p">Examples:</p>
<pre class="pre codeblock leveled"><code>  parameter integer width = 8; 
  parameter signed [5:0] p3 = 3; 
  module SUB #(parameter p = 2) (out1, in1, in2); 
  module top #(parameter signed num1= 24, 
               parameter real num2= num1) 
               ( input wire [7:0] in,output [5:0] out1); </code></pre><ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id411ce3a1-0162-4d39-9e71-4cd980173828"><p class="p">explicit parameter support in module instantiation</p>
</li>
</ul>
<p class="p">Example:</p>
<pre class="pre codeblock leveled"><code>  vdff #(.size(8),.delay(12)) mod_c(out_c, in_c, clk);</code></pre></td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">specparam</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support of the
following elements:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idddc87a9a-5195-49be-b291-32f161c2676f"><p class="p">optional range specification with specparam declaration
for constructs related to module name and interface information,
like ANSI ports</p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__ideea766fe-8555-4a44-b609-f948c5d7635e"><p class="p">pulse_control_specparam in specparam assignment </p>
</li>
</ul>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e191 "><p class="p">Timing checks</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d53338e194 "><p class="p">Parsing support of the
following system calls:</p>
<ul class="ul"><li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__idc180db67-d41b-4146-94e2-bdcb4524dbb6"><p class="p">$removal, $timeskew, $fullskew system
calls </p>
</li>
<li class="li" id="id46b12a84-9e6d-48ad-bdf7-d9cad9ee4a6d__id2acee18e-f1fd-4e4f-a834-37d8cd2a40a8"><p class="p">notify_reg in all the timing_check systems calls</p>
</li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">The -V1995 command line option supports Verilog-1995
syntax. For example, if you have the following code:</p>
<pre class="pre codeblock leveled"><code>module generate(input endgenerate); 
endmodule </code></pre><p class="p">The generate and endgenerate words are keywords
in Verilog-2001, but they are normal identifiers in Verilog-1995.
If you want to interpret them as normal identifiers, use the -V1995 command
line option.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Supported Verilog Syntax"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SupportedVerilogSyntax_id46b12a84.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>