    11.125.523.658      Number of clock cycless                   
    18.799.049.240      Number of instruction              #    1,69  insns per Number of clock cycles        
                 1      cpu-migrations                                              
       3,017863731 seconds time elapsed
            27.227      Number of X87 uops executed                                                      [57,20%]
           318.707      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,26%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,32%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,32%]
                 0      Counts 256-bit packed floating point                                                      [57,17%]
                 0      Counts 256-bit packed single-precision                                                      [57,03%]
     9.954.643.779      Counts 256-bit packed double-precision                                                      [56,92%]
       2,839587400 seconds time elapsed
            62.461      Cache misses              #   60,056 % of all cache refs     [49,99%]
           104.004      Cache references                                             [74,99%]
        73.136.973      mem-loads:p                                                  [75,02%]
     4.213.495.809      mem-stores:p                                                 [24,98%]
       2,911669257 seconds time elapsed
     6.090.956.326      L1-dcache-loads                                              [79,92%]
           151.534      L1-dcache-load-misses     #    0,00% of all L1-dcache hits   [80,05%]
     4.213.370.897      L1-dcache-stores                                             [80,06%]
            66.608      L1-dcache-store-misses                                       [80,06%]
                 0      L1-dcache-prefetches                                        
            17.975      L1-dcache-prefetch-misses                                    [79,92%]
       2,908431420 seconds time elapsed
                 0      L1-icache-loads                                             
           118.586      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       3,440850239 seconds time elapsed
            41.774      LLC-loads                                                    [66,60%]
            43.994      LLC-load-misses           #  105,31% of all LL-cache hits    [66,76%]
            46.574      LLC-stores                                                   [66,77%]
            49.950      LLC-store-misses                                             [66,77%]
            14.287      LLC-prefetches                                               [66,63%]
             8.599      LLC-prefetch-misses                                          [66,49%]
       2,817195919 seconds time elapsed
     6.092.927.284      dTLB-loads                                                  
             7.350      dTLB-load-misses          #    0,00% of all dTLB cache hits 
     4.213.332.269      dTLB-stores                                                 
             3.385      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       2,827132408 seconds time elapsed
             3.719      iTLB-loads                                                  
             1.530      iTLB-load-misses          #   41,14% of all iTLB cache hits 
     1.038.042.544      branch-loads                                                
            25.655      branch-load-misses                                          
       3,075612794 seconds time elapsed
    21.240.062.719      Stalled cycles                                                      [50,04%]
         3.196.085      CYCLES_L2_PENDING                                                     [50,04%]
    10.618.264.413      CYCLES_LDM_PENDING                                                     [50,04%]
         2.666.182      CYCLES_L1D_PENDING                                                     [50,04%]
       726.324.033      CYCLES_NO_EXECUTE                                                     [49,96%]
           965.456      STALLS_L2_PENDING                                                      [50,14%]
           636.275      STALLS_L1D_PENDING                                                     [37,55%]
       719.837.482      STALLS_LDM_PENDING                                                     [50,00%]
       2,818731931 seconds time elapsed
             7.089      Counts arithmetic multiply operations                                                      
           106.517      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       2,836849254 seconds time elapsed
    25.986.360.688      Uops executed                                                      [50,07%]
    26.022.129.601      Counts total number of uops executed from any thread per cycle                                                      [50,14%]
    26.047.980.844      Counts total number of uops executed per thread each cycle                                                      [50,21%]
    29.634.026.138      Number of cycles with no uops executed                                                      [50,21%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,07%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [49,93%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [49,80%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [50,00%]
       2,892203638 seconds time elapsed
     6.659.667.216      Uops dispatch to specific ports                                                      [57,11%]
     4.832.821.936      Cycles in which a uop is dispatched on port 0                                                      [57,11%]
     5.092.476.388      Cycles in which a uop is dispatched on port 1                                                      [57,11%]
     5.035.212.753      Cycles in which a uop is dispatched on port 2                                                      [57,18%]
     5.262.306.739      Cycles in which a uop is dispatched on port 3                                                      [57,30%]
     4.233.985.372      Cycles in which a uop is dispatched on port 4                                                      [57,22%]
     2.011.668.768      Cycles in which a uop is dispatched on port 5                                                      [57,11%]
       2,966268456 seconds time elapsed
    17.891.350.429      Uops issued                                                      [57,05%]
    17.895.193.351      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,05%]
     7.091.554.978      Alias to ANY:c=1:i=1:t=1                                                     [57,13%]
    10.909.722.590      Alias to ANY:c=1:i=1                                                     [57,39%]
            19.712      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,31%]
            15.803      Number of slow LEA or similar uops allocated                                                      [57,19%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,05%]
       2,822220164 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
           105.631      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
           951.377      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
       721.104.801      Number of Instruction Cache,Buffer                                                     
       2,861015222 seconds time elapsed
       280.535.612      Instruction Length Decoder stalls                                                     
             2.744      Stall caused by changing prefix length of the instruction                                                     
       280.532.988      Stall cycles due to IQ full                                                     
       2,867229992 seconds time elapsed
            46.256      Resource related stall cycles                                                      [79,98%]
     6.560.966.122      Cycles stalled due to Resource Related reason                                                      [79,98%]
     2.491.610.745      Cycles stalled due to no eligible RS entry available                                                      [79,98%]
     4.491.538.808      Cycles stalled due to no store buffers available                                                      [80,10%]
           233.745      Cycles stalled due to re-order buffer full                                                      [79,98%]
       2,896843349 seconds time elapsed
