// Seed: 3556657189
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_4;
  assign id_4 = id_1;
  assign id_3 = 1'd0;
  logic [7:0] id_5;
  id_6 :
  assert property (@(negedge 1'b0 or posedge id_4) 1'b0)
  else;
  assign id_4 = id_5[1];
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
