 
****************************************
Report : qor
Design : Question_5_2
Version: L-2016.03
Date   : Sat Feb 24 23:32:36 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.89
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.98
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4889
  Buf/Inv Cell Count:             196
  Buf Cell Count:                  76
  Inv Cell Count:                 120
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2459
  Sequential Cell Count:         2430
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5958.660308
  Noncombinational Area: 17296.024364
  Buf/Inv Area:            368.254662
  Total Buffer Area:           178.92
  Total Inverter Area:         189.34
  Macro/Black Box Area:      0.000000
  Net Area:               8801.793196
  -----------------------------------
  Cell Area:             23254.684672
  Design Area:           32056.477867


  Design Rules
  -----------------------------------
  Total Number of Nets:          5592
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: en4110032rlvm

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.66
  Logic Optimization:                  3.94
  Mapping Optimization:               11.08
  -----------------------------------------
  Overall Compile Time:               39.08
  Overall Compile Wall Clock Time:    42.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
