INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_9full add/project_9full add.srcs/sources_1/new/full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_9full add/project_9full add.srcs/sim_1/new/full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_9full add/project_9full add.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
