// Seed: 4189611092
`default_nettype id_10
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_0[1'b0 : 1] = id_2;
  logic id_3;
  type_6(
      1, 1'b0, 1
  );
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  inout id_11;
  input id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_13, id_14, id_15;
endmodule
