Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 13 00:13:24 2021
| Host         : manjaro running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file hdmi_trans_top_timing_summary_routed.rpt -pb hdmi_trans_top_timing_summary_routed.pb -rpx hdmi_trans_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_trans_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.941        0.000                      0                  212        0.183        0.000                      0                  212        1.102        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clock  {0.000 6.737}        13.474          74.219          
  clk_out2_clock  {0.000 1.347}        2.695           371.094         
  clkfbout_clock  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clock        7.941        0.000                      0                  212        0.183        0.000                      0                  212        6.237        0.000                       0                   142  
  clk_out2_clock                                                                                                                                                    1.102        0.000                       0                    10  
  clkfbout_clock                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.748ns (32.744%)  route 3.590ns (67.256%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.569 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.834 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.834    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y66        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.743ns (32.680%)  route 3.590ns (67.320%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.569 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.829 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.829    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y66        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.765ns (33.933%)  route 3.436ns (66.067%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 12.434 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.272     3.772    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.105     3.877 r  inst_vga_shift/y[0]_i_11/O
                         net (fo=1, routed)           0.000     3.877    inst_vga_shift/y[0]_i_11_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.334 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.334    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.432 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.697 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.697    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.340    12.434    inst_vga_shift/clk_out1
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism              0.413    12.847    
                         clock uncertainty           -0.234    12.613    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.059    12.672    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.980ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.760ns (33.869%)  route 3.436ns (66.131%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 12.434 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.272     3.772    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.105     3.877 r  inst_vga_shift/y[0]_i_11/O
                         net (fo=1, routed)           0.000     3.877    inst_vga_shift/y[0]_i_11_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.334 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.334    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.432 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.692 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.692    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.340    12.434    inst_vga_shift/clk_out1
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism              0.413    12.847    
                         clock uncertainty           -0.234    12.613    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.059    12.672    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  7.980    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.683ns (31.915%)  route 3.590ns (68.085%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.569 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.769 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.769    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y66        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.664ns (31.668%)  route 3.590ns (68.332%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.569 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.569    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.750 r  inst_vga_shift/x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.750    inst_vga_shift/x_reg[8]_i_1_n_7
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y66        FDRE                                         r  inst_vga_shift/x_reg[8]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y66        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[8]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.650ns (31.486%)  route 3.590ns (68.514%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.736 r  inst_vga_shift/x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.736    inst_vga_shift/x_reg[4]_i_1_n_6
    SLICE_X107Y65        FDRE                                         r  inst_vga_shift/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y65        FDRE                                         r  inst_vga_shift/x_reg[5]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y65        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[5]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.700ns (33.097%)  route 3.436ns (66.903%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 12.434 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.272     3.772    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.105     3.877 r  inst_vga_shift/y[0]_i_11/O
                         net (fo=1, routed)           0.000     3.877    inst_vga_shift/y[0]_i_11_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.334 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.334    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.432 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.632 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.632    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.340    12.434    inst_vga_shift/clk_out1
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism              0.413    12.847    
                         clock uncertainty           -0.234    12.613    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.059    12.672    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 1.645ns (31.420%)  route 3.590ns (68.580%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 12.501 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.426     3.926    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y64        LUT3 (Prop_lut3_I1_O)        0.105     4.031 r  inst_vga_shift/x[0]_i_10/O
                         net (fo=1, routed)           0.000     4.031    inst_vga_shift/x[0]_i_10_n_0
    SLICE_X107Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.471 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.471    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.731 r  inst_vga_shift/x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.731    inst_vga_shift/x_reg[4]_i_1_n_4
    SLICE_X107Y65        FDRE                                         r  inst_vga_shift/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.407    12.501    inst_vga_shift/clk_out1
    SLICE_X107Y65        FDRE                                         r  inst_vga_shift/x_reg[7]/C
                         clock pessimism              0.449    12.950    
                         clock uncertainty           -0.234    12.716    
    SLICE_X107Y65        FDRE (Setup_fdre_C_D)        0.059    12.775    inst_vga_shift/x_reg[7]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clock rise@13.474ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.681ns (32.848%)  route 3.436ns (67.152%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 12.434 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.558    -0.505    inst_vga_shift/clk_out1
    SLICE_X108Y71        FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.398    -0.107 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=8, routed)           1.148     1.041    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X108Y69        LUT3 (Prop_lut3_I1_O)        0.232     1.273 f  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.327     1.600    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.105     1.705 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.690     2.395    inst_vga_shift/cnt_v
    SLICE_X105Y69        LUT5 (Prop_lut5_I3_O)        0.105     2.500 r  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.272     3.772    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.105     3.877 r  inst_vga_shift/y[0]_i_11/O
                         net (fo=1, routed)           0.000     3.877    inst_vga_shift/y[0]_i_11_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.334 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.334    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.432 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.432    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.613 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.613    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    14.800 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.804    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.562 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.017    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.094 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.340    12.434    inst_vga_shift/clk_out1
    SLICE_X103Y68        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism              0.413    12.847    
                         clock uncertainty           -0.234    12.613    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.059    12.672    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  8.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_vga_shift/vpg_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.296%)  route 0.129ns (47.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.593    inst_vga_shift/clk_out1
    SLICE_X110Y70        FDRE                                         r  inst_vga_shift/vpg_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  inst_vga_shift/vpg_hs_reg/Q
                         net (fo=2, routed)           0.129    -0.323    inst_hdmi_trans/inst_encode_chn_b/vpg_hs
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.834    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.075    -0.506    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.158%)  route 0.135ns (48.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.592    inst_vga_shift/clk_out1
    SLICE_X110Y69        FDRE                                         r  inst_vga_shift/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inst_vga_shift/rgb_reg[8]/Q
                         net (fo=5, routed)           0.135    -0.316    inst_hdmi_trans/inst_encode_chn_g/D[0]
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X111Y68        FDRE (Hold_fdre_C_D)         0.072    -0.505    inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.603%)  route 0.121ns (39.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.329    inst_hdmi_trans/inst_encode_chn_g/n1d[0]
    SLICE_X113Y68        LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    inst_hdmi_trans/inst_encode_chn_g/q_m_1
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092    -0.485    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.507%)  route 0.149ns (44.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.149    -0.300    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg_n_0_[1]
    SLICE_X112Y68        LUT5 (Prop_lut5_I4_O)        0.045    -0.255 r  inst_hdmi_trans/inst_encode_chn_g/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    inst_hdmi_trans/inst_encode_chn_g/dout[1]_i_1_n_0
    SLICE_X112Y68        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y68        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.121    -0.457    inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.266%)  route 0.145ns (50.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.145    -0.304    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.071    -0.506    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.663%)  route 0.174ns (48.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.593    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/Q
                         net (fo=1, routed)           0.174    -0.277    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I5_O)        0.045    -0.232 r  inst_hdmi_trans/inst_encode_chn_b/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.232    inst_hdmi_trans/inst_encode_chn_b/dout[9]_i_1__1_n_0
    SLICE_X112Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.896    -0.833    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[9]/C
                         clock pessimism              0.276    -0.558    
    SLICE_X112Y71        FDCE (Hold_fdce_C_D)         0.120    -0.438    inst_hdmi_trans/inst_encode_chn_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.507%)  route 0.127ns (40.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.626    -0.594    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.127    -0.326    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[1]
    SLICE_X113Y72        LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0_n_0
    SLICE_X113Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.834    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X113Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X113Y72        FDCE (Hold_fdce_C_D)         0.092    -0.489    inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_vga_shift/clk_out1
    SLICE_X110Y68        FDRE                                         r  inst_vga_shift/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_vga_shift/rgb_reg[9]/Q
                         net (fo=5, routed)           0.150    -0.300    inst_vga_shift/rgb_reg[9]_0
    SLICE_X111Y68        LUT2 (Prop_lut2_I1_O)        0.045    -0.255 r  inst_vga_shift/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]_0[1]
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X111Y68        FDRE (Hold_fdre_C_D)         0.107    -0.471    inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.020%)  route 0.140ns (42.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.309    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X113Y68        LUT2 (Prop_lut2_I0_O)        0.045    -0.264 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    inst_hdmi_trans/inst_encode_chn_g/n0q_m[1]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X113Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.091    -0.486    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.626    -0.594    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/Q
                         net (fo=1, routed)           0.116    -0.350    inst_hdmi_trans/inst_encode_chn_b/c0_q
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.834    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/C
                         clock pessimism              0.241    -0.594    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.017    -0.577    inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   inst_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X104Y72    inst_vga_shift/cnt_v_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X104Y72    inst_vga_shift/cnt_v_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y64    inst_vga_shift/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y64    inst_vga_shift/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y64    inst_vga_shift/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y64    inst_vga_shift/x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y65    inst_vga_shift/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y65    inst_vga_shift/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y65    inst_vga_shift/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X107Y65    inst_vga_shift/x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y72    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y72    inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X109Y69    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X109Y69    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y71    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y71    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y72    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y71    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y72    inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y72    inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   inst_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



