Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 22 20:23:39 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sha256Accel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (261)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (261)
---------------------------------
 There are 261 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.909        0.000                      0                 4941        0.242        0.000                      0                 4941        3.870        0.000                       0                  1904  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.909        0.000                      0                 4941        0.242        0.000                      0                 4941        3.870        0.000                       0                  1904  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__11/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_12_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_12_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_12_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/wvars_load_6_reg_352_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/add_i26_i241347_fu_120_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.264%)  route 0.119ns (31.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/wvars_load_6_reg_352_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.548 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/wvars_load_6_reg_352_reg[0]/Q
                         net (fo=1, unplaced)         0.119     0.667    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i241347_fu_120_reg[31]_0[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.765 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i241347_fu_120[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.765    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_44
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/add_i26_i241347_fu_120_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/add_i26_i241347_fu_120_reg[0]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.112     0.523    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/add_i26_i241347_fu_120_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528                bd_0_i/hls_inst/inst/buffer_10_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870                bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/wValues_U/ram0_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870                bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_427/wValues_U/ram0_reg_0_63_0_0/DP/CLK



