{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733142584721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142584721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 09:29:44 2024 " "Processing started: Mon Dec  2 09:29:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142584721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142584721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142584722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733142585128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733142585128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDriver-Behavioral " "Found design unit 1: DisplayDriver-Behavioral" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592799 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592801 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULAvhd.vhd " "Can't analyze file -- file ULAvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733142592804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592808 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592808 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registrador.vhd " "Can't analyze file -- file registrador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733142592812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592815 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592815 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decodificador.vhd " "Can't analyze file -- file Decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733142592818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_bus-Behavioral " "Found design unit 1: address_bus-Behavioral" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592820 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_bus " "Found entity 1: address_bus" {  } { { "address_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-Behavioral " "Found design unit 1: data_bus-Behavioral" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592821 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bus-Behavioral " "Found design unit 1: control_bus-Behavioral" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592823 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bus " "Found entity 1: control_bus" {  } { { "control_bus.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592823 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733142592826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592828 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8.vhd " "Can't analyze file -- file register8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733142592831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_unidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_unidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_unidade-behavior " "Found design unit 1: memoria_unidade-behavior" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592833 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_unidade " "Found entity 1: memoria_unidade" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142592834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142592834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733142593035 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out CPU.vhd(26) " "VHDL Signal Declaration warning at CPU.vhd(26): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733142593037 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mov_enable CPU.vhd(29) " "Verilog HDL or VHDL warning at CPU.vhd(29): object \"mov_enable\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733142593037 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_literal CPU.vhd(90) " "VHDL Process Statement warning at CPU.vhd(90): inferring latch(es) for signal or variable \"reg_literal\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593038 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[0\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[0\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[1\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[1\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[2\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[2\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[3\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[3\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[4\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[4\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[5\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[5\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[6\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[6\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_literal\[7\] CPU.vhd(90) " "Inferred latch for \"reg_literal\[7\]\" at CPU.vhd(90)" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593042 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:Controle " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:Controle\"" {  } { { "CPU.vhd" "Controle" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593057 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mov_enable UnidadeControle.vhd(26) " "VHDL Signal Declaration warning at UnidadeControle.vhd(26): used implicit default value for signal \"mov_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733142593058 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UnidadeControle.vhd(84) " "VHDL Process Statement warning at UnidadeControle.vhd(84): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142593058 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(162) " "VHDL Process Statement warning at UnidadeControle.vhd(162): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142593059 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(182) " "VHDL Process Statement warning at UnidadeControle.vhd(182): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142593059 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(190) " "VHDL Process Statement warning at UnidadeControle.vhd(190): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142593059 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(197) " "VHDL Process Statement warning at UnidadeControle.vhd(197): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142593059 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593060 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode_memory UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"opcode_memory\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593060 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_select_memory UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"reg_select_memory\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593061 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_code UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"ula_code\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593061 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.PULANDO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.PULANDO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593062 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MOVER UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.MOVER\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ACESSO_MEMORIA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ACESSO_MEMORIA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.SALTO_ADR UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.SALTO_ADR\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_LITERAL UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_LITERAL\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.PEGA_LITERAL UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.PEGA_LITERAL\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESCRITA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESCRITA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ACESSO_IO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ACESSO_IO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.EXECUTA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.EXECUTA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DECODIFICA_2 UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.DECODIFICA_2\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DECODIFICA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.DECODIFICA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_PC UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_PC\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593063 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.BUSCA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.BUSCA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593064 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593064 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.INICIO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.INICIO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593064 "|CPU|UnidadeControle:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_unidade memoria_unidade:Memoria " "Elaborating entity \"memoria_unidade\" for hierarchy \"memoria_unidade:Memoria\"" {  } { { "CPU.vhd" "Memoria" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 memoria_unidade:Memoria\|ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\"" {  } { { "memoria_unidade.vhd" "ram_instance" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256x8.mif " "Parameter \"init_file\" = \"ram256x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142593134 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733142593134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e504 " "Found entity 1: altsyncram_e504" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142593176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e504 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated " "Elaborating entity \"altsyncram_e504\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593179 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA.vhd(21) " "VHDL Process Statement warning at ULA.vhd(21): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ULA.vhd(21) " "VHDL Process Statement warning at ULA.vhd(21): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.vhd(21) " "Inferred latch for \"result\[0\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.vhd(21) " "Inferred latch for \"result\[1\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.vhd(21) " "Inferred latch for \"result\[2\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.vhd(21) " "Inferred latch for \"result\[3\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.vhd(21) " "Inferred latch for \"result\[4\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.vhd(21) " "Inferred latch for \"result\[5\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.vhd(21) " "Inferred latch for \"result\[6\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.vhd(21) " "Inferred latch for \"result\[7\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.vhd(21) " "Inferred latch for \"resultado\[0\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.vhd(21) " "Inferred latch for \"resultado\[1\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.vhd(21) " "Inferred latch for \"resultado\[2\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.vhd(21) " "Inferred latch for \"resultado\[3\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.vhd(21) " "Inferred latch for \"resultado\[4\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.vhd(21) " "Inferred latch for \"resultado\[5\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.vhd(21) " "Inferred latch for \"resultado\[6\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142593180 "|CPU|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Unit Input_Unit:Entrada " "Elaborating entity \"Input_Unit\" for hierarchy \"Input_Unit:Entrada\"" {  } { { "CPU.vhd" "Entrada" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Unit Output_Unit:Saida " "Elaborating entity \"Output_Unit\" for hierarchy \"Output_Unit:Saida\"" {  } { { "CPU.vhd" "Saida" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:HEX0_Driver " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:HEX0_Driver\"" {  } { { "CPU.vhd" "HEX0_Driver" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142593183 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[0\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[1\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[2\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[3\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[4\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[5\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[6\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[7\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733142593433 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733142593433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[0\] " "Latch ULA:ULA\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[1\] " "Latch ULA:ULA\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[2\] " "Latch ULA:ULA\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[3\] " "Latch ULA:ULA\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|reg_select_memory\[1\] " "Latch UnidadeControle:Controle\|reg_select_memory\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[1\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[1\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|reg_select_memory\[0\] " "Latch UnidadeControle:Controle\|reg_select_memory\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[0\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[0\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593719 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[2\] " "Latch UnidadeControle:Controle\|ula_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[1\] " "Latch UnidadeControle:Controle\|ula_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[0\] " "Latch UnidadeControle:Controle\|ula_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[3\] " "Latch UnidadeControle:Controle\|ula_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.BUSCA_646 " "Latch UnidadeControle:Controle\|proximo_estado.BUSCA_646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.SALTO_ADR " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.SALTO_ADR" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.SALTO_ADR_533 " "Latch UnidadeControle:Controle\|proximo_estado.SALTO_ADR_533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.PULANDO_494 " "Latch UnidadeControle:Controle\|proximo_estado.PULANDO_494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[4\] " "Latch ULA:ULA\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[5\] " "Latch ULA:ULA\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[6\] " "Latch ULA:ULA\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[1\] " "Latch ULA:ULA\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[2\] " "Latch ULA:ULA\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[3\] " "Latch ULA:ULA\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[0\] " "Latch ULA:ULA\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593720 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.ACESSO_IO_581 " "Latch UnidadeControle:Controle\|proximo_estado.ACESSO_IO_581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.ACESSO_MEMORIA_520 " "Latch UnidadeControle:Controle\|proximo_estado.ACESSO_MEMORIA_520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.MOVER_507 " "Latch UnidadeControle:Controle\|proximo_estado.MOVER_507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|opcode_memory\[2\] " "Latch UnidadeControle:Controle\|opcode_memory\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|opcode_memory\[1\] " "Latch UnidadeControle:Controle\|opcode_memory\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|opcode_memory\[0\] " "Latch UnidadeControle:Controle\|opcode_memory\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|opcode_memory\[3\] " "Latch UnidadeControle:Controle\|opcode_memory\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.EXECUTA_594 " "Latch UnidadeControle:Controle\|proximo_estado.EXECUTA_594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|reg_select_memory\[2\] " "Latch UnidadeControle:Controle\|reg_select_memory\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[2\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[2\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|reg_select_memory\[3\] " "Latch UnidadeControle:Controle\|reg_select_memory\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[3\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[4\] " "Latch ULA:ULA\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[5\] " "Latch ULA:ULA\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[6\] " "Latch ULA:ULA\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[7\] " "Latch ULA:ULA\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.ESPERA_659 " "Latch UnidadeControle:Controle\|proximo_estado.ESPERA_659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733142593721 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733142593721 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142593811 "|CPU|hex4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733142593811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733142593892 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733142594113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733142594269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142594269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733142594324 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733142594324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733142594324 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733142594324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733142594324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142594352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 09:29:54 2024 " "Processing ended: Mon Dec  2 09:29:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142594352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142594352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142594352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142594352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733142595591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142595592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 09:29:55 2024 " "Processing started: Mon Dec  2 09:29:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142595592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733142595592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733142595592 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733142595683 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1733142595684 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1733142595684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733142595807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733142595808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733142595817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733142595856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733142595856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733142596082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733142596108 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733142596220 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733142596224 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 63 " "No exact pin location assignment(s) for 1 pins of 63 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733142596407 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733142600062 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 96 global CLKCTRL_G6 " "clock~inputCLKENA0 with 96 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1733142600182 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733142600182 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733142600182 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clock~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clock~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clock PIN_W9 " "Refclk input I/O pad clock is placed onto PIN_W9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1733142600182 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1733142600182 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1733142600182 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142600182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733142600187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733142600187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733142600188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733142600189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733142600189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733142600189 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733142601020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733142601021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733142601021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Mux0~3\|combout " "Node \"ULA\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733142601023 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Mux0~3\|dataa " "Node \"ULA\|Mux0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733142601023 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1733142601023 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Controle\|Mux57~0  from: datac  to: combout " "Cell: Controle\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733142601024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733142601024 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733142601026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733142601027 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733142601028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733142601068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733142601068 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733142601068 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142601132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733142604011 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733142604278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142605487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733142606714 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733142608175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142608175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733142609476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+02 ns 1.0% " "9e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1733142611941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733142612959 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733142612959 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1733142629582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733142632967 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733142632967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142632971 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.30 " "Total time spent on timing analysis during the Fitter is 1.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733142634453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733142634468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733142634943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733142634944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733142635400 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733142637862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/15447326/Documents/GitHub/processador/SD_Processador/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733142638146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6314 " "Peak virtual memory: 6314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142638613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 09:30:38 2024 " "Processing ended: Mon Dec  2 09:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142638613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142638613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142638613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733142638613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733142639705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142639706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 09:30:39 2024 " "Processing started: Mon Dec  2 09:30:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142639706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733142639706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733142639706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733142640407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733142642609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142642835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 09:30:42 2024 " "Processing ended: Mon Dec  2 09:30:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142642835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142642835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142642835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733142642835 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733142643452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733142643978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142643979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 09:30:43 2024 " "Processing started: Mon Dec  2 09:30:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142643979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733142643979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733142643979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733142644076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733142644634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733142644634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142644669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142644670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733142644949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733142644970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142644970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeControle:Controle\|estado.SALTO_ADR UnidadeControle:Controle\|estado.SALTO_ADR " "create_clock -period 1.000 -name UnidadeControle:Controle\|estado.SALTO_ADR UnidadeControle:Controle\|estado.SALTO_ADR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeControle:Controle\|estado.DECODIFICA UnidadeControle:Controle\|estado.DECODIFICA " "create_clock -period 1.000 -name UnidadeControle:Controle\|estado.DECODIFICA UnidadeControle:Controle\|estado.DECODIFICA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeControle:Controle\|ula_code\[0\] UnidadeControle:Controle\|ula_code\[0\] " "create_clock -period 1.000 -name UnidadeControle:Controle\|ula_code\[0\] UnidadeControle:Controle\|ula_code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " "create_clock -period 1.000 -name memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeControle:Controle\|ula_code\[1\] UnidadeControle:Controle\|ula_code\[1\] " "create_clock -period 1.000 -name UnidadeControle:Controle\|ula_code\[1\] UnidadeControle:Controle\|ula_code\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733142644972 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733142644972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Mux0~3\|combout " "Node \"ULA\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733142644973 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Mux0~3\|dataa " "Node \"ULA\|Mux0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733142644973 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15447326/Documents/GitHub/processador/SD_Processador/ULA.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1733142644973 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Controle\|Mux57~0  from: dataa  to: combout " "Cell: Controle\|Mux57~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733142644975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733142644975 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733142644976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733142644977 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733142644977 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733142644984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733142645019 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733142645019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.198 " "Worst-case setup slack is -12.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.198            -169.960 UnidadeControle:Controle\|ula_code\[1\]  " "  -12.198            -169.960 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.706            -130.596 UnidadeControle:Controle\|estado.SALTO_ADR  " "  -11.706            -130.596 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.308             -86.678 UnidadeControle:Controle\|ula_code\[0\]  " "  -11.308             -86.678 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.257            -134.222 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "  -11.257            -134.222 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.876            -111.727 UnidadeControle:Controle\|estado.DECODIFICA  " "   -9.876            -111.727 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.429            -356.046 clock  " "   -8.429            -356.046 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142645022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.254 " "Worst-case hold slack is -7.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.254            -509.344 clock  " "   -7.254            -509.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913              -5.663 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -1.913              -5.663 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092              -6.416 UnidadeControle:Controle\|ula_code\[1\]  " "   -1.092              -6.416 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777              -1.105 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -0.777              -1.105 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768              -5.331 UnidadeControle:Controle\|ula_code\[0\]  " "   -0.768              -5.331 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.084               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142645029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.149 " "Worst-case recovery slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    1.149               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142645037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.757 " "Worst-case removal slack is -2.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757              -2.757 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -2.757              -2.757 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142645040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -205.798 clock  " "   -2.636            -205.798 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 UnidadeControle:Controle\|ula_code\[1\]  " "    0.136               0.000 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.157               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    0.162               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 UnidadeControle:Controle\|estado.SALTO_ADR  " "    0.174               0.000 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 UnidadeControle:Controle\|ula_code\[0\]  " "    0.220               0.000 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142645048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142645048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733142645067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733142645099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733142646231 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Controle\|Mux57~0  from: dataa  to: combout " "Cell: Controle\|Mux57~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733142646308 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733142646308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733142646310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733142646322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733142646322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.163 " "Worst-case setup slack is -12.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.163            -169.711 UnidadeControle:Controle\|ula_code\[1\]  " "  -12.163            -169.711 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.593            -128.320 UnidadeControle:Controle\|estado.SALTO_ADR  " "  -11.593            -128.320 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.282             -86.641 UnidadeControle:Controle\|ula_code\[0\]  " "  -11.282             -86.641 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.096            -132.071 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "  -11.096            -132.071 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.905            -111.486 UnidadeControle:Controle\|estado.DECODIFICA  " "   -9.905            -111.486 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.221            -346.482 clock  " "   -8.221            -346.482 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142646328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.134 " "Worst-case hold slack is -7.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.134            -503.367 clock  " "   -7.134            -503.367 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034              -6.490 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -2.034              -6.490 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173              -7.372 UnidadeControle:Controle\|ula_code\[1\]  " "   -1.173              -7.372 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853              -5.856 UnidadeControle:Controle\|ula_code\[0\]  " "   -0.853              -5.856 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -1.283 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -0.835              -1.283 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.216               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142646334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.176 " "Worst-case recovery slack is 1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.176               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    1.176               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142646344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.827 " "Worst-case removal slack is -2.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827              -2.827 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -2.827              -2.827 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142646348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -203.318 clock  " "   -2.636            -203.318 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 UnidadeControle:Controle\|estado.SALTO_ADR  " "    0.112               0.000 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 UnidadeControle:Controle\|ula_code\[1\]  " "    0.135               0.000 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    0.142               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.190               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 UnidadeControle:Controle\|ula_code\[0\]  " "    0.252               0.000 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142646357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142646357 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733142646372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733142646525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733142647499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Controle\|Mux57~0  from: dataa  to: combout " "Cell: Controle\|Mux57~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733142647560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733142647560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733142647561 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733142647566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733142647566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.776 " "Worst-case setup slack is -5.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.776             -76.270 UnidadeControle:Controle\|ula_code\[1\]  " "   -5.776             -76.270 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.538             -59.167 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -5.538             -59.167 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.504             -62.929 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -5.504             -62.929 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.119             -37.976 UnidadeControle:Controle\|ula_code\[0\]  " "   -5.119             -37.976 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.691             -52.027 UnidadeControle:Controle\|estado.DECODIFICA  " "   -4.691             -52.027 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.675            -159.926 clock  " "   -4.675            -159.926 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.513 " "Worst-case hold slack is -3.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513            -252.675 clock  " "   -3.513            -252.675 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922              -1.974 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -0.922              -1.974 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -2.690 UnidadeControle:Controle\|ula_code\[1\]  " "   -0.463              -2.690 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -0.440 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -0.325              -0.440 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -2.002 UnidadeControle:Controle\|ula_code\[0\]  " "   -0.301              -2.002 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.165               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.032 " "Worst-case recovery slack is 1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    1.032               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.476 " "Worst-case removal slack is -1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -1.476 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -1.476              -1.476 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -134.646 clock  " "   -2.174            -134.646 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    0.171               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 UnidadeControle:Controle\|ula_code\[0\]  " "    0.175               0.000 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 UnidadeControle:Controle\|ula_code\[1\]  " "    0.213               0.000 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.265               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 UnidadeControle:Controle\|estado.SALTO_ADR  " "    0.294               0.000 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647600 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733142647617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Controle\|Mux57~0  from: dataa  to: combout " "Cell: Controle\|Mux57~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733142647771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733142647771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733142647772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733142647778 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733142647778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.429 " "Worst-case setup slack is -5.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.429             -71.943 UnidadeControle:Controle\|ula_code\[1\]  " "   -5.429             -71.943 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163             -59.462 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -5.163             -59.462 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.152             -55.430 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -5.152             -55.430 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.787             -35.717 UnidadeControle:Controle\|ula_code\[0\]  " "   -4.787             -35.717 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.501             -49.963 UnidadeControle:Controle\|estado.DECODIFICA  " "   -4.501             -49.963 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090            -136.271 clock  " "   -4.090            -136.271 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.412 " "Worst-case hold slack is -3.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412            -247.482 clock  " "   -3.412            -247.482 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -1.982 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -0.868              -1.982 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -2.710 UnidadeControle:Controle\|ula_code\[1\]  " "   -0.452              -2.710 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.431 UnidadeControle:Controle\|estado.SALTO_ADR  " "   -0.306              -0.431 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -1.963 UnidadeControle:Controle\|ula_code\[0\]  " "   -0.290              -1.963 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.188               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.979 " "Worst-case recovery slack is 0.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    0.979               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.353 " "Worst-case removal slack is -1.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353              -1.353 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "   -1.353              -1.353 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -135.071 clock  " "   -2.174            -135.071 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\]  " "    0.228               0.000 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 UnidadeControle:Controle\|ula_code\[0\]  " "    0.241               0.000 UnidadeControle:Controle\|ula_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 UnidadeControle:Controle\|ula_code\[1\]  " "    0.254               0.000 UnidadeControle:Controle\|ula_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 UnidadeControle:Controle\|estado.DECODIFICA  " "    0.300               0.000 UnidadeControle:Controle\|estado.DECODIFICA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 UnidadeControle:Controle\|estado.SALTO_ADR  " "    0.301               0.000 UnidadeControle:Controle\|estado.SALTO_ADR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733142647813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733142647813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733142649365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733142649366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142649448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 09:30:49 2024 " "Processing ended: Mon Dec  2 09:30:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142649448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142649448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142649448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733142649448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733142650442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142650442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 09:30:50 2024 " "Processing started: Mon Dec  2 09:30:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142650442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733142650442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733142650442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733142651258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/Users/15447326/Documents/GitHub/processador/SD_Processador/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/Users/15447326/Documents/GitHub/processador/SD_Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733142651331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142651376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 09:30:51 2024 " "Processing ended: Mon Dec  2 09:30:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142651376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142651376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142651376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733142651376 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733142652046 ""}
