// Seed: 3623187832
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output supply1 id_2
);
  supply1 id_4;
  assign id_2 = 1;
  tri id_5;
  assign id_1 = id_4 == id_5;
  always @(1 or id_0) id_5 = 1'd0 + id_5 - id_5;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    input tri0 id_7
);
  wor id_9;
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  wire id_10;
  wire id_11;
endmodule
