use pgl_defs,pgl35es_defs;

/*******************************************************************************

       6 IO banks are defined, 2 on each edge. The banks are named 

             BANKL0                      BANKRO

             BANKL1                      BANKR1

             BANKL2                      BANKR2 

********************************************************************************/       
structure arch_nl define_io_bank of PGL35ES
{
 
  &wire ntRef_ntVDDIOL0 = <wire ntVDDIOL0>;  
  &wire ntRef_ntVDDIOL1 = <wire ntVDDIOL1>;
  &wire ntRef_ntVDDIOL2 = <wire ntVDDIOL2>;

  &wire ntRef_ntVSSIOL0 = <wire ntVSSIOL0>;
  &wire ntRef_ntVSSIOL1 = <wire ntVSSIOL1>;
  &wire ntRef_ntVSSIOL2 = <wire ntVSSIOL2>;


  int ty,sx_iob,sx_iol,sy;

  int bank_index;
  int flag;


  sx_iob = 0;
  sx_iol = 6;
  //==================================//
  //            BANKL0                //
  //==================================//
  device group BANKL0 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:0"
 
  bank_index = 0;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVDDIOL0,
      <pin VSSIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVSSIOL0
    );
  BANKL0 += { <device IOB_TILE @ [sx_iob,sy]> };


  //==================================//
  //            BANKL1                //
  //==================================//
  device group BANKL1 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:191:0"
 
  bank_index = 1;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVDDIOL1,
      <pin VSSIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVSSIOL1
    );
  BANKL1 +={ <device IOB_TILE @ [sx_iob,sy]>};

  //==================================//
  //            BANKL2                //
  //==================================//
  device group BANKL2 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  bank_index = 2;
  sy = (NUM_REGION-1-bank_index) * NUM_TILES_REGION * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVDDIOL2,
      <pin VSSIO of <device IOB_TILE @ [sx_iob,sy]>> => ntRef_ntVSSIOL2
    );
  BANKL2 +={ <device IOB_TILE @ [sx_iob,sy]> };
  

 
 
}//end of structure arch_nl define_io_bank of PGL35ES
