 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 24 02:35:46 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.24       2.70 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.24       3.67 r
  ALU_INST/div_47/U51/Y (CLKMX2X2M)                       0.27       3.93 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_INST/div_47/U66/Y (AND2X1M)                         0.28       5.30 f
  ALU_INST/div_47/U55/Y (CLKMX2X2M)                       0.24       5.54 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_INST/div_47/U68/Y (AND3X1M)                         0.39       7.35 f
  ALU_INST/div_47/U58/Y (CLKMX2X2M)                       0.25       7.60 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_INST/div_47/U69/Y (AND2X1M)                         0.32       9.67 f
  ALU_INST/div_47/U60/Y (CLKMX2X2M)                       0.25       9.92 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  ALU_INST/div_47/U71/Y (AND2X1M)                         0.34      12.34 f
  ALU_INST/div_47/U61/Y (CLKMX2X2M)                       0.24      12.58 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.03 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.36 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.68 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.01 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.34 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.67 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.32      14.98 f
  ALU_INST/div_47/quotient[0] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00      14.98 f
  ALU_INST/U43/Y (AOI222X1M)                              0.41      15.39 r
  ALU_INST/U40/Y (AOI31X2M)                               0.14      15.53 f
  ALU_INST/ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.24       2.70 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.24       3.67 r
  ALU_INST/div_47/U51/Y (CLKMX2X2M)                       0.27       3.93 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_INST/div_47/U66/Y (AND2X1M)                         0.28       5.30 f
  ALU_INST/div_47/U55/Y (CLKMX2X2M)                       0.24       5.54 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_INST/div_47/U68/Y (AND3X1M)                         0.39       7.35 f
  ALU_INST/div_47/U58/Y (CLKMX2X2M)                       0.25       7.60 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_INST/div_47/U69/Y (AND2X1M)                         0.32       9.67 f
  ALU_INST/div_47/U60/Y (CLKMX2X2M)                       0.25       9.92 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  ALU_INST/div_47/U71/Y (AND2X1M)                         0.34      12.34 f
  ALU_INST/div_47/quotient[1] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00      12.34 f
  ALU_INST/U47/Y (AOI222X1M)                              0.31      12.64 r
  ALU_INST/U44/Y (AOI31X2M)                               0.14      12.78 f
  ALU_INST/ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.24       2.70 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.24       3.67 r
  ALU_INST/div_47/U51/Y (CLKMX2X2M)                       0.27       3.93 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_INST/div_47/U66/Y (AND2X1M)                         0.28       5.30 f
  ALU_INST/div_47/U55/Y (CLKMX2X2M)                       0.24       5.54 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_INST/div_47/U68/Y (AND3X1M)                         0.39       7.35 f
  ALU_INST/div_47/U58/Y (CLKMX2X2M)                       0.25       7.60 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_INST/div_47/U69/Y (AND2X1M)                         0.32       9.67 f
  ALU_INST/div_47/quotient[2] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       9.67 f
  ALU_INST/U51/Y (AOI222X1M)                              0.44      10.11 r
  ALU_INST/U48/Y (AOI31X2M)                               0.14      10.25 f
  ALU_INST/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.24       2.70 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.24       3.67 r
  ALU_INST/div_47/U51/Y (CLKMX2X2M)                       0.27       3.93 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_INST/div_47/U66/Y (AND2X1M)                         0.28       5.30 f
  ALU_INST/div_47/U55/Y (CLKMX2X2M)                       0.24       5.54 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_INST/div_47/U68/Y (AND3X1M)                         0.39       7.35 f
  ALU_INST/div_47/quotient[3] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       7.35 f
  ALU_INST/U55/Y (AOI222X1M)                              0.44       7.79 r
  ALU_INST/U52/Y (AOI31X2M)                               0.14       7.93 f
  ALU_INST/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U114/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U3/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_2/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_2/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_2/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_2/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_2/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_2/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U11/Y (CLKXOR2X2M)                     0.31       4.75 r
  ALU_INST/mult_44/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_INST/mult_44/FS_1/U3/Y (NAND2X2M)                   0.07       4.82 f
  ALU_INST/mult_44/FS_1/U31/Y (OA21X1M)                   0.37       5.19 f
  ALU_INST/mult_44/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.45 f
  ALU_INST/mult_44/FS_1/U26/Y (OA21X1M)                   0.40       5.85 f
  ALU_INST/mult_44/FS_1/U21/Y (OAI21BX1M)                 0.25       6.10 r
  ALU_INST/mult_44/FS_1/U19/Y (OAI21X1M)                  0.13       6.23 f
  ALU_INST/mult_44/FS_1/U2/Y (AOI21BX2M)                  0.17       6.40 f
  ALU_INST/mult_44/FS_1/U4/Y (XNOR2X2M)                   0.12       6.52 r
  ALU_INST/mult_44/FS_1/SUM[13] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       6.52 r
  ALU_INST/mult_44/PRODUCT[15] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       6.52 r
  ALU_INST/U4/Y (OAI2BB1X2M)                              0.15       6.67 r
  ALU_INST/ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U114/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U3/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_2/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_2/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_2/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_2/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_2/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_2/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U11/Y (CLKXOR2X2M)                     0.31       4.75 r
  ALU_INST/mult_44/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_INST/mult_44/FS_1/U3/Y (NAND2X2M)                   0.07       4.82 f
  ALU_INST/mult_44/FS_1/U31/Y (OA21X1M)                   0.37       5.19 f
  ALU_INST/mult_44/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.45 f
  ALU_INST/mult_44/FS_1/U26/Y (OA21X1M)                   0.40       5.85 f
  ALU_INST/mult_44/FS_1/U21/Y (OAI21BX1M)                 0.25       6.10 r
  ALU_INST/mult_44/FS_1/U20/Y (XOR3XLM)                   0.16       6.26 r
  ALU_INST/mult_44/FS_1/SUM[12] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       6.26 r
  ALU_INST/mult_44/PRODUCT[14] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       6.26 r
  ALU_INST/U7/Y (OAI2BB1X2M)                              0.13       6.39 r
  ALU_INST/ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U114/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U3/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_2/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_2/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_2/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_2/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_2/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_2/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U11/Y (CLKXOR2X2M)                     0.31       4.75 r
  ALU_INST/mult_44/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_INST/mult_44/FS_1/U3/Y (NAND2X2M)                   0.07       4.82 f
  ALU_INST/mult_44/FS_1/U31/Y (OA21X1M)                   0.37       5.19 f
  ALU_INST/mult_44/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.45 f
  ALU_INST/mult_44/FS_1/U26/Y (OA21X1M)                   0.40       5.85 f
  ALU_INST/mult_44/FS_1/U22/Y (XNOR2X1M)                  0.10       5.95 r
  ALU_INST/mult_44/FS_1/SUM[11] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.95 r
  ALU_INST/mult_44/PRODUCT[13] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.95 r
  ALU_INST/U9/Y (OAI2BB1X2M)                              0.15       6.10 r
  ALU_INST/ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U114/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U3/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_2/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_2/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_2/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_2/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_2/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_2/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U11/Y (CLKXOR2X2M)                     0.31       4.75 r
  ALU_INST/mult_44/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_INST/mult_44/FS_1/U3/Y (NAND2X2M)                   0.07       4.82 f
  ALU_INST/mult_44/FS_1/U31/Y (OA21X1M)                   0.37       5.19 f
  ALU_INST/mult_44/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.45 f
  ALU_INST/mult_44/FS_1/U27/Y (CLKXOR2X2M)                0.26       5.71 r
  ALU_INST/mult_44/FS_1/SUM[10] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.71 r
  ALU_INST/mult_44/PRODUCT[12] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.71 r
  ALU_INST/U8/Y (OAI2BB1X2M)                              0.12       5.84 r
  ALU_INST/ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.24       2.70 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.24       3.67 r
  ALU_INST/div_47/U51/Y (CLKMX2X2M)                       0.27       3.93 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_INST/div_47/U66/Y (AND2X1M)                         0.28       5.30 f
  ALU_INST/div_47/quotient[4] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       5.30 f
  ALU_INST/U59/Y (AOI222X1M)                              0.43       5.73 r
  ALU_INST/U56/Y (AOI31X2M)                               0.14       5.87 f
  ALU_INST/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U114/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U3/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_2/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_2/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_2/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_2/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_2/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_2/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U11/Y (CLKXOR2X2M)                     0.31       4.75 r
  ALU_INST/mult_44/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_INST/mult_44/FS_1/U3/Y (NAND2X2M)                   0.07       4.82 f
  ALU_INST/mult_44/FS_1/U31/Y (OA21X1M)                   0.37       5.19 f
  ALU_INST/mult_44/FS_1/U15/Y (XNOR2X1M)                  0.10       5.29 r
  ALU_INST/mult_44/FS_1/SUM[9] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.29 r
  ALU_INST/mult_44/PRODUCT[11] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.29 r
  ALU_INST/U12/Y (OAI2BB1X2M)                             0.15       5.44 r
  ALU_INST/ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.06


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U113/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U2/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_3/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_3/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_3/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_3/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_3/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_3/S (ADDFX2M)                       0.58       4.44 f
  ALU_INST/mult_44/U12/Y (CLKXOR2X2M)                     0.30       4.74 r
  ALU_INST/mult_44/FS_1/A[8] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.74 r
  ALU_INST/mult_44/FS_1/U33/Y (NOR2X1M)                   0.06       4.80 f
  ALU_INST/mult_44/FS_1/U18/Y (NAND2BX1M)                 0.20       5.01 f
  ALU_INST/mult_44/FS_1/U17/Y (CLKXOR2X2M)                0.19       5.20 r
  ALU_INST/mult_44/FS_1/SUM[8] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.20 r
  ALU_INST/mult_44/PRODUCT[10] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.20 r
  ALU_INST/U11/Y (OAI2BB1X2M)                             0.12       5.32 r
  ALU_INST/ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U115/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U4/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_1/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_1/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_1/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_1/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_1/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_1/S (ADDFX2M)                       0.59       4.45 f
  ALU_INST/mult_44/U28/Y (INVX2M)                         0.08       4.53 r
  ALU_INST/mult_44/U27/Y (XNOR2X2M)                       0.17       4.70 r
  ALU_INST/mult_44/FS_1/A[6] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.70 r
  ALU_INST/mult_44/FS_1/U7/Y (INVX2M)                     0.06       4.76 f
  ALU_INST/mult_44/FS_1/U8/Y (INVX2M)                     0.05       4.81 r
  ALU_INST/mult_44/FS_1/SUM[6] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.81 r
  ALU_INST/mult_44/PRODUCT[8] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.81 r
  ALU_INST/U62/Y (AOI2BB2XLM)                             0.11       4.92 f
  ALU_INST/U60/Y (AOI21X2M)                               0.17       5.09 r
  ALU_INST/ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       5.09 r
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: REG_FILE_INST/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][0]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[0] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[0] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U97/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U37/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U115/Y (NOR2X1M)                       0.18       0.96 r
  ALU_INST/mult_44/U4/Y (AND2X2M)                         0.16       1.12 r
  ALU_INST/mult_44/S2_2_1/CO (ADDFX2M)                    0.54       1.66 r
  ALU_INST/mult_44/S2_3_1/CO (ADDFX2M)                    0.55       2.21 r
  ALU_INST/mult_44/S2_4_1/CO (ADDFX2M)                    0.55       2.76 r
  ALU_INST/mult_44/S2_5_1/CO (ADDFX2M)                    0.55       3.31 r
  ALU_INST/mult_44/S2_6_1/CO (ADDFX2M)                    0.55       3.86 r
  ALU_INST/mult_44/S4_1/S (ADDFX2M)                       0.59       4.45 f
  ALU_INST/mult_44/U18/Y (AND2X2M)                        0.20       4.65 f
  ALU_INST/mult_44/FS_1/B[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.65 f
  ALU_INST/mult_44/FS_1/U6/Y (INVX2M)                     0.06       4.71 r
  ALU_INST/mult_44/FS_1/U5/Y (XNOR2X2M)                   0.15       4.86 r
  ALU_INST/mult_44/FS_1/SUM[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.86 r
  ALU_INST/mult_44/PRODUCT[9] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.86 r
  ALU_INST/U10/Y (OAI2BB1X2M)                             0.15       5.01 r
  ALU_INST/ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: REG_FILE_INST/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][1]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][1]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[1] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[1] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U96/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[1] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U36/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U109/Y (NOR2X1M)                       0.19       0.97 r
  ALU_INST/mult_44/U8/Y (AND2X2M)                         0.16       1.13 r
  ALU_INST/mult_44/S1_2_0/CO (ADDFX2M)                    0.54       1.67 r
  ALU_INST/mult_44/S1_3_0/CO (ADDFX2M)                    0.55       2.22 r
  ALU_INST/mult_44/S1_4_0/CO (ADDFX2M)                    0.55       2.77 r
  ALU_INST/mult_44/S1_5_0/CO (ADDFX2M)                    0.55       3.32 r
  ALU_INST/mult_44/S1_6_0/CO (ADDFX2M)                    0.55       3.87 r
  ALU_INST/mult_44/S4_0/S (ADDFX2M)                       0.56       4.43 f
  ALU_INST/mult_44/FS_1/A[5] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.43 f
  ALU_INST/mult_44/FS_1/U14/Y (BUFX2M)                    0.15       4.58 f
  ALU_INST/mult_44/FS_1/SUM[5] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.58 f
  ALU_INST/mult_44/PRODUCT[7] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.58 f
  ALU_INST/U74/Y (AOI22X1M)                               0.19       4.76 r
  ALU_INST/U71/Y (AOI31X2M)                               0.11       4.88 f
  ALU_INST/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       4.88 f
  data arrival time                                                  4.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: REG_FILE_INST/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[0][1]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[0][1]/Q (DFFRQX2M)             0.38       0.38 r
  REG_FILE_INST/REG0[1] (RegFile_WIDTH8_DEPTH16)          0.00       0.38 r
  ALU_INST/A[1] (ALU_OPER_WIDTH8)                         0.00       0.38 r
  ALU_INST/U96/Y (BUFX2M)                                 0.26       0.64 r
  ALU_INST/mult_44/A[1] (ALU_OPER_WIDTH8_DW02_mult_0)     0.00       0.64 r
  ALU_INST/mult_44/U36/Y (INVX2M)                         0.14       0.78 f
  ALU_INST/mult_44/U109/Y (NOR2X1M)                       0.19       0.97 r
  ALU_INST/mult_44/U8/Y (AND2X2M)                         0.16       1.13 r
  ALU_INST/mult_44/S1_2_0/CO (ADDFX2M)                    0.54       1.67 r
  ALU_INST/mult_44/S1_3_0/CO (ADDFX2M)                    0.55       2.22 r
  ALU_INST/mult_44/S1_4_0/CO (ADDFX2M)                    0.55       2.77 r
  ALU_INST/mult_44/S1_5_0/CO (ADDFX2M)                    0.55       3.32 r
  ALU_INST/mult_44/S1_6_0/S (ADDFX2M)                     0.56       3.88 f
  ALU_INST/mult_44/FS_1/A[4] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       3.88 f
  ALU_INST/mult_44/FS_1/U13/Y (BUFX2M)                    0.15       4.03 f
  ALU_INST/mult_44/FS_1/SUM[4] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.03 f
  ALU_INST/mult_44/PRODUCT[6] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.03 f
  ALU_INST/U70/Y (AOI222X1M)                              0.25       4.27 r
  ALU_INST/U67/Y (AOI31X2M)                               0.14       4.41 f
  ALU_INST/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       4.41 f
  data arrival time                                                  4.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: REG_FILE_INST/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE_INST/regArr_reg[1][6]/CK (DFFRQX2M)            0.00       0.00 r
  REG_FILE_INST/regArr_reg[1][6]/Q (DFFRQX2M)             0.47       0.47 f
  REG_FILE_INST/REG1[6] (RegFile_WIDTH8_DEPTH16)          0.00       0.47 f
  ALU_INST/B[6] (ALU_OPER_WIDTH8)                         0.00       0.47 f
  ALU_INST/U90/Y (BUFX2M)                                 0.21       0.69 f
  ALU_INST/div_47/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)     0.00       0.69 f
  ALU_INST/div_47/U70/Y (NOR2X1M)                         0.16       0.84 r
  ALU_INST/div_47/U67/Y (AND3X1M)                         0.20       1.05 r
  ALU_INST/div_47/U65/Y (AND2X1M)                         0.16       1.21 r
  ALU_INST/div_47/U62/Y (AND4X1M)                         0.25       1.46 r
  ALU_INST/div_47/U40/Y (CLKMX2X2M)                       0.24       1.70 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_INST/div_47/U63/Y (AND3X1M)                         0.32       2.46 f
  ALU_INST/div_47/U46/Y (CLKMX2X2M)                       0.22       2.68 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.46       3.14 f
  ALU_INST/div_47/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.31       3.45 f
  ALU_INST/div_47/U64/Y (AND2X1M)                         0.26       3.70 f
  ALU_INST/div_47/quotient[5] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       3.70 f
  ALU_INST/U66/Y (AOI222X1M)                              0.42       4.12 r
  ALU_INST/U63/Y (AOI31X2M)                               0.14       4.26 f
  ALU_INST/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: SYS_CTRL_INST/state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_INST/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[3]/Q (DFFRQX2M)                 0.50       0.50 f
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.23       0.73 r
  SYS_CTRL_INST/U45/Y (NAND3X2M)                          0.18       0.91 f
  SYS_CTRL_INST/U17/Y (INVX2M)                            0.11       1.02 r
  SYS_CTRL_INST/U41/Y (NAND2X2M)                          0.12       1.14 f
  SYS_CTRL_INST/U31/Y (NAND2X2M)                          0.12       1.27 r
  SYS_CTRL_INST/ALU_EN (SYS_CTRL)                         0.00       1.27 r
  ALU_INST/EN (ALU_OPER_WIDTH8)                           0.00       1.27 r
  ALU_INST/OUT_VALID_reg/D (DFFRQX2M)                     0.00       1.27 r
  data arrival time                                                  1.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_INST/OUT_VALID_reg/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                       18.22


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.84       3.51 r
  REG_FILE_INST/U168/Y (MX4X1M)                           0.49       4.01 f
  REG_FILE_INST/U141/Y (MX4X1M)                           0.34       4.35 f
  REG_FILE_INST/U140/Y (AO22X1M)                          0.32       4.67 f
  REG_FILE_INST/RdData_reg[4]/D (DFFRQX2M)                0.00       4.67 f
  data arrival time                                                  4.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                       14.97


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.84       3.51 r
  REG_FILE_INST/U167/Y (MX4X1M)                           0.49       4.01 f
  REG_FILE_INST/U137/Y (MX4X1M)                           0.34       4.35 f
  REG_FILE_INST/U136/Y (AO22X1M)                          0.32       4.67 f
  REG_FILE_INST/RdData_reg[3]/D (DFFRQX2M)                0.00       4.67 f
  data arrival time                                                  4.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                       14.97


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.84       3.51 r
  REG_FILE_INST/U166/Y (MX4X1M)                           0.49       4.01 f
  REG_FILE_INST/U133/Y (MX4X1M)                           0.34       4.35 f
  REG_FILE_INST/U132/Y (AO22X1M)                          0.32       4.67 f
  REG_FILE_INST/RdData_reg[2]/D (DFFRQX2M)                0.00       4.67 f
  data arrival time                                                  4.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                       14.97


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U7/Y (INVX2M)                             0.84       3.51 r
  REG_FILE_INST/U131/Y (MX4X1M)                           0.49       4.01 f
  REG_FILE_INST/U129/Y (MX4X1M)                           0.34       4.35 f
  REG_FILE_INST/U128/Y (AO22X1M)                          0.32       4.67 f
  REG_FILE_INST/RdData_reg[1]/D (DFFRQX2M)                0.00       4.67 f
  data arrival time                                                  4.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                       14.97


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U165/Y (MX4X1M)                           0.40       3.43 f
  REG_FILE_INST/U125/Y (MX4X1M)                           0.34       3.77 f
  REG_FILE_INST/U124/Y (AO22X1M)                          0.32       4.09 f
  REG_FILE_INST/RdData_reg[0]/D (DFFRQX2M)                0.00       4.09 f
  data arrival time                                                  4.09

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                       15.55


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U150/Y (MX4X1M)                           0.40       3.43 f
  REG_FILE_INST/U149/Y (MX4X1M)                           0.31       3.73 f
  REG_FILE_INST/U148/Y (AO22X1M)                          0.32       4.05 f
  REG_FILE_INST/RdData_reg[6]/D (DFFRQX2M)                0.00       4.05 f
  data arrival time                                                  4.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U154/Y (MX4X1M)                           0.40       3.43 f
  REG_FILE_INST/U153/Y (MX4X1M)                           0.31       3.73 f
  REG_FILE_INST/U152/Y (AO22X1M)                          0.32       4.05 f
  REG_FILE_INST/RdData_reg[7]/D (DFFRQX2M)                0.00       4.05 f
  data arrival time                                                  4.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/RdData_reg[7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                       15.58


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U174/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][1]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U173/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][0]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U175/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][2]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U176/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][3]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U177/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][4]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U178/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][5]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U180/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][7]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U31/Y (NAND2X2M)                          0.24       3.42 r
  REG_FILE_INST/U179/Y (OAI2BB2X1M)                       0.19       3.61 r
  REG_FILE_INST/regArr_reg[0][6]/D (DFFRQX2M)             0.00       3.61 r
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[0][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                       15.88


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U27/Y (NAND2X2M)                          0.23       3.41 r
  REG_FILE_INST/U193/Y (OAI2BB2X1M)                       0.19       3.60 r
  REG_FILE_INST/regArr_reg[4][4]/D (DFFRQX2M)             0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[4][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U27/Y (NAND2X2M)                          0.23       3.41 r
  REG_FILE_INST/U192/Y (OAI2BB2X1M)                       0.19       3.60 r
  REG_FILE_INST/regArr_reg[4][3]/D (DFFRQX2M)             0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[4][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U27/Y (NAND2X2M)                          0.23       3.41 r
  REG_FILE_INST/U191/Y (OAI2BB2X1M)                       0.19       3.60 r
  REG_FILE_INST/regArr_reg[4][2]/D (DFFRQX2M)             0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[4][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U27/Y (NAND2X2M)                          0.23       3.41 r
  REG_FILE_INST/U190/Y (OAI2BB2X1M)                       0.19       3.60 r
  REG_FILE_INST/regArr_reg[4][1]/D (DFFRQX2M)             0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[4][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: SYS_CTRL_INST/state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE_INST/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_INST/state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  SYS_CTRL_INST/state_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  SYS_CTRL_INST/U55/Y (INVX2M)                            0.10       0.59 r
  SYS_CTRL_INST/U39/Y (NOR2X2M)                           0.08       0.68 f
  SYS_CTRL_INST/U47/Y (NAND3X2M)                          0.12       0.79 r
  SYS_CTRL_INST/U13/Y (NAND3X2M)                          0.14       0.93 f
  SYS_CTRL_INST/U52/Y (OAI211X2M)                         0.20       1.14 r
  SYS_CTRL_INST/U51/Y (INVX2M)                            0.12       1.25 f
  SYS_CTRL_INST/U37/Y (OAI222X1M)                         0.28       1.53 r
  SYS_CTRL_INST/Address[0] (SYS_CTRL)                     0.00       1.53 r
  U3/Y (BUFX2M)                                           0.93       2.45 r
  REG_FILE_INST/Address[0] (RegFile_WIDTH8_DEPTH16)       0.00       2.45 r
  REG_FILE_INST/U45/Y (INVX2M)                            0.22       2.67 f
  REG_FILE_INST/U21/Y (INVX2M)                            0.35       3.02 r
  REG_FILE_INST/U22/Y (NOR2BX2M)                          0.15       3.18 f
  REG_FILE_INST/U27/Y (NAND2X2M)                          0.23       3.41 r
  REG_FILE_INST/U189/Y (OAI2BB2X1M)                       0.19       3.60 r
  REG_FILE_INST/regArr_reg[4][0]/D (DFFRQX2M)             0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REG_FILE_INST/regArr_reg[4][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       15.89


  Startpoint: UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  UART_INST/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)       0.00       1.05 r
  UART_INST/U0_UART_RX/framing_error (UART_RX)            0.00       1.05 r
  UART_INST/framing_error (UART_DATA_WIDTH8)              0.00       1.05 r
  framing_error (out)                                     0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.55


  Startpoint: UART_INST/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  UART_INST/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       1.05 r
  UART_INST/U0_UART_RX/parity_error (UART_RX)             0.00       1.05 r
  UART_INST/parity_error (UART_DATA_WIDTH8)               0.00       1.05 r
  parity_error (out)                                      0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.55


  Startpoint: CLK_DIV_TX_INST/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[1]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/r76/A[1] (ClkDiv_0_DW01_inc_0)          0.00       0.50 f
  CLK_DIV_TX_INST/r76/U1_1_1/CO (ADDHX1M)                 0.21       0.71 f
  CLK_DIV_TX_INST/r76/U1_1_2/CO (ADDHX1M)                 0.19       0.91 f
  CLK_DIV_TX_INST/r76/U1_1_3/CO (ADDHX1M)                 0.19       1.10 f
  CLK_DIV_TX_INST/r76/U1_1_4/CO (ADDHX1M)                 0.19       1.30 f
  CLK_DIV_TX_INST/r76/U1_1_5/CO (ADDHX1M)                 0.19       1.49 f
  CLK_DIV_TX_INST/r76/U1_1_6/CO (ADDHX1M)                 0.20       1.69 f
  CLK_DIV_TX_INST/r76/U1/Y (CLKXOR2X2M)                   0.16       1.84 f
  CLK_DIV_TX_INST/r76/SUM[7] (ClkDiv_0_DW01_inc_0)        0.00       1.84 f
  CLK_DIV_TX_INST/U24/Y (AO22X1M)                         0.37       2.22 f
  CLK_DIV_TX_INST/counter_reg[7]/D (DFFRQX2M)             0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.17     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: CLK_DIV_RX_INST/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[1]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/r76/A[1] (ClkDiv_1_DW01_inc_0)          0.00       0.50 f
  CLK_DIV_RX_INST/r76/U1_1_1/CO (ADDHX1M)                 0.21       0.71 f
  CLK_DIV_RX_INST/r76/U1_1_2/CO (ADDHX1M)                 0.19       0.91 f
  CLK_DIV_RX_INST/r76/U1_1_3/CO (ADDHX1M)                 0.19       1.10 f
  CLK_DIV_RX_INST/r76/U1_1_4/CO (ADDHX1M)                 0.19       1.30 f
  CLK_DIV_RX_INST/r76/U1_1_5/CO (ADDHX1M)                 0.19       1.49 f
  CLK_DIV_RX_INST/r76/U1_1_6/CO (ADDHX1M)                 0.20       1.69 f
  CLK_DIV_RX_INST/r76/U1/Y (CLKXOR2X2M)                   0.16       1.84 f
  CLK_DIV_RX_INST/r76/SUM[7] (ClkDiv_1_DW01_inc_0)        0.00       1.84 f
  CLK_DIV_RX_INST/U29/Y (AO22X1M)                         0.37       2.22 f
  CLK_DIV_RX_INST/counter_reg[7]/D (DFFRQX2M)             0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[7]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.17     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U30/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[0]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U25/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[0]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U24/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[2]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U28/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[6]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U27/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[5]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U26/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[4]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U25/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[3]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U12/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_RX_INST/U11/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_RX_INST/U10/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_RX_INST/U23/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_RX_INST/counter_reg[1]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U19/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[2]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[2]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U23/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[6]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[6]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U22/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[5]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[5]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U21/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[4]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[4]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U20/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[3]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[3]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U17/Y (AO21XLM)                         0.28       1.53 f
  CLK_DIV_TX_INST/U16/Y (OAI31X1M)                        0.07       1.60 r
  CLK_DIV_TX_INST/U15/Y (AND2X2M)                         0.21       1.82 r
  CLK_DIV_TX_INST/U18/Y (AO22X1M)                         0.17       1.99 r
  CLK_DIV_TX_INST/counter_reg[1]/D (DFFRQX2M)             0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/counter_reg[1]/CK (DFFRQX2M)            0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: CLK_DIV_RX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX_INST/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_RX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_RX_INST/U31/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_RX_INST/U51/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_RX_INST/U52/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_RX_INST/U53/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_RX_INST/U59/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_RX_INST/U9/Y (OAI2B1X2M)                        0.19       1.44 f
  CLK_DIV_RX_INST/U8/Y (NAND2X2M)                         0.09       1.52 r
  CLK_DIV_RX_INST/U4/Y (INVX2M)                           0.05       1.58 f
  CLK_DIV_RX_INST/U22/Y (AOI31X2M)                        0.15       1.72 r
  CLK_DIV_RX_INST/U20/Y (OAI2BB2X1M)                      0.17       1.89 r
  CLK_DIV_RX_INST/reg_div_clk_reg/D (DFFRQX2M)            0.00       1.89 r
  data arrival time                                                  1.89

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_RX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: CLK_DIV_TX_INST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX_INST/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX_INST/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  CLK_DIV_TX_INST/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  CLK_DIV_TX_INST/U26/Y (INVX2M)                          0.08       0.58 r
  CLK_DIV_TX_INST/U49/Y (CLKNAND2X2M)                     0.10       0.68 f
  CLK_DIV_TX_INST/U50/Y (AOI22X1M)                        0.19       0.87 r
  CLK_DIV_TX_INST/U51/Y (NOR3X1M)                         0.07       0.95 f
  CLK_DIV_TX_INST/U57/Y (AND4X1M)                         0.30       1.24 f
  CLK_DIV_TX_INST/U8/Y (OAI2B1X2M)                        0.19       1.44 f
  CLK_DIV_TX_INST/U7/Y (NAND2X2M)                         0.09       1.52 r
  CLK_DIV_TX_INST/U4/Y (INVX2M)                           0.05       1.58 f
  CLK_DIV_TX_INST/U14/Y (AOI31X2M)                        0.15       1.72 r
  CLK_DIV_TX_INST/U12/Y (OAI2BB2X1M)                      0.17       1.89 r
  CLK_DIV_TX_INST/reg_div_clk_reg/D (DFFRQX2M)            0.00       1.89 r
  data arrival time                                                  1.89

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  CLK_DIV_TX_INST/reg_div_clk_reg/CK (DFFRQX2M)           0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.05      54.25 r
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.25 r
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.26      54.51 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.19      54.70 f
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.70 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.70 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.83 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.92 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.11 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U14/Y (NAND3X2M)
                                                          0.13      55.24 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U12/Y (OAI32X1M)
                                                          0.24      55.48 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRX1M)
                                                          0.00      55.48 r
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.03


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.05      54.25 r
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.25 r
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.26      54.51 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.19      54.70 f
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.70 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.70 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.83 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.92 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.11 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U14/Y (NAND3X2M)
                                                          0.13      55.24 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI22X1M)
                                                          0.19      55.43 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRX1M)
                                                          0.00      55.43 r
  data arrival time                                                 55.43

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                -55.43
  --------------------------------------------------------------------------
  slack (MET)                                                      215.10


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.14      55.32 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRX1M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      215.18


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U18/Y (NOR2X2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U8/Y (NOR2BX2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.25


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.19 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U16/Y (NOR2X2M)
                                                          0.11      55.30 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRX1M)
                                                          0.00      55.30 r
  data arrival time                                                 55.30

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.26


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)
                                                          0.14      54.75 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.83 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.03 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X2M)
                                                          0.08      55.10 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI32X1M)
                                                          0.10      55.21 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00      55.21 r
  data arrival time                                                 55.21

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                -55.21
  --------------------------------------------------------------------------
  slack (MET)                                                      215.30


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)
                                                          0.15      54.76 r
  UART_INST/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.90 f
  UART_INST/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)
                                                          0.14      55.03 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRX1M)
                                                          0.00      55.03 r
  data arrival time                                                 55.03

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -55.03
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)
                                                          0.15      54.76 r
  UART_INST/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.90 f
  UART_INST/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)
                                                          0.12      55.02 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX1M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)
                                                          0.15      54.76 r
  UART_INST/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.90 f
  UART_INST/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)
                                                          0.12      55.02 r
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX1M)
                                                          0.00      55.02 r
  data arrival time                                                 55.02

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U23/Y (NOR2X1M)        0.16      54.77 r
  UART_INST/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.77 r
  UART_INST/U0_UART_RX/U0_strt_chk/Enable (strt_chk)      0.00      54.77 r
  UART_INST/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)        0.34      55.10 f
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX1M)
                                                          0.00      55.10 f
  data arrival time                                                 55.10

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.17     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -55.10
  --------------------------------------------------------------------------
  slack (MET)                                                      215.53


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.23 f
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.23 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)        0.38      54.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)
                                                          0.15      54.76 r
  UART_INST/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.76 r
  UART_INST/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.13      54.90 r
  UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX1M)
                                                          0.00      54.90 r
  data arrival time                                                 54.90

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.24     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                -54.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.66


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.05      54.25 r
  UART_INST/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.25 r
  UART_INST/U0_UART_RX/RX_IN (UART_RX)                    0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.25 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U48/Y (MXI2X1M)        0.10      54.35 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U34/Y (AOI31X1M)       0.19      54.54 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U33/Y (OAI221X1M)      0.15      54.68 f
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00      54.68 f
  data arrival time                                                 54.68

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.18     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                -54.68
  --------------------------------------------------------------------------
  slack (MET)                                                      215.94


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)
                                                          0.24       0.87 f
  UART_INST/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  UART_INST/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)
                                                          0.15       1.23 f
  UART_INST/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)
                                                          0.20       1.42 r
  UART_INST/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)
                                                          0.20       1.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U9/Y (INVX2M)      0.18       1.81 r
  UART_INST/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.17       1.97 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.68       0.68 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.68 r
  UART_INST/U0_UART_RX/U0_uart_fsm/edge_count[0] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.68 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U56/Y (CLKXOR2X2M)     0.27       0.95 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U55/Y (NOR4X1M)        0.27       1.23 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U54/Y (CLKNAND2X2M)
                                                          0.13       1.36 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U53/Y (CLKINVX1M)      0.12       1.48 r
  UART_INST/U0_UART_RX/U0_uart_fsm/U51/Y (NAND3X1M)       0.13       1.61 f
  UART_INST/U0_UART_RX/U0_uart_fsm/U25/Y (OAI31X1M)       0.24       1.86 r
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)
                                                          0.24       0.87 f
  UART_INST/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  UART_INST/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)
                                                          0.15       1.23 f
  UART_INST/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)
                                                          0.20       1.42 r
  UART_INST/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)
                                                          0.20       1.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)
                                                          0.20       1.83 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  UART_INST/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)
                                                          0.24       0.87 f
  UART_INST/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  UART_INST/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)
                                                          0.15       1.23 f
  UART_INST/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)
                                                          0.20       1.42 r
  UART_INST/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)
                                                          0.20       1.63 f
  UART_INST/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)
                                                          0.20       1.83 r
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_INST/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: UART_INST/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)      0.00       0.00 r
  UART_INST/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRHQX8M)       1.05       1.05 r
  UART_INST/U0_UART_TX/U0_mux/OUT (mux)                   0.00       1.05 r
  UART_INST/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)       0.00       1.05 r
  UART_INST/TX_OUT_S (UART_DATA_WIDTH8)                   0.00       1.05 r
  UART_TX_O (out)                                         0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                                 -54.20    8617.60
  data required time                                              8617.60
  --------------------------------------------------------------------------
  data required time                                              8617.60
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8616.55


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U4/Y (NOR2X2M)       0.15       2.35 f
  UART_INST/U0_UART_TX/U0_Serializer/U22/Y (AO22X1M)      0.33       2.67 f
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.96


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U9/Y (AOI22X1M)      0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U21/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U17/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U15/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U13/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.09       1.52 r
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.52 r
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.52 r
  U5/Y (INVX2M)                                           0.05       1.57 f
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.57 f
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/Data_Valid (Serializer_WIDTH8)
                                                          0.00       1.57 f
  UART_INST/U0_UART_TX/U0_Serializer/U7/Y (NOR2BX2M)      0.13       1.70 f
  UART_INST/U0_UART_TX/U0_Serializer/U6/Y (BUFX2M)        0.20       1.89 f
  UART_INST/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)       0.31       2.20 r
  UART_INST/U0_UART_TX/U0_Serializer/U11/Y (AOI22X1M)     0.13       2.33 f
  UART_INST/U0_UART_TX/U0_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.08       2.42 r
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.08


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U4/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U3/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U5/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)     0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U3/Y (INVX2M)                         0.06       1.45 f
  FIFO_INST/fifo_rd/empty (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                                          0.00       1.45 f
  FIFO_INST/empty (FIFO_TOP_DATA_WIDTH8)                  0.00       1.45 f
  U5/Y (INVX2M)                                           0.07       1.52 r
  UART_INST/TX_IN_V (UART_DATA_WIDTH8)                    0.00       1.52 r
  UART_INST/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       1.52 r
  UART_INST/U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)     0.40       1.92 r
  UART_INST/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)
                                                          0.23       2.15 r
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_INST/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.35


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/fifo_rd/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U15/Y (CLKXOR2X2M)                    0.33       1.16 f
  FIFO_INST/fifo_rd/U4/Y (XNOR2X2M)                       0.13       1.29 f
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.10       1.39 r
  FIFO_INST/fifo_rd/U12/Y (NAND2X2M)                      0.09       1.48 f
  FIFO_INST/fifo_rd/U6/Y (NOR2X2M)                        0.13       1.61 r
  FIFO_INST/fifo_rd/U11/Y (NAND2X2M)                      0.09       1.70 f
  FIFO_INST/fifo_rd/U14/Y (NAND2BX2M)                     0.19       1.89 f
  FIFO_INST/fifo_rd/U13/Y (XNOR2X2M)                      0.13       2.02 r
  FIFO_INST/fifo_rd/rptr_reg[3]/D (DFFRQX2M)              0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  FIFO_INST/fifo_rd/rptr_reg[3]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.46


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/fifo_rd/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U12/Y (NAND2X2M)                      0.12       1.55 r
  FIFO_INST/fifo_rd/U6/Y (NOR2X2M)                        0.06       1.61 f
  FIFO_INST/fifo_rd/U11/Y (NAND2X2M)                      0.07       1.68 r
  FIFO_INST/fifo_rd/U17/Y (XNOR2X2M)                      0.17       1.86 r
  FIFO_INST/fifo_rd/rptr_reg[2]/D (DFFRQX2M)              0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  FIFO_INST/fifo_rd/rptr_reg[2]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.62


  Startpoint: FIFO_INST/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_INST/fifo_rd/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  FIFO_INST/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)              0.83       0.83 r
  FIFO_INST/fifo_rd/U5/Y (XNOR2X2M)                       0.28       1.11 r
  FIFO_INST/fifo_rd/U10/Y (XNOR2X2M)                      0.16       1.26 r
  FIFO_INST/fifo_rd/U7/Y (NAND4X2M)                       0.17       1.43 f
  FIFO_INST/fifo_rd/U12/Y (NAND2X2M)                      0.12       1.55 r
  FIFO_INST/fifo_rd/U6/Y (NOR2X2M)                        0.06       1.61 f
  FIFO_INST/fifo_rd/U18/Y (CLKXOR2X2M)                    0.25       1.86 r
  FIFO_INST/fifo_rd/rptr_reg[1]/D (DFFRQX2M)              0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  FIFO_INST/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.64


1
