

================================================================
== Vivado HLS Report for 'obj_detector_ReLU'
================================================================
* Date:           Thu Dec  1 08:40:29 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     14.95|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1201|  1201|  1201|  1201|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- ReLU_label0     |  1200|  1200|        50|          -|          -|    24|    no    |
        | + ReLU_label0.1  |    48|    48|         2|          -|          -|    24|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.72ns
ST_1: tmp_21_read [1/1] 0.00ns
:0  %tmp_21_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_21)

ST_1: tmp_2_read [1/1] 0.00ns
:1  %tmp_2_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_2)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_2_read, i5 0)

ST_1: p_shl9_cast [1/1] 0.00ns
:3  %p_shl9_cast = zext i8 %tmp to i9

ST_1: tmp_385 [1/1] 0.00ns
:4  %tmp_385 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_2_read, i3 0)

ST_1: p_shl10_cast [1/1] 0.00ns
:5  %p_shl10_cast = zext i6 %tmp_385 to i9

ST_1: p_addr [1/1] 1.72ns
:6  %p_addr = sub i9 %p_shl9_cast, %p_shl10_cast

ST_1: p_addr_cast [1/1] 0.00ns
:7  %p_addr_cast = sext i9 %p_addr to i10

ST_1: tmp_386 [1/1] 0.00ns
:8  %tmp_386 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_21_read, i5 0)

ST_1: p_shl_cast [1/1] 0.00ns
:9  %p_shl_cast = zext i8 %tmp_386 to i9

ST_1: tmp_387 [1/1] 0.00ns
:10  %tmp_387 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_21_read, i3 0)

ST_1: p_shl11_cast [1/1] 0.00ns
:11  %p_shl11_cast = zext i6 %tmp_387 to i9

ST_1: p_addr12 [1/1] 1.72ns
:12  %p_addr12 = sub i9 %p_shl_cast, %p_shl11_cast

ST_1: p_addr12_cast [1/1] 0.00ns
:13  %p_addr12_cast = sext i9 %p_addr12 to i10

ST_1: stg_19 [1/1] 1.57ns
:14  br label %1


 <State 2>: 3.80ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_5, %5 ]

ST_2: exitcond1 [1/1] 1.91ns
:1  %exitcond1 = icmp eq i5 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: i_5 [1/1] 1.72ns
:3  %i_5 = add i5 %i, 1

ST_2: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond1, label %6, label %2

ST_2: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_2: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind

ST_2: tmp_trn_cast [1/1] 0.00ns
:2  %tmp_trn_cast = zext i5 %i to i10

ST_2: p_addr1 [1/1] 1.84ns
:3  %p_addr1 = add i10 %p_addr_cast, %tmp_trn_cast

ST_2: tmp_388 [1/1] 0.00ns
:4  %tmp_388 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_addr1, i5 0)

ST_2: p_shl [1/1] 0.00ns
:5  %p_shl = sext i15 %tmp_388 to i32

ST_2: tmp_389 [1/1] 0.00ns
:6  %tmp_389 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_addr1, i3 0)

ST_2: p_shl1 [1/1] 0.00ns
:7  %p_shl1 = sext i13 %tmp_389 to i32

ST_2: p_addr2 [1/1] 1.96ns
:8  %p_addr2 = sub i32 %p_shl, %p_shl1

ST_2: p_addr13 [1/1] 1.84ns
:9  %p_addr13 = add i10 %p_addr12_cast, %tmp_trn_cast

ST_2: tmp_390 [1/1] 0.00ns
:10  %tmp_390 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_addr13, i5 0)

ST_2: p_shl2 [1/1] 0.00ns
:11  %p_shl2 = sext i15 %tmp_390 to i32

ST_2: tmp_391 [1/1] 0.00ns
:12  %tmp_391 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_addr13, i3 0)

ST_2: p_shl3 [1/1] 0.00ns
:13  %p_shl3 = sext i13 %tmp_391 to i32

ST_2: p_addr15 [1/1] 1.96ns
:14  %p_addr15 = sub i32 %p_shl2, %p_shl3

ST_2: stg_40 [1/1] 1.57ns
:15  br label %3

ST_2: stg_41 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.67ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i5 [ 0, %2 ], [ %j_1, %4 ]

ST_3: exitcond [1/1] 1.91ns
:1  %exitcond = icmp eq i5 %j, -8

ST_3: empty_15 [1/1] 0.00ns
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i5 %j, 1

ST_3: stg_46 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %4

ST_3: tmp_trn [1/1] 0.00ns
:0  %tmp_trn = zext i5 %j to i32

ST_3: p_addr3 [1/1] 1.96ns
:1  %p_addr3 = add i32 %tmp_trn, %p_addr2

ST_3: tmp_392 [1/1] 0.00ns
:2  %tmp_392 = zext i32 %p_addr3 to i64

ST_3: inp_addr [1/1] 0.00ns
:3  %inp_addr = getelementptr [3456 x float]* %inp, i64 0, i64 %tmp_392

ST_3: inp_load [2/2] 2.71ns
:4  %inp_load = load float* %inp_addr, align 4

ST_3: p_addr16 [1/1] 1.96ns
:13  %p_addr16 = add i32 %tmp_trn, %p_addr15

ST_3: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_8) nounwind

ST_3: stg_54 [1/1] 0.00ns
:1  br label %1


 <State 4>: 14.95ns
ST_4: inp_load [1/2] 2.71ns
:4  %inp_load = load float* %inp_addr, align 4

ST_4: inp_load_to_int [1/1] 0.00ns
:5  %inp_load_to_int = bitcast float %inp_load to i32

ST_4: tmp_s [1/1] 0.00ns
:6  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %inp_load_to_int, i32 23, i32 30)

ST_4: tmp_393 [1/1] 0.00ns
:7  %tmp_393 = trunc i32 %inp_load_to_int to i23

ST_4: notlhs [1/1] 2.00ns
:8  %notlhs = icmp ne i8 %tmp_s, -1

ST_4: notrhs [1/1] 2.39ns
:9  %notrhs = icmp eq i23 %tmp_393, 0

ST_4: tmp_329 [1/1] 1.37ns
:10  %tmp_329 = or i1 %notrhs, %notlhs

ST_4: tmp_330 [1/1] 6.79ns
:11  %tmp_330 = fcmp ogt float %inp_load, 0.000000e+00

ST_4: tmp_331 [1/1] 1.37ns
:12  %tmp_331 = and i1 %tmp_329, %tmp_330

ST_4: tmp_394 [1/1] 0.00ns
:14  %tmp_394 = zext i32 %p_addr16 to i64

ST_4: out_addr [1/1] 0.00ns
:15  %out_addr = getelementptr [3456 x float]* %out_r, i64 0, i64 %tmp_394

ST_4: inp_load_s [1/1] 1.37ns
:16  %inp_load_s = select i1 %tmp_331, float %inp_load, float 0.000000e+00

ST_4: stg_67 [1/1] 2.71ns
:17  store float %inp_load_s, float* %out_addr, align 4

ST_4: stg_68 [1/1] 0.00ns
:18  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
