/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* GSM */
#define GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define GSM_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define GSM_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GSM_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define GSM_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define GSM_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define GSM_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define GSM_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define GSM_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define GSM_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define GSM_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GSM_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define GSM_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define GSM_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define GSM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GSM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define GSM_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define GSM_BUART_sRX_RxSts__3__MASK 0x08u
#define GSM_BUART_sRX_RxSts__3__POS 3
#define GSM_BUART_sRX_RxSts__4__MASK 0x10u
#define GSM_BUART_sRX_RxSts__4__POS 4
#define GSM_BUART_sRX_RxSts__5__MASK 0x20u
#define GSM_BUART_sRX_RxSts__5__POS 5
#define GSM_BUART_sRX_RxSts__MASK 0x38u
#define GSM_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define GSM_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define GSM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define GSM_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define GSM_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define GSM_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define GSM_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define GSM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define GSM_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define GSM_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define GSM_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define GSM_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define GSM_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define GSM_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define GSM_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define GSM_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define GSM_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define GSM_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define GSM_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define GSM_BUART_sTX_TxSts__0__MASK 0x01u
#define GSM_BUART_sTX_TxSts__0__POS 0
#define GSM_BUART_sTX_TxSts__1__MASK 0x02u
#define GSM_BUART_sTX_TxSts__1__POS 1
#define GSM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define GSM_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define GSM_BUART_sTX_TxSts__2__MASK 0x04u
#define GSM_BUART_sTX_TxSts__2__POS 2
#define GSM_BUART_sTX_TxSts__3__MASK 0x08u
#define GSM_BUART_sTX_TxSts__3__POS 3
#define GSM_BUART_sTX_TxSts__MASK 0x0Fu
#define GSM_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define GSM_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define GSM_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define GSM_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define GSM_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define GSM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define GSM_IntClock__INDEX 0x06u
#define GSM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define GSM_IntClock__PM_ACT_MSK 0x40u
#define GSM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define GSM_IntClock__PM_STBY_MSK 0x40u

/* led */
#define led__0__INTTYPE CYREG_PICU2_INTTYPE1
#define led__0__MASK 0x02u
#define led__0__PC CYREG_PRT2_PC1
#define led__0__PORT 2u
#define led__0__SHIFT 1u
#define led__AG CYREG_PRT2_AG
#define led__AMUX CYREG_PRT2_AMUX
#define led__BIE CYREG_PRT2_BIE
#define led__BIT_MASK CYREG_PRT2_BIT_MASK
#define led__BYP CYREG_PRT2_BYP
#define led__CTL CYREG_PRT2_CTL
#define led__DM0 CYREG_PRT2_DM0
#define led__DM1 CYREG_PRT2_DM1
#define led__DM2 CYREG_PRT2_DM2
#define led__DR CYREG_PRT2_DR
#define led__INP_DIS CYREG_PRT2_INP_DIS
#define led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define led__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define led__LCD_EN CYREG_PRT2_LCD_EN
#define led__MASK 0x02u
#define led__PORT 2u
#define led__PRT CYREG_PRT2_PRT
#define led__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define led__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define led__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define led__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define led__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define led__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define led__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define led__PS CYREG_PRT2_PS
#define led__SHIFT 1u
#define led__SLW CYREG_PRT2_SLW

/* ss0 */
#define ss0__0__INTTYPE CYREG_PICU15_INTTYPE0
#define ss0__0__MASK 0x01u
#define ss0__0__PC CYREG_IO_PC_PRT15_PC0
#define ss0__0__PORT 15u
#define ss0__0__SHIFT 0u
#define ss0__AG CYREG_PRT15_AG
#define ss0__AMUX CYREG_PRT15_AMUX
#define ss0__BIE CYREG_PRT15_BIE
#define ss0__BIT_MASK CYREG_PRT15_BIT_MASK
#define ss0__BYP CYREG_PRT15_BYP
#define ss0__CTL CYREG_PRT15_CTL
#define ss0__DM0 CYREG_PRT15_DM0
#define ss0__DM1 CYREG_PRT15_DM1
#define ss0__DM2 CYREG_PRT15_DM2
#define ss0__DR CYREG_PRT15_DR
#define ss0__INP_DIS CYREG_PRT15_INP_DIS
#define ss0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ss0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ss0__LCD_EN CYREG_PRT15_LCD_EN
#define ss0__MASK 0x01u
#define ss0__PORT 15u
#define ss0__PRT CYREG_PRT15_PRT
#define ss0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ss0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ss0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ss0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ss0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ss0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ss0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ss0__PS CYREG_PRT15_PS
#define ss0__SHIFT 0u
#define ss0__SLW CYREG_PRT15_SLW

/* ss1 */
#define ss1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define ss1__0__MASK 0x02u
#define ss1__0__PC CYREG_IO_PC_PRT15_PC1
#define ss1__0__PORT 15u
#define ss1__0__SHIFT 1u
#define ss1__AG CYREG_PRT15_AG
#define ss1__AMUX CYREG_PRT15_AMUX
#define ss1__BIE CYREG_PRT15_BIE
#define ss1__BIT_MASK CYREG_PRT15_BIT_MASK
#define ss1__BYP CYREG_PRT15_BYP
#define ss1__CTL CYREG_PRT15_CTL
#define ss1__DM0 CYREG_PRT15_DM0
#define ss1__DM1 CYREG_PRT15_DM1
#define ss1__DM2 CYREG_PRT15_DM2
#define ss1__DR CYREG_PRT15_DR
#define ss1__INP_DIS CYREG_PRT15_INP_DIS
#define ss1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ss1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ss1__LCD_EN CYREG_PRT15_LCD_EN
#define ss1__MASK 0x02u
#define ss1__PORT 15u
#define ss1__PRT CYREG_PRT15_PRT
#define ss1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ss1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ss1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ss1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ss1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ss1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ss1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ss1__PS CYREG_PRT15_PS
#define ss1__SHIFT 1u
#define ss1__SLW CYREG_PRT15_SLW

/* LCD1 */
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define LCD1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define LCD1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define LCD1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LCD1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LCD1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define LCD1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define LCD1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LCD1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define LCD1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define LCD1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LCD1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LCD1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define LCD1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define LCD1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LCD1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define LCD1_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD1_BUART_sRX_RxSts__3__POS 3
#define LCD1_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD1_BUART_sRX_RxSts__4__POS 4
#define LCD1_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD1_BUART_sRX_RxSts__5__POS 5
#define LCD1_BUART_sRX_RxSts__MASK 0x38u
#define LCD1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define LCD1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LCD1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define LCD1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define LCD1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define LCD1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define LCD1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define LCD1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define LCD1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define LCD1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LCD1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define LCD1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define LCD1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define LCD1_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD1_BUART_sTX_TxSts__0__POS 0
#define LCD1_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD1_BUART_sTX_TxSts__1__POS 1
#define LCD1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LCD1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define LCD1_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD1_BUART_sTX_TxSts__2__POS 2
#define LCD1_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD1_BUART_sTX_TxSts__3__POS 3
#define LCD1_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define LCD1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LCD1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define LCD1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LCD1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LCD1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LCD1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD1_IntClock__INDEX 0x03u
#define LCD1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD1_IntClock__PM_ACT_MSK 0x08u
#define LCD1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD1_IntClock__PM_STBY_MSK 0x08u
#define LCD1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD1_RXInternalInterrupt__INTC_MASK 0x01u
#define LCD1_RXInternalInterrupt__INTC_NUMBER 0u
#define LCD1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LCD1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define LCD1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD2 */
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define LCD2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define LCD2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define LCD2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define LCD2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define LCD2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define LCD2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define LCD2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define LCD2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define LCD2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define LCD2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define LCD2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LCD2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define LCD2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define LCD2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define LCD2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LCD2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define LCD2_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD2_BUART_sRX_RxSts__3__POS 3
#define LCD2_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD2_BUART_sRX_RxSts__4__POS 4
#define LCD2_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD2_BUART_sRX_RxSts__5__POS 5
#define LCD2_BUART_sRX_RxSts__MASK 0x38u
#define LCD2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define LCD2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LCD2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define LCD2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define LCD2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define LCD2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define LCD2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define LCD2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define LCD2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define LCD2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define LCD2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define LCD2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define LCD2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define LCD2_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD2_BUART_sTX_TxSts__0__POS 0
#define LCD2_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD2_BUART_sTX_TxSts__1__POS 1
#define LCD2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define LCD2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define LCD2_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD2_BUART_sTX_TxSts__2__POS 2
#define LCD2_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD2_BUART_sTX_TxSts__3__POS 3
#define LCD2_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define LCD2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define LCD2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define LCD2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define LCD2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define LCD2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define LCD2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD2_IntClock__INDEX 0x02u
#define LCD2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD2_IntClock__PM_ACT_MSK 0x04u
#define LCD2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD2_IntClock__PM_STBY_MSK 0x04u
#define LCD2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD2_RXInternalInterrupt__INTC_MASK 0x02u
#define LCD2_RXInternalInterrupt__INTC_NUMBER 1u
#define LCD2_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LCD2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define LCD2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PKey */
#define PKey__0__INTTYPE CYREG_PICU2_INTTYPE7
#define PKey__0__MASK 0x80u
#define PKey__0__PC CYREG_PRT2_PC7
#define PKey__0__PORT 2u
#define PKey__0__SHIFT 7u
#define PKey__AG CYREG_PRT2_AG
#define PKey__AMUX CYREG_PRT2_AMUX
#define PKey__BIE CYREG_PRT2_BIE
#define PKey__BIT_MASK CYREG_PRT2_BIT_MASK
#define PKey__BYP CYREG_PRT2_BYP
#define PKey__CTL CYREG_PRT2_CTL
#define PKey__DM0 CYREG_PRT2_DM0
#define PKey__DM1 CYREG_PRT2_DM1
#define PKey__DM2 CYREG_PRT2_DM2
#define PKey__DR CYREG_PRT2_DR
#define PKey__INP_DIS CYREG_PRT2_INP_DIS
#define PKey__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PKey__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PKey__LCD_EN CYREG_PRT2_LCD_EN
#define PKey__MASK 0x80u
#define PKey__PORT 2u
#define PKey__PRT CYREG_PRT2_PRT
#define PKey__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PKey__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PKey__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PKey__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PKey__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PKey__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PKey__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PKey__PS CYREG_PRT2_PS
#define PKey__SHIFT 7u
#define PKey__SLW CYREG_PRT2_SLW

/* PSOC */
#define PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PSOC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PSOC_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define PSOC_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PSOC_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define PSOC_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PSOC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PSOC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PSOC_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PSOC_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define PSOC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PSOC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PSOC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define PSOC_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PSOC_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PSOC_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PSOC_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define PSOC_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define PSOC_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PSOC_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define PSOC_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define PSOC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PSOC_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PSOC_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define PSOC_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define PSOC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PSOC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PSOC_BUART_sRX_RxSts__3__MASK 0x08u
#define PSOC_BUART_sRX_RxSts__3__POS 3
#define PSOC_BUART_sRX_RxSts__4__MASK 0x10u
#define PSOC_BUART_sRX_RxSts__4__POS 4
#define PSOC_BUART_sRX_RxSts__5__MASK 0x20u
#define PSOC_BUART_sRX_RxSts__5__POS 5
#define PSOC_BUART_sRX_RxSts__MASK 0x38u
#define PSOC_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define PSOC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PSOC_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define PSOC_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PSOC_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define PSOC_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define PSOC_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PSOC_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define PSOC_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define PSOC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PSOC_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PSOC_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define PSOC_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define PSOC_BUART_sTX_TxSts__0__MASK 0x01u
#define PSOC_BUART_sTX_TxSts__0__POS 0
#define PSOC_BUART_sTX_TxSts__1__MASK 0x02u
#define PSOC_BUART_sTX_TxSts__1__POS 1
#define PSOC_BUART_sTX_TxSts__2__MASK 0x04u
#define PSOC_BUART_sTX_TxSts__2__POS 2
#define PSOC_BUART_sTX_TxSts__3__MASK 0x08u
#define PSOC_BUART_sTX_TxSts__3__POS 3
#define PSOC_BUART_sTX_TxSts__MASK 0x0Fu
#define PSOC_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define PSOC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PSOC_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST
#define PSOC_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define PSOC_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define PSOC_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define PSOC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define PSOC_IntClock__INDEX 0x01u
#define PSOC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PSOC_IntClock__PM_ACT_MSK 0x02u
#define PSOC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PSOC_IntClock__PM_STBY_MSK 0x02u
#define PSOC_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PSOC_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PSOC_RXInternalInterrupt__INTC_MASK 0x04u
#define PSOC_RXInternalInterrupt__INTC_NUMBER 2u
#define PSOC_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define PSOC_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define PSOC_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PSOC_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB04_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB04_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB04_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB04_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB04_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB04_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x00u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x01u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x01u

/* WIFI */
#define WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define WIFI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define WIFI_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define WIFI_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define WIFI_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define WIFI_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define WIFI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define WIFI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define WIFI_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define WIFI_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define WIFI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define WIFI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define WIFI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define WIFI_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define WIFI_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define WIFI_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define WIFI_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define WIFI_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define WIFI_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define WIFI_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define WIFI_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define WIFI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define WIFI_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define WIFI_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define WIFI_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define WIFI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define WIFI_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define WIFI_BUART_sRX_RxSts__3__MASK 0x08u
#define WIFI_BUART_sRX_RxSts__3__POS 3
#define WIFI_BUART_sRX_RxSts__4__MASK 0x10u
#define WIFI_BUART_sRX_RxSts__4__POS 4
#define WIFI_BUART_sRX_RxSts__5__MASK 0x20u
#define WIFI_BUART_sRX_RxSts__5__POS 5
#define WIFI_BUART_sRX_RxSts__MASK 0x38u
#define WIFI_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define WIFI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define WIFI_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define WIFI_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define WIFI_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define WIFI_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define WIFI_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define WIFI_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define WIFI_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define WIFI_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define WIFI_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define WIFI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define WIFI_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define WIFI_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define WIFI_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define WIFI_BUART_sTX_TxSts__0__MASK 0x01u
#define WIFI_BUART_sTX_TxSts__0__POS 0
#define WIFI_BUART_sTX_TxSts__1__MASK 0x02u
#define WIFI_BUART_sTX_TxSts__1__POS 1
#define WIFI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define WIFI_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define WIFI_BUART_sTX_TxSts__2__MASK 0x04u
#define WIFI_BUART_sTX_TxSts__2__POS 2
#define WIFI_BUART_sTX_TxSts__3__MASK 0x08u
#define WIFI_BUART_sTX_TxSts__3__POS 3
#define WIFI_BUART_sTX_TxSts__MASK 0x0Fu
#define WIFI_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define WIFI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define WIFI_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define WIFI_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define WIFI_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define WIFI_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define WIFI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define WIFI_IntClock__INDEX 0x05u
#define WIFI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WIFI_IntClock__PM_ACT_MSK 0x20u
#define WIFI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WIFI_IntClock__PM_STBY_MSK 0x20u

/* XBee */
#define XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define XBee_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define XBee_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define XBee_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define XBee_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define XBee_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define XBee_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define XBee_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define XBee_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define XBee_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define XBee_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define XBee_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define XBee_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define XBee_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define XBee_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define XBee_BUART_sRX_RxSts__3__MASK 0x08u
#define XBee_BUART_sRX_RxSts__3__POS 3
#define XBee_BUART_sRX_RxSts__4__MASK 0x10u
#define XBee_BUART_sRX_RxSts__4__POS 4
#define XBee_BUART_sRX_RxSts__5__MASK 0x20u
#define XBee_BUART_sRX_RxSts__5__POS 5
#define XBee_BUART_sRX_RxSts__MASK 0x38u
#define XBee_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define XBee_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define XBee_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define XBee_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define XBee_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define XBee_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define XBee_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define XBee_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define XBee_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define XBee_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define XBee_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define XBee_BUART_sTX_TxSts__0__MASK 0x01u
#define XBee_BUART_sTX_TxSts__0__POS 0
#define XBee_BUART_sTX_TxSts__1__MASK 0x02u
#define XBee_BUART_sTX_TxSts__1__POS 1
#define XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define XBee_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define XBee_BUART_sTX_TxSts__2__MASK 0x04u
#define XBee_BUART_sTX_TxSts__2__POS 2
#define XBee_BUART_sTX_TxSts__3__MASK 0x08u
#define XBee_BUART_sTX_TxSts__3__POS 3
#define XBee_BUART_sTX_TxSts__MASK 0x0Fu
#define XBee_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define XBee_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define XBee_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define XBee_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define XBee_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define XBee_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define XBee_IntClock__INDEX 0x04u
#define XBee_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define XBee_IntClock__PM_ACT_MSK 0x10u
#define XBee_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define XBee_IntClock__PM_STBY_MSK 0x10u
#define XBee_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define XBee_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define XBee_RXInternalInterrupt__INTC_MASK 0x08u
#define XBee_RXInternalInterrupt__INTC_NUMBER 3u
#define XBee_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define XBee_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define XBee_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define XBee_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* miso */
#define miso__0__INTTYPE CYREG_PICU3_INTTYPE5
#define miso__0__MASK 0x20u
#define miso__0__PC CYREG_PRT3_PC5
#define miso__0__PORT 3u
#define miso__0__SHIFT 5u
#define miso__AG CYREG_PRT3_AG
#define miso__AMUX CYREG_PRT3_AMUX
#define miso__BIE CYREG_PRT3_BIE
#define miso__BIT_MASK CYREG_PRT3_BIT_MASK
#define miso__BYP CYREG_PRT3_BYP
#define miso__CTL CYREG_PRT3_CTL
#define miso__DM0 CYREG_PRT3_DM0
#define miso__DM1 CYREG_PRT3_DM1
#define miso__DM2 CYREG_PRT3_DM2
#define miso__DR CYREG_PRT3_DR
#define miso__INP_DIS CYREG_PRT3_INP_DIS
#define miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define miso__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define miso__LCD_EN CYREG_PRT3_LCD_EN
#define miso__MASK 0x20u
#define miso__PORT 3u
#define miso__PRT CYREG_PRT3_PRT
#define miso__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define miso__PS CYREG_PRT3_PS
#define miso__SHIFT 5u
#define miso__SLW CYREG_PRT3_SLW

/* mosi */
#define mosi__0__INTTYPE CYREG_PICU3_INTTYPE6
#define mosi__0__MASK 0x40u
#define mosi__0__PC CYREG_PRT3_PC6
#define mosi__0__PORT 3u
#define mosi__0__SHIFT 6u
#define mosi__AG CYREG_PRT3_AG
#define mosi__AMUX CYREG_PRT3_AMUX
#define mosi__BIE CYREG_PRT3_BIE
#define mosi__BIT_MASK CYREG_PRT3_BIT_MASK
#define mosi__BYP CYREG_PRT3_BYP
#define mosi__CTL CYREG_PRT3_CTL
#define mosi__DM0 CYREG_PRT3_DM0
#define mosi__DM1 CYREG_PRT3_DM1
#define mosi__DM2 CYREG_PRT3_DM2
#define mosi__DR CYREG_PRT3_DR
#define mosi__INP_DIS CYREG_PRT3_INP_DIS
#define mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mosi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT3_LCD_EN
#define mosi__MASK 0x40u
#define mosi__PORT 3u
#define mosi__PRT CYREG_PRT3_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mosi__PS CYREG_PRT3_PS
#define mosi__SHIFT 6u
#define mosi__SLW CYREG_PRT3_SLW

/* sclk */
#define sclk__0__INTTYPE CYREG_PICU3_INTTYPE7
#define sclk__0__MASK 0x80u
#define sclk__0__PC CYREG_PRT3_PC7
#define sclk__0__PORT 3u
#define sclk__0__SHIFT 7u
#define sclk__AG CYREG_PRT3_AG
#define sclk__AMUX CYREG_PRT3_AMUX
#define sclk__BIE CYREG_PRT3_BIE
#define sclk__BIT_MASK CYREG_PRT3_BIT_MASK
#define sclk__BYP CYREG_PRT3_BYP
#define sclk__CTL CYREG_PRT3_CTL
#define sclk__DM0 CYREG_PRT3_DM0
#define sclk__DM1 CYREG_PRT3_DM1
#define sclk__DM2 CYREG_PRT3_DM2
#define sclk__DR CYREG_PRT3_DR
#define sclk__INP_DIS CYREG_PRT3_INP_DIS
#define sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define sclk__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT3_LCD_EN
#define sclk__MASK 0x80u
#define sclk__PORT 3u
#define sclk__PRT CYREG_PRT3_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define sclk__PS CYREG_PRT3_PS
#define sclk__SHIFT 7u
#define sclk__SLW CYREG_PRT3_SLW

/* Rx_GSM */
#define Rx_GSM__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Rx_GSM__0__MASK 0x10u
#define Rx_GSM__0__PC CYREG_PRT12_PC4
#define Rx_GSM__0__PORT 12u
#define Rx_GSM__0__SHIFT 4u
#define Rx_GSM__AG CYREG_PRT12_AG
#define Rx_GSM__BIE CYREG_PRT12_BIE
#define Rx_GSM__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_GSM__BYP CYREG_PRT12_BYP
#define Rx_GSM__DM0 CYREG_PRT12_DM0
#define Rx_GSM__DM1 CYREG_PRT12_DM1
#define Rx_GSM__DM2 CYREG_PRT12_DM2
#define Rx_GSM__DR CYREG_PRT12_DR
#define Rx_GSM__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_GSM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_GSM__MASK 0x10u
#define Rx_GSM__PORT 12u
#define Rx_GSM__PRT CYREG_PRT12_PRT
#define Rx_GSM__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_GSM__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_GSM__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_GSM__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_GSM__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_GSM__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_GSM__PS CYREG_PRT12_PS
#define Rx_GSM__SHIFT 4u
#define Rx_GSM__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_GSM__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_GSM__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_GSM__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_GSM__SLW CYREG_PRT12_SLW

/* Tx_GSM */
#define Tx_GSM__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Tx_GSM__0__MASK 0x20u
#define Tx_GSM__0__PC CYREG_PRT12_PC5
#define Tx_GSM__0__PORT 12u
#define Tx_GSM__0__SHIFT 5u
#define Tx_GSM__AG CYREG_PRT12_AG
#define Tx_GSM__BIE CYREG_PRT12_BIE
#define Tx_GSM__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_GSM__BYP CYREG_PRT12_BYP
#define Tx_GSM__DM0 CYREG_PRT12_DM0
#define Tx_GSM__DM1 CYREG_PRT12_DM1
#define Tx_GSM__DM2 CYREG_PRT12_DM2
#define Tx_GSM__DR CYREG_PRT12_DR
#define Tx_GSM__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_GSM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_GSM__MASK 0x20u
#define Tx_GSM__PORT 12u
#define Tx_GSM__PRT CYREG_PRT12_PRT
#define Tx_GSM__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_GSM__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_GSM__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_GSM__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_GSM__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_GSM__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_GSM__PS CYREG_PRT12_PS
#define Tx_GSM__SHIFT 5u
#define Tx_GSM__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_GSM__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_GSM__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_GSM__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_GSM__SLW CYREG_PRT12_SLW

/* Rx_LCD1 */
#define Rx_LCD1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Rx_LCD1__0__MASK 0x80u
#define Rx_LCD1__0__PC CYREG_PRT1_PC7
#define Rx_LCD1__0__PORT 1u
#define Rx_LCD1__0__SHIFT 7u
#define Rx_LCD1__AG CYREG_PRT1_AG
#define Rx_LCD1__AMUX CYREG_PRT1_AMUX
#define Rx_LCD1__BIE CYREG_PRT1_BIE
#define Rx_LCD1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_LCD1__BYP CYREG_PRT1_BYP
#define Rx_LCD1__CTL CYREG_PRT1_CTL
#define Rx_LCD1__DM0 CYREG_PRT1_DM0
#define Rx_LCD1__DM1 CYREG_PRT1_DM1
#define Rx_LCD1__DM2 CYREG_PRT1_DM2
#define Rx_LCD1__DR CYREG_PRT1_DR
#define Rx_LCD1__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_LCD1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_LCD1__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_LCD1__MASK 0x80u
#define Rx_LCD1__PORT 1u
#define Rx_LCD1__PRT CYREG_PRT1_PRT
#define Rx_LCD1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_LCD1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_LCD1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_LCD1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_LCD1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_LCD1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_LCD1__PS CYREG_PRT1_PS
#define Rx_LCD1__SHIFT 7u
#define Rx_LCD1__SLW CYREG_PRT1_SLW

/* Rx_LCD2 */
#define Rx_LCD2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Rx_LCD2__0__MASK 0x20u
#define Rx_LCD2__0__PC CYREG_PRT1_PC5
#define Rx_LCD2__0__PORT 1u
#define Rx_LCD2__0__SHIFT 5u
#define Rx_LCD2__AG CYREG_PRT1_AG
#define Rx_LCD2__AMUX CYREG_PRT1_AMUX
#define Rx_LCD2__BIE CYREG_PRT1_BIE
#define Rx_LCD2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_LCD2__BYP CYREG_PRT1_BYP
#define Rx_LCD2__CTL CYREG_PRT1_CTL
#define Rx_LCD2__DM0 CYREG_PRT1_DM0
#define Rx_LCD2__DM1 CYREG_PRT1_DM1
#define Rx_LCD2__DM2 CYREG_PRT1_DM2
#define Rx_LCD2__DR CYREG_PRT1_DR
#define Rx_LCD2__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_LCD2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_LCD2__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_LCD2__MASK 0x20u
#define Rx_LCD2__PORT 1u
#define Rx_LCD2__PRT CYREG_PRT1_PRT
#define Rx_LCD2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_LCD2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_LCD2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_LCD2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_LCD2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_LCD2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_LCD2__PS CYREG_PRT1_PS
#define Rx_LCD2__SHIFT 5u
#define Rx_LCD2__SLW CYREG_PRT1_SLW

/* Rx_Psoc */
#define Rx_Psoc__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Rx_Psoc__0__MASK 0x01u
#define Rx_Psoc__0__PC CYREG_PRT3_PC0
#define Rx_Psoc__0__PORT 3u
#define Rx_Psoc__0__SHIFT 0u
#define Rx_Psoc__AG CYREG_PRT3_AG
#define Rx_Psoc__AMUX CYREG_PRT3_AMUX
#define Rx_Psoc__BIE CYREG_PRT3_BIE
#define Rx_Psoc__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_Psoc__BYP CYREG_PRT3_BYP
#define Rx_Psoc__CTL CYREG_PRT3_CTL
#define Rx_Psoc__DM0 CYREG_PRT3_DM0
#define Rx_Psoc__DM1 CYREG_PRT3_DM1
#define Rx_Psoc__DM2 CYREG_PRT3_DM2
#define Rx_Psoc__DR CYREG_PRT3_DR
#define Rx_Psoc__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_Psoc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_Psoc__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_Psoc__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_Psoc__MASK 0x01u
#define Rx_Psoc__PORT 3u
#define Rx_Psoc__PRT CYREG_PRT3_PRT
#define Rx_Psoc__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_Psoc__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_Psoc__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_Psoc__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_Psoc__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_Psoc__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_Psoc__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_Psoc__PS CYREG_PRT3_PS
#define Rx_Psoc__SHIFT 0u
#define Rx_Psoc__SLW CYREG_PRT3_SLW

/* Rx_XBee */
#define Rx_XBee__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Rx_XBee__0__MASK 0x04u
#define Rx_XBee__0__PC CYREG_PRT12_PC2
#define Rx_XBee__0__PORT 12u
#define Rx_XBee__0__SHIFT 2u
#define Rx_XBee__AG CYREG_PRT12_AG
#define Rx_XBee__BIE CYREG_PRT12_BIE
#define Rx_XBee__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_XBee__BYP CYREG_PRT12_BYP
#define Rx_XBee__DM0 CYREG_PRT12_DM0
#define Rx_XBee__DM1 CYREG_PRT12_DM1
#define Rx_XBee__DM2 CYREG_PRT12_DM2
#define Rx_XBee__DR CYREG_PRT12_DR
#define Rx_XBee__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_XBee__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_XBee__MASK 0x04u
#define Rx_XBee__PORT 12u
#define Rx_XBee__PRT CYREG_PRT12_PRT
#define Rx_XBee__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_XBee__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_XBee__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_XBee__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_XBee__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_XBee__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_XBee__PS CYREG_PRT12_PS
#define Rx_XBee__SHIFT 2u
#define Rx_XBee__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_XBee__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_XBee__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_XBee__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_XBee__SLW CYREG_PRT12_SLW

/* Rx_wifi */
#define Rx_wifi__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Rx_wifi__0__MASK 0x08u
#define Rx_wifi__0__PC CYREG_PRT3_PC3
#define Rx_wifi__0__PORT 3u
#define Rx_wifi__0__SHIFT 3u
#define Rx_wifi__AG CYREG_PRT3_AG
#define Rx_wifi__AMUX CYREG_PRT3_AMUX
#define Rx_wifi__BIE CYREG_PRT3_BIE
#define Rx_wifi__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_wifi__BYP CYREG_PRT3_BYP
#define Rx_wifi__CTL CYREG_PRT3_CTL
#define Rx_wifi__DM0 CYREG_PRT3_DM0
#define Rx_wifi__DM1 CYREG_PRT3_DM1
#define Rx_wifi__DM2 CYREG_PRT3_DM2
#define Rx_wifi__DR CYREG_PRT3_DR
#define Rx_wifi__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_wifi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_wifi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_wifi__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_wifi__MASK 0x08u
#define Rx_wifi__PORT 3u
#define Rx_wifi__PRT CYREG_PRT3_PRT
#define Rx_wifi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_wifi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_wifi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_wifi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_wifi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_wifi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_wifi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_wifi__PS CYREG_PRT3_PS
#define Rx_wifi__SHIFT 3u
#define Rx_wifi__SLW CYREG_PRT3_SLW

/* Tx_LCD1 */
#define Tx_LCD1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Tx_LCD1__0__MASK 0x40u
#define Tx_LCD1__0__PC CYREG_PRT1_PC6
#define Tx_LCD1__0__PORT 1u
#define Tx_LCD1__0__SHIFT 6u
#define Tx_LCD1__AG CYREG_PRT1_AG
#define Tx_LCD1__AMUX CYREG_PRT1_AMUX
#define Tx_LCD1__BIE CYREG_PRT1_BIE
#define Tx_LCD1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_LCD1__BYP CYREG_PRT1_BYP
#define Tx_LCD1__CTL CYREG_PRT1_CTL
#define Tx_LCD1__DM0 CYREG_PRT1_DM0
#define Tx_LCD1__DM1 CYREG_PRT1_DM1
#define Tx_LCD1__DM2 CYREG_PRT1_DM2
#define Tx_LCD1__DR CYREG_PRT1_DR
#define Tx_LCD1__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_LCD1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_LCD1__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_LCD1__MASK 0x40u
#define Tx_LCD1__PORT 1u
#define Tx_LCD1__PRT CYREG_PRT1_PRT
#define Tx_LCD1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_LCD1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_LCD1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_LCD1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_LCD1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_LCD1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_LCD1__PS CYREG_PRT1_PS
#define Tx_LCD1__SHIFT 6u
#define Tx_LCD1__SLW CYREG_PRT1_SLW

/* Tx_LCD2 */
#define Tx_LCD2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Tx_LCD2__0__MASK 0x10u
#define Tx_LCD2__0__PC CYREG_PRT1_PC4
#define Tx_LCD2__0__PORT 1u
#define Tx_LCD2__0__SHIFT 4u
#define Tx_LCD2__AG CYREG_PRT1_AG
#define Tx_LCD2__AMUX CYREG_PRT1_AMUX
#define Tx_LCD2__BIE CYREG_PRT1_BIE
#define Tx_LCD2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_LCD2__BYP CYREG_PRT1_BYP
#define Tx_LCD2__CTL CYREG_PRT1_CTL
#define Tx_LCD2__DM0 CYREG_PRT1_DM0
#define Tx_LCD2__DM1 CYREG_PRT1_DM1
#define Tx_LCD2__DM2 CYREG_PRT1_DM2
#define Tx_LCD2__DR CYREG_PRT1_DR
#define Tx_LCD2__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_LCD2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_LCD2__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_LCD2__MASK 0x10u
#define Tx_LCD2__PORT 1u
#define Tx_LCD2__PRT CYREG_PRT1_PRT
#define Tx_LCD2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_LCD2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_LCD2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_LCD2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_LCD2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_LCD2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_LCD2__PS CYREG_PRT1_PS
#define Tx_LCD2__SHIFT 4u
#define Tx_LCD2__SLW CYREG_PRT1_SLW

/* Tx_Psoc */
#define Tx_Psoc__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Tx_Psoc__0__MASK 0x02u
#define Tx_Psoc__0__PC CYREG_PRT3_PC1
#define Tx_Psoc__0__PORT 3u
#define Tx_Psoc__0__SHIFT 1u
#define Tx_Psoc__AG CYREG_PRT3_AG
#define Tx_Psoc__AMUX CYREG_PRT3_AMUX
#define Tx_Psoc__BIE CYREG_PRT3_BIE
#define Tx_Psoc__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_Psoc__BYP CYREG_PRT3_BYP
#define Tx_Psoc__CTL CYREG_PRT3_CTL
#define Tx_Psoc__DM0 CYREG_PRT3_DM0
#define Tx_Psoc__DM1 CYREG_PRT3_DM1
#define Tx_Psoc__DM2 CYREG_PRT3_DM2
#define Tx_Psoc__DR CYREG_PRT3_DR
#define Tx_Psoc__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_Psoc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_Psoc__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_Psoc__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_Psoc__MASK 0x02u
#define Tx_Psoc__PORT 3u
#define Tx_Psoc__PRT CYREG_PRT3_PRT
#define Tx_Psoc__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_Psoc__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_Psoc__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_Psoc__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_Psoc__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_Psoc__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_Psoc__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_Psoc__PS CYREG_PRT3_PS
#define Tx_Psoc__SHIFT 1u
#define Tx_Psoc__SLW CYREG_PRT3_SLW

/* Tx_XBee */
#define Tx_XBee__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Tx_XBee__0__MASK 0x08u
#define Tx_XBee__0__PC CYREG_PRT12_PC3
#define Tx_XBee__0__PORT 12u
#define Tx_XBee__0__SHIFT 3u
#define Tx_XBee__AG CYREG_PRT12_AG
#define Tx_XBee__BIE CYREG_PRT12_BIE
#define Tx_XBee__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_XBee__BYP CYREG_PRT12_BYP
#define Tx_XBee__DM0 CYREG_PRT12_DM0
#define Tx_XBee__DM1 CYREG_PRT12_DM1
#define Tx_XBee__DM2 CYREG_PRT12_DM2
#define Tx_XBee__DR CYREG_PRT12_DR
#define Tx_XBee__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_XBee__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_XBee__MASK 0x08u
#define Tx_XBee__PORT 12u
#define Tx_XBee__PRT CYREG_PRT12_PRT
#define Tx_XBee__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_XBee__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_XBee__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_XBee__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_XBee__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_XBee__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_XBee__PS CYREG_PRT12_PS
#define Tx_XBee__SHIFT 3u
#define Tx_XBee__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_XBee__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_XBee__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_XBee__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_XBee__SLW CYREG_PRT12_SLW

/* Tx_wifi */
#define Tx_wifi__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Tx_wifi__0__MASK 0x10u
#define Tx_wifi__0__PC CYREG_PRT3_PC4
#define Tx_wifi__0__PORT 3u
#define Tx_wifi__0__SHIFT 4u
#define Tx_wifi__AG CYREG_PRT3_AG
#define Tx_wifi__AMUX CYREG_PRT3_AMUX
#define Tx_wifi__BIE CYREG_PRT3_BIE
#define Tx_wifi__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_wifi__BYP CYREG_PRT3_BYP
#define Tx_wifi__CTL CYREG_PRT3_CTL
#define Tx_wifi__DM0 CYREG_PRT3_DM0
#define Tx_wifi__DM1 CYREG_PRT3_DM1
#define Tx_wifi__DM2 CYREG_PRT3_DM2
#define Tx_wifi__DR CYREG_PRT3_DR
#define Tx_wifi__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_wifi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_wifi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_wifi__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_wifi__MASK 0x10u
#define Tx_wifi__PORT 3u
#define Tx_wifi__PRT CYREG_PRT3_PRT
#define Tx_wifi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_wifi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_wifi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_wifi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_wifi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_wifi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_wifi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_wifi__PS CYREG_PRT3_PS
#define Tx_wifi__SHIFT 4u
#define Tx_wifi__SLW CYREG_PRT3_SLW

/* isr_LCD */
#define isr_LCD__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_LCD__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_LCD__INTC_MASK 0x20000u
#define isr_LCD__INTC_NUMBER 17u
#define isr_LCD__INTC_PRIOR_NUM 7u
#define isr_LCD__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_LCD__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_LCD__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SelectSS */
#define SelectSS_Sync_ctrl_reg__0__MASK 0x01u
#define SelectSS_Sync_ctrl_reg__0__POS 0
#define SelectSS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SelectSS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SelectSS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SelectSS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SelectSS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SelectSS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SelectSS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SelectSS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SelectSS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SelectSS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SelectSS_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define SelectSS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SelectSS_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define SelectSS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SelectSS_Sync_ctrl_reg__MASK 0x01u
#define SelectSS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SelectSS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SelectSS_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* isr_psoc */
#define isr_psoc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_psoc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_psoc__INTC_MASK 0x40000u
#define isr_psoc__INTC_NUMBER 18u
#define isr_psoc__INTC_PRIOR_NUM 7u
#define isr_psoc__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_psoc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_psoc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_LCD */
#define Timer_LCD_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_LCD_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_LCD_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_LCD_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_LCD_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_LCD_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_LCD_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_LCD_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_LCD_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_LCD_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_LCD_TimerHW__PM_ACT_MSK 0x01u
#define Timer_LCD_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_LCD_TimerHW__PM_STBY_MSK 0x01u
#define Timer_LCD_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_LCD_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_LCD_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_psoc */
#define Timer_psoc_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_psoc_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_psoc_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_psoc_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_psoc_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_psoc_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_psoc_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_psoc_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_psoc_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_psoc_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_psoc_TimerHW__PM_ACT_MSK 0x02u
#define Timer_psoc_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_psoc_TimerHW__PM_STBY_MSK 0x02u
#define Timer_psoc_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_psoc_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_psoc_TimerHW__SR0 CYREG_TMR1_SR0

/* Psoc_status */
#define Psoc_status__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Psoc_status__0__MASK 0x01u
#define Psoc_status__0__PC CYREG_PRT0_PC0
#define Psoc_status__0__PORT 0u
#define Psoc_status__0__SHIFT 0u
#define Psoc_status__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Psoc_status__1__MASK 0x02u
#define Psoc_status__1__PC CYREG_PRT0_PC1
#define Psoc_status__1__PORT 0u
#define Psoc_status__1__SHIFT 1u
#define Psoc_status__AG CYREG_PRT0_AG
#define Psoc_status__AMUX CYREG_PRT0_AMUX
#define Psoc_status__BIE CYREG_PRT0_BIE
#define Psoc_status__BIT_MASK CYREG_PRT0_BIT_MASK
#define Psoc_status__BYP CYREG_PRT0_BYP
#define Psoc_status__CTL CYREG_PRT0_CTL
#define Psoc_status__DM0 CYREG_PRT0_DM0
#define Psoc_status__DM1 CYREG_PRT0_DM1
#define Psoc_status__DM2 CYREG_PRT0_DM2
#define Psoc_status__DR CYREG_PRT0_DR
#define Psoc_status__INP_DIS CYREG_PRT0_INP_DIS
#define Psoc_status__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Psoc_status__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Psoc_status__LCD_EN CYREG_PRT0_LCD_EN
#define Psoc_status__MASK 0x03u
#define Psoc_status__PORT 0u
#define Psoc_status__PRT CYREG_PRT0_PRT
#define Psoc_status__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Psoc_status__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Psoc_status__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Psoc_status__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Psoc_status__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Psoc_status__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Psoc_status__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Psoc_status__PS CYREG_PRT0_PS
#define Psoc_status__SHIFT 0u
#define Psoc_status__SLW CYREG_PRT0_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x07u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x80u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x80u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CY_PROJECT_NAME "Psoc_Wireless"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
