Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 14:48:34 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     760         
TIMING-20  Warning           Non-clocked latch                                762         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6352)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5943)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6352)
---------------------------
 There are 1992 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 2752 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5943)
---------------------------------------------------
 There are 5943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5983          inf        0.000                      0                 5983           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5983 Endpoints
Min Delay          5983 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.700ns  (logic 26.963ns (20.789%)  route 102.737ns (79.211%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=18 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.661   129.374    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X27Y69         LUT3 (Prop_lut3_I1_O)        0.326   129.700 r  MMCAM/entry_fd_loop[13].ef/ENTRY[5]_C_i_1/O
                         net (fo=1, routed)           0.000   129.700    MMCAM/entry_fd_loop[13].ef/ENTRY[5]_C_i_1_n_0
    SLICE_X27Y69         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.412ns  (logic 26.637ns (20.583%)  route 102.774ns (79.417%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.699   129.412    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/CE
    SLICE_X28Y69         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.313ns  (logic 26.637ns (20.599%)  route 102.676ns (79.401%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.600   129.314    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/CE
    SLICE_X26Y69         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.313ns  (logic 26.637ns (20.599%)  route 102.676ns (79.401%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.600   129.314    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X26Y69         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.119ns  (logic 26.735ns (20.706%)  route 102.383ns (79.294%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.649   124.215    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124   124.339 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.656   128.995    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.124   129.119 r  MMCAM/entry_fd_loop[17].ef/ENTRY[9]_C_i_1/O
                         net (fo=1, routed)           0.000   129.119    MMCAM/entry_fd_loop[17].ef/ENTRY[9]_C_i_1_n_0
    SLICE_X43Y63         FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.049ns  (logic 26.861ns (20.815%)  route 102.188ns (79.185%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=18 LUT4=9 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.660   123.358    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.150   123.508 r  MMCAM/oam/EN[9]_INST_0/O
                         net (fo=77, routed)          5.193   128.702    MMCAM/entry_fd_loop[9].ef/EN
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.348   129.050 r  MMCAM/entry_fd_loop[9].ef/ENTRY[18]_C_i_1/O
                         net (fo=1, routed)           0.000   129.050    MMCAM/entry_fd_loop[9].ef/ENTRY[18]_C_i_1_n_0
    SLICE_X30Y0          FDCE                                         r  MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.994ns  (logic 26.963ns (20.903%)  route 102.030ns (79.097%))
  Logic Levels:           153  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=18 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          3.954   128.668    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.326   128.994 r  MMCAM/entry_fd_loop[13].ef/ENTRY[18]_C_i_1/O
                         net (fo=1, routed)           0.000   128.994    MMCAM/entry_fd_loop[13].ef/ENTRY[18]_C_i_1_n_0
    SLICE_X22Y59         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.982ns  (logic 26.637ns (20.652%)  route 102.345ns (79.348%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.269   128.982    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]/CE
    SLICE_X28Y67         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.971ns  (logic 26.637ns (20.654%)  route 102.334ns (79.346%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.258   128.971    MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]/CE
    SLICE_X27Y68         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.971ns  (logic 26.637ns (20.654%)  route 102.334ns (79.346%))
  Logic Levels:           152  (CARRY4=1 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1234, routed)        2.978     3.974    c/MR
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.150     4.124 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.661     4.785    c/not1_out
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.326     5.111 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     5.776    c/nand2_out
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.900 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.880     6.780    c/delay2/din
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.152     6.932 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.267     7.199    c/delay2/t00
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.328     7.527 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674     8.201    c/delay2/t01
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.352     8.553 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           1.149     9.702    c/delay2/t02
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.332    10.034 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.279    10.313    c/delay2/t03
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.437 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.158    10.595    c/delay2/t04
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    10.719 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.152    c/delay2/t05
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.276 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    11.950    c/delay2/t06
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.152    12.102 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.851    12.954    c/delay2/t07
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.354    13.308 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.503    13.811    c/LB_out
    SLICE_X41Y56         LUT1 (Prop_lut1_I0_O)        0.332    14.143 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.667    14.810    B/cb/CB_Ack_in_b
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124    14.934 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    15.532    B/cb/cf/Ack_in
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.656 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    15.945    B/cb/cf/nand3_out
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124    16.069 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    16.725    B/cb/cf/nand2_out
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    16.849 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.826    17.675    B/cb/cf/delay2/din
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    17.799 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    18.086    B/cb/cf/delay2/t00
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.210 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    18.370    B/cb/cf/delay2/t01
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    18.494 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    18.960    B/cb/cf/delay2/t02
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124    19.084 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.576    19.661    B/cb/cf/delay2/t03
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.785 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.867    20.652    B/cb/cf/delay2/t04
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    20.937    B/cb/cf/delay2/t05
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.061 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    21.527    B/cb/cf/delay2/t06
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.651 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    22.331    B/cb/cf/delay2/t07
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.150    22.481 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.659    23.140    B/cb/cf/LB_out
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.328    23.468 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.938    24.406    COPY/cx2/Ack_in
    SLICE_X34Y62         LUT3 (Prop_lut3_I2_O)        0.124    24.530 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.040    25.570    COPY/cx2/cf1/Ack_in
    SLICE_X30Y65         LUT4 (Prop_lut4_I3_O)        0.124    25.694 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.419    26.113    COPY/cx2/cf1/nand3_out
    SLICE_X28Y65         LUT3 (Prop_lut3_I2_O)        0.124    26.237 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    26.907    COPY/cx2/cf1/nand2_out
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.124    27.031 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.606    27.637    COPY/cx2/cf1/delay2/din
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.150    27.787 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.440    28.226    COPY/cx2/cf1/delay2/t00
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.321    28.547 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.814    29.362    COPY/cx2/cf1/delay2/t01
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.348    29.710 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    29.859    COPY/cx2/cf1/delay2/t02
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    29.983 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    30.416    COPY/cx2/cf1/delay2/t03
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    30.540 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    31.415    COPY/cx2/cf1/delay2/t04
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.539 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    31.826    COPY/cx2/cf1/delay2/t05
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    31.950 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    32.111    COPY/cx2/cf1/delay2/t06
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.235 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    32.701    COPY/cx2/cf1/delay2/t07
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124    32.825 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    33.698    COPY/cx2/cf1/LB_out
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124    33.822 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.847    34.669    MA/c/Ack_in
    SLICE_X26Y70         LUT4 (Prop_lut4_I3_O)        0.124    34.793 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.381    35.174    MA/c/nand3_out
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    35.298 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    35.954    MA/c/nand2_out
    SLICE_X27Y70         LUT2 (Prop_lut2_I1_O)        0.124    36.078 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.335    37.413    MA/c/delay2/din
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.124    37.537 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    38.202    MA/c/delay2/t00
    SLICE_X23Y62         LUT1 (Prop_lut1_I0_O)        0.152    38.354 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.306    38.660    MA/c/delay2/t01
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.326    38.986 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.279    39.265    MA/c/delay2/t02
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.389 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    39.547    MA/c/delay2/t03
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124    39.671 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    40.372    MA/c/delay2/t04
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.496 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    40.760    MA/c/delay2/t05
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    40.884 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    41.033    MA/c/delay2/t06
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.157 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    41.591    MA/c/delay2/t07
    SLICE_X23Y61         LUT1 (Prop_lut1_I0_O)        0.124    41.715 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.304    42.019    MA/c/LB_out
    SLICE_X24Y61         LUT1 (Prop_lut1_I0_O)        0.124    42.143 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.575    42.718    FP/ce/CE_Ack_in
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.842 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.674    43.515    FP/ce/cf/Ack_in
    SLICE_X24Y62         LUT4 (Prop_lut4_I3_O)        0.124    43.639 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.032    44.672    FP/ce/cf/nand3_out
    SLICE_X22Y62         LUT3 (Prop_lut3_I2_O)        0.124    44.796 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.669    45.465    FP/ce/cf/nand2_out
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.124    45.589 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.660    46.249    FP/ce/cf/delay2/din
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.152    46.401 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.288    46.688    FP/ce/cf/delay2/t00
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.328    47.016 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    47.690    FP/ce/cf/delay2/t01
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.352    48.042 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.961    49.003    FP/ce/cf/delay2/t02
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.332    49.335 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.149    49.484    FP/ce/cf/delay2/t03
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    49.608 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.729    50.337    FP/ce/cf/delay2/t04
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.461 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    50.748    FP/ce/cf/delay2/t05
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    50.872 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    51.032    FP/ce/cf/delay2/t06
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.156 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    51.622    FP/ce/cf/delay2/t07
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    51.746 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.873    52.620    FP/ce/cf/LB_out
    SLICE_X21Y61         LUT1 (Prop_lut1_I0_O)        0.124    52.744 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.958    53.702    PS/c/Ack_in
    SLICE_X20Y57         LUT4 (Prop_lut4_I3_O)        0.124    53.826 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    54.112    PS/c/nand3_out
    SLICE_X20Y57         LUT3 (Prop_lut3_I2_O)        0.124    54.236 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    54.407    PS/c/nand2_out
    SLICE_X20Y57         LUT2 (Prop_lut2_I1_O)        0.124    54.531 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758    55.289    PS/c/delay2/din
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.413 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    55.562    PS/c/delay2/t00
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    55.686 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848    56.534    PS/c/delay2/t01
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    56.658 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    57.503    PS/c/delay2/t02
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    57.627 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    58.060    PS/c/delay2/t03
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.124    58.184 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    58.849    PS/c/delay2/t04
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.152    59.001 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    59.849    PS/c/delay2/t05
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.354    60.203 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    60.470    PS/c/delay2/t06
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.328    60.798 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    61.472    PS/c/delay2/t07
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.352    61.824 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    62.260    PS/c/LB_out
    SLICE_X19Y55         LUT1 (Prop_lut1_I0_O)        0.332    62.592 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.505    63.097    MMRAM/ce/CE_Ack_in
    SLICE_X18Y55         LUT2 (Prop_lut2_I1_O)        0.124    63.221 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.575    63.797    MMRAM/ce/cf/Ack_in
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    63.921 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    64.195    MMRAM/ce/cf/nand3_out
    SLICE_X17Y55         LUT3 (Prop_lut3_I2_O)        0.124    64.319 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    64.980    MMRAM/ce/cf/nand2_out
    SLICE_X16Y55         LUT2 (Prop_lut2_I1_O)        0.124    65.104 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.887    65.991    MMRAM/ce/cf/delay2/din
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.115 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.379    MMRAM/ce/cf/delay2/t00
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.503 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    66.652    MMRAM/ce/cf/delay2/t01
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    66.776 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    67.209    MMRAM/ce/cf/delay2/t02
    SLICE_X17Y50         LUT1 (Prop_lut1_I0_O)        0.124    67.333 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    68.208    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.332 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    68.619    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    68.743 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    68.904    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.028 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    69.494    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.124    69.618 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.957    70.575    MMRAM/ce/cf/delay2/t07
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.152    70.727 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.682    71.409    MMRAM/ce/cf/LB_out
    SLICE_X18Y48         LUT1 (Prop_lut1_I0_O)        0.360    71.769 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.620    72.389    MMCAM/c/Ack_in
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.326    72.715 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.505    73.220    MMCAM/c/nand3_out
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124    73.344 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    73.608    MMCAM/c/nand2_out
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.124    73.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.801    74.533    MMCAM/c/delay2/din
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    74.657 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    74.921    MMCAM/c/delay2/t00
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.045 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.653    75.698    MMCAM/c/delay2/t01
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    75.822 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    75.983    MMCAM/c/delay2/t02
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.107 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    76.573    MMCAM/c/delay2/t03
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    76.697 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.351    78.048    MMCAM/c/delay2/t04
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.172 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    78.333    MMCAM/c/delay2/t05
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.457 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    78.923    MMCAM/c/delay2/t06
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    79.727    MMCAM/c/delay2/t07
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.150    79.877 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    80.731    MMCAM/c/LB_out
    SLICE_X38Y48         LUT1 (Prop_lut1_I0_O)        0.328    81.059 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.304    82.363    M/cm/cj_b/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    82.487 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.416    82.902    M/cm/cj_b/delay3/din
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.026 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.264    83.291    M/cm/cj_b/delay3/t00
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    83.415 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.845    84.260    M/cm/cj_b/delay3/t01
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.384 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.433    84.817    M/cm/cj_b/delay3/t02
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124    84.941 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.665    85.606    M/cm/cj_b/delay3/t03
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.152    85.758 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.848    86.606    M/cm/cj_b/delay3/t04
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.354    86.960 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.500    87.460    M/cm/cj_b/delay3/t05
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.332    87.792 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.149    87.940    M/cm/cj_b/delay3/t06
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.064 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.433    88.498    M/cm/cj_b/delay3/t07
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.124    88.622 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.891    89.513    M/cm/cj_b/LC_out
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124    89.637 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.569    90.206    M/cm/cj_b/nand3_out
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    90.330 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    90.823    M/cm/cj_b/nand2_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.124    90.947 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.789    91.736    M/cm/cj_b/delay2/din
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.124    91.860 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665    92.524    M/cm/cj_b/delay2/t00
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.152    92.676 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.793    93.469    M/cm/cj_b/delay2/t01
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.326    93.795 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.845    94.640    M/cm/cj_b/delay2/t02
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    94.764 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    95.198    M/cm/cj_b/delay2/t03
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124    95.322 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    95.987    M/cm/cj_b/delay2/t04
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.152    96.139 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.652    96.790    M/cm/cj_b/delay2/t05
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.354    97.144 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    97.411    M/cm/cj_b/delay2/t06
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.328    97.739 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    98.413    M/cm/cj_b/delay2/t07
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.352    98.765 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.436    99.201    M/cm/cj_b/LB_out
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.332    99.533 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.271   100.805    M/cm/arb/ARB_Ack_out_b
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124   100.929 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   101.362    M/cm/arb/nand4_out
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124   101.486 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.589   102.075    M/cm/arb/nand3_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124   102.199 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.170   102.369    M/cm/arb/nand6_out
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124   102.493 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.314   102.807    M/cm/cj_a/G
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124   102.931 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.594   103.525    M/cm/cj_a/nand3_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.150   103.675 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.441   104.116    M/cm/cj_a/nand4_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.326   104.442 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           1.043   105.485    M/cm/cj_a/nand5_out
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124   105.609 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.264   106.873    M/cm/cp_a
    SLICE_X41Y45         LUT2 (Prop_lut2_I0_O)        0.124   106.997 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.352   108.349    M/AEB
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124   108.473 r  M/PACKET_OUT[34]_INST_0/O
                         net (fo=101, routed)         6.947   115.420    MMCAM/entry_fd_loop[12].ef/COLOR_GEN_DEST_LR[15]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124   115.544 r  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4/O
                         net (fo=1, routed)           0.000   115.544    MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_4_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457   116.001 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.136   117.137    MMCAM/entry_fd_loop[12].ef/FIRE11_in
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.329   117.466 f  MMCAM/entry_fd_loop[12].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.096   118.563    MMCAM/oam/FIRE[12]
    SLICE_X32Y36         LUT4 (Prop_lut4_I1_O)        0.124   118.687 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           1.142   119.828    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124   119.952 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.838   120.790    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124   120.914 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.691   121.605    MMCAM/oam/FIRE_OR
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.124   121.729 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.845   122.574    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.124   122.698 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.745   123.442    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.124   123.566 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.997   124.563    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.150   124.713 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.258   128.971    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X27Y68         FDPE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COPY/DL_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE                         0.000     0.000 r  COPY/DL_reg[31]/C
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[31]/Q
                         net (fo=1, routed)           0.101     0.242    B/PACKET_IN[29]
    SLICE_X42Y55         FDCE                                         r  B/DL_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M/DL_EX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMCAM/DL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  M/DL_EX_reg[1]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M/DL_EX_reg[1]/Q
                         net (fo=1, routed)           0.057     0.198    M/DL_EX[1]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.243 r  M/PACKET_OUT[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.243    MMCAM/PACKET_IN[1]
    SLICE_X40Y45         FDCE                                         r  MMCAM/DL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE                         0.000     0.000 r  COPY/DL_reg[12]/C
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[12]/Q
                         net (fo=1, routed)           0.103     0.244    B/PACKET_IN[12]
    SLICE_X38Y57         FDCE                                         r  B/DL_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.471%)  route 0.116ns (47.529%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  MMCAM/DL_reg[30]/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MMCAM/DL_reg[30]/Q
                         net (fo=1, routed)           0.116     0.244    MMRAM/PACKET_IN[30]
    SLICE_X39Y48         FDCE                                         r  MMRAM/DL_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  COPY/DL_reg[33]/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[33]/Q
                         net (fo=1, routed)           0.106     0.247    B/PACKET_IN[31]
    SLICE_X42Y53         FDCE                                         r  B/DL_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[33]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  MMCAM/DL_reg[33]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MMCAM/DL_reg[33]/Q
                         net (fo=1, routed)           0.119     0.247    MMRAM/PACKET_IN[33]
    SLICE_X39Y48         FDCE                                         r  MMRAM/DL_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.782%)  route 0.119ns (48.218%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  MMCAM/DL_reg[34]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MMCAM/DL_reg[34]/Q
                         net (fo=1, routed)           0.119     0.247    MMRAM/PACKET_IN[34]
    SLICE_X39Y48         FDCE                                         r  MMRAM/DL_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.095%)  route 0.123ns (48.906%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE                         0.000     0.000 r  B/DL_reg[8]/C
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B/DL_reg[8]/Q
                         net (fo=2, routed)           0.123     0.251    B_PACKET_OUT[8]
    SLICE_X42Y56         FDCE                                         r  DL_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE                         0.000     0.000 r  COPY/DL_reg[32]/C
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[32]/Q
                         net (fo=1, routed)           0.110     0.251    B/PACKET_IN[30]
    SLICE_X42Y55         FDCE                                         r  B/DL_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE                         0.000     0.000 r  COPY/DL_reg[4]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[4]/Q
                         net (fo=1, routed)           0.113     0.254    B/PACKET_IN[4]
    SLICE_X40Y55         FDCE                                         r  B/DL_reg[4]/D
  -------------------------------------------------------------------    -------------------





