lib_name: serdes_bm_templates
cell_name: gm_sw_en
pins: [ "VSS", "inn", "outp", "enable", "bias_switch", "outn", "bias_tail", "inp", "VDD" ]
instances:
  XDUMW2:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUMI2:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUME2:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUMT2:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUMI:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUME:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUMW:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDUMT:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XSW:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_switch"
        num_bits: 1
  XTAIL:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
  XEN:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "enable"
        num_bits: 1
  XINN:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inn"
        num_bits: 1
  XINP:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inp"
        num_bits: 1
