# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" \
"../../../../FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" \
"../../../../FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" \
"../../../../FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" \
"../../../../FPGA_project.srcs/sources_1/new/weak_classifier.v" \
"../../../../FPGA_project.srcs/sources_1/new/weighted_area.v" \
"../../../../FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
