Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Sat Jan 30 01:02:27 2021
| Host              : kiwi running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file ultra96v2_design_wrapper_timing_summary_routed.rpt -pb ultra96v2_design_wrapper_timing_summary_routed.pb -rpx ultra96v2_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ultra96v2_design_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.640        0.000                      0                 1346        0.030        0.000                      0                 1346        2.000        0.000                       0                   677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
clk_pl_0                                   {0.000 5.000}      10.000          100.000         
ultra96v2_design_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_ultra96v2_design_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ultra96v2_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ultra96v2_design_clk_wiz_0_0          7.640        0.000                      0                 1346        0.030        0.000                      0                 1346        3.500        0.000                       0                   676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ultra96v2_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  ultra96v2_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ultra96v2_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ultra96v2_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ultra96v2_design_clk_wiz_0_0
  To Clock:  clk_out1_ultra96v2_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.273ns (22.488%)  route 0.941ns (77.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 13.587 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.730ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.708     4.472    ultra96v2_design_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.448    13.587    ultra96v2_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.460    13.127    
                         clock uncertainty           -0.068    13.059    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.947    12.112    ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.539ns (25.023%)  route 1.615ns (74.977%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.730ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.266     4.030    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y134         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.207 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.113     4.320    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X6Y134         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     4.409 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          1.003     5.412    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.491    13.630    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.460    13.170    
                         clock uncertainty           -0.068    13.102    
    SLICE_X6Y131         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.059    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.539ns (25.545%)  route 1.571ns (74.455%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.730ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.266     4.030    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y134         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.207 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.113     4.320    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X6Y134         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     4.409 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.959     5.368    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.487    13.626    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.460    13.166    
                         clock uncertainty           -0.068    13.098    
    SLICE_X6Y131         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    13.056    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         13.056    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.539ns (25.545%)  route 1.571ns (74.455%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.730ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.266     4.030    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y134         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.207 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.113     4.320    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X6Y134         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     4.409 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.959     5.368    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.487    13.626    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.460    13.166    
                         clock uncertainty           -0.068    13.098    
    SLICE_X6Y131         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    13.056    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         13.056    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.539ns (25.545%)  route 1.571ns (74.455%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.730ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.266     4.030    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y134         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.207 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.113     4.320    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X6Y134         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     4.409 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.959     5.368    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.487    13.626    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y131         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.460    13.166    
                         clock uncertainty           -0.068    13.098    
    SLICE_X6Y131         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    13.056    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         13.056    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.707ns (33.302%)  route 1.416ns (66.698%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.801ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.730ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.711     3.281    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y137         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     3.380 f  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.247     3.627    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X7Y137         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     3.775 f  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=13, routed)          0.330     4.105    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X4Y138         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.168 f  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=20, routed)          0.398     4.566    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/r_push
    SLICE_X3Y145         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.714 f  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5/O
                         net (fo=4, routed)           0.109     4.823    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.862 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[6]_i_2__0/O
                         net (fo=3, routed)           0.112     4.974    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]_0
    SLICE_X3Y143         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     5.037 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[8]_i_2__0/O
                         net (fo=1, routed)           0.162     5.199    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_0
    SLICE_X2Y143         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.346 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.058     5.404    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X2Y143         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.466    13.605    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y143         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.460    13.145    
                         clock uncertainty           -0.068    13.077    
    SLICE_X2Y143         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    13.104    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.687ns (32.406%)  route 1.433ns (67.594%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 13.613 - 10.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.801ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.730ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.672     3.242    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y136         FDSE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.340 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=41, routed)          0.464     3.804    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X3Y132         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.997 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.248     4.245    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_reg
    SLICE_X3Y135         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.308 f  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=3, routed)           0.190     4.498    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_2
    SLICE_X3Y137         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.598 f  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0/O
                         net (fo=7, routed)           0.189     4.787    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_1
    SLICE_X3Y135         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     4.957 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3/O
                         net (fo=1, routed)           0.283     5.240    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3_n_0
    SLICE_X3Y135         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.303 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=1, routed)           0.059     5.362    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0_n_0
    SLICE_X3Y135         FDSE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.474    13.613    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X3Y135         FDSE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                         clock pessimism             -0.460    13.153    
                         clock uncertainty           -0.068    13.085    
    SLICE_X3Y135         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.027    13.112    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.539ns (26.396%)  route 1.503ns (73.604%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.730ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.266     4.030    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y134         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     4.207 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.113     4.320    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X6Y134         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     4.409 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.891     5.300    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y132         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.491    13.630    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y132         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.460    13.170    
                         clock uncertainty           -0.068    13.102    
    SLICE_X6Y132         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.059    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.658ns (31.483%)  route 1.432ns (68.517%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.801ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.730ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.688     3.258    ultra96v2_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X7Y138         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.354 f  ultra96v2_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.233     3.587    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X7Y137         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.764 f  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.252     4.016    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y135         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     4.163 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[10]_i_2/O
                         net (fo=19, routed)          0.258     4.421    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[0]
    SLICE_X5Y131         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     4.537 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[8]_i_5/O
                         net (fo=5, routed)           0.216     4.753    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[8]_i_5_n_0
    SLICE_X6Y132         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     4.791 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.151     4.942    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_0
    SLICE_X5Y133         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     5.026 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.322     5.348    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X5Y133         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.485    13.624    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y133         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.460    13.164    
                         clock uncertainty           -0.068    13.096    
    SLICE_X5Y133         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    13.123    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@10.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.924ns (44.833%)  route 1.137ns (55.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.801ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.730ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.392     1.392    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.286 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.542    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.570 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.638     3.208    ultra96v2_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     3.930 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.651     4.581    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X6Y136         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     4.783 r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=8, routed)           0.486     5.269    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X5Y140         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000    10.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.244    11.244    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.888 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.115    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.139 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.484    13.623    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y140         FDRE                                         r  ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism             -0.460    13.163    
                         clock uncertainty           -0.068    13.095    
    SLICE_X5Y140         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042    13.053    ultra96v2_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  7.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      0.849ns (routing 0.405ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.446ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.849     1.943    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y129         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.982 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.061     2.043    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X3Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.965     1.637    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism              0.329     1.966    
    SLICE_X3Y128         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.013    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      0.853ns (routing 0.405ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.446ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.853     1.947    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.986 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/Q
                         net (fo=1, routed)           0.023     2.009    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[64]
    SLICE_X3Y130         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.029 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0/O
                         net (fo=1, routed)           0.006     2.035    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.960     1.632    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                         clock pessimism              0.323     1.955    
    SLICE_X3Y130         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.002    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Net Delay (Source):      0.853ns (routing 0.405ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.446ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.853     1.947    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.986 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/Q
                         net (fo=1, routed)           0.023     2.009    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[72]
    SLICE_X3Y128         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.029 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0/O
                         net (fo=1, routed)           0.006     2.035    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0_n_0
    SLICE_X3Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.961     1.633    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/C
                         clock pessimism              0.322     1.955    
    SLICE_X3Y128         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.002    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      0.847ns (routing 0.405ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.446ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.847     1.941    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y144         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.980 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     2.003    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X2Y144         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.023 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.006     2.029    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[62]
    SLICE_X2Y144         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.954     1.626    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y144         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism              0.323     1.949    
    SLICE_X2Y144         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.996    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Net Delay (Source):      0.847ns (routing 0.405ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.446ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.847     1.941    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.980 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]/Q
                         net (fo=1, routed)           0.023     2.003    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[64]
    SLICE_X2Y145         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.023 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[64]_i_1/O
                         net (fo=1, routed)           0.006     2.029    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[64]
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.953     1.625    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/C
                         clock pessimism              0.324     1.949    
    SLICE_X2Y145         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.996    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      0.859ns (routing 0.405ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.446ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.859     1.953    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y128         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.992 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.082     2.074    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X1Y125         SRLC32E                                      r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.993     1.665    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y125         SRLC32E                                      r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.330     1.995    
    SLICE_X1Y125         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.046     2.040    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.064%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      0.849ns (routing 0.405ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.446ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.849     1.943    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y144         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.984 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/Q
                         net (fo=1, routed)           0.083     2.067    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[31]
    SLICE_X3Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.956     1.628    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism              0.358     1.986    
    SLICE_X3Y145         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.033    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Net Delay (Source):      0.861ns (routing 0.405ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.446ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.861     1.955    ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y130         FDSE                                         r  ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.994 r  ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     2.017    ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/MB_out
    SLICE_X6Y130         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.037 r  ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     2.043    ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1_n_0
    SLICE_X6Y130         FDSE                                         r  ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.974     1.646    ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y130         FDSE                                         r  ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.315     1.961    
    SLICE_X6Y130         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.008    ultra96v2_design_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Net Delay (Source):      0.844ns (routing 0.405ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.446ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.844     1.938    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.977 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/Q
                         net (fo=1, routed)           0.058     2.035    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[32]
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.957     1.629    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y145         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.324     1.953    
    SLICE_X2Y145         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.000    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ultra96v2_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      0.850ns (routing 0.405ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.446ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.702     0.702    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.932 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.077    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.850     1.944    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.983 r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/Q
                         net (fo=1, routed)           0.059     2.042    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[36]
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.783     0.783    ultra96v2_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.488 r  ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.653    ultra96v2_design_i/clk_wiz_0/inst/clk_out1_ultra96v2_design_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=674, routed)         0.964     1.636    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y130         FDRE                                         r  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/C
                         clock pessimism              0.323     1.959    
    SLICE_X3Y130         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.006    ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ultra96v2_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y50  ultra96v2_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y2     ultra96v2_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y135  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X4Y135  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X4Y134  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y132  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y135  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y135  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y134  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y125  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y125  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y129  ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/CLK



