/*
 * Copyright 2019 NXP
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Generated code from MX8M_DDR_tool
 */

#include <linux/kernel.h>
#include <asm/arch/ddr.h>

#ifndef LPDDR4_TIMING_H
#define LPDDR4_TIMING_H

/* ddr timing config params */
extern struct dram_timing_info dram_timing_k4f6e304hbmgcj;
extern struct dram_timing_info dram_timing_mt53b256m32d1ds;
extern struct dram_timing_info dram_timing_mt53d512m32d2ds;
extern struct dram_timing_info dram_timing_mt53d1024m32d4dt;
extern struct dram_timing_info dram_timing_mt53e128m32d2ds;
extern struct dram_timing_info dram_timing_k4f8e3s4hbmfcj;

#endif /* LPDDR4_TIMING_H */
