//  ----------------------------------------------------------------------
//  File Name   : GenCFold/apc_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __APC_REGFILE_H__
#define __APC_REGFILE_H__

#include <stdint.h>

#define APC_APC_CFG_OFFSET                          0x000
#define APC_APC_CFG_DAC_DATA_SRC_Pos                2
#define APC_APC_CFG_DAC_DATA_SRC_Msk                0xc
#define APC_APC_CFG_AUTO_CLK_GATING_Pos             1
#define APC_APC_CFG_AUTO_CLK_GATING_Msk             0x2
#define APC_APC_CFG_APC_ENABLE_Pos                  0
#define APC_APC_CFG_APC_ENABLE_Msk                  0x1

#define APC_APC_TX_PATH_RESET_OFFSET                0x004
#define APC_APC_TX_PATH_RESET_APC_TX_PATH_RESET_Pos    0
#define APC_APC_TX_PATH_RESET_APC_TX_PATH_RESET_Msk    0x1

#define APC_APC_RX_PATH_RESET_OFFSET                0x008
#define APC_APC_RX_PATH_RESET_APC_RX_PATH_RESET_Pos    0
#define APC_APC_RX_PATH_RESET_APC_RX_PATH_RESET_Msk    0x1

#define APC_APC_TX_CH0_CFG_OFFSET                   0x00C
#define APC_APC_TX_CH0_CFG_TX_CH0_DMA_THD_SEL_Pos    26
#define APC_APC_TX_CH0_CFG_TX_CH0_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_TX_CH0_CFG_TX_CH0_STEREO_MODE_Pos    25
#define APC_APC_TX_CH0_CFG_TX_CH0_STEREO_MODE_Msk    0x2000000
#define APC_APC_TX_CH0_CFG_TX_CH0_RD_AUTOFEED_Pos    15
#define APC_APC_TX_CH0_CFG_TX_CH0_RD_AUTOFEED_Msk    0x8000
#define APC_APC_TX_CH0_CFG_TX_CH0_L_FIFO_CNT_Pos    4
#define APC_APC_TX_CH0_CFG_TX_CH0_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_TX_CH0_CFG_TX_CH0_L_FIFO_FLUSH_Pos    3
#define APC_APC_TX_CH0_CFG_TX_CH0_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_TX_CH0_CFG_TX_CH0_L_MODE_Pos        1
#define APC_APC_TX_CH0_CFG_TX_CH0_L_MODE_Msk        0x6
#define APC_APC_TX_CH0_CFG_TX_CH0_L_EN_Pos          0
#define APC_APC_TX_CH0_CFG_TX_CH0_L_EN_Msk          0x1

#define APC_APC_TX_CH1_CFG_OFFSET                   0x010
#define APC_APC_TX_CH1_CFG_TX_CH1_DMA_THD_SEL_Pos    26
#define APC_APC_TX_CH1_CFG_TX_CH1_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_TX_CH1_CFG_TX_CH1_STEREO_MODE_Pos    25
#define APC_APC_TX_CH1_CFG_TX_CH1_STEREO_MODE_Msk    0x2000000
#define APC_APC_TX_CH1_CFG_TX_CH1_R_FIFO_CNT_Pos    20
#define APC_APC_TX_CH1_CFG_TX_CH1_R_FIFO_CNT_Msk    0x1f00000
#define APC_APC_TX_CH1_CFG_TX_CH1_R_FIFO_FLUSH_Pos    19
#define APC_APC_TX_CH1_CFG_TX_CH1_R_FIFO_FLUSH_Msk    0x80000
#define APC_APC_TX_CH1_CFG_TX_CH1_R_MODE_Pos        17
#define APC_APC_TX_CH1_CFG_TX_CH1_R_MODE_Msk        0x60000
#define APC_APC_TX_CH1_CFG_TX_CH1_R_EN_Pos          16
#define APC_APC_TX_CH1_CFG_TX_CH1_R_EN_Msk          0x10000
#define APC_APC_TX_CH1_CFG_TX_CH1_RD_AUTOFEED_Pos    15
#define APC_APC_TX_CH1_CFG_TX_CH1_RD_AUTOFEED_Msk    0x8000
#define APC_APC_TX_CH1_CFG_TX_CH1_L_FIFO_CNT_Pos    4
#define APC_APC_TX_CH1_CFG_TX_CH1_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_TX_CH1_CFG_TX_CH1_L_FIFO_FLUSH_Pos    3
#define APC_APC_TX_CH1_CFG_TX_CH1_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_TX_CH1_CFG_TX_CH1_L_MODE_Pos        1
#define APC_APC_TX_CH1_CFG_TX_CH1_L_MODE_Msk        0x6
#define APC_APC_TX_CH1_CFG_TX_CH1_L_EN_Pos          0
#define APC_APC_TX_CH1_CFG_TX_CH1_L_EN_Msk          0x1

#define APC_APC_TX_CH2_CFG_OFFSET                   0x014
#define APC_APC_TX_CH2_CFG_TX_CH2_DMA_THD_SEL_Pos    26
#define APC_APC_TX_CH2_CFG_TX_CH2_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_TX_CH2_CFG_TX_CH2_STEREO_MODE_Pos    25
#define APC_APC_TX_CH2_CFG_TX_CH2_STEREO_MODE_Msk    0x2000000
#define APC_APC_TX_CH2_CFG_TX_CH2_R_FIFO_CNT_Pos    20
#define APC_APC_TX_CH2_CFG_TX_CH2_R_FIFO_CNT_Msk    0x1f00000
#define APC_APC_TX_CH2_CFG_TX_CH2_R_FIFO_FLUSH_Pos    19
#define APC_APC_TX_CH2_CFG_TX_CH2_R_FIFO_FLUSH_Msk    0x80000
#define APC_APC_TX_CH2_CFG_TX_CH2_R_MODE_Pos        17
#define APC_APC_TX_CH2_CFG_TX_CH2_R_MODE_Msk        0x60000
#define APC_APC_TX_CH2_CFG_TX_CH2_R_EN_Pos          16
#define APC_APC_TX_CH2_CFG_TX_CH2_R_EN_Msk          0x10000
#define APC_APC_TX_CH2_CFG_TX_CH2_RD_AUTOFEED_Pos    15
#define APC_APC_TX_CH2_CFG_TX_CH2_RD_AUTOFEED_Msk    0x8000
#define APC_APC_TX_CH2_CFG_TX_CH2_L_FIFO_CNT_Pos    4
#define APC_APC_TX_CH2_CFG_TX_CH2_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_TX_CH2_CFG_TX_CH2_L_FIFO_FLUSH_Pos    3
#define APC_APC_TX_CH2_CFG_TX_CH2_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_TX_CH2_CFG_TX_CH2_L_MODE_Pos        1
#define APC_APC_TX_CH2_CFG_TX_CH2_L_MODE_Msk        0x6
#define APC_APC_TX_CH2_CFG_TX_CH2_L_EN_Pos          0
#define APC_APC_TX_CH2_CFG_TX_CH2_L_EN_Msk          0x1

#define APC_APC_RX_CH0_CFG_OFFSET                   0x018
#define APC_APC_RX_CH0_CFG_RX_CH0_DMA_THD_SEL_Pos    26
#define APC_APC_RX_CH0_CFG_RX_CH0_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_RX_CH0_CFG_RX_CH0_STEREO_MODE_Pos    25
#define APC_APC_RX_CH0_CFG_RX_CH0_STEREO_MODE_Msk    0x2000000
#define APC_APC_RX_CH0_CFG_RX_CH0_R_FIFO_CNT_Pos    20
#define APC_APC_RX_CH0_CFG_RX_CH0_R_FIFO_CNT_Msk    0x1f00000
#define APC_APC_RX_CH0_CFG_RX_CH0_R_FIFO_FLUSH_Pos    19
#define APC_APC_RX_CH0_CFG_RX_CH0_R_FIFO_FLUSH_Msk    0x80000
#define APC_APC_RX_CH0_CFG_RX_CH0_R_MODE_Pos        17
#define APC_APC_RX_CH0_CFG_RX_CH0_R_MODE_Msk        0x60000
#define APC_APC_RX_CH0_CFG_RX_CH0_R_EN_Pos          16
#define APC_APC_RX_CH0_CFG_RX_CH0_R_EN_Msk          0x10000
#define APC_APC_RX_CH0_CFG_RX_CH0_L_FIFO_CNT_Pos    4
#define APC_APC_RX_CH0_CFG_RX_CH0_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_RX_CH0_CFG_RX_CH0_L_FIFO_FLUSH_Pos    3
#define APC_APC_RX_CH0_CFG_RX_CH0_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_RX_CH0_CFG_RX_CH0_L_MODE_Pos        1
#define APC_APC_RX_CH0_CFG_RX_CH0_L_MODE_Msk        0x6
#define APC_APC_RX_CH0_CFG_RX_CH0_L_EN_Pos          0
#define APC_APC_RX_CH0_CFG_RX_CH0_L_EN_Msk          0x1

#define APC_APC_RX_CH1_CFG_OFFSET                   0x01C
#define APC_APC_RX_CH1_CFG_RX_CH1_SRC_SEL_Pos       28
#define APC_APC_RX_CH1_CFG_RX_CH1_SRC_SEL_Msk       0x30000000
#define APC_APC_RX_CH1_CFG_RX_CH1_DMA_THD_SEL_Pos    26
#define APC_APC_RX_CH1_CFG_RX_CH1_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_RX_CH1_CFG_RX_CH1_STEREO_MODE_Pos    25
#define APC_APC_RX_CH1_CFG_RX_CH1_STEREO_MODE_Msk    0x2000000
#define APC_APC_RX_CH1_CFG_RX_CH1_R_FIFO_CNT_Pos    20
#define APC_APC_RX_CH1_CFG_RX_CH1_R_FIFO_CNT_Msk    0x1f00000
#define APC_APC_RX_CH1_CFG_RX_CH1_R_FIFO_FLUSH_Pos    19
#define APC_APC_RX_CH1_CFG_RX_CH1_R_FIFO_FLUSH_Msk    0x80000
#define APC_APC_RX_CH1_CFG_RX_CH1_R_MODE_Pos        17
#define APC_APC_RX_CH1_CFG_RX_CH1_R_MODE_Msk        0x60000
#define APC_APC_RX_CH1_CFG_RX_CH1_R_EN_Pos          16
#define APC_APC_RX_CH1_CFG_RX_CH1_R_EN_Msk          0x10000
#define APC_APC_RX_CH1_CFG_SRC_CLR_Pos              12
#define APC_APC_RX_CH1_CFG_SRC_CLR_Msk              0x1000
#define APC_APC_RX_CH1_CFG_SRC_MODE_Pos             11
#define APC_APC_RX_CH1_CFG_SRC_MODE_Msk             0x800
#define APC_APC_RX_CH1_CFG_SRC_CH_EN_Pos            9
#define APC_APC_RX_CH1_CFG_SRC_CH_EN_Msk            0x600
#define APC_APC_RX_CH1_CFG_RX_CH1_L_FIFO_CNT_Pos    4
#define APC_APC_RX_CH1_CFG_RX_CH1_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_RX_CH1_CFG_RX_CH1_L_FIFO_FLUSH_Pos    3
#define APC_APC_RX_CH1_CFG_RX_CH1_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_RX_CH1_CFG_RX_CH1_L_MODE_Pos        1
#define APC_APC_RX_CH1_CFG_RX_CH1_L_MODE_Msk        0x6
#define APC_APC_RX_CH1_CFG_RX_CH1_L_EN_Pos          0
#define APC_APC_RX_CH1_CFG_RX_CH1_L_EN_Msk          0x1

#define APC_APC_RX_CH2_CFG_OFFSET                   0x020
#define APC_APC_RX_CH2_CFG_RX_CH2_DMA_THD_SEL_Pos    26
#define APC_APC_RX_CH2_CFG_RX_CH2_DMA_THD_SEL_Msk    0xc000000
#define APC_APC_RX_CH2_CFG_RX_CH2_STEREO_MODE_Pos    25
#define APC_APC_RX_CH2_CFG_RX_CH2_STEREO_MODE_Msk    0x2000000
#define APC_APC_RX_CH2_CFG_RX_CH2_R_FIFO_CNT_Pos    20
#define APC_APC_RX_CH2_CFG_RX_CH2_R_FIFO_CNT_Msk    0x1f00000
#define APC_APC_RX_CH2_CFG_RX_CH2_R_FIFO_FLUSH_Pos    19
#define APC_APC_RX_CH2_CFG_RX_CH2_R_FIFO_FLUSH_Msk    0x80000
#define APC_APC_RX_CH2_CFG_RX_CH2_R_MODE_Pos        17
#define APC_APC_RX_CH2_CFG_RX_CH2_R_MODE_Msk        0x60000
#define APC_APC_RX_CH2_CFG_RX_CH2_R_EN_Pos          16
#define APC_APC_RX_CH2_CFG_RX_CH2_R_EN_Msk          0x10000
#define APC_APC_RX_CH2_CFG_RX_CH2_L_FIFO_CNT_Pos    4
#define APC_APC_RX_CH2_CFG_RX_CH2_L_FIFO_CNT_Msk    0x1f0
#define APC_APC_RX_CH2_CFG_RX_CH2_L_FIFO_FLUSH_Pos    3
#define APC_APC_RX_CH2_CFG_RX_CH2_L_FIFO_FLUSH_Msk    0x8
#define APC_APC_RX_CH2_CFG_RX_CH2_L_MODE_Pos        1
#define APC_APC_RX_CH2_CFG_RX_CH2_L_MODE_Msk        0x6
#define APC_APC_RX_CH2_CFG_RX_CH2_L_EN_Pos          0
#define APC_APC_RX_CH2_CFG_RX_CH2_L_EN_Msk          0x1

#define APC_APC_I2S0_CFG0_OFFSET                    0x024
#define APC_APC_I2S0_CFG0_I2S0_ENABLE_Pos           31
#define APC_APC_I2S0_CFG0_I2S0_ENABLE_Msk           0x80000000
#define APC_APC_I2S0_CFG0_I2S0_SW_RESET_Pos         30
#define APC_APC_I2S0_CFG0_I2S0_SW_RESET_Msk         0x40000000
#define APC_APC_I2S0_CFG0_I2S0_RSTN_BYPASS_Pos      29
#define APC_APC_I2S0_CFG0_I2S0_RSTN_BYPASS_Msk      0x20000000
#define APC_APC_I2S0_CFG0_I2S0_EN_FORCE_ON_Pos      28
#define APC_APC_I2S0_CFG0_I2S0_EN_FORCE_ON_Msk      0x10000000
#define APC_APC_I2S0_CFG0_I2S0_BCK_FORCE_ON_Pos     27
#define APC_APC_I2S0_CFG0_I2S0_BCK_FORCE_ON_Msk     0x8000000
#define APC_APC_I2S0_CFG0_I2S0_BYPASS_FIFOVLD_Pos    26
#define APC_APC_I2S0_CFG0_I2S0_BYPASS_FIFOVLD_Msk    0x4000000
#define APC_APC_I2S0_CFG0_I2S0_TX_MODE_Pos          24
#define APC_APC_I2S0_CFG0_I2S0_TX_MODE_Msk          0x3000000
#define APC_APC_I2S0_CFG0_I2S0_SERIAL_MODE_Pos      22
#define APC_APC_I2S0_CFG0_I2S0_SERIAL_MODE_Msk      0xc00000
#define APC_APC_I2S0_CFG0_I2S0_MASTER_MODE_Pos      21
#define APC_APC_I2S0_CFG0_I2S0_MASTER_MODE_Msk      0x200000
#define APC_APC_I2S0_CFG0_I2S0_TX_DLY_Pos           20
#define APC_APC_I2S0_CFG0_I2S0_TX_DLY_Msk           0x100000
#define APC_APC_I2S0_CFG0_I2S0_TX_RX_DLY_S_Pos      19
#define APC_APC_I2S0_CFG0_I2S0_TX_RX_DLY_S_Msk      0x80000
#define APC_APC_I2S0_CFG0_I2S0_RX_DLY_Pos           17
#define APC_APC_I2S0_CFG0_I2S0_RX_DLY_Msk           0x60000
#define APC_APC_I2S0_CFG0_I2S0_TX_HALF_CYCLE_DLY_Pos    16
#define APC_APC_I2S0_CFG0_I2S0_TX_HALF_CYCLE_DLY_Msk    0x10000
#define APC_APC_I2S0_CFG0_I2S0_RX_HALF_CYCLE_DLY_Pos    15
#define APC_APC_I2S0_CFG0_I2S0_RX_HALF_CYCLE_DLY_Msk    0x8000
#define APC_APC_I2S0_CFG0_I2S0_BCKOUT_GATE_Pos      14
#define APC_APC_I2S0_CFG0_I2S0_BCKOUT_GATE_Msk      0x4000
#define APC_APC_I2S0_CFG0_I2S0_BCK_POL_Pos          13
#define APC_APC_I2S0_CFG0_I2S0_BCK_POL_Msk          0x2000
#define APC_APC_I2S0_CFG0_I2S0_LRCK_POL_Pos         12
#define APC_APC_I2S0_CFG0_I2S0_LRCK_POL_Msk         0x1000
#define APC_APC_I2S0_CFG0_I2S0_WLEN_Pos             10
#define APC_APC_I2S0_CFG0_I2S0_WLEN_Msk             0xc00
#define APC_APC_I2S0_CFG0_I2S0_BCK_LRCK_Pos         5
#define APC_APC_I2S0_CFG0_I2S0_BCK_LRCK_Msk         0x3e0
#define APC_APC_I2S0_CFG0_I2S0_RIGHT_JUSTIFIED_Pos    4
#define APC_APC_I2S0_CFG0_I2S0_RIGHT_JUSTIFIED_Msk    0x10
#define APC_APC_I2S0_CFG0_I2S0_LSB_Pos              3
#define APC_APC_I2S0_CFG0_I2S0_LSB_Msk              0x8
#define APC_APC_I2S0_CFG0_I2S0_LOOP_BACK_Pos        2
#define APC_APC_I2S0_CFG0_I2S0_LOOP_BACK_Msk        0x4
#define APC_APC_I2S0_CFG0_I2S0_SWAP_CHLR_Pos        0
#define APC_APC_I2S0_CFG0_I2S0_SWAP_CHLR_Msk        0x3

#define APC_APC_I2S0_CFG1_OFFSET                    0x028
#define APC_APC_I2S0_CFG1_I2S0_SWRST_SYNC_BYPASS_Pos    28
#define APC_APC_I2S0_CFG1_I2S0_SWRST_SYNC_BYPASS_Msk    0x10000000
#define APC_APC_I2S0_CFG1_I2S0_SAME_EDGE_Pos        27
#define APC_APC_I2S0_CFG1_I2S0_SAME_EDGE_Msk        0x8000000
#define APC_APC_I2S0_CFG1_I2S0_BCK_DIV_LD_Pos       26
#define APC_APC_I2S0_CFG1_I2S0_BCK_DIV_LD_Msk       0x4000000
#define APC_APC_I2S0_CFG1_I2S0_BCK_DIV_Pos          16
#define APC_APC_I2S0_CFG1_I2S0_BCK_DIV_Msk          0x3ff0000
#define APC_APC_I2S0_CFG1_I2S0_SLOT_LRCK_Pos        9
#define APC_APC_I2S0_CFG1_I2S0_SLOT_LRCK_Msk        0xfe00
#define APC_APC_I2S0_CFG1_I2S0_LONGSYNC_Pos         8
#define APC_APC_I2S0_CFG1_I2S0_LONGSYNC_Msk         0x100
#define APC_APC_I2S0_CFG1_I2S0_SLOTNUM_Pos          0
#define APC_APC_I2S0_CFG1_I2S0_SLOTNUM_Msk          0xff

#define APC_APC_I2S1_CFG0_OFFSET                    0x02C
#define APC_APC_I2S1_CFG0_I2S1_ENABLE_Pos           31
#define APC_APC_I2S1_CFG0_I2S1_ENABLE_Msk           0x80000000
#define APC_APC_I2S1_CFG0_I2S1_SW_RESET_Pos         30
#define APC_APC_I2S1_CFG0_I2S1_SW_RESET_Msk         0x40000000
#define APC_APC_I2S1_CFG0_I2S1_RSTN_BYPASS_Pos      29
#define APC_APC_I2S1_CFG0_I2S1_RSTN_BYPASS_Msk      0x20000000
#define APC_APC_I2S1_CFG0_I2S1_EN_FORCE_ON_Pos      28
#define APC_APC_I2S1_CFG0_I2S1_EN_FORCE_ON_Msk      0x10000000
#define APC_APC_I2S1_CFG0_I2S1_BCK_FORCE_ON_Pos     27
#define APC_APC_I2S1_CFG0_I2S1_BCK_FORCE_ON_Msk     0x8000000
#define APC_APC_I2S1_CFG0_I2S1_BYPASS_FIFOVLD_Pos    26
#define APC_APC_I2S1_CFG0_I2S1_BYPASS_FIFOVLD_Msk    0x4000000
#define APC_APC_I2S1_CFG0_I2S1_TX_MODE_Pos          24
#define APC_APC_I2S1_CFG0_I2S1_TX_MODE_Msk          0x3000000
#define APC_APC_I2S1_CFG0_I2S1_SERIAL_MODE_Pos      22
#define APC_APC_I2S1_CFG0_I2S1_SERIAL_MODE_Msk      0xc00000
#define APC_APC_I2S1_CFG0_I2S1_MASTER_MODE_Pos      21
#define APC_APC_I2S1_CFG0_I2S1_MASTER_MODE_Msk      0x200000
#define APC_APC_I2S1_CFG0_I2S1_TX_DLY_Pos           20
#define APC_APC_I2S1_CFG0_I2S1_TX_DLY_Msk           0x100000
#define APC_APC_I2S1_CFG0_I2S1_TX_RX_DLY_S_Pos      19
#define APC_APC_I2S1_CFG0_I2S1_TX_RX_DLY_S_Msk      0x80000
#define APC_APC_I2S1_CFG0_I2S1_RX_DLY_Pos           17
#define APC_APC_I2S1_CFG0_I2S1_RX_DLY_Msk           0x60000
#define APC_APC_I2S1_CFG0_I2S1_TX_HALF_CYCLE_DLY_Pos    16
#define APC_APC_I2S1_CFG0_I2S1_TX_HALF_CYCLE_DLY_Msk    0x10000
#define APC_APC_I2S1_CFG0_I2S1_RX_HALF_CYCLE_DLY_Pos    15
#define APC_APC_I2S1_CFG0_I2S1_RX_HALF_CYCLE_DLY_Msk    0x8000
#define APC_APC_I2S1_CFG0_I2S1_BCKOUT_GATE_Pos      14
#define APC_APC_I2S1_CFG0_I2S1_BCKOUT_GATE_Msk      0x4000
#define APC_APC_I2S1_CFG0_I2S1_BCK_POL_Pos          13
#define APC_APC_I2S1_CFG0_I2S1_BCK_POL_Msk          0x2000
#define APC_APC_I2S1_CFG0_I2S1_LRCK_POL_Pos         12
#define APC_APC_I2S1_CFG0_I2S1_LRCK_POL_Msk         0x1000
#define APC_APC_I2S1_CFG0_I2S1_WLEN_Pos             10
#define APC_APC_I2S1_CFG0_I2S1_WLEN_Msk             0xc00
#define APC_APC_I2S1_CFG0_I2S1_BCK_LRCK_Pos         5
#define APC_APC_I2S1_CFG0_I2S1_BCK_LRCK_Msk         0x3e0
#define APC_APC_I2S1_CFG0_I2S1_RIGHT_JUSTIFIED_Pos    4
#define APC_APC_I2S1_CFG0_I2S1_RIGHT_JUSTIFIED_Msk    0x10
#define APC_APC_I2S1_CFG0_I2S1_LSB_Pos              3
#define APC_APC_I2S1_CFG0_I2S1_LSB_Msk              0x8
#define APC_APC_I2S1_CFG0_I2S1_LOOP_BACK_Pos        2
#define APC_APC_I2S1_CFG0_I2S1_LOOP_BACK_Msk        0x4
#define APC_APC_I2S1_CFG0_I2S1_SWAP_CHLR_Pos        0
#define APC_APC_I2S1_CFG0_I2S1_SWAP_CHLR_Msk        0x3

#define APC_APC_I2S1_CFG1_OFFSET                    0x030
#define APC_APC_I2S1_CFG1_I2S1_SWRST_SYNC_BYPASS_Pos    29
#define APC_APC_I2S1_CFG1_I2S1_SWRST_SYNC_BYPASS_Msk    0x20000000
#define APC_APC_I2S1_CFG1_I2S1_OUT_SRC_Pos          28
#define APC_APC_I2S1_CFG1_I2S1_OUT_SRC_Msk          0x10000000
#define APC_APC_I2S1_CFG1_I2S1_SAME_EDGE_Pos        27
#define APC_APC_I2S1_CFG1_I2S1_SAME_EDGE_Msk        0x8000000
#define APC_APC_I2S1_CFG1_I2S1_BCK_DIV_LD_Pos       26
#define APC_APC_I2S1_CFG1_I2S1_BCK_DIV_LD_Msk       0x4000000
#define APC_APC_I2S1_CFG1_I2S1_BCK_DIV_Pos          16
#define APC_APC_I2S1_CFG1_I2S1_BCK_DIV_Msk          0x3ff0000
#define APC_APC_I2S1_CFG1_I2S1_SLOT_LRCK_Pos        9
#define APC_APC_I2S1_CFG1_I2S1_SLOT_LRCK_Msk        0xfe00
#define APC_APC_I2S1_CFG1_I2S1_LONGSYNC_Pos         8
#define APC_APC_I2S1_CFG1_I2S1_LONGSYNC_Msk         0x100
#define APC_APC_I2S1_CFG1_I2S1_SLOTNUM_Pos          0
#define APC_APC_I2S1_CFG1_I2S1_SLOTNUM_Msk          0xff

#define APC_APC_TX_CH0_L_DATA_OFFSET                0x034
#define APC_APC_TX_CH0_L_DATA_TX_CH0_L_DATA_Pos     0
#define APC_APC_TX_CH0_L_DATA_TX_CH0_L_DATA_Msk     0xffffffff

#define APC_APC_TX_CH1_L_DATA_OFFSET                0x038
#define APC_APC_TX_CH1_L_DATA_TX_CH1_L_DATA_Pos     0
#define APC_APC_TX_CH1_L_DATA_TX_CH1_L_DATA_Msk     0xffffffff

#define APC_APC_TX_CH1_R_DATA_OFFSET                0x03C
#define APC_APC_TX_CH1_R_DATA_TX_CH1_R_DATA_Pos     0
#define APC_APC_TX_CH1_R_DATA_TX_CH1_R_DATA_Msk     0xffffffff

#define APC_APC_TX_CH2_L_DATA_OFFSET                0x040
#define APC_APC_TX_CH2_L_DATA_TX_CH2_L_DATA_Pos     0
#define APC_APC_TX_CH2_L_DATA_TX_CH2_L_DATA_Msk     0xffffffff

#define APC_APC_TX_CH2_R_DATA_OFFSET                0x044
#define APC_APC_TX_CH2_R_DATA_TX_CH2_R_DATA_Pos     0
#define APC_APC_TX_CH2_R_DATA_TX_CH2_R_DATA_Msk     0xffffffff

#define APC_APC_RX_CH0_L_DATA_OFFSET                0x048
#define APC_APC_RX_CH0_L_DATA_RX_CH0_L_DATA_Pos     0
#define APC_APC_RX_CH0_L_DATA_RX_CH0_L_DATA_Msk     0xffffffff

#define APC_APC_RX_CH0_R_DATA_OFFSET                0x04C
#define APC_APC_RX_CH0_R_DATA_RX_CH0_R_DATA_Pos     0
#define APC_APC_RX_CH0_R_DATA_RX_CH0_R_DATA_Msk     0xffffffff

#define APC_APC_RX_CH1_L_DATA_OFFSET                0x050
#define APC_APC_RX_CH1_L_DATA_RX_CH1_L_DATA_Pos     0
#define APC_APC_RX_CH1_L_DATA_RX_CH1_L_DATA_Msk     0xffffffff

#define APC_APC_RX_CH1_R_DATA_OFFSET                0x054
#define APC_APC_RX_CH1_R_DATA_RX_CH1_R_DATA_Pos     0
#define APC_APC_RX_CH1_R_DATA_RX_CH1_R_DATA_Msk     0xffffffff

#define APC_APC_RX_CH2_L_DATA_OFFSET                0x058
#define APC_APC_RX_CH2_L_DATA_RX_CH2_L_DATA_Pos     0
#define APC_APC_RX_CH2_L_DATA_RX_CH2_L_DATA_Msk     0xffffffff

#define APC_APC_RX_CH2_R_DATA_OFFSET                0x05C
#define APC_APC_RX_CH2_R_DATA_RX_CH2_R_DATA_Pos     0
#define APC_APC_RX_CH2_R_DATA_RX_CH2_R_DATA_Msk     0xffffffff

#define APC_APC_INTR_AP_TX_CH0_MSK_OFFSET           0x060
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_TX_CH0_MSK_AP_TX_CH0_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_TX_CH1_MSK_OFFSET           0x064
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_TX_CH1_MSK_AP_TX_CH1_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_TX_CH2_MSK_OFFSET           0x068
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_TX_CH2_MSK_AP_TX_CH2_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_RX_CH0_MSK_OFFSET           0x06C
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_DMA_REQ_MSK_Pos    9
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_DMA_REQ_MSK_Msk    0x200
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_RX_CH0_MSK_AP_RX_CH0_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_RX_CH1_MSK_OFFSET           0x070
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_I2S0_ERR_MSK_Pos    11
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_I2S0_ERR_MSK_Msk    0x800
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_I2S0_TIMEOUT_MSK_Pos    10
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_I2S0_TIMEOUT_MSK_Msk    0x400
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_RX_CH1_MSK_AP_RX_CH1_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_RX_CH2_MSK_OFFSET           0x074
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_I2S1_ERR_MSK_Pos    11
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_I2S1_ERR_MSK_Msk    0x800
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_I2S1_TIMEOUT_MSK_Pos    10
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_I2S1_TIMEOUT_MSK_Msk    0x400
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_AP_RX_CH2_MSK_AP_RX_CH2_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_AP_TX_CH0_CLR_OFFSET           0x078
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_TX_CH0_CLR_AP_TX_CH0_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH1_CLR_OFFSET           0x07C
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_TX_CH1_CLR_AP_TX_CH1_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH2_CLR_OFFSET           0x080
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_TX_CH2_CLR_AP_TX_CH2_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH0_CLR_OFFSET           0x084
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_DMA_REQ_CLR_Pos    9
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_DMA_REQ_CLR_Msk    0x200
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_RX_CH0_CLR_AP_RX_CH0_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH1_CLR_OFFSET           0x088
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_I2S0_ERR_CLR_Pos    11
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_I2S0_ERR_CLR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_I2S0_TIMEOUT_CLR_Pos    10
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_I2S0_TIMEOUT_CLR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_RX_CH1_CLR_AP_RX_CH1_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH2_CLR_OFFSET           0x08C
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_I2S1_ERR_CLR_Pos    11
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_I2S1_ERR_CLR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_I2S1_TIMEOUT_CLR_Pos    10
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_I2S1_TIMEOUT_CLR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_AP_RX_CH2_CLR_AP_RX_CH2_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH0_IRSR_OFFSET          0x090
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_TX_CH0_IRSR_AP_TX_CH0_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH1_IRSR_OFFSET          0x094
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_TX_CH1_IRSR_AP_TX_CH1_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH2_IRSR_OFFSET          0x098
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_TX_CH2_IRSR_AP_TX_CH2_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH0_IRSR_OFFSET          0x09C
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_DMA_REQ_IRSR_Pos    9
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_DMA_REQ_IRSR_Msk    0x200
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_RX_CH0_IRSR_AP_RX_CH0_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH1_IRSR_OFFSET          0x0A0
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_I2S0_ERR_IRSR_Pos    11
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_I2S0_ERR_IRSR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_I2S0_TIMEOUT_IRSR_Pos    10
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_I2S0_TIMEOUT_IRSR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_RX_CH1_IRSR_AP_RX_CH1_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH2_IRSR_OFFSET          0x0A4
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_I2S1_ERR_IRSR_Pos    11
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_I2S1_ERR_IRSR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_I2S1_TIMEOUT_IRSR_Pos    10
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_I2S1_TIMEOUT_IRSR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_AP_RX_CH2_IRSR_AP_RX_CH2_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH0_ISR_OFFSET           0x0A8
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_TX_CH0_ISR_AP_TX_CH0_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH1_ISR_OFFSET           0x0AC
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_TX_CH1_ISR_AP_TX_CH1_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_AP_TX_CH2_ISR_OFFSET           0x0B0
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_TX_CH2_ISR_AP_TX_CH2_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH0_ISR_OFFSET           0x0B4
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_DMA_REQ_ISR_Pos    9
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_DMA_REQ_ISR_Msk    0x200
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_RX_CH0_ISR_AP_RX_CH0_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH1_ISR_OFFSET           0x0B8
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_ERR_STATE_Pos    12
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_ERR_STATE_Msk    0x1000
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_ERR_ISR_Pos    11
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_ERR_ISR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_TIMEOUT_ISR_Pos    10
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_I2S0_TIMEOUT_ISR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_RX_CH1_ISR_AP_RX_CH1_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_AP_RX_CH2_ISR_OFFSET           0x0BC
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_ERR_STATE_Pos    12
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_ERR_STATE_Msk    0x1000
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_ERR_ISR_Pos    11
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_ERR_ISR_Msk    0x800
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_TIMEOUT_ISR_Pos    10
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_I2S1_TIMEOUT_ISR_Msk    0x400
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_AP_RX_CH2_ISR_AP_RX_CH2_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH0_MSK_OFFSET           0x0C0
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_TX_CH0_MSK_CP_TX_CH0_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_TX_CH1_MSK_OFFSET           0x0C4
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_TX_CH1_MSK_CP_TX_CH1_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_TX_CH2_MSK_OFFSET           0x0C8
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_FIFO_VLD_MSK_Pos    10
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_FIFO_VLD_MSK_Msk    0x400
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_TX_CH2_MSK_CP_TX_CH2_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_RX_CH0_MSK_OFFSET           0x0CC
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_DMA_REQ_MSK_Pos    9
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_DMA_REQ_MSK_Msk    0x200
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_RX_CH0_MSK_CP_RX_CH0_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_RX_CH1_MSK_OFFSET           0x0D0
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_I2S0_ERR_MSK_Pos    11
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_I2S0_ERR_MSK_Msk    0x800
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_I2S0_TIMEOUT_MSK_Pos    10
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_I2S0_TIMEOUT_MSK_Msk    0x400
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_RX_CH1_MSK_CP_RX_CH1_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_RX_CH2_MSK_OFFSET           0x0D4
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_I2S1_ERR_MSK_Pos    11
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_I2S1_ERR_MSK_Msk    0x800
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_I2S1_TIMEOUT_MSK_Pos    10
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_I2S1_TIMEOUT_MSK_Msk    0x400
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_OVFLOW_MSK_Pos    8
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_OVFLOW_MSK_Msk    0x100
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_UNFLOW_MSK_Pos    7
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_UNFLOW_MSK_Msk    0x80
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_FUL_MSK_Pos    6
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_FUL_MSK_Msk    0x40
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_EMP_MSK_Pos    5
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_R_FIFO_EMP_MSK_Msk    0x20
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_DMA_REQ_MSK_Pos    4
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_DMA_REQ_MSK_Msk    0x10
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_OVFLOW_MSK_Pos    3
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_OVFLOW_MSK_Msk    0x8
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_UNFLOW_MSK_Pos    2
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_UNFLOW_MSK_Msk    0x4
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_FUL_MSK_Pos    1
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_FUL_MSK_Msk    0x2
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_EMP_MSK_Pos    0
#define APC_APC_INTR_CP_RX_CH2_MSK_CP_RX_CH2_L_FIFO_EMP_MSK_Msk    0x1

#define APC_APC_INTR_CP_TX_CH0_CLR_OFFSET           0x0D8
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_TX_CH0_CLR_CP_TX_CH0_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH1_CLR_OFFSET           0x0DC
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_TX_CH1_CLR_CP_TX_CH1_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH2_CLR_OFFSET           0x0E0
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_FIFO_VLD_CLR_Pos    10
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_FIFO_VLD_CLR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_TX_CH2_CLR_CP_TX_CH2_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH0_CLR_OFFSET           0x0E4
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_DMA_REQ_CLR_Pos    9
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_DMA_REQ_CLR_Msk    0x200
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_RX_CH0_CLR_CP_RX_CH0_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH1_CLR_OFFSET           0x0E8
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_I2S0_ERR_CLR_Pos    11
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_I2S0_ERR_CLR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_I2S0_TIMEOUT_CLR_Pos    10
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_I2S0_TIMEOUT_CLR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_RX_CH1_CLR_CP_RX_CH1_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH2_CLR_OFFSET           0x0EC
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_I2S1_ERR_CLR_Pos    11
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_I2S1_ERR_CLR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_I2S1_TIMEOUT_CLR_Pos    10
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_I2S1_TIMEOUT_CLR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_OVFLOW_CLR_Pos    8
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_OVFLOW_CLR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_UNFLOW_CLR_Pos    7
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_UNFLOW_CLR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_FUL_CLR_Pos    6
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_FUL_CLR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_EMP_CLR_Pos    5
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_R_FIFO_EMP_CLR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_DMA_REQ_CLR_Pos    4
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_DMA_REQ_CLR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_OVFLOW_CLR_Pos    3
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_OVFLOW_CLR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_UNFLOW_CLR_Pos    2
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_UNFLOW_CLR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_FUL_CLR_Pos    1
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_FUL_CLR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_EMP_CLR_Pos    0
#define APC_APC_INTR_CP_RX_CH2_CLR_CP_RX_CH2_L_FIFO_EMP_CLR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH0_IRSR_OFFSET          0x0F0
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_TX_CH0_IRSR_CP_TX_CH0_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH1_IRSR_OFFSET          0x0F4
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_TX_CH1_IRSR_CP_TX_CH1_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH2_IRSR_OFFSET          0x0F8
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_FIFO_VLD_IRSR_Pos    10
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_FIFO_VLD_IRSR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_TX_CH2_IRSR_CP_TX_CH2_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH0_IRSR_OFFSET          0x0FC
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_DMA_REQ_IRSR_Pos    9
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_DMA_REQ_IRSR_Msk    0x200
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_RX_CH0_IRSR_CP_RX_CH0_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH1_IRSR_OFFSET          0x100
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_I2S0_ERR_IRSR_Pos    11
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_I2S0_ERR_IRSR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_I2S0_TIMEOUT_IRSR_Pos    10
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_I2S0_TIMEOUT_IRSR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_RX_CH1_IRSR_CP_RX_CH1_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH2_IRSR_OFFSET          0x104
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_I2S1_ERR_IRSR_Pos    11
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_I2S1_ERR_IRSR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_I2S1_TIMEOUT_IRSR_Pos    10
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_I2S1_TIMEOUT_IRSR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_OVFLOW_IRSR_Pos    8
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_OVFLOW_IRSR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_UNFLOW_IRSR_Pos    7
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_UNFLOW_IRSR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_FUL_IRSR_Pos    6
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_FUL_IRSR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_EMP_IRSR_Pos    5
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_R_FIFO_EMP_IRSR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_DMA_REQ_IRSR_Pos    4
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_DMA_REQ_IRSR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_OVFLOW_IRSR_Pos    3
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_OVFLOW_IRSR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_UNFLOW_IRSR_Pos    2
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_UNFLOW_IRSR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_FUL_IRSR_Pos    1
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_FUL_IRSR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_EMP_IRSR_Pos    0
#define APC_APC_INTR_CP_RX_CH2_IRSR_CP_RX_CH2_L_FIFO_EMP_IRSR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH0_ISR_OFFSET           0x108
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_TX_CH0_ISR_CP_TX_CH0_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH1_ISR_OFFSET           0x10C
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_TX_CH1_ISR_CP_TX_CH1_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_TX_CH2_ISR_OFFSET           0x110
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_FIFO_VLD_ISR_Pos    10
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_FIFO_VLD_ISR_Msk    0x400
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_TX_CH2_ISR_CP_TX_CH2_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH0_ISR_OFFSET           0x114
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_DMA_REQ_ISR_Pos    9
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_DMA_REQ_ISR_Msk    0x200
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_RX_CH0_ISR_CP_RX_CH0_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH1_ISR_OFFSET           0x118
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_ERR_STATE_Pos    12
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_ERR_STATE_Msk    0x1000
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_ERR_ISR_Pos    11
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_ERR_ISR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_TIMEOUT_ISR_Pos    10
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_I2S0_TIMEOUT_ISR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_RX_CH1_ISR_CP_RX_CH1_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_INTR_CP_RX_CH2_ISR_OFFSET           0x11C
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_ERR_STATE_Pos    12
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_ERR_STATE_Msk    0x1000
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_ERR_ISR_Pos    11
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_ERR_ISR_Msk    0x800
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_TIMEOUT_ISR_Pos    10
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_I2S1_TIMEOUT_ISR_Msk    0x400
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_OVFLOW_ISR_Pos    8
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_OVFLOW_ISR_Msk    0x100
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_UNFLOW_ISR_Pos    7
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_UNFLOW_ISR_Msk    0x80
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_FUL_ISR_Pos    6
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_FUL_ISR_Msk    0x40
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_EMP_ISR_Pos    5
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_R_FIFO_EMP_ISR_Msk    0x20
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_DMA_REQ_ISR_Pos    4
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_DMA_REQ_ISR_Msk    0x10
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_OVFLOW_ISR_Pos    3
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_OVFLOW_ISR_Msk    0x8
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_UNFLOW_ISR_Pos    2
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_UNFLOW_ISR_Msk    0x4
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_FUL_ISR_Pos    1
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_FUL_ISR_Msk    0x2
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_EMP_ISR_Pos    0
#define APC_APC_INTR_CP_RX_CH2_ISR_CP_RX_CH2_L_FIFO_EMP_ISR_Msk    0x1

#define APC_APC_I2S0_TIMEOUT_CFG_OFFSET             0x120
#define APC_APC_I2S0_TIMEOUT_CFG_I2S0_TIMEOUT_CFG_Pos    0
#define APC_APC_I2S0_TIMEOUT_CFG_I2S0_TIMEOUT_CFG_Msk    0xfff

#define APC_APC_I2S1_TIMEOUT_CFG_OFFSET             0x124
#define APC_APC_I2S1_TIMEOUT_CFG_I2S1_TIMEOUT_CFG_Pos    0
#define APC_APC_I2S1_TIMEOUT_CFG_I2S1_TIMEOUT_CFG_Msk    0xfff

#define APC_APC_RSVD_RW_REG0_OFFSET                 0x128
#define APC_APC_RSVD_RW_REG0_APC_RSVD_RW_REG0_Pos    0
#define APC_APC_RSVD_RW_REG0_APC_RSVD_RW_REG0_Msk    0xffffffff

#define APC_APC_RSVD_RW_REG1_OFFSET                 0x12C
#define APC_APC_RSVD_RW_REG1_APC_RSVD_RW_REG1_Pos    0
#define APC_APC_RSVD_RW_REG1_APC_RSVD_RW_REG1_Msk    0xffffffff

#define APC_APC_RSVD_RO_REG0_OFFSET                 0x130
#define APC_APC_RSVD_RO_REG0_APC_RSVD_RO_REG0_Pos    0
#define APC_APC_RSVD_RO_REG0_APC_RSVD_RO_REG0_Msk    0xffffffff

#define APC_APC_RSVD_RO_REG1_OFFSET                 0x134
#define APC_APC_RSVD_RO_REG1_APC_RSVD_RO_REG1_Pos    0
#define APC_APC_RSVD_RO_REG1_APC_RSVD_RO_REG1_Msk    0xffffffff

struct APC_REG_APC_CFG_BITS
{
    volatile uint32_t APC_ENABLE                    : 1; // bit 0~0
    volatile uint32_t AUTO_CLK_GATING               : 1; // bit 1~1
    volatile uint32_t DAC_DATA_SRC                  : 2; // bit 2~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union APC_REG_APC_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_CFG_BITS                     bit;
};

struct APC_REG_APC_TX_PATH_RESET_BITS
{
    volatile uint32_t APC_TX_PATH_RESET             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union APC_REG_APC_TX_PATH_RESET {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_PATH_RESET_BITS           bit;
};

struct APC_REG_APC_RX_PATH_RESET_BITS
{
    volatile uint32_t APC_RX_PATH_RESET             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union APC_REG_APC_RX_PATH_RESET {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_PATH_RESET_BITS           bit;
};

struct APC_REG_APC_TX_CH0_CFG_BITS
{
    volatile uint32_t TX_CH0_L_EN                   : 1; // bit 0~0
    volatile uint32_t TX_CH0_L_MODE                 : 2; // bit 1~2
    volatile uint32_t TX_CH0_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t TX_CH0_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t RESV_9_14                     : 6; // bit 9~14
    volatile uint32_t TX_CH0_RD_AUTOFEED            : 1; // bit 15~15
    volatile uint32_t RESV_16_24                    : 9; // bit 16~24
    volatile uint32_t TX_CH0_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t TX_CH0_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union APC_REG_APC_TX_CH0_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH0_CFG_BITS              bit;
};

struct APC_REG_APC_TX_CH1_CFG_BITS
{
    volatile uint32_t TX_CH1_L_EN                   : 1; // bit 0~0
    volatile uint32_t TX_CH1_L_MODE                 : 2; // bit 1~2
    volatile uint32_t TX_CH1_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t TX_CH1_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t RESV_9_14                     : 6; // bit 9~14
    volatile uint32_t TX_CH1_RD_AUTOFEED            : 1; // bit 15~15
    volatile uint32_t TX_CH1_R_EN                   : 1; // bit 16~16
    volatile uint32_t TX_CH1_R_MODE                 : 2; // bit 17~18
    volatile uint32_t TX_CH1_R_FIFO_FLUSH           : 1; // bit 19~19
    volatile uint32_t TX_CH1_R_FIFO_CNT             : 5; // bit 20~24
    volatile uint32_t TX_CH1_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t TX_CH1_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union APC_REG_APC_TX_CH1_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH1_CFG_BITS              bit;
};

struct APC_REG_APC_TX_CH2_CFG_BITS
{
    volatile uint32_t TX_CH2_L_EN                   : 1; // bit 0~0
    volatile uint32_t TX_CH2_L_MODE                 : 2; // bit 1~2
    volatile uint32_t TX_CH2_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t TX_CH2_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t RESV_9_14                     : 6; // bit 9~14
    volatile uint32_t TX_CH2_RD_AUTOFEED            : 1; // bit 15~15
    volatile uint32_t TX_CH2_R_EN                   : 1; // bit 16~16
    volatile uint32_t TX_CH2_R_MODE                 : 2; // bit 17~18
    volatile uint32_t TX_CH2_R_FIFO_FLUSH           : 1; // bit 19~19
    volatile uint32_t TX_CH2_R_FIFO_CNT             : 5; // bit 20~24
    volatile uint32_t TX_CH2_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t TX_CH2_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union APC_REG_APC_TX_CH2_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH2_CFG_BITS              bit;
};

struct APC_REG_APC_RX_CH0_CFG_BITS
{
    volatile uint32_t RX_CH0_L_EN                   : 1; // bit 0~0
    volatile uint32_t RX_CH0_L_MODE                 : 2; // bit 1~2
    volatile uint32_t RX_CH0_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t RX_CH0_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t RESV_9_15                     : 7; // bit 9~15
    volatile uint32_t RX_CH0_R_EN                   : 1; // bit 16~16
    volatile uint32_t RX_CH0_R_MODE                 : 2; // bit 17~18
    volatile uint32_t RX_CH0_R_FIFO_FLUSH           : 1; // bit 19~19
    volatile uint32_t RX_CH0_R_FIFO_CNT             : 5; // bit 20~24
    volatile uint32_t RX_CH0_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t RX_CH0_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union APC_REG_APC_RX_CH0_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH0_CFG_BITS              bit;
};

struct APC_REG_APC_RX_CH1_CFG_BITS
{
    volatile uint32_t RX_CH1_L_EN                   : 1; // bit 0~0
    volatile uint32_t RX_CH1_L_MODE                 : 2; // bit 1~2
    volatile uint32_t RX_CH1_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t RX_CH1_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t SRC_CH_EN                     : 2; // bit 9~10
    volatile uint32_t SRC_MODE                      : 1; // bit 11~11
    volatile uint32_t SRC_CLR                       : 1; // bit 12~12
    volatile uint32_t RESV_13_15                    : 3; // bit 13~15
    volatile uint32_t RX_CH1_R_EN                   : 1; // bit 16~16
    volatile uint32_t RX_CH1_R_MODE                 : 2; // bit 17~18
    volatile uint32_t RX_CH1_R_FIFO_FLUSH           : 1; // bit 19~19
    volatile uint32_t RX_CH1_R_FIFO_CNT             : 5; // bit 20~24
    volatile uint32_t RX_CH1_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t RX_CH1_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RX_CH1_SRC_SEL                : 2; // bit 28~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union APC_REG_APC_RX_CH1_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH1_CFG_BITS              bit;
};

struct APC_REG_APC_RX_CH2_CFG_BITS
{
    volatile uint32_t RX_CH2_L_EN                   : 1; // bit 0~0
    volatile uint32_t RX_CH2_L_MODE                 : 2; // bit 1~2
    volatile uint32_t RX_CH2_L_FIFO_FLUSH           : 1; // bit 3~3
    volatile uint32_t RX_CH2_L_FIFO_CNT             : 5; // bit 4~8
    volatile uint32_t RESV_9_15                     : 7; // bit 9~15
    volatile uint32_t RX_CH2_R_EN                   : 1; // bit 16~16
    volatile uint32_t RX_CH2_R_MODE                 : 2; // bit 17~18
    volatile uint32_t RX_CH2_R_FIFO_FLUSH           : 1; // bit 19~19
    volatile uint32_t RX_CH2_R_FIFO_CNT             : 5; // bit 20~24
    volatile uint32_t RX_CH2_STEREO_MODE            : 1; // bit 25~25
    volatile uint32_t RX_CH2_DMA_THD_SEL            : 2; // bit 26~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union APC_REG_APC_RX_CH2_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH2_CFG_BITS              bit;
};

struct APC_REG_APC_I2S0_CFG0_BITS
{
    volatile uint32_t I2S0_SWAP_CHLR                : 2; // bit 0~1
    volatile uint32_t I2S0_LOOP_BACK                : 1; // bit 2~2
    volatile uint32_t I2S0_LSB                      : 1; // bit 3~3
    volatile uint32_t I2S0_RIGHT_JUSTIFIED          : 1; // bit 4~4
    volatile uint32_t I2S0_BCK_LRCK                 : 5; // bit 5~9
    volatile uint32_t I2S0_WLEN                     : 2; // bit 10~11
    volatile uint32_t I2S0_LRCK_POL                 : 1; // bit 12~12
    volatile uint32_t I2S0_BCK_POL                  : 1; // bit 13~13
    volatile uint32_t I2S0_BCKOUT_GATE              : 1; // bit 14~14
    volatile uint32_t I2S0_RX_HALF_CYCLE_DLY        : 1; // bit 15~15
    volatile uint32_t I2S0_TX_HALF_CYCLE_DLY        : 1; // bit 16~16
    volatile uint32_t I2S0_RX_DLY                   : 2; // bit 17~18
    volatile uint32_t I2S0_TX_RX_DLY_S              : 1; // bit 19~19
    volatile uint32_t I2S0_TX_DLY                   : 1; // bit 20~20
    volatile uint32_t I2S0_MASTER_MODE              : 1; // bit 21~21
    volatile uint32_t I2S0_SERIAL_MODE              : 2; // bit 22~23
    volatile uint32_t I2S0_TX_MODE                  : 2; // bit 24~25
    volatile uint32_t I2S0_BYPASS_FIFOVLD           : 1; // bit 26~26
    volatile uint32_t I2S0_BCK_FORCE_ON             : 1; // bit 27~27
    volatile uint32_t I2S0_EN_FORCE_ON              : 1; // bit 28~28
    volatile uint32_t I2S0_RSTN_BYPASS              : 1; // bit 29~29
    volatile uint32_t I2S0_SW_RESET                 : 1; // bit 30~30
    volatile uint32_t I2S0_ENABLE                   : 1; // bit 31~31
};

union APC_REG_APC_I2S0_CFG0 {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S0_CFG0_BITS               bit;
};

struct APC_REG_APC_I2S0_CFG1_BITS
{
    volatile uint32_t I2S0_SLOTNUM                  : 8; // bit 0~7
    volatile uint32_t I2S0_LONGSYNC                 : 1; // bit 8~8
    volatile uint32_t I2S0_SLOT_LRCK                : 7; // bit 9~15
    volatile uint32_t I2S0_BCK_DIV                  : 10; // bit 16~25
    volatile uint32_t I2S0_BCK_DIV_LD               : 1; // bit 26~26
    volatile uint32_t I2S0_SAME_EDGE                : 1; // bit 27~27
    volatile uint32_t I2S0_SWRST_SYNC_BYPASS        : 1; // bit 28~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union APC_REG_APC_I2S0_CFG1 {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S0_CFG1_BITS               bit;
};

struct APC_REG_APC_I2S1_CFG0_BITS
{
    volatile uint32_t I2S1_SWAP_CHLR                : 2; // bit 0~1
    volatile uint32_t I2S1_LOOP_BACK                : 1; // bit 2~2
    volatile uint32_t I2S1_LSB                      : 1; // bit 3~3
    volatile uint32_t I2S1_RIGHT_JUSTIFIED          : 1; // bit 4~4
    volatile uint32_t I2S1_BCK_LRCK                 : 5; // bit 5~9
    volatile uint32_t I2S1_WLEN                     : 2; // bit 10~11
    volatile uint32_t I2S1_LRCK_POL                 : 1; // bit 12~12
    volatile uint32_t I2S1_BCK_POL                  : 1; // bit 13~13
    volatile uint32_t I2S1_BCKOUT_GATE              : 1; // bit 14~14
    volatile uint32_t I2S1_RX_HALF_CYCLE_DLY        : 1; // bit 15~15
    volatile uint32_t I2S1_TX_HALF_CYCLE_DLY        : 1; // bit 16~16
    volatile uint32_t I2S1_RX_DLY                   : 2; // bit 17~18
    volatile uint32_t I2S1_TX_RX_DLY_S              : 1; // bit 19~19
    volatile uint32_t I2S1_TX_DLY                   : 1; // bit 20~20
    volatile uint32_t I2S1_MASTER_MODE              : 1; // bit 21~21
    volatile uint32_t I2S1_SERIAL_MODE              : 2; // bit 22~23
    volatile uint32_t I2S1_TX_MODE                  : 2; // bit 24~25
    volatile uint32_t I2S1_BYPASS_FIFOVLD           : 1; // bit 26~26
    volatile uint32_t I2S1_BCK_FORCE_ON             : 1; // bit 27~27
    volatile uint32_t I2S1_EN_FORCE_ON              : 1; // bit 28~28
    volatile uint32_t I2S1_RSTN_BYPASS              : 1; // bit 29~29
    volatile uint32_t I2S1_SW_RESET                 : 1; // bit 30~30
    volatile uint32_t I2S1_ENABLE                   : 1; // bit 31~31
};

union APC_REG_APC_I2S1_CFG0 {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S1_CFG0_BITS               bit;
};

struct APC_REG_APC_I2S1_CFG1_BITS
{
    volatile uint32_t I2S1_SLOTNUM                  : 8; // bit 0~7
    volatile uint32_t I2S1_LONGSYNC                 : 1; // bit 8~8
    volatile uint32_t I2S1_SLOT_LRCK                : 7; // bit 9~15
    volatile uint32_t I2S1_BCK_DIV                  : 10; // bit 16~25
    volatile uint32_t I2S1_BCK_DIV_LD               : 1; // bit 26~26
    volatile uint32_t I2S1_SAME_EDGE                : 1; // bit 27~27
    volatile uint32_t I2S1_OUT_SRC                  : 1; // bit 28~28
    volatile uint32_t I2S1_SWRST_SYNC_BYPASS        : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union APC_REG_APC_I2S1_CFG1 {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S1_CFG1_BITS               bit;
};

struct APC_REG_APC_TX_CH0_L_DATA_BITS
{
    volatile uint32_t TX_CH0_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_TX_CH0_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH0_L_DATA_BITS           bit;
};

struct APC_REG_APC_TX_CH1_L_DATA_BITS
{
    volatile uint32_t TX_CH1_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_TX_CH1_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH1_L_DATA_BITS           bit;
};

struct APC_REG_APC_TX_CH1_R_DATA_BITS
{
    volatile uint32_t TX_CH1_R_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_TX_CH1_R_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH1_R_DATA_BITS           bit;
};

struct APC_REG_APC_TX_CH2_L_DATA_BITS
{
    volatile uint32_t TX_CH2_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_TX_CH2_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH2_L_DATA_BITS           bit;
};

struct APC_REG_APC_TX_CH2_R_DATA_BITS
{
    volatile uint32_t TX_CH2_R_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_TX_CH2_R_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_TX_CH2_R_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH0_L_DATA_BITS
{
    volatile uint32_t RX_CH0_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH0_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH0_L_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH0_R_DATA_BITS
{
    volatile uint32_t RX_CH0_R_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH0_R_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH0_R_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH1_L_DATA_BITS
{
    volatile uint32_t RX_CH1_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH1_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH1_L_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH1_R_DATA_BITS
{
    volatile uint32_t RX_CH1_R_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH1_R_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH1_R_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH2_L_DATA_BITS
{
    volatile uint32_t RX_CH2_L_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH2_L_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH2_L_DATA_BITS           bit;
};

struct APC_REG_APC_RX_CH2_R_DATA_BITS
{
    volatile uint32_t RX_CH2_R_DATA                 : 32; // bit 0~31
};

union APC_REG_APC_RX_CH2_R_DATA {
    volatile uint32_t                               all;
    struct APC_REG_APC_RX_CH2_R_DATA_BITS           bit;
};

struct APC_REG_APC_INTR_AP_TX_CH0_MSK_BITS
{
    volatile uint32_t AP_TX_CH0_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH0_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH0_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH0_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH0_L_DMA_REQ_MSK       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t AP_TX_CH0_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH0_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH0_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH1_MSK_BITS
{
    volatile uint32_t AP_TX_CH1_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH1_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH1_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH1_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH1_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH1_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH1_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH1_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH1_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH1_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH1_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH1_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH2_MSK_BITS
{
    volatile uint32_t AP_TX_CH2_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH2_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH2_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH2_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH2_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH2_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH2_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH2_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH2_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH2_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH2_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH2_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH0_MSK_BITS
{
    volatile uint32_t AP_RX_CH0_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH0_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH0_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH0_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH0_L_DMA_REQ_MSK       : 1; // bit 4~4
    volatile uint32_t AP_RX_CH0_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH0_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH0_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH0_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t AP_RX_CH0_R_DMA_REQ_MSK       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_AP_RX_CH0_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH0_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH1_MSK_BITS
{
    volatile uint32_t AP_RX_CH1_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH1_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH1_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH1_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH1_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH1_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH1_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH1_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH1_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S0_TIMEOUT_MSK           : 1; // bit 10~10
    volatile uint32_t AP_I2S0_ERR_MSK               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH1_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH1_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH2_MSK_BITS
{
    volatile uint32_t AP_RX_CH2_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH2_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH2_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH2_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH2_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH2_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH2_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH2_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH2_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S1_TIMEOUT_MSK           : 1; // bit 10~10
    volatile uint32_t AP_I2S1_ERR_MSK               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH2_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH2_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH0_CLR_BITS
{
    volatile uint32_t AP_TX_CH0_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH0_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH0_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH0_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH0_L_DMA_REQ_CLR       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t AP_TX_CH0_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH0_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH0_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH1_CLR_BITS
{
    volatile uint32_t AP_TX_CH1_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH1_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH1_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH1_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH1_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH1_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH1_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH1_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH1_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH1_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH1_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH1_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH2_CLR_BITS
{
    volatile uint32_t AP_TX_CH2_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH2_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH2_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH2_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH2_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH2_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH2_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH2_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH2_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH2_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH2_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH2_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH0_CLR_BITS
{
    volatile uint32_t AP_RX_CH0_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH0_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH0_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH0_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH0_L_DMA_REQ_CLR       : 1; // bit 4~4
    volatile uint32_t AP_RX_CH0_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH0_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH0_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH0_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t AP_RX_CH0_R_DMA_REQ_CLR       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_AP_RX_CH0_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH0_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH1_CLR_BITS
{
    volatile uint32_t AP_RX_CH1_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH1_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH1_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH1_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH1_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH1_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH1_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH1_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH1_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S0_TIMEOUT_CLR           : 1; // bit 10~10
    volatile uint32_t AP_I2S0_ERR_CLR               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH1_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH1_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH2_CLR_BITS
{
    volatile uint32_t AP_RX_CH2_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH2_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH2_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH2_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH2_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH2_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH2_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH2_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH2_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S1_TIMEOUT_CLR           : 1; // bit 10~10
    volatile uint32_t AP_I2S1_ERR_CLR               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH2_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH2_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH0_IRSR_BITS
{
    volatile uint32_t AP_TX_CH0_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_TX_CH0_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_TX_CH0_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH0_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH0_L_DMA_REQ_IRSR      : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t AP_TX_CH0_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH0_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH0_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_TX_CH1_IRSR_BITS
{
    volatile uint32_t AP_TX_CH1_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_TX_CH1_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_TX_CH1_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH1_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH1_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t AP_TX_CH1_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t AP_TX_CH1_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t AP_TX_CH1_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH1_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH1_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH1_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH1_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_TX_CH2_IRSR_BITS
{
    volatile uint32_t AP_TX_CH2_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_TX_CH2_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_TX_CH2_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH2_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH2_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t AP_TX_CH2_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t AP_TX_CH2_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t AP_TX_CH2_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH2_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH2_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH2_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH2_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_RX_CH0_IRSR_BITS
{
    volatile uint32_t AP_RX_CH0_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_RX_CH0_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_RX_CH0_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH0_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH0_L_DMA_REQ_IRSR      : 1; // bit 4~4
    volatile uint32_t AP_RX_CH0_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t AP_RX_CH0_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t AP_RX_CH0_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH0_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t AP_RX_CH0_R_DMA_REQ_IRSR      : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_AP_RX_CH0_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH0_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_RX_CH1_IRSR_BITS
{
    volatile uint32_t AP_RX_CH1_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_RX_CH1_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_RX_CH1_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH1_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH1_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t AP_RX_CH1_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t AP_RX_CH1_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t AP_RX_CH1_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH1_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S0_TIMEOUT_IRSR          : 1; // bit 10~10
    volatile uint32_t AP_I2S0_ERR_IRSR              : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH1_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH1_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_RX_CH2_IRSR_BITS
{
    volatile uint32_t AP_RX_CH2_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t AP_RX_CH2_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t AP_RX_CH2_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH2_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH2_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t AP_RX_CH2_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t AP_RX_CH2_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t AP_RX_CH2_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH2_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S1_TIMEOUT_IRSR          : 1; // bit 10~10
    volatile uint32_t AP_I2S1_ERR_IRSR              : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_AP_RX_CH2_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH2_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_AP_TX_CH0_ISR_BITS
{
    volatile uint32_t AP_TX_CH0_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH0_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH0_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH0_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH0_L_DMA_REQ_ISR       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t AP_TX_CH0_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH0_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH0_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH1_ISR_BITS
{
    volatile uint32_t AP_TX_CH1_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH1_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH1_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH1_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH1_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH1_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH1_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH1_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH1_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH1_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH1_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH1_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_TX_CH2_ISR_BITS
{
    volatile uint32_t AP_TX_CH2_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_TX_CH2_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_TX_CH2_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_TX_CH2_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_TX_CH2_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t AP_TX_CH2_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t AP_TX_CH2_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t AP_TX_CH2_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t AP_TX_CH2_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_TX_CH2_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_AP_TX_CH2_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_TX_CH2_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH0_ISR_BITS
{
    volatile uint32_t AP_RX_CH0_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH0_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH0_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH0_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH0_L_DMA_REQ_ISR       : 1; // bit 4~4
    volatile uint32_t AP_RX_CH0_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH0_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH0_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH0_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t AP_RX_CH0_R_DMA_REQ_ISR       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_AP_RX_CH0_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH0_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH1_ISR_BITS
{
    volatile uint32_t AP_RX_CH1_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH1_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH1_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH1_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH1_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH1_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH1_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH1_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH1_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S0_TIMEOUT_ISR           : 1; // bit 10~10
    volatile uint32_t AP_I2S0_ERR_ISR               : 1; // bit 11~11
    volatile uint32_t AP_I2S0_ERR_STATE             : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union APC_REG_APC_INTR_AP_RX_CH1_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH1_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_AP_RX_CH2_ISR_BITS
{
    volatile uint32_t AP_RX_CH2_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t AP_RX_CH2_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t AP_RX_CH2_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t AP_RX_CH2_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t AP_RX_CH2_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t AP_RX_CH2_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t AP_RX_CH2_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t AP_RX_CH2_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t AP_RX_CH2_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t AP_I2S1_TIMEOUT_ISR           : 1; // bit 10~10
    volatile uint32_t AP_I2S1_ERR_ISR               : 1; // bit 11~11
    volatile uint32_t AP_I2S1_ERR_STATE             : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union APC_REG_APC_INTR_AP_RX_CH2_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_AP_RX_CH2_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH0_MSK_BITS
{
    volatile uint32_t CP_TX_CH0_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH0_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH0_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH0_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH0_L_DMA_REQ_MSK       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t CP_TX_CH0_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH0_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH0_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH1_MSK_BITS
{
    volatile uint32_t CP_TX_CH1_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH1_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH1_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH1_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH1_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH1_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH1_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH1_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH1_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH1_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH1_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH1_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH2_MSK_BITS
{
    volatile uint32_t CP_TX_CH2_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH2_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH2_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH2_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH2_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH2_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH2_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH2_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH2_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH2_FIFO_VLD_MSK        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH2_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH2_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH0_MSK_BITS
{
    volatile uint32_t CP_RX_CH0_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH0_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH0_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH0_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH0_L_DMA_REQ_MSK       : 1; // bit 4~4
    volatile uint32_t CP_RX_CH0_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH0_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH0_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH0_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t CP_RX_CH0_R_DMA_REQ_MSK       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_CP_RX_CH0_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH0_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH1_MSK_BITS
{
    volatile uint32_t CP_RX_CH1_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH1_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH1_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH1_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH1_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH1_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH1_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH1_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH1_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S0_TIMEOUT_MSK           : 1; // bit 10~10
    volatile uint32_t CP_I2S0_ERR_MSK               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH1_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH1_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH2_MSK_BITS
{
    volatile uint32_t CP_RX_CH2_L_FIFO_EMP_MSK      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH2_L_FIFO_FUL_MSK      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH2_L_FIFO_UNFLOW_MSK    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH2_L_FIFO_OVFLOW_MSK    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH2_DMA_REQ_MSK         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH2_R_FIFO_EMP_MSK      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH2_R_FIFO_FUL_MSK      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH2_R_FIFO_UNFLOW_MSK    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH2_R_FIFO_OVFLOW_MSK    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S1_TIMEOUT_MSK           : 1; // bit 10~10
    volatile uint32_t CP_I2S1_ERR_MSK               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH2_MSK {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH2_MSK_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH0_CLR_BITS
{
    volatile uint32_t CP_TX_CH0_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH0_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH0_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH0_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH0_L_DMA_REQ_CLR       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t CP_TX_CH0_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH0_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH0_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH1_CLR_BITS
{
    volatile uint32_t CP_TX_CH1_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH1_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH1_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH1_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH1_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH1_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH1_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH1_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH1_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH1_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH1_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH1_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH2_CLR_BITS
{
    volatile uint32_t CP_TX_CH2_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH2_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH2_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH2_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH2_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH2_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH2_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH2_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH2_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH2_FIFO_VLD_CLR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH2_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH2_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH0_CLR_BITS
{
    volatile uint32_t CP_RX_CH0_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH0_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH0_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH0_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH0_L_DMA_REQ_CLR       : 1; // bit 4~4
    volatile uint32_t CP_RX_CH0_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH0_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH0_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH0_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t CP_RX_CH0_R_DMA_REQ_CLR       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_CP_RX_CH0_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH0_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH1_CLR_BITS
{
    volatile uint32_t CP_RX_CH1_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH1_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH1_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH1_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH1_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH1_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH1_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH1_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH1_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S0_TIMEOUT_CLR           : 1; // bit 10~10
    volatile uint32_t CP_I2S0_ERR_CLR               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH1_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH1_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH2_CLR_BITS
{
    volatile uint32_t CP_RX_CH2_L_FIFO_EMP_CLR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH2_L_FIFO_FUL_CLR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH2_L_FIFO_UNFLOW_CLR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH2_L_FIFO_OVFLOW_CLR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH2_DMA_REQ_CLR         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH2_R_FIFO_EMP_CLR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH2_R_FIFO_FUL_CLR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH2_R_FIFO_UNFLOW_CLR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH2_R_FIFO_OVFLOW_CLR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S1_TIMEOUT_CLR           : 1; // bit 10~10
    volatile uint32_t CP_I2S1_ERR_CLR               : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH2_CLR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH2_CLR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH0_IRSR_BITS
{
    volatile uint32_t CP_TX_CH0_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_TX_CH0_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_TX_CH0_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH0_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH0_L_DMA_REQ_IRSR      : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t CP_TX_CH0_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH0_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH0_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_TX_CH1_IRSR_BITS
{
    volatile uint32_t CP_TX_CH1_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_TX_CH1_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_TX_CH1_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH1_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH1_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t CP_TX_CH1_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t CP_TX_CH1_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t CP_TX_CH1_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH1_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH1_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH1_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH1_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_TX_CH2_IRSR_BITS
{
    volatile uint32_t CP_TX_CH2_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_TX_CH2_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_TX_CH2_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH2_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH2_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t CP_TX_CH2_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t CP_TX_CH2_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t CP_TX_CH2_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH2_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH2_FIFO_VLD_IRSR       : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH2_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH2_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_RX_CH0_IRSR_BITS
{
    volatile uint32_t CP_RX_CH0_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_RX_CH0_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_RX_CH0_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH0_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH0_L_DMA_REQ_IRSR      : 1; // bit 4~4
    volatile uint32_t CP_RX_CH0_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t CP_RX_CH0_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t CP_RX_CH0_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH0_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t CP_RX_CH0_R_DMA_REQ_IRSR      : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_CP_RX_CH0_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH0_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_RX_CH1_IRSR_BITS
{
    volatile uint32_t CP_RX_CH1_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_RX_CH1_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_RX_CH1_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH1_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH1_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t CP_RX_CH1_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t CP_RX_CH1_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t CP_RX_CH1_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH1_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S0_TIMEOUT_IRSR          : 1; // bit 10~10
    volatile uint32_t CP_I2S0_ERR_IRSR              : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH1_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH1_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_RX_CH2_IRSR_BITS
{
    volatile uint32_t CP_RX_CH2_L_FIFO_EMP_IRSR     : 1; // bit 0~0
    volatile uint32_t CP_RX_CH2_L_FIFO_FUL_IRSR     : 1; // bit 1~1
    volatile uint32_t CP_RX_CH2_L_FIFO_UNFLOW_IRSR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH2_L_FIFO_OVFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH2_DMA_REQ_IRSR        : 1; // bit 4~4
    volatile uint32_t CP_RX_CH2_R_FIFO_EMP_IRSR     : 1; // bit 5~5
    volatile uint32_t CP_RX_CH2_R_FIFO_FUL_IRSR     : 1; // bit 6~6
    volatile uint32_t CP_RX_CH2_R_FIFO_UNFLOW_IRSR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH2_R_FIFO_OVFLOW_IRSR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S1_TIMEOUT_IRSR          : 1; // bit 10~10
    volatile uint32_t CP_I2S1_ERR_IRSR              : 1; // bit 11~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_INTR_CP_RX_CH2_IRSR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH2_IRSR_BITS     bit;
};

struct APC_REG_APC_INTR_CP_TX_CH0_ISR_BITS
{
    volatile uint32_t CP_TX_CH0_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH0_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH0_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH0_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH0_L_DMA_REQ_ISR       : 1; // bit 4~4
    volatile uint32_t RESV_5_9                      : 5; // bit 5~9
    volatile uint32_t CP_TX_CH0_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH0_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH0_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH1_ISR_BITS
{
    volatile uint32_t CP_TX_CH1_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH1_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH1_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH1_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH1_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH1_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH1_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH1_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH1_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH1_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH1_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH1_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_TX_CH2_ISR_BITS
{
    volatile uint32_t CP_TX_CH2_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_TX_CH2_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_TX_CH2_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_TX_CH2_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_TX_CH2_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t CP_TX_CH2_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t CP_TX_CH2_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t CP_TX_CH2_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t CP_TX_CH2_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_TX_CH2_FIFO_VLD_ISR        : 1; // bit 10~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union APC_REG_APC_INTR_CP_TX_CH2_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_TX_CH2_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH0_ISR_BITS
{
    volatile uint32_t CP_RX_CH0_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH0_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH0_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH0_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH0_L_DMA_REQ_ISR       : 1; // bit 4~4
    volatile uint32_t CP_RX_CH0_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH0_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH0_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH0_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t CP_RX_CH0_R_DMA_REQ_ISR       : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union APC_REG_APC_INTR_CP_RX_CH0_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH0_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH1_ISR_BITS
{
    volatile uint32_t CP_RX_CH1_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH1_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH1_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH1_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH1_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH1_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH1_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH1_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH1_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S0_TIMEOUT_ISR           : 1; // bit 10~10
    volatile uint32_t CP_I2S0_ERR_ISR               : 1; // bit 11~11
    volatile uint32_t CP_I2S0_ERR_STATE             : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union APC_REG_APC_INTR_CP_RX_CH1_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH1_ISR_BITS      bit;
};

struct APC_REG_APC_INTR_CP_RX_CH2_ISR_BITS
{
    volatile uint32_t CP_RX_CH2_L_FIFO_EMP_ISR      : 1; // bit 0~0
    volatile uint32_t CP_RX_CH2_L_FIFO_FUL_ISR      : 1; // bit 1~1
    volatile uint32_t CP_RX_CH2_L_FIFO_UNFLOW_ISR    : 1; // bit 2~2
    volatile uint32_t CP_RX_CH2_L_FIFO_OVFLOW_ISR    : 1; // bit 3~3
    volatile uint32_t CP_RX_CH2_DMA_REQ_ISR         : 1; // bit 4~4
    volatile uint32_t CP_RX_CH2_R_FIFO_EMP_ISR      : 1; // bit 5~5
    volatile uint32_t CP_RX_CH2_R_FIFO_FUL_ISR      : 1; // bit 6~6
    volatile uint32_t CP_RX_CH2_R_FIFO_UNFLOW_ISR    : 1; // bit 7~7
    volatile uint32_t CP_RX_CH2_R_FIFO_OVFLOW_ISR    : 1; // bit 8~8
    volatile uint32_t RESV_9_9                      : 1; // bit 9~9
    volatile uint32_t CP_I2S1_TIMEOUT_ISR           : 1; // bit 10~10
    volatile uint32_t CP_I2S1_ERR_ISR               : 1; // bit 11~11
    volatile uint32_t CP_I2S1_ERR_STATE             : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union APC_REG_APC_INTR_CP_RX_CH2_ISR {
    volatile uint32_t                               all;
    struct APC_REG_APC_INTR_CP_RX_CH2_ISR_BITS      bit;
};

struct APC_REG_APC_I2S0_TIMEOUT_CFG_BITS
{
    volatile uint32_t I2S0_TIMEOUT_CFG              : 12; // bit 0~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_I2S0_TIMEOUT_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S0_TIMEOUT_CFG_BITS        bit;
};

struct APC_REG_APC_I2S1_TIMEOUT_CFG_BITS
{
    volatile uint32_t I2S1_TIMEOUT_CFG              : 12; // bit 0~11
    volatile uint32_t RESV_12_31                    : 20; // bit 12~31
};

union APC_REG_APC_I2S1_TIMEOUT_CFG {
    volatile uint32_t                               all;
    struct APC_REG_APC_I2S1_TIMEOUT_CFG_BITS        bit;
};

struct APC_REG_APC_RSVD_RW_REG0_BITS
{
    volatile uint32_t APC_RSVD_RW_REG0              : 32; // bit 0~31
};

union APC_REG_APC_RSVD_RW_REG0 {
    volatile uint32_t                               all;
    struct APC_REG_APC_RSVD_RW_REG0_BITS            bit;
};

struct APC_REG_APC_RSVD_RW_REG1_BITS
{
    volatile uint32_t APC_RSVD_RW_REG1              : 32; // bit 0~31
};

union APC_REG_APC_RSVD_RW_REG1 {
    volatile uint32_t                               all;
    struct APC_REG_APC_RSVD_RW_REG1_BITS            bit;
};

struct APC_REG_APC_RSVD_RO_REG0_BITS
{
    volatile uint32_t APC_RSVD_RO_REG0              : 32; // bit 0~31
};

union APC_REG_APC_RSVD_RO_REG0 {
    volatile uint32_t                               all;
    struct APC_REG_APC_RSVD_RO_REG0_BITS            bit;
};

struct APC_REG_APC_RSVD_RO_REG1_BITS
{
    volatile uint32_t APC_RSVD_RO_REG1              : 32; // bit 0~31
};

union APC_REG_APC_RSVD_RO_REG1 {
    volatile uint32_t                               all;
    struct APC_REG_APC_RSVD_RO_REG1_BITS            bit;
};

typedef struct
{
    union APC_REG_APC_CFG                           REG_APC_CFG; // 0x000
    union APC_REG_APC_TX_PATH_RESET                 REG_APC_TX_PATH_RESET; // 0x004
    union APC_REG_APC_RX_PATH_RESET                 REG_APC_RX_PATH_RESET; // 0x008
    union APC_REG_APC_TX_CH0_CFG                    REG_APC_TX_CH0_CFG; // 0x00C
    union APC_REG_APC_TX_CH1_CFG                    REG_APC_TX_CH1_CFG; // 0x010
    union APC_REG_APC_TX_CH2_CFG                    REG_APC_TX_CH2_CFG; // 0x014
    union APC_REG_APC_RX_CH0_CFG                    REG_APC_RX_CH0_CFG; // 0x018
    union APC_REG_APC_RX_CH1_CFG                    REG_APC_RX_CH1_CFG; // 0x01C
    union APC_REG_APC_RX_CH2_CFG                    REG_APC_RX_CH2_CFG; // 0x020
    union APC_REG_APC_I2S0_CFG0                     REG_APC_I2S0_CFG0; // 0x024
    union APC_REG_APC_I2S0_CFG1                     REG_APC_I2S0_CFG1; // 0x028
    union APC_REG_APC_I2S1_CFG0                     REG_APC_I2S1_CFG0; // 0x02C
    union APC_REG_APC_I2S1_CFG1                     REG_APC_I2S1_CFG1; // 0x030
    union APC_REG_APC_TX_CH0_L_DATA                 REG_APC_TX_CH0_L_DATA; // 0x034
    union APC_REG_APC_TX_CH1_L_DATA                 REG_APC_TX_CH1_L_DATA; // 0x038
    union APC_REG_APC_TX_CH1_R_DATA                 REG_APC_TX_CH1_R_DATA; // 0x03C
    union APC_REG_APC_TX_CH2_L_DATA                 REG_APC_TX_CH2_L_DATA; // 0x040
    union APC_REG_APC_TX_CH2_R_DATA                 REG_APC_TX_CH2_R_DATA; // 0x044
    union APC_REG_APC_RX_CH0_L_DATA                 REG_APC_RX_CH0_L_DATA; // 0x048
    union APC_REG_APC_RX_CH0_R_DATA                 REG_APC_RX_CH0_R_DATA; // 0x04C
    union APC_REG_APC_RX_CH1_L_DATA                 REG_APC_RX_CH1_L_DATA; // 0x050
    union APC_REG_APC_RX_CH1_R_DATA                 REG_APC_RX_CH1_R_DATA; // 0x054
    union APC_REG_APC_RX_CH2_L_DATA                 REG_APC_RX_CH2_L_DATA; // 0x058
    union APC_REG_APC_RX_CH2_R_DATA                 REG_APC_RX_CH2_R_DATA; // 0x05C
    union APC_REG_APC_INTR_AP_TX_CH0_MSK            REG_APC_INTR_AP_TX_CH0_MSK; // 0x060
    union APC_REG_APC_INTR_AP_TX_CH1_MSK            REG_APC_INTR_AP_TX_CH1_MSK; // 0x064
    union APC_REG_APC_INTR_AP_TX_CH2_MSK            REG_APC_INTR_AP_TX_CH2_MSK; // 0x068
    union APC_REG_APC_INTR_AP_RX_CH0_MSK            REG_APC_INTR_AP_RX_CH0_MSK; // 0x06C
    union APC_REG_APC_INTR_AP_RX_CH1_MSK            REG_APC_INTR_AP_RX_CH1_MSK; // 0x070
    union APC_REG_APC_INTR_AP_RX_CH2_MSK            REG_APC_INTR_AP_RX_CH2_MSK; // 0x074
    union APC_REG_APC_INTR_AP_TX_CH0_CLR            REG_APC_INTR_AP_TX_CH0_CLR; // 0x078
    union APC_REG_APC_INTR_AP_TX_CH1_CLR            REG_APC_INTR_AP_TX_CH1_CLR; // 0x07C
    union APC_REG_APC_INTR_AP_TX_CH2_CLR            REG_APC_INTR_AP_TX_CH2_CLR; // 0x080
    union APC_REG_APC_INTR_AP_RX_CH0_CLR            REG_APC_INTR_AP_RX_CH0_CLR; // 0x084
    union APC_REG_APC_INTR_AP_RX_CH1_CLR            REG_APC_INTR_AP_RX_CH1_CLR; // 0x088
    union APC_REG_APC_INTR_AP_RX_CH2_CLR            REG_APC_INTR_AP_RX_CH2_CLR; // 0x08C
    union APC_REG_APC_INTR_AP_TX_CH0_IRSR           REG_APC_INTR_AP_TX_CH0_IRSR; // 0x090
    union APC_REG_APC_INTR_AP_TX_CH1_IRSR           REG_APC_INTR_AP_TX_CH1_IRSR; // 0x094
    union APC_REG_APC_INTR_AP_TX_CH2_IRSR           REG_APC_INTR_AP_TX_CH2_IRSR; // 0x098
    union APC_REG_APC_INTR_AP_RX_CH0_IRSR           REG_APC_INTR_AP_RX_CH0_IRSR; // 0x09C
    union APC_REG_APC_INTR_AP_RX_CH1_IRSR           REG_APC_INTR_AP_RX_CH1_IRSR; // 0x0A0
    union APC_REG_APC_INTR_AP_RX_CH2_IRSR           REG_APC_INTR_AP_RX_CH2_IRSR; // 0x0A4
    union APC_REG_APC_INTR_AP_TX_CH0_ISR            REG_APC_INTR_AP_TX_CH0_ISR; // 0x0A8
    union APC_REG_APC_INTR_AP_TX_CH1_ISR            REG_APC_INTR_AP_TX_CH1_ISR; // 0x0AC
    union APC_REG_APC_INTR_AP_TX_CH2_ISR            REG_APC_INTR_AP_TX_CH2_ISR; // 0x0B0
    union APC_REG_APC_INTR_AP_RX_CH0_ISR            REG_APC_INTR_AP_RX_CH0_ISR; // 0x0B4
    union APC_REG_APC_INTR_AP_RX_CH1_ISR            REG_APC_INTR_AP_RX_CH1_ISR; // 0x0B8
    union APC_REG_APC_INTR_AP_RX_CH2_ISR            REG_APC_INTR_AP_RX_CH2_ISR; // 0x0BC
    union APC_REG_APC_INTR_CP_TX_CH0_MSK            REG_APC_INTR_CP_TX_CH0_MSK; // 0x0C0
    union APC_REG_APC_INTR_CP_TX_CH1_MSK            REG_APC_INTR_CP_TX_CH1_MSK; // 0x0C4
    union APC_REG_APC_INTR_CP_TX_CH2_MSK            REG_APC_INTR_CP_TX_CH2_MSK; // 0x0C8
    union APC_REG_APC_INTR_CP_RX_CH0_MSK            REG_APC_INTR_CP_RX_CH0_MSK; // 0x0CC
    union APC_REG_APC_INTR_CP_RX_CH1_MSK            REG_APC_INTR_CP_RX_CH1_MSK; // 0x0D0
    union APC_REG_APC_INTR_CP_RX_CH2_MSK            REG_APC_INTR_CP_RX_CH2_MSK; // 0x0D4
    union APC_REG_APC_INTR_CP_TX_CH0_CLR            REG_APC_INTR_CP_TX_CH0_CLR; // 0x0D8
    union APC_REG_APC_INTR_CP_TX_CH1_CLR            REG_APC_INTR_CP_TX_CH1_CLR; // 0x0DC
    union APC_REG_APC_INTR_CP_TX_CH2_CLR            REG_APC_INTR_CP_TX_CH2_CLR; // 0x0E0
    union APC_REG_APC_INTR_CP_RX_CH0_CLR            REG_APC_INTR_CP_RX_CH0_CLR; // 0x0E4
    union APC_REG_APC_INTR_CP_RX_CH1_CLR            REG_APC_INTR_CP_RX_CH1_CLR; // 0x0E8
    union APC_REG_APC_INTR_CP_RX_CH2_CLR            REG_APC_INTR_CP_RX_CH2_CLR; // 0x0EC
    union APC_REG_APC_INTR_CP_TX_CH0_IRSR           REG_APC_INTR_CP_TX_CH0_IRSR; // 0x0F0
    union APC_REG_APC_INTR_CP_TX_CH1_IRSR           REG_APC_INTR_CP_TX_CH1_IRSR; // 0x0F4
    union APC_REG_APC_INTR_CP_TX_CH2_IRSR           REG_APC_INTR_CP_TX_CH2_IRSR; // 0x0F8
    union APC_REG_APC_INTR_CP_RX_CH0_IRSR           REG_APC_INTR_CP_RX_CH0_IRSR; // 0x0FC
    union APC_REG_APC_INTR_CP_RX_CH1_IRSR           REG_APC_INTR_CP_RX_CH1_IRSR; // 0x100
    union APC_REG_APC_INTR_CP_RX_CH2_IRSR           REG_APC_INTR_CP_RX_CH2_IRSR; // 0x104
    union APC_REG_APC_INTR_CP_TX_CH0_ISR            REG_APC_INTR_CP_TX_CH0_ISR; // 0x108
    union APC_REG_APC_INTR_CP_TX_CH1_ISR            REG_APC_INTR_CP_TX_CH1_ISR; // 0x10C
    union APC_REG_APC_INTR_CP_TX_CH2_ISR            REG_APC_INTR_CP_TX_CH2_ISR; // 0x110
    union APC_REG_APC_INTR_CP_RX_CH0_ISR            REG_APC_INTR_CP_RX_CH0_ISR; // 0x114
    union APC_REG_APC_INTR_CP_RX_CH1_ISR            REG_APC_INTR_CP_RX_CH1_ISR; // 0x118
    union APC_REG_APC_INTR_CP_RX_CH2_ISR            REG_APC_INTR_CP_RX_CH2_ISR; // 0x11C
    union APC_REG_APC_I2S0_TIMEOUT_CFG              REG_APC_I2S0_TIMEOUT_CFG; // 0x120
    union APC_REG_APC_I2S1_TIMEOUT_CFG              REG_APC_I2S1_TIMEOUT_CFG; // 0x124
    union APC_REG_APC_RSVD_RW_REG0                  REG_APC_RSVD_RW_REG0; // 0x128
    union APC_REG_APC_RSVD_RW_REG1                  REG_APC_RSVD_RW_REG1; // 0x12C
    union APC_REG_APC_RSVD_RO_REG0                  REG_APC_RSVD_RO_REG0; // 0x130
    union APC_REG_APC_RSVD_RO_REG1                  REG_APC_RSVD_RO_REG1; // 0x134
} APC_RegDef;


#endif // __APC_REGFILE_H__

