[2025-09-18 07:51:49] START suite=qualcomm_srv trace=srv236_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2577825 heartbeat IPC: 3.879 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4993974 heartbeat IPC: 4.139 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4993974 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4993974 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13334413 heartbeat IPC: 1.199 cumulative IPC: 1.199 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21658150 heartbeat IPC: 1.201 cumulative IPC: 1.2 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29989017 heartbeat IPC: 1.2 cumulative IPC: 1.2 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38349794 heartbeat IPC: 1.196 cumulative IPC: 1.199 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46711819 heartbeat IPC: 1.196 cumulative IPC: 1.199 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55077545 heartbeat IPC: 1.195 cumulative IPC: 1.198 (Simulation time: 00 hr 07 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 63521810 heartbeat IPC: 1.184 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71986097 heartbeat IPC: 1.181 cumulative IPC: 1.194 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 80452554 heartbeat IPC: 1.181 cumulative IPC: 1.193 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83922335 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83922335 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv236_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.192 instructions: 100000003 cycles: 83922335
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.02 Average ROB Occupancy at Mispredict: 29.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.085
BRANCH_INDIRECT: 0.3691
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.419
BRANCH_INDIRECT_CALL: 0.5429
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 4627
LQ_STALL: 0
SQ_STALL: 46051


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.0249453

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4627

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2285

cpu0->cpu0_STLB TOTAL        ACCESS:    2110217 HIT:    2109562 MISS:        655 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110217 HIT:    2109562 MISS:        655 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 123.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9594918 HIT:    8650476 MISS:     944442 MSHR_MERGE:      35783
cpu0->cpu0_L2C LOAD         ACCESS:    7704554 HIT:    6920226 MISS:     784328 MSHR_MERGE:        430
cpu0->cpu0_L2C RFO          ACCESS:     581342 HIT:     503000 MISS:      78342 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     162675 HIT:     114072 MISS:      48603 MSHR_MERGE:      35353
cpu0->cpu0_L2C WRITE        ACCESS:    1145177 HIT:    1112797 MISS:      32380 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1170 HIT:        381 MISS:        789 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     115546 ISSUED:     107728 USEFUL:       1314 USELESS:       4418
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15824402 HIT:    7772277 MISS:    8052125 MSHR_MERGE:    1970495
cpu0->cpu0_L1I LOAD         ACCESS:   15824402 HIT:    7772277 MISS:    8052125 MSHR_MERGE:    1970495
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30878568 HIT:   26927869 MISS:    3950699 MSHR_MERGE:    1690224
cpu0->cpu0_L1D LOAD         ACCESS:   16679286 HIT:   14575703 MISS:    2103583 MSHR_MERGE:     480656
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     344539 HIT:     251294 MISS:      93245 MSHR_MERGE:      38209
cpu0->cpu0_L1D WRITE        ACCESS:   13853434 HIT:   12100770 MISS:    1752664 MSHR_MERGE:    1171322
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1309 HIT:        102 MISS:       1207 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:     544024 ISSUED:     344539 USEFUL:      10397 USELESS:      38003
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.53 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12968424 HIT:   10691342 MISS:    2277082 MSHR_MERGE:    1149498
cpu0->cpu0_ITLB LOAD         ACCESS:   12968424 HIT:   10691342 MISS:    2277082 MSHR_MERGE:    1149498
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29045638 HIT:   27735357 MISS:    1310281 MSHR_MERGE:     327648
cpu0->cpu0_DTLB LOAD         ACCESS:   29045638 HIT:   27735357 MISS:    1310281 MSHR_MERGE:     327648
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:    1037411 HIT:    1026593 MISS:      10818 MSHR_MERGE:        274
cpu0->LLC LOAD         ACCESS:     783898 HIT:     775977 MISS:       7921 MSHR_MERGE:         48
cpu0->LLC RFO          ACCESS:      78342 HIT:      78340 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      13250 HIT:      10559 MISS:       2691 MSHR_MERGE:        226
cpu0->LLC WRITE        ACCESS:     161132 HIT:     161122 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        789 HIT:        595 MISS:        194 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:      10515
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         10
  FULL:          0
Channel 0 REFRESHES ISSUED:       6993

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536124       528374        70420          591
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           41           48           10
  STLB miss resolved @ L2C                0           45          202          209           25
  STLB miss resolved @ LLC                0           21          183          405           25
  STLB miss resolved @ MEM                0            0           65          140           85

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199234        55553      1523424       138638            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            7            0
  STLB miss resolved @ L2C                0            1            2            0            0
  STLB miss resolved @ LLC                0           10           13           27            0
  STLB miss resolved @ MEM                0            0            4            7            1
[2025-09-18 08:04:24] END   suite=qualcomm_srv trace=srv236_ap (rc=0)
