{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:44:17 2007 " "Info: Processing started: Wed May 02 18:44:17 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register ToggleFF:TFF1\|T_out register ToggleFF:TFF15\|T_out 335.35 MHz 2.982 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 335.35 MHz between source register \"ToggleFF:TFF1\|T_out\" and destination register \"ToggleFF:TFF15\|T_out\" (period= 2.982 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.768 ns + Longest register register " "Info: + Longest register to register delay is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ToggleFF:TFF1\|T_out 1 REG LCFF_X64_Y8_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N5; Fanout = 10; REG Node = 'ToggleFF:TFF1\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ToggleFF:TFF1|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.275 ns) 0.609 ns Enable\[2\] 2 COMB LCCOMB_X64_Y8_N30 3 " "Info: 2: + IC(0.334 ns) + CELL(0.275 ns) = 0.609 ns; Loc. = LCCOMB_X64_Y8_N30; Fanout = 3; COMB Node = 'Enable\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { ToggleFF:TFF1|T_out Enable[2] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.020 ns Enable\[5\] 3 COMB LCCOMB_X64_Y8_N26 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.020 ns; Loc. = LCCOMB_X64_Y8_N26; Fanout = 4; COMB Node = 'Enable\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Enable[2] Enable[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 1.430 ns Enable\[8\] 4 COMB LCCOMB_X64_Y8_N2 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 1.430 ns; Loc. = LCCOMB_X64_Y8_N2; Fanout = 4; COMB Node = 'Enable\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Enable[5] Enable[8] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.837 ns Enable\[11\] 5 COMB LCCOMB_X64_Y8_N10 4 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 1.837 ns; Loc. = LCCOMB_X64_Y8_N10; Fanout = 4; COMB Node = 'Enable\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Enable[8] Enable[11] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 2.263 ns Enable\[13\] 6 COMB LCCOMB_X64_Y8_N12 2 " "Info: 6: + IC(0.276 ns) + CELL(0.150 ns) = 2.263 ns; Loc. = LCCOMB_X64_Y8_N12; Fanout = 2; COMB Node = 'Enable\[13\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Enable[11] Enable[13] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 2.684 ns ToggleFF:TFF15\|T_out~70 7 COMB LCCOMB_X64_Y8_N22 1 " "Info: 7: + IC(0.271 ns) + CELL(0.150 ns) = 2.684 ns; Loc. = LCCOMB_X64_Y8_N22; Fanout = 1; COMB Node = 'ToggleFF:TFF15\|T_out~70'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Enable[13] ToggleFF:TFF15|T_out~70 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.768 ns ToggleFF:TFF15\|T_out 8 REG LCFF_X64_Y8_N23 8 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.768 ns; Loc. = LCFF_X64_Y8_N23; Fanout = 8; REG Node = 'ToggleFF:TFF15\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 40.07 % ) " "Info: Total cell delay = 1.109 ns ( 40.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 59.93 % ) " "Info: Total interconnect delay = 1.659 ns ( 59.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { ToggleFF:TFF1|T_out Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { ToggleFF:TFF1|T_out Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } { 0.000ns 0.334ns 0.261ns 0.260ns 0.257ns 0.276ns 0.271ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.353 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.537 ns) 3.353 ns ToggleFF:TFF15\|T_out 2 REG LCFF_X64_Y8_N23 8 " "Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X64_Y8_N23; Fanout = 8; REG Node = 'ToggleFF:TFF15\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.72 % ) " "Info: Total cell delay = 1.399 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.954 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.353 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.537 ns) 3.353 ns ToggleFF:TFF1\|T_out 2 REG LCFF_X64_Y8_N5 10 " "Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X64_Y8_N5; Fanout = 10; REG Node = 'ToggleFF:TFF1\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.72 % ) " "Info: Total cell delay = 1.399 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.954 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { ToggleFF:TFF1|T_out Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { ToggleFF:TFF1|T_out Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } { 0.000ns 0.334ns 0.261ns 0.260ns 0.257ns 0.276ns 0.271ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ToggleFF:TFF15\|T_out SW\[1\] KEY\[0\] 1.521 ns register " "Info: tsu for register \"ToggleFF:TFF15\|T_out\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.910 ns + Longest pin register " "Info: + Longest pin to register delay is 4.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.413 ns) 2.751 ns Enable\[2\] 2 COMB LCCOMB_X64_Y8_N30 3 " "Info: 2: + IC(1.339 ns) + CELL(0.413 ns) = 2.751 ns; Loc. = LCCOMB_X64_Y8_N30; Fanout = 3; COMB Node = 'Enable\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { SW[1] Enable[2] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 3.162 ns Enable\[5\] 3 COMB LCCOMB_X64_Y8_N26 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 3.162 ns; Loc. = LCCOMB_X64_Y8_N26; Fanout = 4; COMB Node = 'Enable\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Enable[2] Enable[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 3.572 ns Enable\[8\] 4 COMB LCCOMB_X64_Y8_N2 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 3.572 ns; Loc. = LCCOMB_X64_Y8_N2; Fanout = 4; COMB Node = 'Enable\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Enable[5] Enable[8] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.979 ns Enable\[11\] 5 COMB LCCOMB_X64_Y8_N10 4 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 3.979 ns; Loc. = LCCOMB_X64_Y8_N10; Fanout = 4; COMB Node = 'Enable\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Enable[8] Enable[11] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 4.405 ns Enable\[13\] 6 COMB LCCOMB_X64_Y8_N12 2 " "Info: 6: + IC(0.276 ns) + CELL(0.150 ns) = 4.405 ns; Loc. = LCCOMB_X64_Y8_N12; Fanout = 2; COMB Node = 'Enable\[13\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Enable[11] Enable[13] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 4.826 ns ToggleFF:TFF15\|T_out~70 7 COMB LCCOMB_X64_Y8_N22 1 " "Info: 7: + IC(0.271 ns) + CELL(0.150 ns) = 4.826 ns; Loc. = LCCOMB_X64_Y8_N22; Fanout = 1; COMB Node = 'ToggleFF:TFF15\|T_out~70'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Enable[13] ToggleFF:TFF15|T_out~70 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.910 ns ToggleFF:TFF15\|T_out 8 REG LCFF_X64_Y8_N23 8 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.910 ns; Loc. = LCFF_X64_Y8_N23; Fanout = 8; REG Node = 'ToggleFF:TFF15\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 45.74 % ) " "Info: Total cell delay = 2.246 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.664 ns ( 54.26 % ) " "Info: Total interconnect delay = 2.664 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { SW[1] Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { SW[1] SW[1]~combout Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.339ns 0.261ns 0.260ns 0.257ns 0.276ns 0.271ns 0.000ns } { 0.000ns 0.999ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.353 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.537 ns) 3.353 ns ToggleFF:TFF15\|T_out 2 REG LCFF_X64_Y8_N23 8 " "Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X64_Y8_N23; Fanout = 8; REG Node = 'ToggleFF:TFF15\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.72 % ) " "Info: Total cell delay = 1.399 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.954 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { SW[1] Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { SW[1] SW[1]~combout Enable[2] Enable[5] Enable[8] Enable[11] Enable[13] ToggleFF:TFF15|T_out~70 ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.339ns 0.261ns 0.260ns 0.257ns 0.276ns 0.271ns 0.000ns } { 0.000ns 0.999ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF15|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF15|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[2\] ToggleFF:TFF3\|T_out 11.551 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[2\]\" through register \"ToggleFF:TFF3\|T_out\" is 11.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.353 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.537 ns) 3.353 ns ToggleFF:TFF3\|T_out 2 REG LCFF_X64_Y8_N21 10 " "Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 10; REG Node = 'ToggleFF:TFF3\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { KEY[0] ToggleFF:TFF3|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.72 % ) " "Info: Total cell delay = 1.399 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.954 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF3|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF3|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.948 ns + Longest register pin " "Info: + Longest register to pin delay is 7.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ToggleFF:TFF3\|T_out 1 REG LCFF_X64_Y8_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 10; REG Node = 'ToggleFF:TFF3\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ToggleFF:TFF3|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.931 ns) + CELL(0.419 ns) 4.350 ns hex7seg:digit0\|Mux2~13 2 COMB LCCOMB_X28_Y1_N24 1 " "Info: 2: + IC(3.931 ns) + CELL(0.419 ns) = 4.350 ns; Loc. = LCCOMB_X28_Y1_N24; Fanout = 1; COMB Node = 'hex7seg:digit0\|Mux2~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { ToggleFF:TFF3|T_out hex7seg:digit0|Mux2~13 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(2.778 ns) 7.948 ns HEX0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.820 ns) + CELL(2.778 ns) = 7.948 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { hex7seg:digit0|Mux2~13 HEX0[2] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 40.22 % ) " "Info: Total cell delay = 3.197 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 59.78 % ) " "Info: Total interconnect delay = 4.751 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { ToggleFF:TFF3|T_out hex7seg:digit0|Mux2~13 HEX0[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { ToggleFF:TFF3|T_out hex7seg:digit0|Mux2~13 HEX0[2] } { 0.000ns 3.931ns 0.820ns } { 0.000ns 0.419ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF3|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF3|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.948 ns" { ToggleFF:TFF3|T_out hex7seg:digit0|Mux2~13 HEX0[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.948 ns" { ToggleFF:TFF3|T_out hex7seg:digit0|Mux2~13 HEX0[2] } { 0.000ns 3.931ns 0.820ns } { 0.000ns 0.419ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ToggleFF:TFF1\|T_out SW\[1\] KEY\[0\] 1.068 ns register " "Info: th for register \"ToggleFF:TFF1\|T_out\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.353 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.537 ns) 3.353 ns ToggleFF:TFF1\|T_out 2 REG LCFF_X64_Y8_N5 10 " "Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X64_Y8_N5; Fanout = 10; REG Node = 'ToggleFF:TFF1\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.72 % ) " "Info: Total cell delay = 1.399 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.954 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.551 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.150 ns) 2.467 ns ToggleFF:TFF1\|T_out~26 2 COMB LCCOMB_X64_Y8_N4 1 " "Info: 2: + IC(1.318 ns) + CELL(0.150 ns) = 2.467 ns; Loc. = LCCOMB_X64_Y8_N4; Fanout = 1; COMB Node = 'ToggleFF:TFF1\|T_out~26'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { SW[1] ToggleFF:TFF1|T_out~26 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.551 ns ToggleFF:TFF1\|T_out 3 REG LCFF_X64_Y8_N5 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.551 ns; Loc. = LCFF_X64_Y8_N5; Fanout = 10; REG Node = 'ToggleFF:TFF1\|T_out'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ToggleFF:TFF1|T_out~26 ToggleFF:TFF1|T_out } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part1.VHDL/part1.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 48.33 % ) " "Info: Total cell delay = 1.233 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.318 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { SW[1] ToggleFF:TFF1|T_out~26 ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.551 ns" { SW[1] SW[1]~combout ToggleFF:TFF1|T_out~26 ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.318ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { KEY[0] ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { KEY[0] KEY[0]~combout ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { SW[1] ToggleFF:TFF1|T_out~26 ToggleFF:TFF1|T_out } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.551 ns" { SW[1] SW[1]~combout ToggleFF:TFF1|T_out~26 ToggleFF:TFF1|T_out } { 0.000ns 0.000ns 1.318ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:44:22 2007 " "Info: Processing ended: Wed May 02 18:44:22 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
