============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Fri Jun 24 20:46:13 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
RUN-1001 : Project manager successfully analyzed 76 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.806423s wall, 1.578125s user + 0.203125s system = 1.781250s CPU (98.6%)

RUN-1004 : used memory is 340 MB, reserved memory is 321 MB, peak memory is 347 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 161 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13127 instances
RUN-0007 : 8347 luts, 3557 seqs, 718 mslices, 375 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 15650 nets
RUN-1001 : 9282 nets have 2 pins
RUN-1001 : 4816 nets have [3 - 5] pins
RUN-1001 : 895 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 300 nets have [21 - 99] pins
RUN-1001 : 21 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     470     
RUN-1001 :   No   |  No   |  Yes  |     904     
RUN-1001 :   No   |  Yes  |  No   |     91      
RUN-1001 :   Yes  |  No   |  No   |     923     
RUN-1001 :   Yes  |  No   |  Yes  |    1036     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  92   |     10     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 110
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13125 instances, 8347 luts, 3557 seqs, 1093 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1539 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64982, tnet num: 15351, tinst num: 13125, tnode num: 77033, tedge num: 107404.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.443338s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.42851e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13125.
PHY-3001 : Level 1 #clusters 1888.
PHY-3001 : End clustering;  0.089982s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (138.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.31222e+06, overlap = 436.375
PHY-3002 : Step(2): len = 1.15404e+06, overlap = 460.969
PHY-3002 : Step(3): len = 831299, overlap = 572.844
PHY-3002 : Step(4): len = 701791, overlap = 610.5
PHY-3002 : Step(5): len = 579637, overlap = 734.656
PHY-3002 : Step(6): len = 501467, overlap = 830.969
PHY-3002 : Step(7): len = 417988, overlap = 888.344
PHY-3002 : Step(8): len = 351693, overlap = 953.031
PHY-3002 : Step(9): len = 302510, overlap = 1003.38
PHY-3002 : Step(10): len = 273598, overlap = 1061.81
PHY-3002 : Step(11): len = 234831, overlap = 1166.59
PHY-3002 : Step(12): len = 219297, overlap = 1177.84
PHY-3002 : Step(13): len = 192000, overlap = 1203.06
PHY-3002 : Step(14): len = 181955, overlap = 1217.47
PHY-3002 : Step(15): len = 159315, overlap = 1253.66
PHY-3002 : Step(16): len = 152529, overlap = 1280.03
PHY-3002 : Step(17): len = 135968, overlap = 1327.34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.59042e-06
PHY-3002 : Step(18): len = 151002, overlap = 1298.84
PHY-3002 : Step(19): len = 202445, overlap = 1180.69
PHY-3002 : Step(20): len = 207642, overlap = 1182.41
PHY-3002 : Step(21): len = 218249, overlap = 1164.81
PHY-3002 : Step(22): len = 215857, overlap = 1112.59
PHY-3002 : Step(23): len = 218546, overlap = 1074.16
PHY-3002 : Step(24): len = 213945, overlap = 1062.31
PHY-3002 : Step(25): len = 216256, overlap = 1056.75
PHY-3002 : Step(26): len = 216601, overlap = 1044.25
PHY-3002 : Step(27): len = 217108, overlap = 1012
PHY-3002 : Step(28): len = 217384, overlap = 987.594
PHY-3002 : Step(29): len = 219215, overlap = 977.562
PHY-3002 : Step(30): len = 219770, overlap = 974.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.18083e-06
PHY-3002 : Step(31): len = 239668, overlap = 976.469
PHY-3002 : Step(32): len = 265514, overlap = 951.406
PHY-3002 : Step(33): len = 275056, overlap = 903.125
PHY-3002 : Step(34): len = 275848, overlap = 865.375
PHY-3002 : Step(35): len = 271498, overlap = 851.5
PHY-3002 : Step(36): len = 268154, overlap = 856.344
PHY-3002 : Step(37): len = 268704, overlap = 857.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.36166e-06
PHY-3002 : Step(38): len = 294604, overlap = 823.688
PHY-3002 : Step(39): len = 321230, overlap = 823.469
PHY-3002 : Step(40): len = 333235, overlap = 811.062
PHY-3002 : Step(41): len = 335089, overlap = 798.594
PHY-3002 : Step(42): len = 329072, overlap = 783.344
PHY-3002 : Step(43): len = 323948, overlap = 784.344
PHY-3002 : Step(44): len = 320723, overlap = 794.062
PHY-3002 : Step(45): len = 319038, overlap = 791.656
PHY-3002 : Step(46): len = 316672, overlap = 800.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.27233e-05
PHY-3002 : Step(47): len = 343476, overlap = 767.562
PHY-3002 : Step(48): len = 367979, overlap = 719.062
PHY-3002 : Step(49): len = 382850, overlap = 692.5
PHY-3002 : Step(50): len = 387793, overlap = 666.469
PHY-3002 : Step(51): len = 386245, overlap = 663.188
PHY-3002 : Step(52): len = 383034, overlap = 661.875
PHY-3002 : Step(53): len = 379894, overlap = 665.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.54467e-05
PHY-3002 : Step(54): len = 420414, overlap = 589.594
PHY-3002 : Step(55): len = 447235, overlap = 544.438
PHY-3002 : Step(56): len = 459422, overlap = 519.938
PHY-3002 : Step(57): len = 460790, overlap = 502.781
PHY-3002 : Step(58): len = 457357, overlap = 477.25
PHY-3002 : Step(59): len = 454910, overlap = 484.469
PHY-3002 : Step(60): len = 452464, overlap = 467.469
PHY-3002 : Step(61): len = 452002, overlap = 457.781
PHY-3002 : Step(62): len = 451505, overlap = 470
PHY-3002 : Step(63): len = 451918, overlap = 476.844
PHY-3002 : Step(64): len = 450503, overlap = 469.031
PHY-3002 : Step(65): len = 448601, overlap = 460.719
PHY-3002 : Step(66): len = 446146, overlap = 462.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.08933e-05
PHY-3002 : Step(67): len = 481282, overlap = 402.688
PHY-3002 : Step(68): len = 499872, overlap = 362.688
PHY-3002 : Step(69): len = 504665, overlap = 367.062
PHY-3002 : Step(70): len = 506853, overlap = 349.719
PHY-3002 : Step(71): len = 509640, overlap = 329.625
PHY-3002 : Step(72): len = 510516, overlap = 324.812
PHY-3002 : Step(73): len = 508006, overlap = 329.938
PHY-3002 : Step(74): len = 506829, overlap = 326.094
PHY-3002 : Step(75): len = 505871, overlap = 315.188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000101787
PHY-3002 : Step(76): len = 532899, overlap = 260.812
PHY-3002 : Step(77): len = 548853, overlap = 233.562
PHY-3002 : Step(78): len = 554550, overlap = 200.594
PHY-3002 : Step(79): len = 558763, overlap = 197.75
PHY-3002 : Step(80): len = 561290, overlap = 192.75
PHY-3002 : Step(81): len = 562210, overlap = 190.75
PHY-3002 : Step(82): len = 560794, overlap = 184.031
PHY-3002 : Step(83): len = 560379, overlap = 188.406
PHY-3002 : Step(84): len = 561150, overlap = 197.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000203573
PHY-3002 : Step(85): len = 580293, overlap = 171.875
PHY-3002 : Step(86): len = 595226, overlap = 149.688
PHY-3002 : Step(87): len = 599423, overlap = 142.75
PHY-3002 : Step(88): len = 602084, overlap = 142
PHY-3002 : Step(89): len = 604574, overlap = 150.844
PHY-3002 : Step(90): len = 605656, overlap = 164.75
PHY-3002 : Step(91): len = 604292, overlap = 153.562
PHY-3002 : Step(92): len = 605000, overlap = 156.156
PHY-3002 : Step(93): len = 606784, overlap = 167.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000407146
PHY-3002 : Step(94): len = 618240, overlap = 167.531
PHY-3002 : Step(95): len = 628144, overlap = 154.094
PHY-3002 : Step(96): len = 633765, overlap = 165.469
PHY-3002 : Step(97): len = 635851, overlap = 161.375
PHY-3002 : Step(98): len = 635935, overlap = 145.781
PHY-3002 : Step(99): len = 636151, overlap = 147.375
PHY-3002 : Step(100): len = 636538, overlap = 165.344
PHY-3002 : Step(101): len = 638121, overlap = 164.594
PHY-3002 : Step(102): len = 639564, overlap = 164.844
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000791289
PHY-3002 : Step(103): len = 645788, overlap = 152
PHY-3002 : Step(104): len = 650539, overlap = 157.625
PHY-3002 : Step(105): len = 652394, overlap = 159.469
PHY-3002 : Step(106): len = 653748, overlap = 157.031
PHY-3002 : Step(107): len = 655853, overlap = 157.906
PHY-3002 : Step(108): len = 657192, overlap = 157.969
PHY-3002 : Step(109): len = 657483, overlap = 138.812
PHY-3002 : Step(110): len = 658722, overlap = 139.812
PHY-3002 : Step(111): len = 660493, overlap = 138.312
PHY-3002 : Step(112): len = 661325, overlap = 138
PHY-3002 : Step(113): len = 660502, overlap = 137.812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00134949
PHY-3002 : Step(114): len = 663283, overlap = 135.5
PHY-3002 : Step(115): len = 664933, overlap = 132.281
PHY-3002 : Step(116): len = 666226, overlap = 129.531
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014035s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (111.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15650.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 914224, over cnt = 2105(5%), over = 11730, worst = 80
PHY-1001 : End global iterations;  0.685499s wall, 0.875000s user + 0.203125s system = 1.078125s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 117.56, top5 = 83.81, top10 = 70.64, top15 = 62.48.
PHY-3001 : End congestion estimation;  0.896332s wall, 1.062500s user + 0.218750s system = 1.281250s CPU (142.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.653926s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194835
PHY-3002 : Step(117): len = 794435, overlap = 71.25
PHY-3002 : Step(118): len = 789114, overlap = 61.5625
PHY-3002 : Step(119): len = 782735, overlap = 53.1875
PHY-3002 : Step(120): len = 780067, overlap = 46.0625
PHY-3002 : Step(121): len = 781146, overlap = 39.6875
PHY-3002 : Step(122): len = 782021, overlap = 34.375
PHY-3002 : Step(123): len = 780981, overlap = 31.9688
PHY-3002 : Step(124): len = 780368, overlap = 27.4688
PHY-3002 : Step(125): len = 782043, overlap = 29.6562
PHY-3002 : Step(126): len = 780393, overlap = 27.2812
PHY-3002 : Step(127): len = 775897, overlap = 31.0625
PHY-3002 : Step(128): len = 771773, overlap = 28.125
PHY-3002 : Step(129): len = 769118, overlap = 23.875
PHY-3002 : Step(130): len = 766384, overlap = 25.25
PHY-3002 : Step(131): len = 763741, overlap = 29.5312
PHY-3002 : Step(132): len = 761509, overlap = 29.0938
PHY-3002 : Step(133): len = 758030, overlap = 26.9688
PHY-3002 : Step(134): len = 754347, overlap = 31.4062
PHY-3002 : Step(135): len = 752180, overlap = 39.0625
PHY-3002 : Step(136): len = 749855, overlap = 40.875
PHY-3002 : Step(137): len = 748336, overlap = 41.3125
PHY-3002 : Step(138): len = 747469, overlap = 43.5
PHY-3002 : Step(139): len = 746105, overlap = 45.1562
PHY-3002 : Step(140): len = 744505, overlap = 43.5
PHY-3002 : Step(141): len = 743044, overlap = 37.4688
PHY-3002 : Step(142): len = 741874, overlap = 31.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389671
PHY-3002 : Step(143): len = 750981, overlap = 28.25
PHY-3002 : Step(144): len = 755331, overlap = 33.375
PHY-3002 : Step(145): len = 765504, overlap = 32.0625
PHY-3002 : Step(146): len = 771831, overlap = 28.9062
PHY-3002 : Step(147): len = 773976, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000779341
PHY-3002 : Step(148): len = 778082, overlap = 29.875
PHY-3002 : Step(149): len = 779931, overlap = 32.2812
PHY-3002 : Step(150): len = 789577, overlap = 33.0625
PHY-3002 : Step(151): len = 798024, overlap = 32.375
PHY-3002 : Step(152): len = 798003, overlap = 31.0312
PHY-3002 : Step(153): len = 796756, overlap = 30.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 76/15650.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 914584, over cnt = 2877(8%), over = 12702, worst = 44
PHY-1001 : End global iterations;  0.862767s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (164.8%)

PHY-1001 : Congestion index: top1 = 89.20, top5 = 73.29, top10 = 64.49, top15 = 58.98.
PHY-3001 : End congestion estimation;  1.088512s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (150.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.627345s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248267
PHY-3002 : Step(154): len = 786953, overlap = 116.094
PHY-3002 : Step(155): len = 773885, overlap = 103.688
PHY-3002 : Step(156): len = 761716, overlap = 100.469
PHY-3002 : Step(157): len = 750881, overlap = 92.7188
PHY-3002 : Step(158): len = 739832, overlap = 95.5312
PHY-3002 : Step(159): len = 727702, overlap = 107.938
PHY-3002 : Step(160): len = 720368, overlap = 103.281
PHY-3002 : Step(161): len = 714473, overlap = 104.25
PHY-3002 : Step(162): len = 707629, overlap = 105.688
PHY-3002 : Step(163): len = 702984, overlap = 106.031
PHY-3002 : Step(164): len = 698911, overlap = 104.344
PHY-3002 : Step(165): len = 693054, overlap = 105.75
PHY-3002 : Step(166): len = 688583, overlap = 116.812
PHY-3002 : Step(167): len = 686639, overlap = 125.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000496534
PHY-3002 : Step(168): len = 697255, overlap = 111.469
PHY-3002 : Step(169): len = 701481, overlap = 105.719
PHY-3002 : Step(170): len = 705102, overlap = 94.3125
PHY-3002 : Step(171): len = 711426, overlap = 89.25
PHY-3002 : Step(172): len = 715712, overlap = 82.9375
PHY-3002 : Step(173): len = 717826, overlap = 79.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000993069
PHY-3002 : Step(174): len = 722048, overlap = 76.9375
PHY-3002 : Step(175): len = 725657, overlap = 73.3438
PHY-3002 : Step(176): len = 732320, overlap = 73.3438
PHY-3002 : Step(177): len = 739456, overlap = 66.1562
PHY-3002 : Step(178): len = 743684, overlap = 66.1875
PHY-3002 : Step(179): len = 745789, overlap = 63.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64982, tnet num: 15351, tinst num: 13125, tnode num: 77033, tedge num: 107404.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.137609s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (100.3%)

RUN-1004 : used memory is 541 MB, reserved memory is 530 MB, peak memory is 629 MB
OPT-1001 : Total overflow 334.81 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 292/15650.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 876352, over cnt = 3212(9%), over = 11797, worst = 40
PHY-1001 : End global iterations;  0.904160s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (172.8%)

PHY-1001 : Congestion index: top1 = 85.50, top5 = 69.09, top10 = 61.55, top15 = 56.94.
PHY-1001 : End incremental global routing;  1.128022s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (159.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.594059s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (99.9%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13014 has valid locations, 172 needs to be replaced
PHY-3001 : design contains 13273 instances, 8358 luts, 3694 seqs, 1093 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 761068
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13518/15798.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887208, over cnt = 3232(9%), over = 11920, worst = 40
PHY-1001 : End global iterations;  0.190434s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.9%)

PHY-1001 : Congestion index: top1 = 85.26, top5 = 69.39, top10 = 61.92, top15 = 57.38.
PHY-3001 : End congestion estimation;  0.429377s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (105.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 65538, tnet num: 15499, tinst num: 13273, tnode num: 77948, tedge num: 108220.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.126679s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 581 MB, reserved memory is 581 MB, peak memory is 639 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.765247s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(180): len = 760652, overlap = 2.875
PHY-3002 : Step(181): len = 760938, overlap = 2.875
PHY-3002 : Step(182): len = 760838, overlap = 2.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175445
PHY-3002 : Step(183): len = 760722, overlap = 2.875
PHY-3002 : Step(184): len = 760780, overlap = 2.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000350891
PHY-3002 : Step(185): len = 760921, overlap = 2.875
PHY-3002 : Step(186): len = 761480, overlap = 2.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13537/15798.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887024, over cnt = 3247(9%), over = 11879, worst = 41
PHY-1001 : End global iterations;  0.172336s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 85.37, top5 = 69.37, top10 = 61.79, top15 = 57.23.
PHY-3001 : End congestion estimation;  0.423806s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.674351s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000996837
PHY-3002 : Step(187): len = 761435, overlap = 64.5
PHY-3002 : Step(188): len = 761427, overlap = 64.5
PHY-3001 : Final: Len = 761427, Over = 64.5
PHY-3001 : End incremental placement;  3.816261s wall, 3.718750s user + 0.421875s system = 4.140625s CPU (108.5%)

OPT-1001 : Total overflow 336.59 peak overflow 2.72
OPT-1001 : End high-fanout net optimization;  5.926174s wall, 6.609375s user + 0.546875s system = 7.156250s CPU (120.8%)

OPT-1001 : Current memory(MB): used = 636, reserve = 629, peak = 651.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13652/15798.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 888392, over cnt = 3239(9%), over = 11592, worst = 41
PHY-1002 : len = 952440, over cnt = 2313(6%), over = 5844, worst = 19
PHY-1002 : len = 980560, over cnt = 1369(3%), over = 3324, worst = 19
PHY-1002 : len = 1.0154e+06, over cnt = 382(1%), over = 1018, worst = 18
PHY-1002 : len = 1.02815e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End global iterations;  1.758296s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (128.9%)

PHY-1001 : Congestion index: top1 = 69.70, top5 = 61.02, top10 = 56.99, top15 = 54.26.
OPT-1001 : End congestion update;  2.006249s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (125.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.511653s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.8%)

OPT-0007 : Start: WNS -28838 TNS -319900 NUM_FEPS 23
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 636, reserve = 628, peak = 651.
OPT-1001 : End physical optimization;  9.821784s wall, 10.875000s user + 0.687500s system = 11.562500s CPU (117.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8358 LUT to BLE ...
SYN-4008 : Packed 8358 LUT and 1407 SEQ to BLE.
SYN-4003 : Packing 2287 remaining SEQ's ...
SYN-4005 : Packed 1996 SEQ with LUT/SLICE
SYN-4006 : 5032 single LUT's are left
SYN-4006 : 291 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8649/9878 primitive instances ...
PHY-3001 : End packing;  0.868486s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (99.0%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6165 instances
RUN-1001 : 3017 mslices, 3018 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14649 nets
RUN-1001 : 7526 nets have 2 pins
RUN-1001 : 5181 nets have [3 - 5] pins
RUN-1001 : 1123 nets have [6 - 10] pins
RUN-1001 : 375 nets have [11 - 20] pins
RUN-1001 : 437 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 6163 instances, 6035 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Cell area utilization is 68%
PHY-3001 : After packing: Len = 782669, Over = 195.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8467/14649.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 998312, over cnt = 2275(6%), over = 3509, worst = 7
PHY-1002 : len = 1.00578e+06, over cnt = 1393(3%), over = 1824, worst = 6
PHY-1002 : len = 1.0171e+06, over cnt = 566(1%), over = 696, worst = 6
PHY-1002 : len = 1.02515e+06, over cnt = 198(0%), over = 245, worst = 5
PHY-1002 : len = 1.02962e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  1.638421s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (131.6%)

PHY-1001 : Congestion index: top1 = 70.04, top5 = 61.88, top10 = 57.26, top15 = 54.14.
PHY-3001 : End congestion estimation;  1.977450s wall, 2.390625s user + 0.093750s system = 2.484375s CPU (125.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64069, tnet num: 14350, tinst num: 6163, tnode num: 74272, tedge num: 109711.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252501s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (101.0%)

RUN-1004 : used memory is 594 MB, reserved memory is 589 MB, peak memory is 651 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.924863s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.82118e-05
PHY-3002 : Step(189): len = 759553, overlap = 203.75
PHY-3002 : Step(190): len = 748710, overlap = 212
PHY-3002 : Step(191): len = 742217, overlap = 223
PHY-3002 : Step(192): len = 736716, overlap = 238
PHY-3002 : Step(193): len = 732915, overlap = 240.75
PHY-3002 : Step(194): len = 729324, overlap = 241.25
PHY-3002 : Step(195): len = 726345, overlap = 242.25
PHY-3002 : Step(196): len = 724080, overlap = 244.75
PHY-3002 : Step(197): len = 722163, overlap = 245.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136424
PHY-3002 : Step(198): len = 736290, overlap = 216.25
PHY-3002 : Step(199): len = 745645, overlap = 197.25
PHY-3002 : Step(200): len = 752026, overlap = 181.5
PHY-3002 : Step(201): len = 755309, overlap = 176.5
PHY-3002 : Step(202): len = 756055, overlap = 173.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272847
PHY-3002 : Step(203): len = 768191, overlap = 158.25
PHY-3002 : Step(204): len = 779125, overlap = 152.75
PHY-3002 : Step(205): len = 792201, overlap = 138.5
PHY-3002 : Step(206): len = 794933, overlap = 139.5
PHY-3002 : Step(207): len = 795237, overlap = 136.25
PHY-3002 : Step(208): len = 795390, overlap = 137.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000527688
PHY-3002 : Step(209): len = 806300, overlap = 131
PHY-3002 : Step(210): len = 812933, overlap = 122.75
PHY-3002 : Step(211): len = 823672, overlap = 113.25
PHY-3002 : Step(212): len = 831632, overlap = 109.75
PHY-3002 : Step(213): len = 830241, overlap = 112.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00105538
PHY-3002 : Step(214): len = 836813, overlap = 107.5
PHY-3002 : Step(215): len = 843963, overlap = 104.5
PHY-3002 : Step(216): len = 853859, overlap = 98.25
PHY-3002 : Step(217): len = 860154, overlap = 98.25
PHY-3002 : Step(218): len = 861896, overlap = 92.75
PHY-3002 : Step(219): len = 863174, overlap = 95.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.042970s wall, 0.703125s user + 2.078125s system = 2.781250s CPU (266.7%)

PHY-3001 : Trial Legalized: Len = 900160
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 280/14649.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06778e+06, over cnt = 2894(8%), over = 5297, worst = 11
PHY-1002 : len = 1.08829e+06, over cnt = 1874(5%), over = 2953, worst = 8
PHY-1002 : len = 1.10979e+06, over cnt = 862(2%), over = 1304, worst = 8
PHY-1002 : len = 1.12454e+06, over cnt = 233(0%), over = 304, worst = 5
PHY-1002 : len = 1.12998e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.065316s wall, 3.078125s user + 0.218750s system = 3.296875s CPU (159.6%)

PHY-1001 : Congestion index: top1 = 66.31, top5 = 60.27, top10 = 56.53, top15 = 53.86.
PHY-3001 : End congestion estimation;  2.392176s wall, 3.406250s user + 0.218750s system = 3.625000s CPU (151.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.675518s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000265201
PHY-3002 : Step(220): len = 865539, overlap = 48.25
PHY-3002 : Step(221): len = 850935, overlap = 58.5
PHY-3002 : Step(222): len = 836892, overlap = 82
PHY-3002 : Step(223): len = 827385, overlap = 96.25
PHY-3002 : Step(224): len = 821344, overlap = 105.75
PHY-3002 : Step(225): len = 816174, overlap = 111.75
PHY-3002 : Step(226): len = 814236, overlap = 114.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000530403
PHY-3002 : Step(227): len = 824995, overlap = 106.25
PHY-3002 : Step(228): len = 830070, overlap = 102.5
PHY-3002 : Step(229): len = 835685, overlap = 93.25
PHY-3002 : Step(230): len = 838552, overlap = 89.75
PHY-3002 : Step(231): len = 840080, overlap = 89.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017332s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (180.3%)

PHY-3001 : Legalized: Len = 860155, Over = 0
PHY-3001 : Spreading special nets. 50 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046224s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.4%)

PHY-3001 : 73 instances has been re-located, deltaX = 14, deltaY = 47, maxDist = 1.
PHY-3001 : Final: Len = 860975, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64069, tnet num: 14350, tinst num: 6163, tnode num: 74272, tedge num: 109711.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.529069s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (100.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 592 MB, peak memory is 680 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4033/14649.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04327e+06, over cnt = 2765(7%), over = 4504, worst = 7
PHY-1002 : len = 1.05876e+06, over cnt = 1730(4%), over = 2447, worst = 6
PHY-1002 : len = 1.08412e+06, over cnt = 498(1%), over = 634, worst = 4
PHY-1002 : len = 1.09272e+06, over cnt = 57(0%), over = 71, worst = 4
PHY-1002 : len = 1.09446e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.046172s wall, 3.000000s user + 0.218750s system = 3.218750s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 67.61, top5 = 61.22, top10 = 56.86, top15 = 54.02.
PHY-1001 : End incremental global routing;  2.340466s wall, 3.296875s user + 0.218750s system = 3.515625s CPU (150.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.605368s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.1%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6072 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 6178 instances, 6050 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 865186
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13367/14664.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10014e+06, over cnt = 138(0%), over = 163, worst = 3
PHY-1002 : len = 1.09943e+06, over cnt = 123(0%), over = 130, worst = 2
PHY-1002 : len = 1.10046e+06, over cnt = 41(0%), over = 41, worst = 1
PHY-1002 : len = 1.10139e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.10149e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.821396s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.8%)

PHY-1001 : Congestion index: top1 = 67.63, top5 = 61.35, top10 = 57.04, top15 = 54.21.
PHY-3001 : End congestion estimation;  1.116306s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64231, tnet num: 14365, tinst num: 6178, tnode num: 74463, tedge num: 109941.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.468104s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (100.0%)

RUN-1004 : used memory is 627 MB, reserved memory is 624 MB, peak memory is 684 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.103335s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(232): len = 863549, overlap = 0
PHY-3002 : Step(233): len = 863066, overlap = 0
PHY-3002 : Step(234): len = 862730, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13355/14664.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0971e+06, over cnt = 94(0%), over = 123, worst = 5
PHY-1002 : len = 1.09702e+06, over cnt = 58(0%), over = 73, worst = 4
PHY-1002 : len = 1.09747e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 1.09761e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 1.09799e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.814526s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 67.07, top5 = 60.90, top10 = 56.74, top15 = 53.97.
PHY-3001 : End congestion estimation;  1.123331s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.672206s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000386046
PHY-3002 : Step(235): len = 862842, overlap = 0.75
PHY-3002 : Step(236): len = 862729, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 862830, Over = 0
PHY-3001 : End spreading;  0.043830s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.9%)

PHY-3001 : Final: Len = 862830, Over = 0
PHY-3001 : End incremental placement;  5.422547s wall, 5.281250s user + 0.375000s system = 5.656250s CPU (104.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.783847s wall, 9.578125s user + 0.609375s system = 10.187500s CPU (116.0%)

OPT-1001 : Current memory(MB): used = 691, reserve = 694, peak = 694.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13357/14664.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09761e+06, over cnt = 53(0%), over = 73, worst = 5
PHY-1002 : len = 1.09761e+06, over cnt = 28(0%), over = 33, worst = 5
PHY-1002 : len = 1.09785e+06, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 1.09806e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.0981e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.739567s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (112.0%)

PHY-1001 : Congestion index: top1 = 67.09, top5 = 60.88, top10 = 56.68, top15 = 53.91.
OPT-1001 : End congestion update;  1.043254s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (107.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542583s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (92.2%)

OPT-0007 : Start: WNS -27254 TNS -299558 NUM_FEPS 16
OPT-1001 : End path based optimization;  1.587393s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (102.4%)

OPT-1001 : Current memory(MB): used = 691, reserve = 694, peak = 694.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555163s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (98.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13382/14664.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0981e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128301s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.4%)

PHY-1001 : Congestion index: top1 = 67.09, top5 = 60.88, top10 = 56.68, top15 = 53.91.
PHY-1001 : End incremental global routing;  0.444210s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (102.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.687518s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13382/14664.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0981e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128737s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (72.8%)

PHY-1001 : Congestion index: top1 = 67.09, top5 = 60.88, top10 = 56.68, top15 = 53.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.552677s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27254 TNS -299558 NUM_FEPS 16
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27254ps with too many logic level 62 
RUN-1001 :       #2 path slack -27254ps with too many logic level 62 
RUN-1001 :       #3 path slack -27204ps with too many logic level 62 
RUN-1001 :       #4 path slack -27204ps with too many logic level 62 
RUN-1001 :       #5 path slack -27204ps with too many logic level 62 
RUN-1001 :       #6 path slack -27204ps with too many logic level 62 
RUN-1001 :       #7 path slack -27154ps with too many logic level 62 
RUN-1001 :       #8 path slack -27154ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14664 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14664 nets
OPT-1001 : End physical optimization;  14.886189s wall, 15.406250s user + 0.859375s system = 16.265625s CPU (109.3%)

RUN-1003 : finish command "place" in  45.493749s wall, 68.906250s user + 12.796875s system = 81.703125s CPU (179.6%)

RUN-1004 : used memory is 598 MB, reserved memory is 602 MB, peak memory is 694 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.806993s wall, 2.921875s user + 0.125000s system = 3.046875s CPU (168.6%)

RUN-1004 : used memory is 602 MB, reserved memory is 606 MB, peak memory is 694 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6180 instances
RUN-1001 : 3021 mslices, 3029 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14664 nets
RUN-1001 : 7521 nets have 2 pins
RUN-1001 : 5179 nets have [3 - 5] pins
RUN-1001 : 1135 nets have [6 - 10] pins
RUN-1001 : 382 nets have [11 - 20] pins
RUN-1001 : 441 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64231, tnet num: 14365, tinst num: 6178, tnode num: 74463, tedge num: 109941.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.266828s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 599 MB, reserved memory is 594 MB, peak memory is 694 MB
PHY-1001 : 3021 mslices, 3029 lslices, 75 pads, 12 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01603e+06, over cnt = 2892(8%), over = 5231, worst = 9
PHY-1002 : len = 1.03878e+06, over cnt = 1795(5%), over = 2770, worst = 9
PHY-1002 : len = 1.06593e+06, over cnt = 597(1%), over = 871, worst = 7
PHY-1002 : len = 1.07758e+06, over cnt = 34(0%), over = 44, worst = 2
PHY-1002 : len = 1.0788e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.099996s wall, 3.140625s user + 0.156250s system = 3.296875s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 66.79, top5 = 60.83, top10 = 56.42, top15 = 53.45.
PHY-1001 : End global routing;  2.410856s wall, 3.453125s user + 0.156250s system = 3.609375s CPU (149.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 680, reserve = 680, peak = 694.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 944, reserve = 947, peak = 944.
PHY-1001 : End build detailed router design. 3.711448s wall, 3.593750s user + 0.109375s system = 3.703125s CPU (99.8%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.145440s wall, 4.046875s user + 0.093750s system = 4.140625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 978, reserve = 982, peak = 978.
PHY-1001 : End phase 1; 4.152430s wall, 4.062500s user + 0.093750s system = 4.156250s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 7489 net; 16.394762s wall, 16.171875s user + 0.218750s system = 16.390625s CPU (100.0%)

PHY-1022 : len = 2.03575e+06, over cnt = 691(0%), over = 692, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 992, reserve = 993, peak = 992.
PHY-1001 : End initial routed; 48.370738s wall, 65.593750s user + 0.906250s system = 66.500000s CPU (137.5%)

PHY-1001 : Update timing.....
PHY-1001 : 3438/13445(25%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -44.740  |  -2465.651  |  730  
RUN-1001 :   Hold   |   0.162   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.451465s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 999, reserve = 1001, peak = 999.
PHY-1001 : End phase 2; 50.822266s wall, 68.046875s user + 0.906250s system = 68.953125s CPU (135.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1659 nets with SWNS -43.255ns STNS -1960.777ns FEP 710.
PHY-1001 : End OPT Iter 1; 0.864803s wall, 5.078125s user + 0.031250s system = 5.109375s CPU (590.8%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 980 nets with SWNS -41.719ns STNS -1167.466ns FEP 588.
PHY-1001 : End OPT Iter 2; 1.584508s wall, 4.328125s user + 0.078125s system = 4.406250s CPU (278.1%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 381 nets with SWNS -39.003ns STNS -903.160ns FEP 499.
PHY-1001 : End OPT Iter 3; 1.495664s wall, 3.343750s user + 0.078125s system = 3.421875s CPU (228.8%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 66 pins with SWNS -38.458ns STNS -897.172ns FEP 499.
PHY-1001 : End OPT Iter 4; 0.359433s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (100.0%)

PHY-1022 : len = 2.07985e+06, over cnt = 4192(0%), over = 4240, worst = 2, crit = 0
PHY-1001 : End optimize timing; 4.514512s wall, 13.312500s user + 0.203125s system = 13.515625s CPU (299.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03182e+06, over cnt = 389(0%), over = 393, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 12.753865s wall, 13.890625s user + 0.218750s system = 14.109375s CPU (110.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03249e+06, over cnt = 67(0%), over = 68, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 8.171679s wall, 8.281250s user + 0.140625s system = 8.421875s CPU (103.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03365e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 14.442218s wall, 14.265625s user + 0.218750s system = 14.484375s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03383e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 19.712448s wall, 19.406250s user + 0.281250s system = 19.687500s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03502e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 22.573868s wall, 22.343750s user + 0.218750s system = 22.562500s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.03494e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 21.797041s wall, 21.359375s user + 0.375000s system = 21.734375s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.03502e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 16.617256s wall, 16.375000s user + 0.187500s system = 16.562500s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.03529e+06, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 19.990116s wall, 19.781250s user + 0.187500s system = 19.968750s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.03489e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 11.460508s wall, 11.328125s user + 0.109375s system = 11.437500s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.03516e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 14.009061s wall, 13.828125s user + 0.125000s system = 13.953125s CPU (99.6%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.03538e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 8.910730s wall, 8.765625s user + 0.109375s system = 8.875000s CPU (99.6%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.03544e+06, over cnt = 11(0%), over = 12, worst = 2, crit = 0
PHY-1001 : End DR Iter 12; 7.962883s wall, 7.828125s user + 0.140625s system = 7.968750s CPU (100.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.03531e+06, over cnt = 8(0%), over = 9, worst = 2, crit = 0
PHY-1001 : End DR Iter 13; 7.113085s wall, 6.953125s user + 0.156250s system = 7.109375s CPU (99.9%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.03548e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 4.445876s wall, 4.421875s user + 0.078125s system = 4.500000s CPU (101.2%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.03527e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.172099s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (99.9%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.03534e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.180429s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.9%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.03537e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.212829s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.4%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.03562e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.223350s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (111.9%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.03578e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.242107s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.8%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.03575e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.152756s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.3%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.03575e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.188126s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (141.2%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.03577e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.168622s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (129.7%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.03577e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.175211s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.03574e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.220024s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (120.7%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.03582e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 25; 0.228220s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.9%)

PHY-1001 : Update timing.....
PHY-1001 : 1948/13445(14%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -39.362  |  -1195.465  |  609  
RUN-1001 :   Hold   |   0.162   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.552377s wall, 2.453125s user + 0.078125s system = 2.531250s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 1428 feed throughs used by 916 nets
PHY-1001 : End commit to database; 1.849927s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 1090, reserve = 1095, peak = 1090.
PHY-1001 : End phase 3; 201.355491s wall, 208.843750s user + 3.078125s system = 211.921875s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1019 nets with SWNS -39.227ns STNS -971.687ns FEP 539.
PHY-1001 : End OPT Iter 1; 0.702991s wall, 4.000000s user + 0.078125s system = 4.078125s CPU (580.1%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 532 nets with SWNS -39.047ns STNS -809.631ns FEP 448.
PHY-1001 : End OPT Iter 2; 1.151340s wall, 3.140625s user + 0.093750s system = 3.234375s CPU (280.9%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 50 pins with SWNS -38.516ns STNS -803.460ns FEP 448.
PHY-1001 : End OPT Iter 3; 0.345188s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (99.6%)

PHY-1022 : len = 2.03726e+06, over cnt = 738(0%), over = 738, worst = 1, crit = 16
PHY-1001 : End optimize timing; 2.386380s wall, 7.625000s user + 0.203125s system = 7.828125s CPU (328.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.516ns, -803.460ns, 448}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03227e+06, over cnt = 279(0%), over = 279, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.299283s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (108.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03324e+06, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 5.640600s wall, 5.562500s user + 0.078125s system = 5.640625s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03329e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 3.113621s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03383e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 3.364332s wall, 3.296875s user + 0.062500s system = 3.359375s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03394e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 3.058874s wall, 3.000000s user + 0.078125s system = 3.078125s CPU (100.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.0339e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 2.129630s wall, 2.093750s user + 0.046875s system = 2.140625s CPU (100.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.03424e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.681695s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.03424e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.803057s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (95.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.03416e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.751189s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.03424e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.754451s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.4%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.03418e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.775118s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (98.8%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.03414e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.155391s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.6%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.03414e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.156487s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (99.8%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.03426e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.215455s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (101.5%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.03439e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.178690s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.03439e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.239887s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.7%)

PHY-1001 : ===== DR Iter 17 =====
PHY-1022 : len = 2.03442e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.143006s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.3%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.03442e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.145167s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.9%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.0345e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.166240s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.4%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.03446e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.203250s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.9%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.03449e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.253505s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (98.6%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.03449e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.246982s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.2%)

PHY-1001 : ===== DR Iter 23 =====
PHY-1022 : len = 2.03446e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.153960s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.5%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.03443e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.157654s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.1%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.0344e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.155300s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.6%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 2.03464e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.159136s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.2%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.03467e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.259251s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.5%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.03454e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.229853s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (102.0%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.03466e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 29; 0.156943s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.6%)

PHY-1001 : Update timing.....
PHY-1001 : 1926/13445(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.939  |  -923.583  |  510  
RUN-1001 :   Hold   |   0.162   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.429318s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 1590 feed throughs used by 1039 nets
PHY-1001 : End commit to database; 1.929460s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 1099, reserve = 1105, peak = 1099.
PHY-1001 : End phase 4; 34.603788s wall, 39.578125s user + 0.671875s system = 40.250000s CPU (116.3%)

PHY-1003 : Routed, final wirelength = 2.03466e+06
PHY-1001 : Current memory(MB): used = 1101, reserve = 1107, peak = 1101.
PHY-1001 : End export database. 0.055059s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.1%)

PHY-1001 : End detail routing;  295.069601s wall, 324.531250s user + 4.859375s system = 329.390625s CPU (111.6%)

RUN-1003 : finish command "route" in  299.578972s wall, 330.078125s user + 5.031250s system = 335.109375s CPU (111.9%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1103 MB, peak memory is 1101 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        75
  #input                   18
  #output                  54
  #inout                    3

Utilization Statistics
#lut                    11393   out of  19600   58.13%
#reg                     3898   out of  19600   19.89%
#le                     11682
  #lut only              7784   out of  11682   66.63%
  #reg only               289   out of  11682    2.47%
  #lut&reg               3609   out of  11682   30.89%
#dsp                       29   out of     29  100.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       75   out of    186   40.32%
  #ireg                     5
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                  Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                      2331
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_9.q0                291
#3        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                      99
#4        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                          82
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                      16
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             UART/nxt_rx_overrun_syn_31.q0                           15
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1               7
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_spictrl/u_clkgen/running_reg_syn_5.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_64.f1                          3
#10       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                     1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                         1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                      0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                      0


Detailed IO Report

       Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      BGM_sw          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       RXD            INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK           INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
      clk_in          INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
      col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
      col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
      col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      mic_in          INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
    out_switch        INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    pwm_start         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rd[3]        INPUT         K5        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[2]        INPUT         K3        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[1]        INPUT         J6        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[0]        INPUT         L3        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rx_ctl       INPUT         L4        LVCMOS33          N/A          PULLUP     IDDRX1   
    rgmii_rxc         INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
        A            OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Audio_Lo        OUTPUT         P8        LVCMOS33           8            NONE       NONE    
        B            OUTPUT         A6        LVCMOS33           8            NONE       NONE    
        C            OUTPUT         B8        LVCMOS33           8            NONE       NONE    
        D            OUTPUT         E8        LVCMOS33           8            NONE       NONE    
      DIG[3]         OUTPUT         A3        LVCMOS33           8            NONE       NONE    
      DIG[2]         OUTPUT         A5        LVCMOS33           8            NONE       NONE    
      DIG[1]         OUTPUT         B6        LVCMOS33           8            NONE       NONE    
      DIG[0]         OUTPUT         C9        LVCMOS33           8            NONE       NONE    
        DP           OUTPUT         C8        LVCMOS33           8            NONE       NONE    
        E            OUTPUT         A7        LVCMOS33           8            NONE       NONE    
        F            OUTPUT         B5        LVCMOS33           8            NONE       NONE    
        G            OUTPUT         A8        LVCMOS33           8            NONE       NONE    
    LCD_BL_CTR       OUTPUT         F5        LVCMOS33           8            NONE       NONE    
      LCD_CS         OUTPUT         C7        LVCMOS33           8            NONE       NONE    
   LCD_DATA[15]      OUTPUT         E3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[14]      OUTPUT         D3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[13]      OUTPUT         E4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[12]      OUTPUT         C2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[11]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[10]      OUTPUT         C3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]       OUTPUT         B1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]       OUTPUT         A2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]       OUTPUT         B2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]       OUTPUT         F6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]       OUTPUT         B3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]       OUTPUT         D5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]       OUTPUT         C4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]       OUTPUT         E6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]       OUTPUT         C5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]       OUTPUT         C6        LVCMOS33           8            NONE       NONE    
      LCD_RD         OUTPUT         E7        LVCMOS33           8            NONE       NONE    
      LCD_RS         OUTPUT         D8        LVCMOS33           8            NONE       NONE    
     LCD_RST         OUTPUT         D6        LVCMOS33           8            NONE       NONE    
      LCD_WR         OUTPUT         F7        LVCMOS33           8            NONE       NONE    
    MSI001_clk       OUTPUT        R15        LVCMOS33           8            NONE       NONE    
     PWM_out         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    QN8027_clk       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
     SPI_CLK         OUTPUT         M9        LVCMOS33           8            NONE       NONE    
     SPI_CS_0        OUTPUT         P9        LVCMOS33           8            NONE       NONE    
    SPI_SDO_0        OUTPUT         N9        LVCMOS33           8            NONE       NONE    
       TXD           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  ethernet_error     OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   rgmii_td[3]       OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[2]       OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[1]       OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[0]       OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_tx_ctl      OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
    rgmii_txc        OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
      row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
      row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
      row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
      row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
   speaker_out       OUTPUT         N8        LVCMOS33           8            NONE       NONE    
       SCL            INOUT         P7        LVCMOS33           8           PULLUP      NONE    
       SDA            INOUT         L8        LVCMOS33           8           PULLUP      NONE    
      SWDIO           INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11682  |10381   |1012    |3909    |12      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |88     |73      |10      |59      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |12     |12      |0       |3       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |115    |100     |15      |70      |0       |0       |
|    KeyToCol                            |KeyToCol                        |91     |76      |15      |52      |0       |0       |
|  Buzzer                                |Buzzer                          |628    |565     |44      |309     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |67     |64      |0       |52      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |58     |50      |8       |31      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |33      |0       |0       |
|    BDMA_BGM                            |BDMA                            |33     |33      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |37     |37      |0       |36      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |63     |52      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |59     |45      |8       |28      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |6      |6       |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |15     |15      |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |111    |105     |6       |21      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |105    |99      |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |5      |5       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |147    |141     |6       |33      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |12      |0       |0       |
|  Printer                               |Printer                         |331    |302     |26      |148     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |64      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |70     |70      |0       |38      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |89     |89      |0       |33      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |48     |48      |0       |16      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |5      |5       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |154    |141     |0       |82      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |26     |26      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |14     |13      |0       |13      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |18     |18      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |13     |1       |0       |13      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |7      |7       |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |5      |5       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |52     |52      |0       |13      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |50     |50      |0       |11      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |8      |8       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |8      |8       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |12     |12      |0       |5       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |10     |10      |0       |4       |0       |0       |
|  SNR_reader                            |SNR_reader                      |88     |66      |22      |12      |0       |0       |
|  Timer                                 |Timer                           |49     |22      |10      |32      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |183    |175     |8       |116     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |87     |87      |0       |22      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |6      |6       |0       |6       |0       |0       |
|  differentiator                        |differentiator                  |1303   |647     |487     |502     |0       |26      |
|    filter                              |filter                          |1136   |554     |415     |479     |0       |24      |
|  ethernet                              |ethernet                        |324    |215     |56      |188     |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |7      |6       |0       |6       |0       |0       |
|    UDP_ENET_Inst                       |UDP_ENET                        |272    |173     |56      |137     |0       |0       |
|      Ethernet_RX_Inst                  |Ethernet_RX                     |198    |114     |41      |124     |0       |0       |
|      Ethernet_TX_Inst                  |Ethernet_TX                     |74     |59      |15      |13      |0       |0       |
|    ramfifo_inst                        |fifo                            |45     |36      |0       |45      |0       |0       |
|  i2c                                   |i2c                             |410    |318     |92      |61      |0       |0       |
|    DUT_APB                             |apb                             |9      |9       |0       |8       |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |51     |51      |0       |6       |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |350    |258     |92      |47      |0       |0       |
|  pwm_dac                               |pwm                             |486    |354     |132     |42      |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5918   |5854    |59      |1548    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1041   |1005    |33      |574     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |122    |119     |0       |122     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |16     |16      |0       |9       |0       |0       |
|    u_spictrl                           |spi_master_controller           |630    |597     |33      |196     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |141    |136     |5       |42      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |66     |52      |14      |29      |0       |0       |
|      u_txreg                           |spi_master_tx                   |397    |383     |14      |119     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |273    |273     |0       |247     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7443  
    #2          2       3217  
    #3          3       1272  
    #4          4       687   
    #5        5-10      1196  
    #6        11-50     735   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.25            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.167891s wall, 3.578125s user + 0.046875s system = 3.625000s CPU (167.2%)

RUN-1004 : used memory is 1097 MB, reserved memory is 1103 MB, peak memory is 1138 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64231, tnet num: 14365, tinst num: 6178, tnode num: 74463, tedge num: 109941.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.310410s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (100.2%)

RUN-1004 : used memory is 1097 MB, reserved memory is 1103 MB, peak memory is 1138 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 13 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6178
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14664, pip num: 164379
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1590
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3184 valid insts, and 448301 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.193821s wall, 159.187500s user + 3.109375s system = 162.296875s CPU (1331.0%)

RUN-1004 : used memory is 1116 MB, reserved memory is 1128 MB, peak memory is 1310 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220624_204613.log"
