# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name edge_attr_aggr_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_0_V \
    op interface \
    ports { edge_attr_aggr_0_0_0_V_address0 { O 6 vector } edge_attr_aggr_0_0_0_V_ce0 { O 1 bit } edge_attr_aggr_0_0_0_V_q0 { I 14 vector } edge_attr_aggr_0_0_0_V_address1 { O 6 vector } edge_attr_aggr_0_0_0_V_ce1 { O 1 bit } edge_attr_aggr_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name edge_attr_aggr_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_0_V \
    op interface \
    ports { edge_attr_aggr_0_1_0_V_address0 { O 6 vector } edge_attr_aggr_0_1_0_V_ce0 { O 1 bit } edge_attr_aggr_0_1_0_V_q0 { I 14 vector } edge_attr_aggr_0_1_0_V_address1 { O 6 vector } edge_attr_aggr_0_1_0_V_ce1 { O 1 bit } edge_attr_aggr_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name edge_attr_aggr_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_0_V \
    op interface \
    ports { edge_attr_aggr_0_2_0_V_address0 { O 6 vector } edge_attr_aggr_0_2_0_V_ce0 { O 1 bit } edge_attr_aggr_0_2_0_V_q0 { I 14 vector } edge_attr_aggr_0_2_0_V_address1 { O 6 vector } edge_attr_aggr_0_2_0_V_ce1 { O 1 bit } edge_attr_aggr_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name edge_attr_aggr_0_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_0_V \
    op interface \
    ports { edge_attr_aggr_0_3_0_V_address0 { O 6 vector } edge_attr_aggr_0_3_0_V_ce0 { O 1 bit } edge_attr_aggr_0_3_0_V_q0 { I 14 vector } edge_attr_aggr_0_3_0_V_address1 { O 6 vector } edge_attr_aggr_0_3_0_V_ce1 { O 1 bit } edge_attr_aggr_0_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name edge_attr_aggr_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_0_V \
    op interface \
    ports { edge_attr_aggr_1_0_0_V_address0 { O 6 vector } edge_attr_aggr_1_0_0_V_ce0 { O 1 bit } edge_attr_aggr_1_0_0_V_q0 { I 14 vector } edge_attr_aggr_1_0_0_V_address1 { O 6 vector } edge_attr_aggr_1_0_0_V_ce1 { O 1 bit } edge_attr_aggr_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name edge_attr_aggr_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_0_V \
    op interface \
    ports { edge_attr_aggr_1_1_0_V_address0 { O 6 vector } edge_attr_aggr_1_1_0_V_ce0 { O 1 bit } edge_attr_aggr_1_1_0_V_q0 { I 14 vector } edge_attr_aggr_1_1_0_V_address1 { O 6 vector } edge_attr_aggr_1_1_0_V_ce1 { O 1 bit } edge_attr_aggr_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name edge_attr_aggr_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_0_V \
    op interface \
    ports { edge_attr_aggr_1_2_0_V_address0 { O 6 vector } edge_attr_aggr_1_2_0_V_ce0 { O 1 bit } edge_attr_aggr_1_2_0_V_q0 { I 14 vector } edge_attr_aggr_1_2_0_V_address1 { O 6 vector } edge_attr_aggr_1_2_0_V_ce1 { O 1 bit } edge_attr_aggr_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name edge_attr_aggr_1_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_0_V \
    op interface \
    ports { edge_attr_aggr_1_3_0_V_address0 { O 6 vector } edge_attr_aggr_1_3_0_V_ce0 { O 1 bit } edge_attr_aggr_1_3_0_V_q0 { I 14 vector } edge_attr_aggr_1_3_0_V_address1 { O 6 vector } edge_attr_aggr_1_3_0_V_ce1 { O 1 bit } edge_attr_aggr_1_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name edge_attr_aggr_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_0_V \
    op interface \
    ports { edge_attr_aggr_2_0_0_V_address0 { O 6 vector } edge_attr_aggr_2_0_0_V_ce0 { O 1 bit } edge_attr_aggr_2_0_0_V_q0 { I 14 vector } edge_attr_aggr_2_0_0_V_address1 { O 6 vector } edge_attr_aggr_2_0_0_V_ce1 { O 1 bit } edge_attr_aggr_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name edge_attr_aggr_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_0_V \
    op interface \
    ports { edge_attr_aggr_2_1_0_V_address0 { O 6 vector } edge_attr_aggr_2_1_0_V_ce0 { O 1 bit } edge_attr_aggr_2_1_0_V_q0 { I 14 vector } edge_attr_aggr_2_1_0_V_address1 { O 6 vector } edge_attr_aggr_2_1_0_V_ce1 { O 1 bit } edge_attr_aggr_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name edge_attr_aggr_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_0_V \
    op interface \
    ports { edge_attr_aggr_2_2_0_V_address0 { O 6 vector } edge_attr_aggr_2_2_0_V_ce0 { O 1 bit } edge_attr_aggr_2_2_0_V_q0 { I 14 vector } edge_attr_aggr_2_2_0_V_address1 { O 6 vector } edge_attr_aggr_2_2_0_V_ce1 { O 1 bit } edge_attr_aggr_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name edge_attr_aggr_2_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_0_V \
    op interface \
    ports { edge_attr_aggr_2_3_0_V_address0 { O 6 vector } edge_attr_aggr_2_3_0_V_ce0 { O 1 bit } edge_attr_aggr_2_3_0_V_q0 { I 14 vector } edge_attr_aggr_2_3_0_V_address1 { O 6 vector } edge_attr_aggr_2_3_0_V_ce1 { O 1 bit } edge_attr_aggr_2_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name edge_attr_aggr_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_0_V \
    op interface \
    ports { edge_attr_aggr_3_0_0_V_address0 { O 6 vector } edge_attr_aggr_3_0_0_V_ce0 { O 1 bit } edge_attr_aggr_3_0_0_V_q0 { I 14 vector } edge_attr_aggr_3_0_0_V_address1 { O 6 vector } edge_attr_aggr_3_0_0_V_ce1 { O 1 bit } edge_attr_aggr_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name edge_attr_aggr_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_0_V \
    op interface \
    ports { edge_attr_aggr_3_1_0_V_address0 { O 6 vector } edge_attr_aggr_3_1_0_V_ce0 { O 1 bit } edge_attr_aggr_3_1_0_V_q0 { I 14 vector } edge_attr_aggr_3_1_0_V_address1 { O 6 vector } edge_attr_aggr_3_1_0_V_ce1 { O 1 bit } edge_attr_aggr_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name edge_attr_aggr_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_0_V \
    op interface \
    ports { edge_attr_aggr_3_2_0_V_address0 { O 6 vector } edge_attr_aggr_3_2_0_V_ce0 { O 1 bit } edge_attr_aggr_3_2_0_V_q0 { I 14 vector } edge_attr_aggr_3_2_0_V_address1 { O 6 vector } edge_attr_aggr_3_2_0_V_ce1 { O 1 bit } edge_attr_aggr_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name edge_attr_aggr_3_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_0_V \
    op interface \
    ports { edge_attr_aggr_3_3_0_V_address0 { O 6 vector } edge_attr_aggr_3_3_0_V_ce0 { O 1 bit } edge_attr_aggr_3_3_0_V_q0 { I 14 vector } edge_attr_aggr_3_3_0_V_address1 { O 6 vector } edge_attr_aggr_3_3_0_V_ce1 { O 1 bit } edge_attr_aggr_3_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name edge_attr_aggr_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_0_V \
    op interface \
    ports { edge_attr_aggr_4_0_0_V_address0 { O 6 vector } edge_attr_aggr_4_0_0_V_ce0 { O 1 bit } edge_attr_aggr_4_0_0_V_q0 { I 14 vector } edge_attr_aggr_4_0_0_V_address1 { O 6 vector } edge_attr_aggr_4_0_0_V_ce1 { O 1 bit } edge_attr_aggr_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name edge_attr_aggr_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_0_V \
    op interface \
    ports { edge_attr_aggr_4_1_0_V_address0 { O 6 vector } edge_attr_aggr_4_1_0_V_ce0 { O 1 bit } edge_attr_aggr_4_1_0_V_q0 { I 14 vector } edge_attr_aggr_4_1_0_V_address1 { O 6 vector } edge_attr_aggr_4_1_0_V_ce1 { O 1 bit } edge_attr_aggr_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name edge_attr_aggr_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_0_V \
    op interface \
    ports { edge_attr_aggr_4_2_0_V_address0 { O 6 vector } edge_attr_aggr_4_2_0_V_ce0 { O 1 bit } edge_attr_aggr_4_2_0_V_q0 { I 14 vector } edge_attr_aggr_4_2_0_V_address1 { O 6 vector } edge_attr_aggr_4_2_0_V_ce1 { O 1 bit } edge_attr_aggr_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name edge_attr_aggr_4_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_0_V \
    op interface \
    ports { edge_attr_aggr_4_3_0_V_address0 { O 6 vector } edge_attr_aggr_4_3_0_V_ce0 { O 1 bit } edge_attr_aggr_4_3_0_V_q0 { I 14 vector } edge_attr_aggr_4_3_0_V_address1 { O 6 vector } edge_attr_aggr_4_3_0_V_ce1 { O 1 bit } edge_attr_aggr_4_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name edge_attr_aggr_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_0_V \
    op interface \
    ports { edge_attr_aggr_5_0_0_V_address0 { O 6 vector } edge_attr_aggr_5_0_0_V_ce0 { O 1 bit } edge_attr_aggr_5_0_0_V_q0 { I 14 vector } edge_attr_aggr_5_0_0_V_address1 { O 6 vector } edge_attr_aggr_5_0_0_V_ce1 { O 1 bit } edge_attr_aggr_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name edge_attr_aggr_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_0_V \
    op interface \
    ports { edge_attr_aggr_5_1_0_V_address0 { O 6 vector } edge_attr_aggr_5_1_0_V_ce0 { O 1 bit } edge_attr_aggr_5_1_0_V_q0 { I 14 vector } edge_attr_aggr_5_1_0_V_address1 { O 6 vector } edge_attr_aggr_5_1_0_V_ce1 { O 1 bit } edge_attr_aggr_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name edge_attr_aggr_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_0_V \
    op interface \
    ports { edge_attr_aggr_5_2_0_V_address0 { O 6 vector } edge_attr_aggr_5_2_0_V_ce0 { O 1 bit } edge_attr_aggr_5_2_0_V_q0 { I 14 vector } edge_attr_aggr_5_2_0_V_address1 { O 6 vector } edge_attr_aggr_5_2_0_V_ce1 { O 1 bit } edge_attr_aggr_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1487 \
    name edge_attr_aggr_5_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_0_V \
    op interface \
    ports { edge_attr_aggr_5_3_0_V_address0 { O 6 vector } edge_attr_aggr_5_3_0_V_ce0 { O 1 bit } edge_attr_aggr_5_3_0_V_q0 { I 14 vector } edge_attr_aggr_5_3_0_V_address1 { O 6 vector } edge_attr_aggr_5_3_0_V_ce1 { O 1 bit } edge_attr_aggr_5_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1488 \
    name edge_attr_aggr_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_0_V \
    op interface \
    ports { edge_attr_aggr_6_0_0_V_address0 { O 6 vector } edge_attr_aggr_6_0_0_V_ce0 { O 1 bit } edge_attr_aggr_6_0_0_V_q0 { I 14 vector } edge_attr_aggr_6_0_0_V_address1 { O 6 vector } edge_attr_aggr_6_0_0_V_ce1 { O 1 bit } edge_attr_aggr_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1489 \
    name edge_attr_aggr_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_0_V \
    op interface \
    ports { edge_attr_aggr_6_1_0_V_address0 { O 6 vector } edge_attr_aggr_6_1_0_V_ce0 { O 1 bit } edge_attr_aggr_6_1_0_V_q0 { I 14 vector } edge_attr_aggr_6_1_0_V_address1 { O 6 vector } edge_attr_aggr_6_1_0_V_ce1 { O 1 bit } edge_attr_aggr_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1490 \
    name edge_attr_aggr_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_0_V \
    op interface \
    ports { edge_attr_aggr_6_2_0_V_address0 { O 6 vector } edge_attr_aggr_6_2_0_V_ce0 { O 1 bit } edge_attr_aggr_6_2_0_V_q0 { I 14 vector } edge_attr_aggr_6_2_0_V_address1 { O 6 vector } edge_attr_aggr_6_2_0_V_ce1 { O 1 bit } edge_attr_aggr_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1491 \
    name edge_attr_aggr_6_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_0_V \
    op interface \
    ports { edge_attr_aggr_6_3_0_V_address0 { O 6 vector } edge_attr_aggr_6_3_0_V_ce0 { O 1 bit } edge_attr_aggr_6_3_0_V_q0 { I 14 vector } edge_attr_aggr_6_3_0_V_address1 { O 6 vector } edge_attr_aggr_6_3_0_V_ce1 { O 1 bit } edge_attr_aggr_6_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1492 \
    name edge_attr_aggr_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_0_V \
    op interface \
    ports { edge_attr_aggr_7_0_0_V_address0 { O 6 vector } edge_attr_aggr_7_0_0_V_ce0 { O 1 bit } edge_attr_aggr_7_0_0_V_q0 { I 14 vector } edge_attr_aggr_7_0_0_V_address1 { O 6 vector } edge_attr_aggr_7_0_0_V_ce1 { O 1 bit } edge_attr_aggr_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1493 \
    name edge_attr_aggr_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_0_V \
    op interface \
    ports { edge_attr_aggr_7_1_0_V_address0 { O 6 vector } edge_attr_aggr_7_1_0_V_ce0 { O 1 bit } edge_attr_aggr_7_1_0_V_q0 { I 14 vector } edge_attr_aggr_7_1_0_V_address1 { O 6 vector } edge_attr_aggr_7_1_0_V_ce1 { O 1 bit } edge_attr_aggr_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1494 \
    name edge_attr_aggr_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_0_V \
    op interface \
    ports { edge_attr_aggr_7_2_0_V_address0 { O 6 vector } edge_attr_aggr_7_2_0_V_ce0 { O 1 bit } edge_attr_aggr_7_2_0_V_q0 { I 14 vector } edge_attr_aggr_7_2_0_V_address1 { O 6 vector } edge_attr_aggr_7_2_0_V_ce1 { O 1 bit } edge_attr_aggr_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1495 \
    name edge_attr_aggr_7_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_0_V \
    op interface \
    ports { edge_attr_aggr_7_3_0_V_address0 { O 6 vector } edge_attr_aggr_7_3_0_V_ce0 { O 1 bit } edge_attr_aggr_7_3_0_V_q0 { I 14 vector } edge_attr_aggr_7_3_0_V_address1 { O 6 vector } edge_attr_aggr_7_3_0_V_ce1 { O 1 bit } edge_attr_aggr_7_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1496 \
    name edge_attr_aggr_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_0_V \
    op interface \
    ports { edge_attr_aggr_8_0_0_V_address0 { O 6 vector } edge_attr_aggr_8_0_0_V_ce0 { O 1 bit } edge_attr_aggr_8_0_0_V_q0 { I 14 vector } edge_attr_aggr_8_0_0_V_address1 { O 6 vector } edge_attr_aggr_8_0_0_V_ce1 { O 1 bit } edge_attr_aggr_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1497 \
    name edge_attr_aggr_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_0_V \
    op interface \
    ports { edge_attr_aggr_8_1_0_V_address0 { O 6 vector } edge_attr_aggr_8_1_0_V_ce0 { O 1 bit } edge_attr_aggr_8_1_0_V_q0 { I 14 vector } edge_attr_aggr_8_1_0_V_address1 { O 6 vector } edge_attr_aggr_8_1_0_V_ce1 { O 1 bit } edge_attr_aggr_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1498 \
    name edge_attr_aggr_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_0_V \
    op interface \
    ports { edge_attr_aggr_8_2_0_V_address0 { O 6 vector } edge_attr_aggr_8_2_0_V_ce0 { O 1 bit } edge_attr_aggr_8_2_0_V_q0 { I 14 vector } edge_attr_aggr_8_2_0_V_address1 { O 6 vector } edge_attr_aggr_8_2_0_V_ce1 { O 1 bit } edge_attr_aggr_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1499 \
    name edge_attr_aggr_8_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_0_V \
    op interface \
    ports { edge_attr_aggr_8_3_0_V_address0 { O 6 vector } edge_attr_aggr_8_3_0_V_ce0 { O 1 bit } edge_attr_aggr_8_3_0_V_q0 { I 14 vector } edge_attr_aggr_8_3_0_V_address1 { O 6 vector } edge_attr_aggr_8_3_0_V_ce1 { O 1 bit } edge_attr_aggr_8_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1500 \
    name edge_attr_aggr_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_0_V \
    op interface \
    ports { edge_attr_aggr_9_0_0_V_address0 { O 6 vector } edge_attr_aggr_9_0_0_V_ce0 { O 1 bit } edge_attr_aggr_9_0_0_V_q0 { I 14 vector } edge_attr_aggr_9_0_0_V_address1 { O 6 vector } edge_attr_aggr_9_0_0_V_ce1 { O 1 bit } edge_attr_aggr_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1501 \
    name edge_attr_aggr_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_0_V \
    op interface \
    ports { edge_attr_aggr_9_1_0_V_address0 { O 6 vector } edge_attr_aggr_9_1_0_V_ce0 { O 1 bit } edge_attr_aggr_9_1_0_V_q0 { I 14 vector } edge_attr_aggr_9_1_0_V_address1 { O 6 vector } edge_attr_aggr_9_1_0_V_ce1 { O 1 bit } edge_attr_aggr_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1502 \
    name edge_attr_aggr_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_0_V \
    op interface \
    ports { edge_attr_aggr_9_2_0_V_address0 { O 6 vector } edge_attr_aggr_9_2_0_V_ce0 { O 1 bit } edge_attr_aggr_9_2_0_V_q0 { I 14 vector } edge_attr_aggr_9_2_0_V_address1 { O 6 vector } edge_attr_aggr_9_2_0_V_ce1 { O 1 bit } edge_attr_aggr_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1503 \
    name edge_attr_aggr_9_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_0_V \
    op interface \
    ports { edge_attr_aggr_9_3_0_V_address0 { O 6 vector } edge_attr_aggr_9_3_0_V_ce0 { O 1 bit } edge_attr_aggr_9_3_0_V_q0 { I 14 vector } edge_attr_aggr_9_3_0_V_address1 { O 6 vector } edge_attr_aggr_9_3_0_V_ce1 { O 1 bit } edge_attr_aggr_9_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1504 \
    name edge_attr_aggr_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_0_V \
    op interface \
    ports { edge_attr_aggr_10_0_0_V_address0 { O 6 vector } edge_attr_aggr_10_0_0_V_ce0 { O 1 bit } edge_attr_aggr_10_0_0_V_q0 { I 14 vector } edge_attr_aggr_10_0_0_V_address1 { O 6 vector } edge_attr_aggr_10_0_0_V_ce1 { O 1 bit } edge_attr_aggr_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1505 \
    name edge_attr_aggr_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_0_V \
    op interface \
    ports { edge_attr_aggr_10_1_0_V_address0 { O 6 vector } edge_attr_aggr_10_1_0_V_ce0 { O 1 bit } edge_attr_aggr_10_1_0_V_q0 { I 14 vector } edge_attr_aggr_10_1_0_V_address1 { O 6 vector } edge_attr_aggr_10_1_0_V_ce1 { O 1 bit } edge_attr_aggr_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1506 \
    name edge_attr_aggr_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_0_V \
    op interface \
    ports { edge_attr_aggr_10_2_0_V_address0 { O 6 vector } edge_attr_aggr_10_2_0_V_ce0 { O 1 bit } edge_attr_aggr_10_2_0_V_q0 { I 14 vector } edge_attr_aggr_10_2_0_V_address1 { O 6 vector } edge_attr_aggr_10_2_0_V_ce1 { O 1 bit } edge_attr_aggr_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1507 \
    name edge_attr_aggr_10_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_0_V \
    op interface \
    ports { edge_attr_aggr_10_3_0_V_address0 { O 6 vector } edge_attr_aggr_10_3_0_V_ce0 { O 1 bit } edge_attr_aggr_10_3_0_V_q0 { I 14 vector } edge_attr_aggr_10_3_0_V_address1 { O 6 vector } edge_attr_aggr_10_3_0_V_ce1 { O 1 bit } edge_attr_aggr_10_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1508 \
    name edge_attr_aggr_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_0_V \
    op interface \
    ports { edge_attr_aggr_11_0_0_V_address0 { O 6 vector } edge_attr_aggr_11_0_0_V_ce0 { O 1 bit } edge_attr_aggr_11_0_0_V_q0 { I 14 vector } edge_attr_aggr_11_0_0_V_address1 { O 6 vector } edge_attr_aggr_11_0_0_V_ce1 { O 1 bit } edge_attr_aggr_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1509 \
    name edge_attr_aggr_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_0_V \
    op interface \
    ports { edge_attr_aggr_11_1_0_V_address0 { O 6 vector } edge_attr_aggr_11_1_0_V_ce0 { O 1 bit } edge_attr_aggr_11_1_0_V_q0 { I 14 vector } edge_attr_aggr_11_1_0_V_address1 { O 6 vector } edge_attr_aggr_11_1_0_V_ce1 { O 1 bit } edge_attr_aggr_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1510 \
    name edge_attr_aggr_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_0_V \
    op interface \
    ports { edge_attr_aggr_11_2_0_V_address0 { O 6 vector } edge_attr_aggr_11_2_0_V_ce0 { O 1 bit } edge_attr_aggr_11_2_0_V_q0 { I 14 vector } edge_attr_aggr_11_2_0_V_address1 { O 6 vector } edge_attr_aggr_11_2_0_V_ce1 { O 1 bit } edge_attr_aggr_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1511 \
    name edge_attr_aggr_11_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_0_V \
    op interface \
    ports { edge_attr_aggr_11_3_0_V_address0 { O 6 vector } edge_attr_aggr_11_3_0_V_ce0 { O 1 bit } edge_attr_aggr_11_3_0_V_q0 { I 14 vector } edge_attr_aggr_11_3_0_V_address1 { O 6 vector } edge_attr_aggr_11_3_0_V_ce1 { O 1 bit } edge_attr_aggr_11_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1512 \
    name edge_attr_aggr_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_0_V \
    op interface \
    ports { edge_attr_aggr_12_0_0_V_address0 { O 6 vector } edge_attr_aggr_12_0_0_V_ce0 { O 1 bit } edge_attr_aggr_12_0_0_V_q0 { I 14 vector } edge_attr_aggr_12_0_0_V_address1 { O 6 vector } edge_attr_aggr_12_0_0_V_ce1 { O 1 bit } edge_attr_aggr_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1513 \
    name edge_attr_aggr_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_0_V \
    op interface \
    ports { edge_attr_aggr_12_1_0_V_address0 { O 6 vector } edge_attr_aggr_12_1_0_V_ce0 { O 1 bit } edge_attr_aggr_12_1_0_V_q0 { I 14 vector } edge_attr_aggr_12_1_0_V_address1 { O 6 vector } edge_attr_aggr_12_1_0_V_ce1 { O 1 bit } edge_attr_aggr_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1514 \
    name edge_attr_aggr_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_0_V \
    op interface \
    ports { edge_attr_aggr_12_2_0_V_address0 { O 6 vector } edge_attr_aggr_12_2_0_V_ce0 { O 1 bit } edge_attr_aggr_12_2_0_V_q0 { I 14 vector } edge_attr_aggr_12_2_0_V_address1 { O 6 vector } edge_attr_aggr_12_2_0_V_ce1 { O 1 bit } edge_attr_aggr_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1515 \
    name edge_attr_aggr_12_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_0_V \
    op interface \
    ports { edge_attr_aggr_12_3_0_V_address0 { O 6 vector } edge_attr_aggr_12_3_0_V_ce0 { O 1 bit } edge_attr_aggr_12_3_0_V_q0 { I 14 vector } edge_attr_aggr_12_3_0_V_address1 { O 6 vector } edge_attr_aggr_12_3_0_V_ce1 { O 1 bit } edge_attr_aggr_12_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1516 \
    name layer9_out_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_0_V \
    op interface \
    ports { layer9_out_1_0_V_address0 { O 6 vector } layer9_out_1_0_V_ce0 { O 1 bit } layer9_out_1_0_V_we0 { O 1 bit } layer9_out_1_0_V_d0 { O 14 vector } layer9_out_1_0_V_address1 { O 6 vector } layer9_out_1_0_V_ce1 { O 1 bit } layer9_out_1_0_V_we1 { O 1 bit } layer9_out_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1517 \
    name layer9_out_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_0_V \
    op interface \
    ports { layer9_out_2_0_V_address0 { O 6 vector } layer9_out_2_0_V_ce0 { O 1 bit } layer9_out_2_0_V_we0 { O 1 bit } layer9_out_2_0_V_d0 { O 14 vector } layer9_out_2_0_V_address1 { O 6 vector } layer9_out_2_0_V_ce1 { O 1 bit } layer9_out_2_0_V_we1 { O 1 bit } layer9_out_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1518 \
    name layer9_out_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_0_V \
    op interface \
    ports { layer9_out_3_0_V_address0 { O 6 vector } layer9_out_3_0_V_ce0 { O 1 bit } layer9_out_3_0_V_we0 { O 1 bit } layer9_out_3_0_V_d0 { O 14 vector } layer9_out_3_0_V_address1 { O 6 vector } layer9_out_3_0_V_ce1 { O 1 bit } layer9_out_3_0_V_we1 { O 1 bit } layer9_out_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1519 \
    name layer9_out_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_0_V \
    op interface \
    ports { layer9_out_4_0_V_address0 { O 6 vector } layer9_out_4_0_V_ce0 { O 1 bit } layer9_out_4_0_V_we0 { O 1 bit } layer9_out_4_0_V_d0 { O 14 vector } layer9_out_4_0_V_address1 { O 6 vector } layer9_out_4_0_V_ce1 { O 1 bit } layer9_out_4_0_V_we1 { O 1 bit } layer9_out_4_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1520 \
    name layer9_out_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_0_V \
    op interface \
    ports { layer9_out_5_0_V_address0 { O 6 vector } layer9_out_5_0_V_ce0 { O 1 bit } layer9_out_5_0_V_we0 { O 1 bit } layer9_out_5_0_V_d0 { O 14 vector } layer9_out_5_0_V_address1 { O 6 vector } layer9_out_5_0_V_ce1 { O 1 bit } layer9_out_5_0_V_we1 { O 1 bit } layer9_out_5_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1521 \
    name layer9_out_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_0_V \
    op interface \
    ports { layer9_out_6_0_V_address0 { O 6 vector } layer9_out_6_0_V_ce0 { O 1 bit } layer9_out_6_0_V_we0 { O 1 bit } layer9_out_6_0_V_d0 { O 14 vector } layer9_out_6_0_V_address1 { O 6 vector } layer9_out_6_0_V_ce1 { O 1 bit } layer9_out_6_0_V_we1 { O 1 bit } layer9_out_6_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1522 \
    name layer9_out_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_0_V \
    op interface \
    ports { layer9_out_7_0_V_address0 { O 6 vector } layer9_out_7_0_V_ce0 { O 1 bit } layer9_out_7_0_V_we0 { O 1 bit } layer9_out_7_0_V_d0 { O 14 vector } layer9_out_7_0_V_address1 { O 6 vector } layer9_out_7_0_V_ce1 { O 1 bit } layer9_out_7_0_V_we1 { O 1 bit } layer9_out_7_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1523 \
    name layer9_out_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_0_V \
    op interface \
    ports { layer9_out_8_0_V_address0 { O 6 vector } layer9_out_8_0_V_ce0 { O 1 bit } layer9_out_8_0_V_we0 { O 1 bit } layer9_out_8_0_V_d0 { O 14 vector } layer9_out_8_0_V_address1 { O 6 vector } layer9_out_8_0_V_ce1 { O 1 bit } layer9_out_8_0_V_we1 { O 1 bit } layer9_out_8_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1524 \
    name layer9_out_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_0_V \
    op interface \
    ports { layer9_out_9_0_V_address0 { O 6 vector } layer9_out_9_0_V_ce0 { O 1 bit } layer9_out_9_0_V_we0 { O 1 bit } layer9_out_9_0_V_d0 { O 14 vector } layer9_out_9_0_V_address1 { O 6 vector } layer9_out_9_0_V_ce1 { O 1 bit } layer9_out_9_0_V_we1 { O 1 bit } layer9_out_9_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1525 \
    name layer9_out_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_0_V \
    op interface \
    ports { layer9_out_10_0_V_address0 { O 6 vector } layer9_out_10_0_V_ce0 { O 1 bit } layer9_out_10_0_V_we0 { O 1 bit } layer9_out_10_0_V_d0 { O 14 vector } layer9_out_10_0_V_address1 { O 6 vector } layer9_out_10_0_V_ce1 { O 1 bit } layer9_out_10_0_V_we1 { O 1 bit } layer9_out_10_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1526 \
    name edge_attr_aggr_0_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_1_V \
    op interface \
    ports { edge_attr_aggr_0_0_1_V_address0 { O 6 vector } edge_attr_aggr_0_0_1_V_ce0 { O 1 bit } edge_attr_aggr_0_0_1_V_q0 { I 14 vector } edge_attr_aggr_0_0_1_V_address1 { O 6 vector } edge_attr_aggr_0_0_1_V_ce1 { O 1 bit } edge_attr_aggr_0_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1527 \
    name edge_attr_aggr_0_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_1_V \
    op interface \
    ports { edge_attr_aggr_0_1_1_V_address0 { O 6 vector } edge_attr_aggr_0_1_1_V_ce0 { O 1 bit } edge_attr_aggr_0_1_1_V_q0 { I 14 vector } edge_attr_aggr_0_1_1_V_address1 { O 6 vector } edge_attr_aggr_0_1_1_V_ce1 { O 1 bit } edge_attr_aggr_0_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1528 \
    name edge_attr_aggr_0_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_1_V \
    op interface \
    ports { edge_attr_aggr_0_2_1_V_address0 { O 6 vector } edge_attr_aggr_0_2_1_V_ce0 { O 1 bit } edge_attr_aggr_0_2_1_V_q0 { I 14 vector } edge_attr_aggr_0_2_1_V_address1 { O 6 vector } edge_attr_aggr_0_2_1_V_ce1 { O 1 bit } edge_attr_aggr_0_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1529 \
    name edge_attr_aggr_0_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_1_V \
    op interface \
    ports { edge_attr_aggr_0_3_1_V_address0 { O 6 vector } edge_attr_aggr_0_3_1_V_ce0 { O 1 bit } edge_attr_aggr_0_3_1_V_q0 { I 14 vector } edge_attr_aggr_0_3_1_V_address1 { O 6 vector } edge_attr_aggr_0_3_1_V_ce1 { O 1 bit } edge_attr_aggr_0_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1530 \
    name edge_attr_aggr_1_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_1_V \
    op interface \
    ports { edge_attr_aggr_1_0_1_V_address0 { O 6 vector } edge_attr_aggr_1_0_1_V_ce0 { O 1 bit } edge_attr_aggr_1_0_1_V_q0 { I 14 vector } edge_attr_aggr_1_0_1_V_address1 { O 6 vector } edge_attr_aggr_1_0_1_V_ce1 { O 1 bit } edge_attr_aggr_1_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1531 \
    name edge_attr_aggr_1_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_1_V \
    op interface \
    ports { edge_attr_aggr_1_1_1_V_address0 { O 6 vector } edge_attr_aggr_1_1_1_V_ce0 { O 1 bit } edge_attr_aggr_1_1_1_V_q0 { I 14 vector } edge_attr_aggr_1_1_1_V_address1 { O 6 vector } edge_attr_aggr_1_1_1_V_ce1 { O 1 bit } edge_attr_aggr_1_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1532 \
    name edge_attr_aggr_1_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_1_V \
    op interface \
    ports { edge_attr_aggr_1_2_1_V_address0 { O 6 vector } edge_attr_aggr_1_2_1_V_ce0 { O 1 bit } edge_attr_aggr_1_2_1_V_q0 { I 14 vector } edge_attr_aggr_1_2_1_V_address1 { O 6 vector } edge_attr_aggr_1_2_1_V_ce1 { O 1 bit } edge_attr_aggr_1_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1533 \
    name edge_attr_aggr_1_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_1_V \
    op interface \
    ports { edge_attr_aggr_1_3_1_V_address0 { O 6 vector } edge_attr_aggr_1_3_1_V_ce0 { O 1 bit } edge_attr_aggr_1_3_1_V_q0 { I 14 vector } edge_attr_aggr_1_3_1_V_address1 { O 6 vector } edge_attr_aggr_1_3_1_V_ce1 { O 1 bit } edge_attr_aggr_1_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1534 \
    name edge_attr_aggr_2_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_1_V \
    op interface \
    ports { edge_attr_aggr_2_0_1_V_address0 { O 6 vector } edge_attr_aggr_2_0_1_V_ce0 { O 1 bit } edge_attr_aggr_2_0_1_V_q0 { I 14 vector } edge_attr_aggr_2_0_1_V_address1 { O 6 vector } edge_attr_aggr_2_0_1_V_ce1 { O 1 bit } edge_attr_aggr_2_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1535 \
    name edge_attr_aggr_2_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_1_V \
    op interface \
    ports { edge_attr_aggr_2_1_1_V_address0 { O 6 vector } edge_attr_aggr_2_1_1_V_ce0 { O 1 bit } edge_attr_aggr_2_1_1_V_q0 { I 14 vector } edge_attr_aggr_2_1_1_V_address1 { O 6 vector } edge_attr_aggr_2_1_1_V_ce1 { O 1 bit } edge_attr_aggr_2_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1536 \
    name edge_attr_aggr_2_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_1_V \
    op interface \
    ports { edge_attr_aggr_2_2_1_V_address0 { O 6 vector } edge_attr_aggr_2_2_1_V_ce0 { O 1 bit } edge_attr_aggr_2_2_1_V_q0 { I 14 vector } edge_attr_aggr_2_2_1_V_address1 { O 6 vector } edge_attr_aggr_2_2_1_V_ce1 { O 1 bit } edge_attr_aggr_2_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1537 \
    name edge_attr_aggr_2_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_1_V \
    op interface \
    ports { edge_attr_aggr_2_3_1_V_address0 { O 6 vector } edge_attr_aggr_2_3_1_V_ce0 { O 1 bit } edge_attr_aggr_2_3_1_V_q0 { I 14 vector } edge_attr_aggr_2_3_1_V_address1 { O 6 vector } edge_attr_aggr_2_3_1_V_ce1 { O 1 bit } edge_attr_aggr_2_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name edge_attr_aggr_3_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_1_V \
    op interface \
    ports { edge_attr_aggr_3_0_1_V_address0 { O 6 vector } edge_attr_aggr_3_0_1_V_ce0 { O 1 bit } edge_attr_aggr_3_0_1_V_q0 { I 14 vector } edge_attr_aggr_3_0_1_V_address1 { O 6 vector } edge_attr_aggr_3_0_1_V_ce1 { O 1 bit } edge_attr_aggr_3_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name edge_attr_aggr_3_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_1_V \
    op interface \
    ports { edge_attr_aggr_3_1_1_V_address0 { O 6 vector } edge_attr_aggr_3_1_1_V_ce0 { O 1 bit } edge_attr_aggr_3_1_1_V_q0 { I 14 vector } edge_attr_aggr_3_1_1_V_address1 { O 6 vector } edge_attr_aggr_3_1_1_V_ce1 { O 1 bit } edge_attr_aggr_3_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name edge_attr_aggr_3_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_1_V \
    op interface \
    ports { edge_attr_aggr_3_2_1_V_address0 { O 6 vector } edge_attr_aggr_3_2_1_V_ce0 { O 1 bit } edge_attr_aggr_3_2_1_V_q0 { I 14 vector } edge_attr_aggr_3_2_1_V_address1 { O 6 vector } edge_attr_aggr_3_2_1_V_ce1 { O 1 bit } edge_attr_aggr_3_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name edge_attr_aggr_3_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_1_V \
    op interface \
    ports { edge_attr_aggr_3_3_1_V_address0 { O 6 vector } edge_attr_aggr_3_3_1_V_ce0 { O 1 bit } edge_attr_aggr_3_3_1_V_q0 { I 14 vector } edge_attr_aggr_3_3_1_V_address1 { O 6 vector } edge_attr_aggr_3_3_1_V_ce1 { O 1 bit } edge_attr_aggr_3_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name edge_attr_aggr_4_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_1_V \
    op interface \
    ports { edge_attr_aggr_4_0_1_V_address0 { O 6 vector } edge_attr_aggr_4_0_1_V_ce0 { O 1 bit } edge_attr_aggr_4_0_1_V_q0 { I 14 vector } edge_attr_aggr_4_0_1_V_address1 { O 6 vector } edge_attr_aggr_4_0_1_V_ce1 { O 1 bit } edge_attr_aggr_4_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name edge_attr_aggr_4_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_1_V \
    op interface \
    ports { edge_attr_aggr_4_1_1_V_address0 { O 6 vector } edge_attr_aggr_4_1_1_V_ce0 { O 1 bit } edge_attr_aggr_4_1_1_V_q0 { I 14 vector } edge_attr_aggr_4_1_1_V_address1 { O 6 vector } edge_attr_aggr_4_1_1_V_ce1 { O 1 bit } edge_attr_aggr_4_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1544 \
    name edge_attr_aggr_4_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_1_V \
    op interface \
    ports { edge_attr_aggr_4_2_1_V_address0 { O 6 vector } edge_attr_aggr_4_2_1_V_ce0 { O 1 bit } edge_attr_aggr_4_2_1_V_q0 { I 14 vector } edge_attr_aggr_4_2_1_V_address1 { O 6 vector } edge_attr_aggr_4_2_1_V_ce1 { O 1 bit } edge_attr_aggr_4_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name edge_attr_aggr_4_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_1_V \
    op interface \
    ports { edge_attr_aggr_4_3_1_V_address0 { O 6 vector } edge_attr_aggr_4_3_1_V_ce0 { O 1 bit } edge_attr_aggr_4_3_1_V_q0 { I 14 vector } edge_attr_aggr_4_3_1_V_address1 { O 6 vector } edge_attr_aggr_4_3_1_V_ce1 { O 1 bit } edge_attr_aggr_4_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name edge_attr_aggr_5_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_1_V \
    op interface \
    ports { edge_attr_aggr_5_0_1_V_address0 { O 6 vector } edge_attr_aggr_5_0_1_V_ce0 { O 1 bit } edge_attr_aggr_5_0_1_V_q0 { I 14 vector } edge_attr_aggr_5_0_1_V_address1 { O 6 vector } edge_attr_aggr_5_0_1_V_ce1 { O 1 bit } edge_attr_aggr_5_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name edge_attr_aggr_5_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_1_V \
    op interface \
    ports { edge_attr_aggr_5_1_1_V_address0 { O 6 vector } edge_attr_aggr_5_1_1_V_ce0 { O 1 bit } edge_attr_aggr_5_1_1_V_q0 { I 14 vector } edge_attr_aggr_5_1_1_V_address1 { O 6 vector } edge_attr_aggr_5_1_1_V_ce1 { O 1 bit } edge_attr_aggr_5_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name edge_attr_aggr_5_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_1_V \
    op interface \
    ports { edge_attr_aggr_5_2_1_V_address0 { O 6 vector } edge_attr_aggr_5_2_1_V_ce0 { O 1 bit } edge_attr_aggr_5_2_1_V_q0 { I 14 vector } edge_attr_aggr_5_2_1_V_address1 { O 6 vector } edge_attr_aggr_5_2_1_V_ce1 { O 1 bit } edge_attr_aggr_5_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1549 \
    name edge_attr_aggr_5_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_1_V \
    op interface \
    ports { edge_attr_aggr_5_3_1_V_address0 { O 6 vector } edge_attr_aggr_5_3_1_V_ce0 { O 1 bit } edge_attr_aggr_5_3_1_V_q0 { I 14 vector } edge_attr_aggr_5_3_1_V_address1 { O 6 vector } edge_attr_aggr_5_3_1_V_ce1 { O 1 bit } edge_attr_aggr_5_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1550 \
    name edge_attr_aggr_6_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_1_V \
    op interface \
    ports { edge_attr_aggr_6_0_1_V_address0 { O 6 vector } edge_attr_aggr_6_0_1_V_ce0 { O 1 bit } edge_attr_aggr_6_0_1_V_q0 { I 14 vector } edge_attr_aggr_6_0_1_V_address1 { O 6 vector } edge_attr_aggr_6_0_1_V_ce1 { O 1 bit } edge_attr_aggr_6_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1551 \
    name edge_attr_aggr_6_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_1_V \
    op interface \
    ports { edge_attr_aggr_6_1_1_V_address0 { O 6 vector } edge_attr_aggr_6_1_1_V_ce0 { O 1 bit } edge_attr_aggr_6_1_1_V_q0 { I 14 vector } edge_attr_aggr_6_1_1_V_address1 { O 6 vector } edge_attr_aggr_6_1_1_V_ce1 { O 1 bit } edge_attr_aggr_6_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1552 \
    name edge_attr_aggr_6_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_1_V \
    op interface \
    ports { edge_attr_aggr_6_2_1_V_address0 { O 6 vector } edge_attr_aggr_6_2_1_V_ce0 { O 1 bit } edge_attr_aggr_6_2_1_V_q0 { I 14 vector } edge_attr_aggr_6_2_1_V_address1 { O 6 vector } edge_attr_aggr_6_2_1_V_ce1 { O 1 bit } edge_attr_aggr_6_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1553 \
    name edge_attr_aggr_6_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_1_V \
    op interface \
    ports { edge_attr_aggr_6_3_1_V_address0 { O 6 vector } edge_attr_aggr_6_3_1_V_ce0 { O 1 bit } edge_attr_aggr_6_3_1_V_q0 { I 14 vector } edge_attr_aggr_6_3_1_V_address1 { O 6 vector } edge_attr_aggr_6_3_1_V_ce1 { O 1 bit } edge_attr_aggr_6_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1554 \
    name edge_attr_aggr_7_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_1_V \
    op interface \
    ports { edge_attr_aggr_7_0_1_V_address0 { O 6 vector } edge_attr_aggr_7_0_1_V_ce0 { O 1 bit } edge_attr_aggr_7_0_1_V_q0 { I 14 vector } edge_attr_aggr_7_0_1_V_address1 { O 6 vector } edge_attr_aggr_7_0_1_V_ce1 { O 1 bit } edge_attr_aggr_7_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1555 \
    name edge_attr_aggr_7_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_1_V \
    op interface \
    ports { edge_attr_aggr_7_1_1_V_address0 { O 6 vector } edge_attr_aggr_7_1_1_V_ce0 { O 1 bit } edge_attr_aggr_7_1_1_V_q0 { I 14 vector } edge_attr_aggr_7_1_1_V_address1 { O 6 vector } edge_attr_aggr_7_1_1_V_ce1 { O 1 bit } edge_attr_aggr_7_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1556 \
    name edge_attr_aggr_7_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_1_V \
    op interface \
    ports { edge_attr_aggr_7_2_1_V_address0 { O 6 vector } edge_attr_aggr_7_2_1_V_ce0 { O 1 bit } edge_attr_aggr_7_2_1_V_q0 { I 14 vector } edge_attr_aggr_7_2_1_V_address1 { O 6 vector } edge_attr_aggr_7_2_1_V_ce1 { O 1 bit } edge_attr_aggr_7_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1557 \
    name edge_attr_aggr_7_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_1_V \
    op interface \
    ports { edge_attr_aggr_7_3_1_V_address0 { O 6 vector } edge_attr_aggr_7_3_1_V_ce0 { O 1 bit } edge_attr_aggr_7_3_1_V_q0 { I 14 vector } edge_attr_aggr_7_3_1_V_address1 { O 6 vector } edge_attr_aggr_7_3_1_V_ce1 { O 1 bit } edge_attr_aggr_7_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1558 \
    name edge_attr_aggr_8_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_1_V \
    op interface \
    ports { edge_attr_aggr_8_0_1_V_address0 { O 6 vector } edge_attr_aggr_8_0_1_V_ce0 { O 1 bit } edge_attr_aggr_8_0_1_V_q0 { I 14 vector } edge_attr_aggr_8_0_1_V_address1 { O 6 vector } edge_attr_aggr_8_0_1_V_ce1 { O 1 bit } edge_attr_aggr_8_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1559 \
    name edge_attr_aggr_8_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_1_V \
    op interface \
    ports { edge_attr_aggr_8_1_1_V_address0 { O 6 vector } edge_attr_aggr_8_1_1_V_ce0 { O 1 bit } edge_attr_aggr_8_1_1_V_q0 { I 14 vector } edge_attr_aggr_8_1_1_V_address1 { O 6 vector } edge_attr_aggr_8_1_1_V_ce1 { O 1 bit } edge_attr_aggr_8_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1560 \
    name edge_attr_aggr_8_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_1_V \
    op interface \
    ports { edge_attr_aggr_8_2_1_V_address0 { O 6 vector } edge_attr_aggr_8_2_1_V_ce0 { O 1 bit } edge_attr_aggr_8_2_1_V_q0 { I 14 vector } edge_attr_aggr_8_2_1_V_address1 { O 6 vector } edge_attr_aggr_8_2_1_V_ce1 { O 1 bit } edge_attr_aggr_8_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1561 \
    name edge_attr_aggr_8_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_1_V \
    op interface \
    ports { edge_attr_aggr_8_3_1_V_address0 { O 6 vector } edge_attr_aggr_8_3_1_V_ce0 { O 1 bit } edge_attr_aggr_8_3_1_V_q0 { I 14 vector } edge_attr_aggr_8_3_1_V_address1 { O 6 vector } edge_attr_aggr_8_3_1_V_ce1 { O 1 bit } edge_attr_aggr_8_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1562 \
    name edge_attr_aggr_9_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_1_V \
    op interface \
    ports { edge_attr_aggr_9_0_1_V_address0 { O 6 vector } edge_attr_aggr_9_0_1_V_ce0 { O 1 bit } edge_attr_aggr_9_0_1_V_q0 { I 14 vector } edge_attr_aggr_9_0_1_V_address1 { O 6 vector } edge_attr_aggr_9_0_1_V_ce1 { O 1 bit } edge_attr_aggr_9_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1563 \
    name edge_attr_aggr_9_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_1_V \
    op interface \
    ports { edge_attr_aggr_9_1_1_V_address0 { O 6 vector } edge_attr_aggr_9_1_1_V_ce0 { O 1 bit } edge_attr_aggr_9_1_1_V_q0 { I 14 vector } edge_attr_aggr_9_1_1_V_address1 { O 6 vector } edge_attr_aggr_9_1_1_V_ce1 { O 1 bit } edge_attr_aggr_9_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1564 \
    name edge_attr_aggr_9_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_1_V \
    op interface \
    ports { edge_attr_aggr_9_2_1_V_address0 { O 6 vector } edge_attr_aggr_9_2_1_V_ce0 { O 1 bit } edge_attr_aggr_9_2_1_V_q0 { I 14 vector } edge_attr_aggr_9_2_1_V_address1 { O 6 vector } edge_attr_aggr_9_2_1_V_ce1 { O 1 bit } edge_attr_aggr_9_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1565 \
    name edge_attr_aggr_9_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_1_V \
    op interface \
    ports { edge_attr_aggr_9_3_1_V_address0 { O 6 vector } edge_attr_aggr_9_3_1_V_ce0 { O 1 bit } edge_attr_aggr_9_3_1_V_q0 { I 14 vector } edge_attr_aggr_9_3_1_V_address1 { O 6 vector } edge_attr_aggr_9_3_1_V_ce1 { O 1 bit } edge_attr_aggr_9_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1566 \
    name edge_attr_aggr_10_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_1_V \
    op interface \
    ports { edge_attr_aggr_10_0_1_V_address0 { O 6 vector } edge_attr_aggr_10_0_1_V_ce0 { O 1 bit } edge_attr_aggr_10_0_1_V_q0 { I 14 vector } edge_attr_aggr_10_0_1_V_address1 { O 6 vector } edge_attr_aggr_10_0_1_V_ce1 { O 1 bit } edge_attr_aggr_10_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1567 \
    name edge_attr_aggr_10_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_1_V \
    op interface \
    ports { edge_attr_aggr_10_1_1_V_address0 { O 6 vector } edge_attr_aggr_10_1_1_V_ce0 { O 1 bit } edge_attr_aggr_10_1_1_V_q0 { I 14 vector } edge_attr_aggr_10_1_1_V_address1 { O 6 vector } edge_attr_aggr_10_1_1_V_ce1 { O 1 bit } edge_attr_aggr_10_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1568 \
    name edge_attr_aggr_10_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_1_V \
    op interface \
    ports { edge_attr_aggr_10_2_1_V_address0 { O 6 vector } edge_attr_aggr_10_2_1_V_ce0 { O 1 bit } edge_attr_aggr_10_2_1_V_q0 { I 14 vector } edge_attr_aggr_10_2_1_V_address1 { O 6 vector } edge_attr_aggr_10_2_1_V_ce1 { O 1 bit } edge_attr_aggr_10_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1569 \
    name edge_attr_aggr_10_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_1_V \
    op interface \
    ports { edge_attr_aggr_10_3_1_V_address0 { O 6 vector } edge_attr_aggr_10_3_1_V_ce0 { O 1 bit } edge_attr_aggr_10_3_1_V_q0 { I 14 vector } edge_attr_aggr_10_3_1_V_address1 { O 6 vector } edge_attr_aggr_10_3_1_V_ce1 { O 1 bit } edge_attr_aggr_10_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1570 \
    name edge_attr_aggr_11_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_1_V \
    op interface \
    ports { edge_attr_aggr_11_0_1_V_address0 { O 6 vector } edge_attr_aggr_11_0_1_V_ce0 { O 1 bit } edge_attr_aggr_11_0_1_V_q0 { I 14 vector } edge_attr_aggr_11_0_1_V_address1 { O 6 vector } edge_attr_aggr_11_0_1_V_ce1 { O 1 bit } edge_attr_aggr_11_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1571 \
    name edge_attr_aggr_11_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_1_V \
    op interface \
    ports { edge_attr_aggr_11_1_1_V_address0 { O 6 vector } edge_attr_aggr_11_1_1_V_ce0 { O 1 bit } edge_attr_aggr_11_1_1_V_q0 { I 14 vector } edge_attr_aggr_11_1_1_V_address1 { O 6 vector } edge_attr_aggr_11_1_1_V_ce1 { O 1 bit } edge_attr_aggr_11_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1572 \
    name edge_attr_aggr_11_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_1_V \
    op interface \
    ports { edge_attr_aggr_11_2_1_V_address0 { O 6 vector } edge_attr_aggr_11_2_1_V_ce0 { O 1 bit } edge_attr_aggr_11_2_1_V_q0 { I 14 vector } edge_attr_aggr_11_2_1_V_address1 { O 6 vector } edge_attr_aggr_11_2_1_V_ce1 { O 1 bit } edge_attr_aggr_11_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1573 \
    name edge_attr_aggr_11_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_1_V \
    op interface \
    ports { edge_attr_aggr_11_3_1_V_address0 { O 6 vector } edge_attr_aggr_11_3_1_V_ce0 { O 1 bit } edge_attr_aggr_11_3_1_V_q0 { I 14 vector } edge_attr_aggr_11_3_1_V_address1 { O 6 vector } edge_attr_aggr_11_3_1_V_ce1 { O 1 bit } edge_attr_aggr_11_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1574 \
    name edge_attr_aggr_12_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_1_V \
    op interface \
    ports { edge_attr_aggr_12_0_1_V_address0 { O 6 vector } edge_attr_aggr_12_0_1_V_ce0 { O 1 bit } edge_attr_aggr_12_0_1_V_q0 { I 14 vector } edge_attr_aggr_12_0_1_V_address1 { O 6 vector } edge_attr_aggr_12_0_1_V_ce1 { O 1 bit } edge_attr_aggr_12_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1575 \
    name edge_attr_aggr_12_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_1_V \
    op interface \
    ports { edge_attr_aggr_12_1_1_V_address0 { O 6 vector } edge_attr_aggr_12_1_1_V_ce0 { O 1 bit } edge_attr_aggr_12_1_1_V_q0 { I 14 vector } edge_attr_aggr_12_1_1_V_address1 { O 6 vector } edge_attr_aggr_12_1_1_V_ce1 { O 1 bit } edge_attr_aggr_12_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1576 \
    name edge_attr_aggr_12_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_1_V \
    op interface \
    ports { edge_attr_aggr_12_2_1_V_address0 { O 6 vector } edge_attr_aggr_12_2_1_V_ce0 { O 1 bit } edge_attr_aggr_12_2_1_V_q0 { I 14 vector } edge_attr_aggr_12_2_1_V_address1 { O 6 vector } edge_attr_aggr_12_2_1_V_ce1 { O 1 bit } edge_attr_aggr_12_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1577 \
    name edge_attr_aggr_12_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_1_V \
    op interface \
    ports { edge_attr_aggr_12_3_1_V_address0 { O 6 vector } edge_attr_aggr_12_3_1_V_ce0 { O 1 bit } edge_attr_aggr_12_3_1_V_q0 { I 14 vector } edge_attr_aggr_12_3_1_V_address1 { O 6 vector } edge_attr_aggr_12_3_1_V_ce1 { O 1 bit } edge_attr_aggr_12_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1578 \
    name layer9_out_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_1_V \
    op interface \
    ports { layer9_out_1_1_V_address0 { O 6 vector } layer9_out_1_1_V_ce0 { O 1 bit } layer9_out_1_1_V_we0 { O 1 bit } layer9_out_1_1_V_d0 { O 14 vector } layer9_out_1_1_V_address1 { O 6 vector } layer9_out_1_1_V_ce1 { O 1 bit } layer9_out_1_1_V_we1 { O 1 bit } layer9_out_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1579 \
    name layer9_out_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_1_V \
    op interface \
    ports { layer9_out_2_1_V_address0 { O 6 vector } layer9_out_2_1_V_ce0 { O 1 bit } layer9_out_2_1_V_we0 { O 1 bit } layer9_out_2_1_V_d0 { O 14 vector } layer9_out_2_1_V_address1 { O 6 vector } layer9_out_2_1_V_ce1 { O 1 bit } layer9_out_2_1_V_we1 { O 1 bit } layer9_out_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1580 \
    name layer9_out_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_1_V \
    op interface \
    ports { layer9_out_3_1_V_address0 { O 6 vector } layer9_out_3_1_V_ce0 { O 1 bit } layer9_out_3_1_V_we0 { O 1 bit } layer9_out_3_1_V_d0 { O 14 vector } layer9_out_3_1_V_address1 { O 6 vector } layer9_out_3_1_V_ce1 { O 1 bit } layer9_out_3_1_V_we1 { O 1 bit } layer9_out_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1581 \
    name layer9_out_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_1_V \
    op interface \
    ports { layer9_out_4_1_V_address0 { O 6 vector } layer9_out_4_1_V_ce0 { O 1 bit } layer9_out_4_1_V_we0 { O 1 bit } layer9_out_4_1_V_d0 { O 14 vector } layer9_out_4_1_V_address1 { O 6 vector } layer9_out_4_1_V_ce1 { O 1 bit } layer9_out_4_1_V_we1 { O 1 bit } layer9_out_4_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1582 \
    name layer9_out_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_1_V \
    op interface \
    ports { layer9_out_5_1_V_address0 { O 6 vector } layer9_out_5_1_V_ce0 { O 1 bit } layer9_out_5_1_V_we0 { O 1 bit } layer9_out_5_1_V_d0 { O 14 vector } layer9_out_5_1_V_address1 { O 6 vector } layer9_out_5_1_V_ce1 { O 1 bit } layer9_out_5_1_V_we1 { O 1 bit } layer9_out_5_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1583 \
    name layer9_out_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_1_V \
    op interface \
    ports { layer9_out_6_1_V_address0 { O 6 vector } layer9_out_6_1_V_ce0 { O 1 bit } layer9_out_6_1_V_we0 { O 1 bit } layer9_out_6_1_V_d0 { O 14 vector } layer9_out_6_1_V_address1 { O 6 vector } layer9_out_6_1_V_ce1 { O 1 bit } layer9_out_6_1_V_we1 { O 1 bit } layer9_out_6_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1584 \
    name layer9_out_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_1_V \
    op interface \
    ports { layer9_out_7_1_V_address0 { O 6 vector } layer9_out_7_1_V_ce0 { O 1 bit } layer9_out_7_1_V_we0 { O 1 bit } layer9_out_7_1_V_d0 { O 14 vector } layer9_out_7_1_V_address1 { O 6 vector } layer9_out_7_1_V_ce1 { O 1 bit } layer9_out_7_1_V_we1 { O 1 bit } layer9_out_7_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1585 \
    name layer9_out_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_1_V \
    op interface \
    ports { layer9_out_8_1_V_address0 { O 6 vector } layer9_out_8_1_V_ce0 { O 1 bit } layer9_out_8_1_V_we0 { O 1 bit } layer9_out_8_1_V_d0 { O 14 vector } layer9_out_8_1_V_address1 { O 6 vector } layer9_out_8_1_V_ce1 { O 1 bit } layer9_out_8_1_V_we1 { O 1 bit } layer9_out_8_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1586 \
    name layer9_out_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_1_V \
    op interface \
    ports { layer9_out_9_1_V_address0 { O 6 vector } layer9_out_9_1_V_ce0 { O 1 bit } layer9_out_9_1_V_we0 { O 1 bit } layer9_out_9_1_V_d0 { O 14 vector } layer9_out_9_1_V_address1 { O 6 vector } layer9_out_9_1_V_ce1 { O 1 bit } layer9_out_9_1_V_we1 { O 1 bit } layer9_out_9_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1587 \
    name layer9_out_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_1_V \
    op interface \
    ports { layer9_out_10_1_V_address0 { O 6 vector } layer9_out_10_1_V_ce0 { O 1 bit } layer9_out_10_1_V_we0 { O 1 bit } layer9_out_10_1_V_d0 { O 14 vector } layer9_out_10_1_V_address1 { O 6 vector } layer9_out_10_1_V_ce1 { O 1 bit } layer9_out_10_1_V_we1 { O 1 bit } layer9_out_10_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1588 \
    name edge_attr_aggr_0_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_2_V \
    op interface \
    ports { edge_attr_aggr_0_0_2_V_address0 { O 6 vector } edge_attr_aggr_0_0_2_V_ce0 { O 1 bit } edge_attr_aggr_0_0_2_V_q0 { I 14 vector } edge_attr_aggr_0_0_2_V_address1 { O 6 vector } edge_attr_aggr_0_0_2_V_ce1 { O 1 bit } edge_attr_aggr_0_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1589 \
    name edge_attr_aggr_0_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_2_V \
    op interface \
    ports { edge_attr_aggr_0_1_2_V_address0 { O 6 vector } edge_attr_aggr_0_1_2_V_ce0 { O 1 bit } edge_attr_aggr_0_1_2_V_q0 { I 14 vector } edge_attr_aggr_0_1_2_V_address1 { O 6 vector } edge_attr_aggr_0_1_2_V_ce1 { O 1 bit } edge_attr_aggr_0_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1590 \
    name edge_attr_aggr_0_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_2_V \
    op interface \
    ports { edge_attr_aggr_0_2_2_V_address0 { O 6 vector } edge_attr_aggr_0_2_2_V_ce0 { O 1 bit } edge_attr_aggr_0_2_2_V_q0 { I 14 vector } edge_attr_aggr_0_2_2_V_address1 { O 6 vector } edge_attr_aggr_0_2_2_V_ce1 { O 1 bit } edge_attr_aggr_0_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1591 \
    name edge_attr_aggr_0_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_2_V \
    op interface \
    ports { edge_attr_aggr_0_3_2_V_address0 { O 6 vector } edge_attr_aggr_0_3_2_V_ce0 { O 1 bit } edge_attr_aggr_0_3_2_V_q0 { I 14 vector } edge_attr_aggr_0_3_2_V_address1 { O 6 vector } edge_attr_aggr_0_3_2_V_ce1 { O 1 bit } edge_attr_aggr_0_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1592 \
    name edge_attr_aggr_1_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_2_V \
    op interface \
    ports { edge_attr_aggr_1_0_2_V_address0 { O 6 vector } edge_attr_aggr_1_0_2_V_ce0 { O 1 bit } edge_attr_aggr_1_0_2_V_q0 { I 14 vector } edge_attr_aggr_1_0_2_V_address1 { O 6 vector } edge_attr_aggr_1_0_2_V_ce1 { O 1 bit } edge_attr_aggr_1_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1593 \
    name edge_attr_aggr_1_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_2_V \
    op interface \
    ports { edge_attr_aggr_1_1_2_V_address0 { O 6 vector } edge_attr_aggr_1_1_2_V_ce0 { O 1 bit } edge_attr_aggr_1_1_2_V_q0 { I 14 vector } edge_attr_aggr_1_1_2_V_address1 { O 6 vector } edge_attr_aggr_1_1_2_V_ce1 { O 1 bit } edge_attr_aggr_1_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1594 \
    name edge_attr_aggr_1_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_2_V \
    op interface \
    ports { edge_attr_aggr_1_2_2_V_address0 { O 6 vector } edge_attr_aggr_1_2_2_V_ce0 { O 1 bit } edge_attr_aggr_1_2_2_V_q0 { I 14 vector } edge_attr_aggr_1_2_2_V_address1 { O 6 vector } edge_attr_aggr_1_2_2_V_ce1 { O 1 bit } edge_attr_aggr_1_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1595 \
    name edge_attr_aggr_1_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_2_V \
    op interface \
    ports { edge_attr_aggr_1_3_2_V_address0 { O 6 vector } edge_attr_aggr_1_3_2_V_ce0 { O 1 bit } edge_attr_aggr_1_3_2_V_q0 { I 14 vector } edge_attr_aggr_1_3_2_V_address1 { O 6 vector } edge_attr_aggr_1_3_2_V_ce1 { O 1 bit } edge_attr_aggr_1_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1596 \
    name edge_attr_aggr_2_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_2_V \
    op interface \
    ports { edge_attr_aggr_2_0_2_V_address0 { O 6 vector } edge_attr_aggr_2_0_2_V_ce0 { O 1 bit } edge_attr_aggr_2_0_2_V_q0 { I 14 vector } edge_attr_aggr_2_0_2_V_address1 { O 6 vector } edge_attr_aggr_2_0_2_V_ce1 { O 1 bit } edge_attr_aggr_2_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1597 \
    name edge_attr_aggr_2_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_2_V \
    op interface \
    ports { edge_attr_aggr_2_1_2_V_address0 { O 6 vector } edge_attr_aggr_2_1_2_V_ce0 { O 1 bit } edge_attr_aggr_2_1_2_V_q0 { I 14 vector } edge_attr_aggr_2_1_2_V_address1 { O 6 vector } edge_attr_aggr_2_1_2_V_ce1 { O 1 bit } edge_attr_aggr_2_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1598 \
    name edge_attr_aggr_2_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_2_V \
    op interface \
    ports { edge_attr_aggr_2_2_2_V_address0 { O 6 vector } edge_attr_aggr_2_2_2_V_ce0 { O 1 bit } edge_attr_aggr_2_2_2_V_q0 { I 14 vector } edge_attr_aggr_2_2_2_V_address1 { O 6 vector } edge_attr_aggr_2_2_2_V_ce1 { O 1 bit } edge_attr_aggr_2_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1599 \
    name edge_attr_aggr_2_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_2_V \
    op interface \
    ports { edge_attr_aggr_2_3_2_V_address0 { O 6 vector } edge_attr_aggr_2_3_2_V_ce0 { O 1 bit } edge_attr_aggr_2_3_2_V_q0 { I 14 vector } edge_attr_aggr_2_3_2_V_address1 { O 6 vector } edge_attr_aggr_2_3_2_V_ce1 { O 1 bit } edge_attr_aggr_2_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1600 \
    name edge_attr_aggr_3_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_2_V \
    op interface \
    ports { edge_attr_aggr_3_0_2_V_address0 { O 6 vector } edge_attr_aggr_3_0_2_V_ce0 { O 1 bit } edge_attr_aggr_3_0_2_V_q0 { I 14 vector } edge_attr_aggr_3_0_2_V_address1 { O 6 vector } edge_attr_aggr_3_0_2_V_ce1 { O 1 bit } edge_attr_aggr_3_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1601 \
    name edge_attr_aggr_3_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_2_V \
    op interface \
    ports { edge_attr_aggr_3_1_2_V_address0 { O 6 vector } edge_attr_aggr_3_1_2_V_ce0 { O 1 bit } edge_attr_aggr_3_1_2_V_q0 { I 14 vector } edge_attr_aggr_3_1_2_V_address1 { O 6 vector } edge_attr_aggr_3_1_2_V_ce1 { O 1 bit } edge_attr_aggr_3_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1602 \
    name edge_attr_aggr_3_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_2_V \
    op interface \
    ports { edge_attr_aggr_3_2_2_V_address0 { O 6 vector } edge_attr_aggr_3_2_2_V_ce0 { O 1 bit } edge_attr_aggr_3_2_2_V_q0 { I 14 vector } edge_attr_aggr_3_2_2_V_address1 { O 6 vector } edge_attr_aggr_3_2_2_V_ce1 { O 1 bit } edge_attr_aggr_3_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1603 \
    name edge_attr_aggr_3_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_2_V \
    op interface \
    ports { edge_attr_aggr_3_3_2_V_address0 { O 6 vector } edge_attr_aggr_3_3_2_V_ce0 { O 1 bit } edge_attr_aggr_3_3_2_V_q0 { I 14 vector } edge_attr_aggr_3_3_2_V_address1 { O 6 vector } edge_attr_aggr_3_3_2_V_ce1 { O 1 bit } edge_attr_aggr_3_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1604 \
    name edge_attr_aggr_4_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_2_V \
    op interface \
    ports { edge_attr_aggr_4_0_2_V_address0 { O 6 vector } edge_attr_aggr_4_0_2_V_ce0 { O 1 bit } edge_attr_aggr_4_0_2_V_q0 { I 14 vector } edge_attr_aggr_4_0_2_V_address1 { O 6 vector } edge_attr_aggr_4_0_2_V_ce1 { O 1 bit } edge_attr_aggr_4_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1605 \
    name edge_attr_aggr_4_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_2_V \
    op interface \
    ports { edge_attr_aggr_4_1_2_V_address0 { O 6 vector } edge_attr_aggr_4_1_2_V_ce0 { O 1 bit } edge_attr_aggr_4_1_2_V_q0 { I 14 vector } edge_attr_aggr_4_1_2_V_address1 { O 6 vector } edge_attr_aggr_4_1_2_V_ce1 { O 1 bit } edge_attr_aggr_4_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1606 \
    name edge_attr_aggr_4_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_2_V \
    op interface \
    ports { edge_attr_aggr_4_2_2_V_address0 { O 6 vector } edge_attr_aggr_4_2_2_V_ce0 { O 1 bit } edge_attr_aggr_4_2_2_V_q0 { I 14 vector } edge_attr_aggr_4_2_2_V_address1 { O 6 vector } edge_attr_aggr_4_2_2_V_ce1 { O 1 bit } edge_attr_aggr_4_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1607 \
    name edge_attr_aggr_4_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_2_V \
    op interface \
    ports { edge_attr_aggr_4_3_2_V_address0 { O 6 vector } edge_attr_aggr_4_3_2_V_ce0 { O 1 bit } edge_attr_aggr_4_3_2_V_q0 { I 14 vector } edge_attr_aggr_4_3_2_V_address1 { O 6 vector } edge_attr_aggr_4_3_2_V_ce1 { O 1 bit } edge_attr_aggr_4_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1608 \
    name edge_attr_aggr_5_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_2_V \
    op interface \
    ports { edge_attr_aggr_5_0_2_V_address0 { O 6 vector } edge_attr_aggr_5_0_2_V_ce0 { O 1 bit } edge_attr_aggr_5_0_2_V_q0 { I 14 vector } edge_attr_aggr_5_0_2_V_address1 { O 6 vector } edge_attr_aggr_5_0_2_V_ce1 { O 1 bit } edge_attr_aggr_5_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1609 \
    name edge_attr_aggr_5_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_2_V \
    op interface \
    ports { edge_attr_aggr_5_1_2_V_address0 { O 6 vector } edge_attr_aggr_5_1_2_V_ce0 { O 1 bit } edge_attr_aggr_5_1_2_V_q0 { I 14 vector } edge_attr_aggr_5_1_2_V_address1 { O 6 vector } edge_attr_aggr_5_1_2_V_ce1 { O 1 bit } edge_attr_aggr_5_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1610 \
    name edge_attr_aggr_5_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_2_V \
    op interface \
    ports { edge_attr_aggr_5_2_2_V_address0 { O 6 vector } edge_attr_aggr_5_2_2_V_ce0 { O 1 bit } edge_attr_aggr_5_2_2_V_q0 { I 14 vector } edge_attr_aggr_5_2_2_V_address1 { O 6 vector } edge_attr_aggr_5_2_2_V_ce1 { O 1 bit } edge_attr_aggr_5_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1611 \
    name edge_attr_aggr_5_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_2_V \
    op interface \
    ports { edge_attr_aggr_5_3_2_V_address0 { O 6 vector } edge_attr_aggr_5_3_2_V_ce0 { O 1 bit } edge_attr_aggr_5_3_2_V_q0 { I 14 vector } edge_attr_aggr_5_3_2_V_address1 { O 6 vector } edge_attr_aggr_5_3_2_V_ce1 { O 1 bit } edge_attr_aggr_5_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1612 \
    name edge_attr_aggr_6_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_2_V \
    op interface \
    ports { edge_attr_aggr_6_0_2_V_address0 { O 6 vector } edge_attr_aggr_6_0_2_V_ce0 { O 1 bit } edge_attr_aggr_6_0_2_V_q0 { I 14 vector } edge_attr_aggr_6_0_2_V_address1 { O 6 vector } edge_attr_aggr_6_0_2_V_ce1 { O 1 bit } edge_attr_aggr_6_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1613 \
    name edge_attr_aggr_6_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_2_V \
    op interface \
    ports { edge_attr_aggr_6_1_2_V_address0 { O 6 vector } edge_attr_aggr_6_1_2_V_ce0 { O 1 bit } edge_attr_aggr_6_1_2_V_q0 { I 14 vector } edge_attr_aggr_6_1_2_V_address1 { O 6 vector } edge_attr_aggr_6_1_2_V_ce1 { O 1 bit } edge_attr_aggr_6_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1614 \
    name edge_attr_aggr_6_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_2_V \
    op interface \
    ports { edge_attr_aggr_6_2_2_V_address0 { O 6 vector } edge_attr_aggr_6_2_2_V_ce0 { O 1 bit } edge_attr_aggr_6_2_2_V_q0 { I 14 vector } edge_attr_aggr_6_2_2_V_address1 { O 6 vector } edge_attr_aggr_6_2_2_V_ce1 { O 1 bit } edge_attr_aggr_6_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1615 \
    name edge_attr_aggr_6_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_2_V \
    op interface \
    ports { edge_attr_aggr_6_3_2_V_address0 { O 6 vector } edge_attr_aggr_6_3_2_V_ce0 { O 1 bit } edge_attr_aggr_6_3_2_V_q0 { I 14 vector } edge_attr_aggr_6_3_2_V_address1 { O 6 vector } edge_attr_aggr_6_3_2_V_ce1 { O 1 bit } edge_attr_aggr_6_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1616 \
    name edge_attr_aggr_7_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_2_V \
    op interface \
    ports { edge_attr_aggr_7_0_2_V_address0 { O 6 vector } edge_attr_aggr_7_0_2_V_ce0 { O 1 bit } edge_attr_aggr_7_0_2_V_q0 { I 14 vector } edge_attr_aggr_7_0_2_V_address1 { O 6 vector } edge_attr_aggr_7_0_2_V_ce1 { O 1 bit } edge_attr_aggr_7_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1617 \
    name edge_attr_aggr_7_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_2_V \
    op interface \
    ports { edge_attr_aggr_7_1_2_V_address0 { O 6 vector } edge_attr_aggr_7_1_2_V_ce0 { O 1 bit } edge_attr_aggr_7_1_2_V_q0 { I 14 vector } edge_attr_aggr_7_1_2_V_address1 { O 6 vector } edge_attr_aggr_7_1_2_V_ce1 { O 1 bit } edge_attr_aggr_7_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1618 \
    name edge_attr_aggr_7_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_2_V \
    op interface \
    ports { edge_attr_aggr_7_2_2_V_address0 { O 6 vector } edge_attr_aggr_7_2_2_V_ce0 { O 1 bit } edge_attr_aggr_7_2_2_V_q0 { I 14 vector } edge_attr_aggr_7_2_2_V_address1 { O 6 vector } edge_attr_aggr_7_2_2_V_ce1 { O 1 bit } edge_attr_aggr_7_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1619 \
    name edge_attr_aggr_7_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_2_V \
    op interface \
    ports { edge_attr_aggr_7_3_2_V_address0 { O 6 vector } edge_attr_aggr_7_3_2_V_ce0 { O 1 bit } edge_attr_aggr_7_3_2_V_q0 { I 14 vector } edge_attr_aggr_7_3_2_V_address1 { O 6 vector } edge_attr_aggr_7_3_2_V_ce1 { O 1 bit } edge_attr_aggr_7_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1620 \
    name edge_attr_aggr_8_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_2_V \
    op interface \
    ports { edge_attr_aggr_8_0_2_V_address0 { O 6 vector } edge_attr_aggr_8_0_2_V_ce0 { O 1 bit } edge_attr_aggr_8_0_2_V_q0 { I 14 vector } edge_attr_aggr_8_0_2_V_address1 { O 6 vector } edge_attr_aggr_8_0_2_V_ce1 { O 1 bit } edge_attr_aggr_8_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1621 \
    name edge_attr_aggr_8_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_2_V \
    op interface \
    ports { edge_attr_aggr_8_1_2_V_address0 { O 6 vector } edge_attr_aggr_8_1_2_V_ce0 { O 1 bit } edge_attr_aggr_8_1_2_V_q0 { I 14 vector } edge_attr_aggr_8_1_2_V_address1 { O 6 vector } edge_attr_aggr_8_1_2_V_ce1 { O 1 bit } edge_attr_aggr_8_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1622 \
    name edge_attr_aggr_8_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_2_V \
    op interface \
    ports { edge_attr_aggr_8_2_2_V_address0 { O 6 vector } edge_attr_aggr_8_2_2_V_ce0 { O 1 bit } edge_attr_aggr_8_2_2_V_q0 { I 14 vector } edge_attr_aggr_8_2_2_V_address1 { O 6 vector } edge_attr_aggr_8_2_2_V_ce1 { O 1 bit } edge_attr_aggr_8_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1623 \
    name edge_attr_aggr_8_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_2_V \
    op interface \
    ports { edge_attr_aggr_8_3_2_V_address0 { O 6 vector } edge_attr_aggr_8_3_2_V_ce0 { O 1 bit } edge_attr_aggr_8_3_2_V_q0 { I 14 vector } edge_attr_aggr_8_3_2_V_address1 { O 6 vector } edge_attr_aggr_8_3_2_V_ce1 { O 1 bit } edge_attr_aggr_8_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1624 \
    name edge_attr_aggr_9_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_2_V \
    op interface \
    ports { edge_attr_aggr_9_0_2_V_address0 { O 6 vector } edge_attr_aggr_9_0_2_V_ce0 { O 1 bit } edge_attr_aggr_9_0_2_V_q0 { I 14 vector } edge_attr_aggr_9_0_2_V_address1 { O 6 vector } edge_attr_aggr_9_0_2_V_ce1 { O 1 bit } edge_attr_aggr_9_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1625 \
    name edge_attr_aggr_9_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_2_V \
    op interface \
    ports { edge_attr_aggr_9_1_2_V_address0 { O 6 vector } edge_attr_aggr_9_1_2_V_ce0 { O 1 bit } edge_attr_aggr_9_1_2_V_q0 { I 14 vector } edge_attr_aggr_9_1_2_V_address1 { O 6 vector } edge_attr_aggr_9_1_2_V_ce1 { O 1 bit } edge_attr_aggr_9_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1626 \
    name edge_attr_aggr_9_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_2_V \
    op interface \
    ports { edge_attr_aggr_9_2_2_V_address0 { O 6 vector } edge_attr_aggr_9_2_2_V_ce0 { O 1 bit } edge_attr_aggr_9_2_2_V_q0 { I 14 vector } edge_attr_aggr_9_2_2_V_address1 { O 6 vector } edge_attr_aggr_9_2_2_V_ce1 { O 1 bit } edge_attr_aggr_9_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1627 \
    name edge_attr_aggr_9_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_2_V \
    op interface \
    ports { edge_attr_aggr_9_3_2_V_address0 { O 6 vector } edge_attr_aggr_9_3_2_V_ce0 { O 1 bit } edge_attr_aggr_9_3_2_V_q0 { I 14 vector } edge_attr_aggr_9_3_2_V_address1 { O 6 vector } edge_attr_aggr_9_3_2_V_ce1 { O 1 bit } edge_attr_aggr_9_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1628 \
    name edge_attr_aggr_10_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_2_V \
    op interface \
    ports { edge_attr_aggr_10_0_2_V_address0 { O 6 vector } edge_attr_aggr_10_0_2_V_ce0 { O 1 bit } edge_attr_aggr_10_0_2_V_q0 { I 14 vector } edge_attr_aggr_10_0_2_V_address1 { O 6 vector } edge_attr_aggr_10_0_2_V_ce1 { O 1 bit } edge_attr_aggr_10_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1629 \
    name edge_attr_aggr_10_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_2_V \
    op interface \
    ports { edge_attr_aggr_10_1_2_V_address0 { O 6 vector } edge_attr_aggr_10_1_2_V_ce0 { O 1 bit } edge_attr_aggr_10_1_2_V_q0 { I 14 vector } edge_attr_aggr_10_1_2_V_address1 { O 6 vector } edge_attr_aggr_10_1_2_V_ce1 { O 1 bit } edge_attr_aggr_10_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1630 \
    name edge_attr_aggr_10_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_2_V \
    op interface \
    ports { edge_attr_aggr_10_2_2_V_address0 { O 6 vector } edge_attr_aggr_10_2_2_V_ce0 { O 1 bit } edge_attr_aggr_10_2_2_V_q0 { I 14 vector } edge_attr_aggr_10_2_2_V_address1 { O 6 vector } edge_attr_aggr_10_2_2_V_ce1 { O 1 bit } edge_attr_aggr_10_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1631 \
    name edge_attr_aggr_10_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_2_V \
    op interface \
    ports { edge_attr_aggr_10_3_2_V_address0 { O 6 vector } edge_attr_aggr_10_3_2_V_ce0 { O 1 bit } edge_attr_aggr_10_3_2_V_q0 { I 14 vector } edge_attr_aggr_10_3_2_V_address1 { O 6 vector } edge_attr_aggr_10_3_2_V_ce1 { O 1 bit } edge_attr_aggr_10_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1632 \
    name edge_attr_aggr_11_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_2_V \
    op interface \
    ports { edge_attr_aggr_11_0_2_V_address0 { O 6 vector } edge_attr_aggr_11_0_2_V_ce0 { O 1 bit } edge_attr_aggr_11_0_2_V_q0 { I 14 vector } edge_attr_aggr_11_0_2_V_address1 { O 6 vector } edge_attr_aggr_11_0_2_V_ce1 { O 1 bit } edge_attr_aggr_11_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1633 \
    name edge_attr_aggr_11_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_2_V \
    op interface \
    ports { edge_attr_aggr_11_1_2_V_address0 { O 6 vector } edge_attr_aggr_11_1_2_V_ce0 { O 1 bit } edge_attr_aggr_11_1_2_V_q0 { I 14 vector } edge_attr_aggr_11_1_2_V_address1 { O 6 vector } edge_attr_aggr_11_1_2_V_ce1 { O 1 bit } edge_attr_aggr_11_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1634 \
    name edge_attr_aggr_11_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_2_V \
    op interface \
    ports { edge_attr_aggr_11_2_2_V_address0 { O 6 vector } edge_attr_aggr_11_2_2_V_ce0 { O 1 bit } edge_attr_aggr_11_2_2_V_q0 { I 14 vector } edge_attr_aggr_11_2_2_V_address1 { O 6 vector } edge_attr_aggr_11_2_2_V_ce1 { O 1 bit } edge_attr_aggr_11_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1635 \
    name edge_attr_aggr_11_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_2_V \
    op interface \
    ports { edge_attr_aggr_11_3_2_V_address0 { O 6 vector } edge_attr_aggr_11_3_2_V_ce0 { O 1 bit } edge_attr_aggr_11_3_2_V_q0 { I 14 vector } edge_attr_aggr_11_3_2_V_address1 { O 6 vector } edge_attr_aggr_11_3_2_V_ce1 { O 1 bit } edge_attr_aggr_11_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1636 \
    name edge_attr_aggr_12_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_2_V \
    op interface \
    ports { edge_attr_aggr_12_0_2_V_address0 { O 6 vector } edge_attr_aggr_12_0_2_V_ce0 { O 1 bit } edge_attr_aggr_12_0_2_V_q0 { I 14 vector } edge_attr_aggr_12_0_2_V_address1 { O 6 vector } edge_attr_aggr_12_0_2_V_ce1 { O 1 bit } edge_attr_aggr_12_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1637 \
    name edge_attr_aggr_12_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_2_V \
    op interface \
    ports { edge_attr_aggr_12_1_2_V_address0 { O 6 vector } edge_attr_aggr_12_1_2_V_ce0 { O 1 bit } edge_attr_aggr_12_1_2_V_q0 { I 14 vector } edge_attr_aggr_12_1_2_V_address1 { O 6 vector } edge_attr_aggr_12_1_2_V_ce1 { O 1 bit } edge_attr_aggr_12_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1638 \
    name edge_attr_aggr_12_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_2_V \
    op interface \
    ports { edge_attr_aggr_12_2_2_V_address0 { O 6 vector } edge_attr_aggr_12_2_2_V_ce0 { O 1 bit } edge_attr_aggr_12_2_2_V_q0 { I 14 vector } edge_attr_aggr_12_2_2_V_address1 { O 6 vector } edge_attr_aggr_12_2_2_V_ce1 { O 1 bit } edge_attr_aggr_12_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1639 \
    name edge_attr_aggr_12_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_2_V \
    op interface \
    ports { edge_attr_aggr_12_3_2_V_address0 { O 6 vector } edge_attr_aggr_12_3_2_V_ce0 { O 1 bit } edge_attr_aggr_12_3_2_V_q0 { I 14 vector } edge_attr_aggr_12_3_2_V_address1 { O 6 vector } edge_attr_aggr_12_3_2_V_ce1 { O 1 bit } edge_attr_aggr_12_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1640 \
    name layer9_out_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_2_V \
    op interface \
    ports { layer9_out_1_2_V_address0 { O 6 vector } layer9_out_1_2_V_ce0 { O 1 bit } layer9_out_1_2_V_we0 { O 1 bit } layer9_out_1_2_V_d0 { O 14 vector } layer9_out_1_2_V_address1 { O 6 vector } layer9_out_1_2_V_ce1 { O 1 bit } layer9_out_1_2_V_we1 { O 1 bit } layer9_out_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1641 \
    name layer9_out_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_2_V \
    op interface \
    ports { layer9_out_2_2_V_address0 { O 6 vector } layer9_out_2_2_V_ce0 { O 1 bit } layer9_out_2_2_V_we0 { O 1 bit } layer9_out_2_2_V_d0 { O 14 vector } layer9_out_2_2_V_address1 { O 6 vector } layer9_out_2_2_V_ce1 { O 1 bit } layer9_out_2_2_V_we1 { O 1 bit } layer9_out_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1642 \
    name layer9_out_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_2_V \
    op interface \
    ports { layer9_out_3_2_V_address0 { O 6 vector } layer9_out_3_2_V_ce0 { O 1 bit } layer9_out_3_2_V_we0 { O 1 bit } layer9_out_3_2_V_d0 { O 14 vector } layer9_out_3_2_V_address1 { O 6 vector } layer9_out_3_2_V_ce1 { O 1 bit } layer9_out_3_2_V_we1 { O 1 bit } layer9_out_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1643 \
    name layer9_out_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_2_V \
    op interface \
    ports { layer9_out_4_2_V_address0 { O 6 vector } layer9_out_4_2_V_ce0 { O 1 bit } layer9_out_4_2_V_we0 { O 1 bit } layer9_out_4_2_V_d0 { O 14 vector } layer9_out_4_2_V_address1 { O 6 vector } layer9_out_4_2_V_ce1 { O 1 bit } layer9_out_4_2_V_we1 { O 1 bit } layer9_out_4_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1644 \
    name layer9_out_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_2_V \
    op interface \
    ports { layer9_out_5_2_V_address0 { O 6 vector } layer9_out_5_2_V_ce0 { O 1 bit } layer9_out_5_2_V_we0 { O 1 bit } layer9_out_5_2_V_d0 { O 14 vector } layer9_out_5_2_V_address1 { O 6 vector } layer9_out_5_2_V_ce1 { O 1 bit } layer9_out_5_2_V_we1 { O 1 bit } layer9_out_5_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1645 \
    name layer9_out_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_2_V \
    op interface \
    ports { layer9_out_6_2_V_address0 { O 6 vector } layer9_out_6_2_V_ce0 { O 1 bit } layer9_out_6_2_V_we0 { O 1 bit } layer9_out_6_2_V_d0 { O 14 vector } layer9_out_6_2_V_address1 { O 6 vector } layer9_out_6_2_V_ce1 { O 1 bit } layer9_out_6_2_V_we1 { O 1 bit } layer9_out_6_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1646 \
    name layer9_out_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_2_V \
    op interface \
    ports { layer9_out_7_2_V_address0 { O 6 vector } layer9_out_7_2_V_ce0 { O 1 bit } layer9_out_7_2_V_we0 { O 1 bit } layer9_out_7_2_V_d0 { O 14 vector } layer9_out_7_2_V_address1 { O 6 vector } layer9_out_7_2_V_ce1 { O 1 bit } layer9_out_7_2_V_we1 { O 1 bit } layer9_out_7_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1647 \
    name layer9_out_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_2_V \
    op interface \
    ports { layer9_out_8_2_V_address0 { O 6 vector } layer9_out_8_2_V_ce0 { O 1 bit } layer9_out_8_2_V_we0 { O 1 bit } layer9_out_8_2_V_d0 { O 14 vector } layer9_out_8_2_V_address1 { O 6 vector } layer9_out_8_2_V_ce1 { O 1 bit } layer9_out_8_2_V_we1 { O 1 bit } layer9_out_8_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1648 \
    name layer9_out_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_2_V \
    op interface \
    ports { layer9_out_9_2_V_address0 { O 6 vector } layer9_out_9_2_V_ce0 { O 1 bit } layer9_out_9_2_V_we0 { O 1 bit } layer9_out_9_2_V_d0 { O 14 vector } layer9_out_9_2_V_address1 { O 6 vector } layer9_out_9_2_V_ce1 { O 1 bit } layer9_out_9_2_V_we1 { O 1 bit } layer9_out_9_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1649 \
    name layer9_out_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_2_V \
    op interface \
    ports { layer9_out_10_2_V_address0 { O 6 vector } layer9_out_10_2_V_ce0 { O 1 bit } layer9_out_10_2_V_we0 { O 1 bit } layer9_out_10_2_V_d0 { O 14 vector } layer9_out_10_2_V_address1 { O 6 vector } layer9_out_10_2_V_ce1 { O 1 bit } layer9_out_10_2_V_we1 { O 1 bit } layer9_out_10_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1650 \
    name edge_attr_aggr_0_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_3_V \
    op interface \
    ports { edge_attr_aggr_0_0_3_V_address0 { O 6 vector } edge_attr_aggr_0_0_3_V_ce0 { O 1 bit } edge_attr_aggr_0_0_3_V_q0 { I 14 vector } edge_attr_aggr_0_0_3_V_address1 { O 6 vector } edge_attr_aggr_0_0_3_V_ce1 { O 1 bit } edge_attr_aggr_0_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1651 \
    name edge_attr_aggr_0_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_3_V \
    op interface \
    ports { edge_attr_aggr_0_1_3_V_address0 { O 6 vector } edge_attr_aggr_0_1_3_V_ce0 { O 1 bit } edge_attr_aggr_0_1_3_V_q0 { I 14 vector } edge_attr_aggr_0_1_3_V_address1 { O 6 vector } edge_attr_aggr_0_1_3_V_ce1 { O 1 bit } edge_attr_aggr_0_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1652 \
    name edge_attr_aggr_0_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_3_V \
    op interface \
    ports { edge_attr_aggr_0_2_3_V_address0 { O 6 vector } edge_attr_aggr_0_2_3_V_ce0 { O 1 bit } edge_attr_aggr_0_2_3_V_q0 { I 14 vector } edge_attr_aggr_0_2_3_V_address1 { O 6 vector } edge_attr_aggr_0_2_3_V_ce1 { O 1 bit } edge_attr_aggr_0_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1653 \
    name edge_attr_aggr_0_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_3_V \
    op interface \
    ports { edge_attr_aggr_0_3_3_V_address0 { O 6 vector } edge_attr_aggr_0_3_3_V_ce0 { O 1 bit } edge_attr_aggr_0_3_3_V_q0 { I 14 vector } edge_attr_aggr_0_3_3_V_address1 { O 6 vector } edge_attr_aggr_0_3_3_V_ce1 { O 1 bit } edge_attr_aggr_0_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1654 \
    name edge_attr_aggr_1_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_3_V \
    op interface \
    ports { edge_attr_aggr_1_0_3_V_address0 { O 6 vector } edge_attr_aggr_1_0_3_V_ce0 { O 1 bit } edge_attr_aggr_1_0_3_V_q0 { I 14 vector } edge_attr_aggr_1_0_3_V_address1 { O 6 vector } edge_attr_aggr_1_0_3_V_ce1 { O 1 bit } edge_attr_aggr_1_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1655 \
    name edge_attr_aggr_1_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_3_V \
    op interface \
    ports { edge_attr_aggr_1_1_3_V_address0 { O 6 vector } edge_attr_aggr_1_1_3_V_ce0 { O 1 bit } edge_attr_aggr_1_1_3_V_q0 { I 14 vector } edge_attr_aggr_1_1_3_V_address1 { O 6 vector } edge_attr_aggr_1_1_3_V_ce1 { O 1 bit } edge_attr_aggr_1_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1656 \
    name edge_attr_aggr_1_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_3_V \
    op interface \
    ports { edge_attr_aggr_1_2_3_V_address0 { O 6 vector } edge_attr_aggr_1_2_3_V_ce0 { O 1 bit } edge_attr_aggr_1_2_3_V_q0 { I 14 vector } edge_attr_aggr_1_2_3_V_address1 { O 6 vector } edge_attr_aggr_1_2_3_V_ce1 { O 1 bit } edge_attr_aggr_1_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1657 \
    name edge_attr_aggr_1_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_3_V \
    op interface \
    ports { edge_attr_aggr_1_3_3_V_address0 { O 6 vector } edge_attr_aggr_1_3_3_V_ce0 { O 1 bit } edge_attr_aggr_1_3_3_V_q0 { I 14 vector } edge_attr_aggr_1_3_3_V_address1 { O 6 vector } edge_attr_aggr_1_3_3_V_ce1 { O 1 bit } edge_attr_aggr_1_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1658 \
    name edge_attr_aggr_2_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_3_V \
    op interface \
    ports { edge_attr_aggr_2_0_3_V_address0 { O 6 vector } edge_attr_aggr_2_0_3_V_ce0 { O 1 bit } edge_attr_aggr_2_0_3_V_q0 { I 14 vector } edge_attr_aggr_2_0_3_V_address1 { O 6 vector } edge_attr_aggr_2_0_3_V_ce1 { O 1 bit } edge_attr_aggr_2_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1659 \
    name edge_attr_aggr_2_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_3_V \
    op interface \
    ports { edge_attr_aggr_2_1_3_V_address0 { O 6 vector } edge_attr_aggr_2_1_3_V_ce0 { O 1 bit } edge_attr_aggr_2_1_3_V_q0 { I 14 vector } edge_attr_aggr_2_1_3_V_address1 { O 6 vector } edge_attr_aggr_2_1_3_V_ce1 { O 1 bit } edge_attr_aggr_2_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1660 \
    name edge_attr_aggr_2_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_3_V \
    op interface \
    ports { edge_attr_aggr_2_2_3_V_address0 { O 6 vector } edge_attr_aggr_2_2_3_V_ce0 { O 1 bit } edge_attr_aggr_2_2_3_V_q0 { I 14 vector } edge_attr_aggr_2_2_3_V_address1 { O 6 vector } edge_attr_aggr_2_2_3_V_ce1 { O 1 bit } edge_attr_aggr_2_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1661 \
    name edge_attr_aggr_2_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_3_V \
    op interface \
    ports { edge_attr_aggr_2_3_3_V_address0 { O 6 vector } edge_attr_aggr_2_3_3_V_ce0 { O 1 bit } edge_attr_aggr_2_3_3_V_q0 { I 14 vector } edge_attr_aggr_2_3_3_V_address1 { O 6 vector } edge_attr_aggr_2_3_3_V_ce1 { O 1 bit } edge_attr_aggr_2_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1662 \
    name edge_attr_aggr_3_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_3_V \
    op interface \
    ports { edge_attr_aggr_3_0_3_V_address0 { O 6 vector } edge_attr_aggr_3_0_3_V_ce0 { O 1 bit } edge_attr_aggr_3_0_3_V_q0 { I 14 vector } edge_attr_aggr_3_0_3_V_address1 { O 6 vector } edge_attr_aggr_3_0_3_V_ce1 { O 1 bit } edge_attr_aggr_3_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1663 \
    name edge_attr_aggr_3_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_3_V \
    op interface \
    ports { edge_attr_aggr_3_1_3_V_address0 { O 6 vector } edge_attr_aggr_3_1_3_V_ce0 { O 1 bit } edge_attr_aggr_3_1_3_V_q0 { I 14 vector } edge_attr_aggr_3_1_3_V_address1 { O 6 vector } edge_attr_aggr_3_1_3_V_ce1 { O 1 bit } edge_attr_aggr_3_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1664 \
    name edge_attr_aggr_3_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_3_V \
    op interface \
    ports { edge_attr_aggr_3_2_3_V_address0 { O 6 vector } edge_attr_aggr_3_2_3_V_ce0 { O 1 bit } edge_attr_aggr_3_2_3_V_q0 { I 14 vector } edge_attr_aggr_3_2_3_V_address1 { O 6 vector } edge_attr_aggr_3_2_3_V_ce1 { O 1 bit } edge_attr_aggr_3_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1665 \
    name edge_attr_aggr_3_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_3_V \
    op interface \
    ports { edge_attr_aggr_3_3_3_V_address0 { O 6 vector } edge_attr_aggr_3_3_3_V_ce0 { O 1 bit } edge_attr_aggr_3_3_3_V_q0 { I 14 vector } edge_attr_aggr_3_3_3_V_address1 { O 6 vector } edge_attr_aggr_3_3_3_V_ce1 { O 1 bit } edge_attr_aggr_3_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1666 \
    name edge_attr_aggr_4_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_3_V \
    op interface \
    ports { edge_attr_aggr_4_0_3_V_address0 { O 6 vector } edge_attr_aggr_4_0_3_V_ce0 { O 1 bit } edge_attr_aggr_4_0_3_V_q0 { I 14 vector } edge_attr_aggr_4_0_3_V_address1 { O 6 vector } edge_attr_aggr_4_0_3_V_ce1 { O 1 bit } edge_attr_aggr_4_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1667 \
    name edge_attr_aggr_4_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_3_V \
    op interface \
    ports { edge_attr_aggr_4_1_3_V_address0 { O 6 vector } edge_attr_aggr_4_1_3_V_ce0 { O 1 bit } edge_attr_aggr_4_1_3_V_q0 { I 14 vector } edge_attr_aggr_4_1_3_V_address1 { O 6 vector } edge_attr_aggr_4_1_3_V_ce1 { O 1 bit } edge_attr_aggr_4_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1668 \
    name edge_attr_aggr_4_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_3_V \
    op interface \
    ports { edge_attr_aggr_4_2_3_V_address0 { O 6 vector } edge_attr_aggr_4_2_3_V_ce0 { O 1 bit } edge_attr_aggr_4_2_3_V_q0 { I 14 vector } edge_attr_aggr_4_2_3_V_address1 { O 6 vector } edge_attr_aggr_4_2_3_V_ce1 { O 1 bit } edge_attr_aggr_4_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1669 \
    name edge_attr_aggr_4_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_3_V \
    op interface \
    ports { edge_attr_aggr_4_3_3_V_address0 { O 6 vector } edge_attr_aggr_4_3_3_V_ce0 { O 1 bit } edge_attr_aggr_4_3_3_V_q0 { I 14 vector } edge_attr_aggr_4_3_3_V_address1 { O 6 vector } edge_attr_aggr_4_3_3_V_ce1 { O 1 bit } edge_attr_aggr_4_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1670 \
    name edge_attr_aggr_5_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_3_V \
    op interface \
    ports { edge_attr_aggr_5_0_3_V_address0 { O 6 vector } edge_attr_aggr_5_0_3_V_ce0 { O 1 bit } edge_attr_aggr_5_0_3_V_q0 { I 14 vector } edge_attr_aggr_5_0_3_V_address1 { O 6 vector } edge_attr_aggr_5_0_3_V_ce1 { O 1 bit } edge_attr_aggr_5_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1671 \
    name edge_attr_aggr_5_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_3_V \
    op interface \
    ports { edge_attr_aggr_5_1_3_V_address0 { O 6 vector } edge_attr_aggr_5_1_3_V_ce0 { O 1 bit } edge_attr_aggr_5_1_3_V_q0 { I 14 vector } edge_attr_aggr_5_1_3_V_address1 { O 6 vector } edge_attr_aggr_5_1_3_V_ce1 { O 1 bit } edge_attr_aggr_5_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1672 \
    name edge_attr_aggr_5_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_3_V \
    op interface \
    ports { edge_attr_aggr_5_2_3_V_address0 { O 6 vector } edge_attr_aggr_5_2_3_V_ce0 { O 1 bit } edge_attr_aggr_5_2_3_V_q0 { I 14 vector } edge_attr_aggr_5_2_3_V_address1 { O 6 vector } edge_attr_aggr_5_2_3_V_ce1 { O 1 bit } edge_attr_aggr_5_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1673 \
    name edge_attr_aggr_5_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_3_V \
    op interface \
    ports { edge_attr_aggr_5_3_3_V_address0 { O 6 vector } edge_attr_aggr_5_3_3_V_ce0 { O 1 bit } edge_attr_aggr_5_3_3_V_q0 { I 14 vector } edge_attr_aggr_5_3_3_V_address1 { O 6 vector } edge_attr_aggr_5_3_3_V_ce1 { O 1 bit } edge_attr_aggr_5_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1674 \
    name edge_attr_aggr_6_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_3_V \
    op interface \
    ports { edge_attr_aggr_6_0_3_V_address0 { O 6 vector } edge_attr_aggr_6_0_3_V_ce0 { O 1 bit } edge_attr_aggr_6_0_3_V_q0 { I 14 vector } edge_attr_aggr_6_0_3_V_address1 { O 6 vector } edge_attr_aggr_6_0_3_V_ce1 { O 1 bit } edge_attr_aggr_6_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1675 \
    name edge_attr_aggr_6_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_3_V \
    op interface \
    ports { edge_attr_aggr_6_1_3_V_address0 { O 6 vector } edge_attr_aggr_6_1_3_V_ce0 { O 1 bit } edge_attr_aggr_6_1_3_V_q0 { I 14 vector } edge_attr_aggr_6_1_3_V_address1 { O 6 vector } edge_attr_aggr_6_1_3_V_ce1 { O 1 bit } edge_attr_aggr_6_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1676 \
    name edge_attr_aggr_6_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_3_V \
    op interface \
    ports { edge_attr_aggr_6_2_3_V_address0 { O 6 vector } edge_attr_aggr_6_2_3_V_ce0 { O 1 bit } edge_attr_aggr_6_2_3_V_q0 { I 14 vector } edge_attr_aggr_6_2_3_V_address1 { O 6 vector } edge_attr_aggr_6_2_3_V_ce1 { O 1 bit } edge_attr_aggr_6_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1677 \
    name edge_attr_aggr_6_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_3_V \
    op interface \
    ports { edge_attr_aggr_6_3_3_V_address0 { O 6 vector } edge_attr_aggr_6_3_3_V_ce0 { O 1 bit } edge_attr_aggr_6_3_3_V_q0 { I 14 vector } edge_attr_aggr_6_3_3_V_address1 { O 6 vector } edge_attr_aggr_6_3_3_V_ce1 { O 1 bit } edge_attr_aggr_6_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1678 \
    name edge_attr_aggr_7_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_3_V \
    op interface \
    ports { edge_attr_aggr_7_0_3_V_address0 { O 6 vector } edge_attr_aggr_7_0_3_V_ce0 { O 1 bit } edge_attr_aggr_7_0_3_V_q0 { I 14 vector } edge_attr_aggr_7_0_3_V_address1 { O 6 vector } edge_attr_aggr_7_0_3_V_ce1 { O 1 bit } edge_attr_aggr_7_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1679 \
    name edge_attr_aggr_7_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_3_V \
    op interface \
    ports { edge_attr_aggr_7_1_3_V_address0 { O 6 vector } edge_attr_aggr_7_1_3_V_ce0 { O 1 bit } edge_attr_aggr_7_1_3_V_q0 { I 14 vector } edge_attr_aggr_7_1_3_V_address1 { O 6 vector } edge_attr_aggr_7_1_3_V_ce1 { O 1 bit } edge_attr_aggr_7_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1680 \
    name edge_attr_aggr_7_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_3_V \
    op interface \
    ports { edge_attr_aggr_7_2_3_V_address0 { O 6 vector } edge_attr_aggr_7_2_3_V_ce0 { O 1 bit } edge_attr_aggr_7_2_3_V_q0 { I 14 vector } edge_attr_aggr_7_2_3_V_address1 { O 6 vector } edge_attr_aggr_7_2_3_V_ce1 { O 1 bit } edge_attr_aggr_7_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1681 \
    name edge_attr_aggr_7_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_3_V \
    op interface \
    ports { edge_attr_aggr_7_3_3_V_address0 { O 6 vector } edge_attr_aggr_7_3_3_V_ce0 { O 1 bit } edge_attr_aggr_7_3_3_V_q0 { I 14 vector } edge_attr_aggr_7_3_3_V_address1 { O 6 vector } edge_attr_aggr_7_3_3_V_ce1 { O 1 bit } edge_attr_aggr_7_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1682 \
    name edge_attr_aggr_8_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_3_V \
    op interface \
    ports { edge_attr_aggr_8_0_3_V_address0 { O 6 vector } edge_attr_aggr_8_0_3_V_ce0 { O 1 bit } edge_attr_aggr_8_0_3_V_q0 { I 14 vector } edge_attr_aggr_8_0_3_V_address1 { O 6 vector } edge_attr_aggr_8_0_3_V_ce1 { O 1 bit } edge_attr_aggr_8_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1683 \
    name edge_attr_aggr_8_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_3_V \
    op interface \
    ports { edge_attr_aggr_8_1_3_V_address0 { O 6 vector } edge_attr_aggr_8_1_3_V_ce0 { O 1 bit } edge_attr_aggr_8_1_3_V_q0 { I 14 vector } edge_attr_aggr_8_1_3_V_address1 { O 6 vector } edge_attr_aggr_8_1_3_V_ce1 { O 1 bit } edge_attr_aggr_8_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1684 \
    name edge_attr_aggr_8_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_3_V \
    op interface \
    ports { edge_attr_aggr_8_2_3_V_address0 { O 6 vector } edge_attr_aggr_8_2_3_V_ce0 { O 1 bit } edge_attr_aggr_8_2_3_V_q0 { I 14 vector } edge_attr_aggr_8_2_3_V_address1 { O 6 vector } edge_attr_aggr_8_2_3_V_ce1 { O 1 bit } edge_attr_aggr_8_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1685 \
    name edge_attr_aggr_8_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_3_V \
    op interface \
    ports { edge_attr_aggr_8_3_3_V_address0 { O 6 vector } edge_attr_aggr_8_3_3_V_ce0 { O 1 bit } edge_attr_aggr_8_3_3_V_q0 { I 14 vector } edge_attr_aggr_8_3_3_V_address1 { O 6 vector } edge_attr_aggr_8_3_3_V_ce1 { O 1 bit } edge_attr_aggr_8_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1686 \
    name edge_attr_aggr_9_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_3_V \
    op interface \
    ports { edge_attr_aggr_9_0_3_V_address0 { O 6 vector } edge_attr_aggr_9_0_3_V_ce0 { O 1 bit } edge_attr_aggr_9_0_3_V_q0 { I 14 vector } edge_attr_aggr_9_0_3_V_address1 { O 6 vector } edge_attr_aggr_9_0_3_V_ce1 { O 1 bit } edge_attr_aggr_9_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1687 \
    name edge_attr_aggr_9_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_3_V \
    op interface \
    ports { edge_attr_aggr_9_1_3_V_address0 { O 6 vector } edge_attr_aggr_9_1_3_V_ce0 { O 1 bit } edge_attr_aggr_9_1_3_V_q0 { I 14 vector } edge_attr_aggr_9_1_3_V_address1 { O 6 vector } edge_attr_aggr_9_1_3_V_ce1 { O 1 bit } edge_attr_aggr_9_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1688 \
    name edge_attr_aggr_9_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_3_V \
    op interface \
    ports { edge_attr_aggr_9_2_3_V_address0 { O 6 vector } edge_attr_aggr_9_2_3_V_ce0 { O 1 bit } edge_attr_aggr_9_2_3_V_q0 { I 14 vector } edge_attr_aggr_9_2_3_V_address1 { O 6 vector } edge_attr_aggr_9_2_3_V_ce1 { O 1 bit } edge_attr_aggr_9_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1689 \
    name edge_attr_aggr_9_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_3_V \
    op interface \
    ports { edge_attr_aggr_9_3_3_V_address0 { O 6 vector } edge_attr_aggr_9_3_3_V_ce0 { O 1 bit } edge_attr_aggr_9_3_3_V_q0 { I 14 vector } edge_attr_aggr_9_3_3_V_address1 { O 6 vector } edge_attr_aggr_9_3_3_V_ce1 { O 1 bit } edge_attr_aggr_9_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1690 \
    name edge_attr_aggr_10_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_3_V \
    op interface \
    ports { edge_attr_aggr_10_0_3_V_address0 { O 6 vector } edge_attr_aggr_10_0_3_V_ce0 { O 1 bit } edge_attr_aggr_10_0_3_V_q0 { I 14 vector } edge_attr_aggr_10_0_3_V_address1 { O 6 vector } edge_attr_aggr_10_0_3_V_ce1 { O 1 bit } edge_attr_aggr_10_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1691 \
    name edge_attr_aggr_10_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_3_V \
    op interface \
    ports { edge_attr_aggr_10_1_3_V_address0 { O 6 vector } edge_attr_aggr_10_1_3_V_ce0 { O 1 bit } edge_attr_aggr_10_1_3_V_q0 { I 14 vector } edge_attr_aggr_10_1_3_V_address1 { O 6 vector } edge_attr_aggr_10_1_3_V_ce1 { O 1 bit } edge_attr_aggr_10_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1692 \
    name edge_attr_aggr_10_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_3_V \
    op interface \
    ports { edge_attr_aggr_10_2_3_V_address0 { O 6 vector } edge_attr_aggr_10_2_3_V_ce0 { O 1 bit } edge_attr_aggr_10_2_3_V_q0 { I 14 vector } edge_attr_aggr_10_2_3_V_address1 { O 6 vector } edge_attr_aggr_10_2_3_V_ce1 { O 1 bit } edge_attr_aggr_10_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1693 \
    name edge_attr_aggr_10_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_3_V \
    op interface \
    ports { edge_attr_aggr_10_3_3_V_address0 { O 6 vector } edge_attr_aggr_10_3_3_V_ce0 { O 1 bit } edge_attr_aggr_10_3_3_V_q0 { I 14 vector } edge_attr_aggr_10_3_3_V_address1 { O 6 vector } edge_attr_aggr_10_3_3_V_ce1 { O 1 bit } edge_attr_aggr_10_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1694 \
    name edge_attr_aggr_11_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_3_V \
    op interface \
    ports { edge_attr_aggr_11_0_3_V_address0 { O 6 vector } edge_attr_aggr_11_0_3_V_ce0 { O 1 bit } edge_attr_aggr_11_0_3_V_q0 { I 14 vector } edge_attr_aggr_11_0_3_V_address1 { O 6 vector } edge_attr_aggr_11_0_3_V_ce1 { O 1 bit } edge_attr_aggr_11_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1695 \
    name edge_attr_aggr_11_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_3_V \
    op interface \
    ports { edge_attr_aggr_11_1_3_V_address0 { O 6 vector } edge_attr_aggr_11_1_3_V_ce0 { O 1 bit } edge_attr_aggr_11_1_3_V_q0 { I 14 vector } edge_attr_aggr_11_1_3_V_address1 { O 6 vector } edge_attr_aggr_11_1_3_V_ce1 { O 1 bit } edge_attr_aggr_11_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1696 \
    name edge_attr_aggr_11_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_3_V \
    op interface \
    ports { edge_attr_aggr_11_2_3_V_address0 { O 6 vector } edge_attr_aggr_11_2_3_V_ce0 { O 1 bit } edge_attr_aggr_11_2_3_V_q0 { I 14 vector } edge_attr_aggr_11_2_3_V_address1 { O 6 vector } edge_attr_aggr_11_2_3_V_ce1 { O 1 bit } edge_attr_aggr_11_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1697 \
    name edge_attr_aggr_11_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_3_V \
    op interface \
    ports { edge_attr_aggr_11_3_3_V_address0 { O 6 vector } edge_attr_aggr_11_3_3_V_ce0 { O 1 bit } edge_attr_aggr_11_3_3_V_q0 { I 14 vector } edge_attr_aggr_11_3_3_V_address1 { O 6 vector } edge_attr_aggr_11_3_3_V_ce1 { O 1 bit } edge_attr_aggr_11_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1698 \
    name edge_attr_aggr_12_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_3_V \
    op interface \
    ports { edge_attr_aggr_12_0_3_V_address0 { O 6 vector } edge_attr_aggr_12_0_3_V_ce0 { O 1 bit } edge_attr_aggr_12_0_3_V_q0 { I 14 vector } edge_attr_aggr_12_0_3_V_address1 { O 6 vector } edge_attr_aggr_12_0_3_V_ce1 { O 1 bit } edge_attr_aggr_12_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1699 \
    name edge_attr_aggr_12_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_3_V \
    op interface \
    ports { edge_attr_aggr_12_1_3_V_address0 { O 6 vector } edge_attr_aggr_12_1_3_V_ce0 { O 1 bit } edge_attr_aggr_12_1_3_V_q0 { I 14 vector } edge_attr_aggr_12_1_3_V_address1 { O 6 vector } edge_attr_aggr_12_1_3_V_ce1 { O 1 bit } edge_attr_aggr_12_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1700 \
    name edge_attr_aggr_12_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_3_V \
    op interface \
    ports { edge_attr_aggr_12_2_3_V_address0 { O 6 vector } edge_attr_aggr_12_2_3_V_ce0 { O 1 bit } edge_attr_aggr_12_2_3_V_q0 { I 14 vector } edge_attr_aggr_12_2_3_V_address1 { O 6 vector } edge_attr_aggr_12_2_3_V_ce1 { O 1 bit } edge_attr_aggr_12_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1701 \
    name edge_attr_aggr_12_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_3_V \
    op interface \
    ports { edge_attr_aggr_12_3_3_V_address0 { O 6 vector } edge_attr_aggr_12_3_3_V_ce0 { O 1 bit } edge_attr_aggr_12_3_3_V_q0 { I 14 vector } edge_attr_aggr_12_3_3_V_address1 { O 6 vector } edge_attr_aggr_12_3_3_V_ce1 { O 1 bit } edge_attr_aggr_12_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1702 \
    name layer9_out_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_3_V \
    op interface \
    ports { layer9_out_1_3_V_address0 { O 6 vector } layer9_out_1_3_V_ce0 { O 1 bit } layer9_out_1_3_V_we0 { O 1 bit } layer9_out_1_3_V_d0 { O 14 vector } layer9_out_1_3_V_address1 { O 6 vector } layer9_out_1_3_V_ce1 { O 1 bit } layer9_out_1_3_V_we1 { O 1 bit } layer9_out_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1703 \
    name layer9_out_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_3_V \
    op interface \
    ports { layer9_out_2_3_V_address0 { O 6 vector } layer9_out_2_3_V_ce0 { O 1 bit } layer9_out_2_3_V_we0 { O 1 bit } layer9_out_2_3_V_d0 { O 14 vector } layer9_out_2_3_V_address1 { O 6 vector } layer9_out_2_3_V_ce1 { O 1 bit } layer9_out_2_3_V_we1 { O 1 bit } layer9_out_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1704 \
    name layer9_out_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_3_V \
    op interface \
    ports { layer9_out_3_3_V_address0 { O 6 vector } layer9_out_3_3_V_ce0 { O 1 bit } layer9_out_3_3_V_we0 { O 1 bit } layer9_out_3_3_V_d0 { O 14 vector } layer9_out_3_3_V_address1 { O 6 vector } layer9_out_3_3_V_ce1 { O 1 bit } layer9_out_3_3_V_we1 { O 1 bit } layer9_out_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1705 \
    name layer9_out_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_3_V \
    op interface \
    ports { layer9_out_4_3_V_address0 { O 6 vector } layer9_out_4_3_V_ce0 { O 1 bit } layer9_out_4_3_V_we0 { O 1 bit } layer9_out_4_3_V_d0 { O 14 vector } layer9_out_4_3_V_address1 { O 6 vector } layer9_out_4_3_V_ce1 { O 1 bit } layer9_out_4_3_V_we1 { O 1 bit } layer9_out_4_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1706 \
    name layer9_out_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_3_V \
    op interface \
    ports { layer9_out_5_3_V_address0 { O 6 vector } layer9_out_5_3_V_ce0 { O 1 bit } layer9_out_5_3_V_we0 { O 1 bit } layer9_out_5_3_V_d0 { O 14 vector } layer9_out_5_3_V_address1 { O 6 vector } layer9_out_5_3_V_ce1 { O 1 bit } layer9_out_5_3_V_we1 { O 1 bit } layer9_out_5_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1707 \
    name layer9_out_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_3_V \
    op interface \
    ports { layer9_out_6_3_V_address0 { O 6 vector } layer9_out_6_3_V_ce0 { O 1 bit } layer9_out_6_3_V_we0 { O 1 bit } layer9_out_6_3_V_d0 { O 14 vector } layer9_out_6_3_V_address1 { O 6 vector } layer9_out_6_3_V_ce1 { O 1 bit } layer9_out_6_3_V_we1 { O 1 bit } layer9_out_6_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1708 \
    name layer9_out_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_3_V \
    op interface \
    ports { layer9_out_7_3_V_address0 { O 6 vector } layer9_out_7_3_V_ce0 { O 1 bit } layer9_out_7_3_V_we0 { O 1 bit } layer9_out_7_3_V_d0 { O 14 vector } layer9_out_7_3_V_address1 { O 6 vector } layer9_out_7_3_V_ce1 { O 1 bit } layer9_out_7_3_V_we1 { O 1 bit } layer9_out_7_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1709 \
    name layer9_out_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_3_V \
    op interface \
    ports { layer9_out_8_3_V_address0 { O 6 vector } layer9_out_8_3_V_ce0 { O 1 bit } layer9_out_8_3_V_we0 { O 1 bit } layer9_out_8_3_V_d0 { O 14 vector } layer9_out_8_3_V_address1 { O 6 vector } layer9_out_8_3_V_ce1 { O 1 bit } layer9_out_8_3_V_we1 { O 1 bit } layer9_out_8_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1710 \
    name layer9_out_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_3_V \
    op interface \
    ports { layer9_out_9_3_V_address0 { O 6 vector } layer9_out_9_3_V_ce0 { O 1 bit } layer9_out_9_3_V_we0 { O 1 bit } layer9_out_9_3_V_d0 { O 14 vector } layer9_out_9_3_V_address1 { O 6 vector } layer9_out_9_3_V_ce1 { O 1 bit } layer9_out_9_3_V_we1 { O 1 bit } layer9_out_9_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1711 \
    name layer9_out_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_3_V \
    op interface \
    ports { layer9_out_10_3_V_address0 { O 6 vector } layer9_out_10_3_V_ce0 { O 1 bit } layer9_out_10_3_V_we0 { O 1 bit } layer9_out_10_3_V_d0 { O 14 vector } layer9_out_10_3_V_address1 { O 6 vector } layer9_out_10_3_V_ce1 { O 1 bit } layer9_out_10_3_V_we1 { O 1 bit } layer9_out_10_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


